<stg><name>subconv_1x1_8p_p</name>


<trans_list>

<trans id="2262" from="1" to="2">
<condition id="1320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2330" from="2" to="5">
<condition id="1418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2331" from="2" to="3">
<condition id="1421">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2328" from="3" to="4">
<condition id="1419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2329" from="4" to="2">
<condition id="1420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2270" from="5" to="6">
<condition id="1331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2271" from="6" to="7">
<condition id="1333">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2282" from="6" to="15">
<condition id="1350">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2272" from="7" to="8">
<condition id="1335">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2281" from="7" to="6">
<condition id="1348">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2273" from="8" to="9">
<condition id="1337">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2280" from="8" to="7">
<condition id="1346">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2274" from="9" to="10">
<condition id="1338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2275" from="10" to="11">
<condition id="1339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2276" from="11" to="12">
<condition id="1340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2277" from="12" to="13">
<condition id="1341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2278" from="13" to="14">
<condition id="1342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2279" from="14" to="8">
<condition id="1344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2283" from="15" to="16">
<condition id="1352">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2294" from="15" to="24">
<condition id="1369">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2284" from="16" to="17">
<condition id="1354">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2293" from="16" to="15">
<condition id="1367">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2285" from="17" to="18">
<condition id="1356">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2292" from="17" to="16">
<condition id="1365">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2286" from="18" to="19">
<condition id="1357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2287" from="19" to="20">
<condition id="1358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2288" from="20" to="21">
<condition id="1359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2289" from="21" to="22">
<condition id="1360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2290" from="22" to="23">
<condition id="1361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2291" from="23" to="17">
<condition id="1363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2295" from="24" to="25">
<condition id="1371">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2306" from="24" to="33">
<condition id="1388">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2296" from="25" to="26">
<condition id="1373">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2305" from="25" to="24">
<condition id="1386">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2297" from="26" to="27">
<condition id="1375">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2304" from="26" to="25">
<condition id="1384">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2298" from="27" to="28">
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2299" from="28" to="29">
<condition id="1377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2300" from="29" to="30">
<condition id="1378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2301" from="30" to="31">
<condition id="1379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2302" from="31" to="32">
<condition id="1380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2303" from="32" to="26">
<condition id="1382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2307" from="33" to="34">
<condition id="1390">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2318" from="33" to="42">
<condition id="1407">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2308" from="34" to="35">
<condition id="1392">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2317" from="34" to="33">
<condition id="1405">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2309" from="35" to="36">
<condition id="1394">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2316" from="35" to="34">
<condition id="1403">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2310" from="36" to="37">
<condition id="1395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2311" from="37" to="38">
<condition id="1396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2312" from="38" to="39">
<condition id="1397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2313" from="39" to="40">
<condition id="1398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2314" from="40" to="41">
<condition id="1399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2315" from="41" to="35">
<condition id="1401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2336" from="42" to="46">
<condition id="1422">
<or_exp><and_exp><literal name="exitcond_flatten3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2337" from="42" to="43">
<condition id="1426">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2333" from="43" to="44">
<condition id="1423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2334" from="44" to="45">
<condition id="1424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2335" from="45" to="42">
<condition id="1425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader81:0  %indvar_flatten1 = phi i13 [ 0, %0 ], [ %indvar_flatten_next1, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader81:1  %co = phi i7 [ 0, %0 ], [ %co_cast_mid2_v, %1 ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader81:2  %indvar_flatten = phi i8 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader81:3  %h = phi i4 [ 1, %0 ], [ %h_cast_mid2, %1 ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader81:4  %w = phi i4 [ 1, %0 ], [ %w_7, %1 ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader81:5  %exitcond_flatten1 = icmp eq i13 %indvar_flatten1, -2048

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader81:6  %indvar_flatten_next1 = add i13 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader81:7  br i1 %exitcond_flatten1, label %.preheader80.preheader, label %.preheader82.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader82.preheader:2  %exitcond_flatten = icmp eq i8 %indvar_flatten, 64

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader82.preheader:117  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %indvar_flatten_op = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  %indvar_flatten_next = select i1 %exitcond_flatten, i8 1, i8 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1427">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader82.preheader:0  %co_7 = add i7 %co, 1

]]></Node>
<StgValue><ssdm name="co_7"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader82.preheader:3  %h_mid = select i1 %exitcond_flatten, i4 1, i4 %h

]]></Node>
<StgValue><ssdm name="h_mid"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader82.preheader:4  %co_cast_mid2_v = select i1 %exitcond_flatten, i7 %co_7, i7 %co

]]></Node>
<StgValue><ssdm name="co_cast_mid2_v"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="7">
<![CDATA[
.preheader82.preheader:5  %co_cast_mid2 = zext i7 %co_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="co_cast_mid2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader82.preheader:6  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader82.preheader:7  %exitcond = icmp eq i4 %w, -7

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader82.preheader:8  %exitcond5_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond5_mid"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader82.preheader:9  %h_8 = add i4 %h_mid, 1

]]></Node>
<StgValue><ssdm name="h_8"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader82.preheader:10  %tmp_s = or i1 %exitcond5_mid, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader82.preheader:11  %w_mid2 = select i1 %tmp_s, i4 1, i4 %w

]]></Node>
<StgValue><ssdm name="w_mid2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader82.preheader:12  %h_cast_mid2 = select i1 %exitcond5_mid, i4 %h_8, i4 %h_mid

]]></Node>
<StgValue><ssdm name="h_cast_mid2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:119  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i32 0, i32 %co_cast_mid2

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="7">
<![CDATA[
.preheader82.preheader:120  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0" op_10_bw="7" op_11_bw="0" op_12_bw="7" op_13_bw="0" op_14_bw="7" op_15_bw="0" op_16_bw="7" op_17_bw="0" op_18_bw="7" op_19_bw="0" op_20_bw="7" op_21_bw="0" op_22_bw="7" op_23_bw="0" op_24_bw="7" op_25_bw="0" op_26_bw="7" op_27_bw="0" op_28_bw="7" op_29_bw="0" op_30_bw="7" op_31_bw="0" op_32_bw="7" op_33_bw="0" op_34_bw="7" op_35_bw="0" op_36_bw="7" op_37_bw="0" op_38_bw="7" op_39_bw="0" op_40_bw="7" op_41_bw="0" op_42_bw="7" op_43_bw="0" op_44_bw="7" op_45_bw="0" op_46_bw="7" op_47_bw="0" op_48_bw="7" op_49_bw="0" op_50_bw="7" op_51_bw="0" op_52_bw="7" op_53_bw="0" op_54_bw="7" op_55_bw="0" op_56_bw="7" op_57_bw="0" op_58_bw="7" op_59_bw="0" op_60_bw="7" op_61_bw="0" op_62_bw="7" op_63_bw="0" op_64_bw="7" op_65_bw="0" op_66_bw="7" op_67_bw="0" op_68_bw="7" op_69_bw="0" op_70_bw="7" op_71_bw="0" op_72_bw="7" op_73_bw="0" op_74_bw="7" op_75_bw="0" op_76_bw="7" op_77_bw="0" op_78_bw="7" op_79_bw="0" op_80_bw="7" op_81_bw="0" op_82_bw="7" op_83_bw="0" op_84_bw="7" op_85_bw="0" op_86_bw="7" op_87_bw="0" op_88_bw="7" op_89_bw="0" op_90_bw="7" op_91_bw="0" op_92_bw="7" op_93_bw="0" op_94_bw="7" op_95_bw="0" op_96_bw="7" op_97_bw="0" op_98_bw="7" op_99_bw="0" op_100_bw="7" op_101_bw="0" op_102_bw="7" op_103_bw="0" op_104_bw="7" op_105_bw="0" op_106_bw="7" op_107_bw="0" op_108_bw="7" op_109_bw="0" op_110_bw="7" op_111_bw="0" op_112_bw="7" op_113_bw="0" op_114_bw="7" op_115_bw="0" op_116_bw="7" op_117_bw="0" op_118_bw="7" op_119_bw="0" op_120_bw="7" op_121_bw="0" op_122_bw="7" op_123_bw="0" op_124_bw="7" op_125_bw="0" op_126_bw="7" op_127_bw="0" op_128_bw="7" op_129_bw="0" op_130_bw="7" op_131_bw="0" op_132_bw="7" op_133_bw="0" op_134_bw="7" op_135_bw="0" op_136_bw="7" op_137_bw="0" op_138_bw="7" op_139_bw="0" op_140_bw="7" op_141_bw="0" op_142_bw="7" op_143_bw="0" op_144_bw="7" op_145_bw="0" op_146_bw="7" op_147_bw="0" op_148_bw="7" op_149_bw="0" op_150_bw="7" op_151_bw="0" op_152_bw="7" op_153_bw="0" op_154_bw="7" op_155_bw="0" op_156_bw="7" op_157_bw="0" op_158_bw="7" op_159_bw="0" op_160_bw="7" op_161_bw="0" op_162_bw="7" op_163_bw="0" op_164_bw="7" op_165_bw="0" op_166_bw="7" op_167_bw="0" op_168_bw="7" op_169_bw="0" op_170_bw="7" op_171_bw="0" op_172_bw="7" op_173_bw="0" op_174_bw="7" op_175_bw="0" op_176_bw="7" op_177_bw="0" op_178_bw="7" op_179_bw="0" op_180_bw="7" op_181_bw="0" op_182_bw="7" op_183_bw="0" op_184_bw="7" op_185_bw="0" op_186_bw="7" op_187_bw="0" op_188_bw="7" op_189_bw="0" op_190_bw="7" op_191_bw="0">
<![CDATA[
.preheader82.preheader:121  switch i7 %co_cast_mid2_v, label %branch191 [
    i7 0, label %branch96
    i7 1, label %branch97
    i7 2, label %branch98
    i7 3, label %branch99
    i7 4, label %branch100
    i7 5, label %branch101
    i7 6, label %branch102
    i7 7, label %branch103
    i7 8, label %branch104
    i7 9, label %branch105
    i7 10, label %branch106
    i7 11, label %branch107
    i7 12, label %branch108
    i7 13, label %branch109
    i7 14, label %branch110
    i7 15, label %branch111
    i7 16, label %branch112
    i7 17, label %branch113
    i7 18, label %branch114
    i7 19, label %branch115
    i7 20, label %branch116
    i7 21, label %branch117
    i7 22, label %branch118
    i7 23, label %branch119
    i7 24, label %branch120
    i7 25, label %branch121
    i7 26, label %branch122
    i7 27, label %branch123
    i7 28, label %branch124
    i7 29, label %branch125
    i7 30, label %branch126
    i7 31, label %branch127
    i7 32, label %branch128
    i7 33, label %branch129
    i7 34, label %branch130
    i7 35, label %branch131
    i7 36, label %branch132
    i7 37, label %branch133
    i7 38, label %branch134
    i7 39, label %branch135
    i7 40, label %branch136
    i7 41, label %branch137
    i7 42, label %branch138
    i7 43, label %branch139
    i7 44, label %branch140
    i7 45, label %branch141
    i7 46, label %branch142
    i7 47, label %branch143
    i7 48, label %branch144
    i7 49, label %branch145
    i7 50, label %branch146
    i7 51, label %branch147
    i7 52, label %branch148
    i7 53, label %branch149
    i7 54, label %branch150
    i7 55, label %branch151
    i7 56, label %branch152
    i7 57, label %branch153
    i7 58, label %branch154
    i7 59, label %branch155
    i7 60, label %branch156
    i7 61, label %branch157
    i7 62, label %branch158
    i7 63, label %branch159
    i7 -64, label %branch160
    i7 -63, label %branch161
    i7 -62, label %branch162
    i7 -61, label %branch163
    i7 -60, label %branch164
    i7 -59, label %branch165
    i7 -58, label %branch166
    i7 -57, label %branch167
    i7 -56, label %branch168
    i7 -55, label %branch169
    i7 -54, label %branch170
    i7 -53, label %branch171
    i7 -52, label %branch172
    i7 -51, label %branch173
    i7 -50, label %branch174
    i7 -49, label %branch175
    i7 -48, label %branch176
    i7 -47, label %branch177
    i7 -46, label %branch178
    i7 -45, label %branch179
    i7 -44, label %branch180
    i7 -43, label %branch181
    i7 -42, label %branch182
    i7 -41, label %branch183
    i7 -40, label %branch184
    i7 -39, label %branch185
    i7 -38, label %branch186
    i7 -37, label %branch187
    i7 -36, label %branch188
    i7 -35, label %branch189
    i7 -34, label %branch190
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader82.preheader:1  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6144, i64 6144, i64 6144)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader82.preheader:13  %tmp_41 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %h_cast_mid2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="7">
<![CDATA[
.preheader82.preheader:14  %p_shl_cast = zext i7 %tmp_41 to i8

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader82.preheader:15  %tmp_42 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h_cast_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="5">
<![CDATA[
.preheader82.preheader:16  %p_shl1_cast = zext i5 %tmp_42 to i8

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader82.preheader:17  %tmp_144 = add i8 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="4">
<![CDATA[
.preheader82.preheader:18  %w_cast_cast = zext i4 %w_mid2 to i8

]]></Node>
<StgValue><ssdm name="w_cast_cast"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader82.preheader:19  %tmp_145 = add i8 %w_cast_cast, %tmp_144

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="8">
<![CDATA[
.preheader82.preheader:20  %tmp_183_cast = zext i8 %tmp_145 to i32

]]></Node>
<StgValue><ssdm name="tmp_183_cast"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:21  %ShuffleConvs_2_Downs = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_94, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:22  %ShuffleConvs_2_Downs_288 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_93, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_288"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:23  %ShuffleConvs_2_Downs_289 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_92, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_289"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:24  %ShuffleConvs_2_Downs_290 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_95, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_290"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:25  %ShuffleConvs_2_Downs_291 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_46, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_291"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:26  %ShuffleConvs_2_Downs_292 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_38, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_292"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:27  %ShuffleConvs_2_Downs_293 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_54, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_293"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:28  %ShuffleConvs_2_Downs_294 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_42, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_294"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:29  %ShuffleConvs_2_Downs_295 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_36, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_295"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:30  %ShuffleConvs_2_Downs_296 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_60, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_296"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:31  %ShuffleConvs_2_Downs_297 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_37, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_297"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:32  %ShuffleConvs_2_Downs_298 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_39, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_298"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:33  %ShuffleConvs_2_Downs_299 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_81, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_299"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:34  %ShuffleConvs_2_Downs_300 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_84, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_300"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:35  %ShuffleConvs_2_Downs_301 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_75, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_301"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:36  %ShuffleConvs_2_Downs_302 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_76, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_302"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:37  %ShuffleConvs_2_Downs_303 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_45, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_303"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:38  %ShuffleConvs_2_Downs_304 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_43, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_304"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:39  %ShuffleConvs_2_Downs_305 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_44, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_305"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:40  %ShuffleConvs_2_Downs_306 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_61, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_306"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:41  %ShuffleConvs_2_Downs_307 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_70, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_307"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:42  %ShuffleConvs_2_Downs_308 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_77, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_308"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:43  %ShuffleConvs_2_Downs_309 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_74, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_309"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:44  %ShuffleConvs_2_Downs_310 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_50, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_310"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:45  %ShuffleConvs_2_Downs_311 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_64, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_311"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:46  %ShuffleConvs_2_Downs_312 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_65, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_312"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:47  %ShuffleConvs_2_Downs_313 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_57, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_313"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:48  %ShuffleConvs_2_Downs_314 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_47, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_314"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:49  %ShuffleConvs_2_Downs_315 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_67, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_315"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:50  %ShuffleConvs_2_Downs_316 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_79, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_316"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:51  %ShuffleConvs_2_Downs_317 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_52, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_317"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:52  %ShuffleConvs_2_Downs_318 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_80, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_318"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:53  %ShuffleConvs_2_Downs_319 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_78, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_319"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:54  %ShuffleConvs_2_Downs_320 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_83, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_320"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:55  %ShuffleConvs_2_Downs_321 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_85, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_321"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:56  %ShuffleConvs_2_Downs_322 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_86, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_322"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:57  %ShuffleConvs_2_Downs_323 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_87, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_323"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:58  %ShuffleConvs_2_Downs_324 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_88, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_324"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:59  %ShuffleConvs_2_Downs_325 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_89, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_325"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:60  %ShuffleConvs_2_Downs_326 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_90, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_326"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:61  %ShuffleConvs_2_Downs_327 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_91, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_327"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:62  %ShuffleConvs_2_Downs_328 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_82, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_328"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:63  %ShuffleConvs_2_Downs_329 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_19, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_329"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:64  %ShuffleConvs_2_Downs_330 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_28, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_330"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:65  %ShuffleConvs_2_Downs_331 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_24, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_331"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:66  %ShuffleConvs_2_Downs_332 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_332"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:67  %ShuffleConvs_2_Downs_333 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_35, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_333"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:68  %ShuffleConvs_2_Downs_334 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_34, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_334"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:69  %ShuffleConvs_2_Downs_335 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_33, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_335"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:70  %ShuffleConvs_2_Downs_336 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_31, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_336"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:71  %ShuffleConvs_2_Downs_337 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_32, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_337"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:72  %ShuffleConvs_2_Downs_338 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_30, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_338"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:73  %ShuffleConvs_2_Downs_339 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_23, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_339"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:74  %ShuffleConvs_2_Downs_340 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_26, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_340"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:75  %ShuffleConvs_2_Downs_341 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_20, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_341"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:76  %ShuffleConvs_2_Downs_342 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_17, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_342"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:77  %ShuffleConvs_2_Downs_343 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_12, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_343"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:78  %ShuffleConvs_2_Downs_344 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_15, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_344"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:79  %ShuffleConvs_2_Downs_345 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_29, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_345"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:80  %ShuffleConvs_2_Downs_346 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_27, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_346"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:81  %ShuffleConvs_2_Downs_347 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_25, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_347"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:82  %ShuffleConvs_2_Downs_348 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_348"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:83  %ShuffleConvs_2_Downs_349 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_22, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_349"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:84  %ShuffleConvs_2_Downs_350 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_21, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_350"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:85  %ShuffleConvs_2_Downs_351 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_18, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_351"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:86  %ShuffleConvs_2_Downs_352 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_352"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:87  %ShuffleConvs_2_Downs_353 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_16, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_353"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:88  %ShuffleConvs_2_Downs_354 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_354"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:89  %ShuffleConvs_2_Downs_355 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_355"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:90  %ShuffleConvs_2_Downs_356 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_13, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_356"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:91  %ShuffleConvs_2_Downs_357 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_357"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:92  %ShuffleConvs_2_Downs_358 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_358"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:93  %ShuffleConvs_2_Downs_359 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_359"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:94  %ShuffleConvs_2_Downs_360 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_73, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_360"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:95  %ShuffleConvs_2_Downs_361 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_72, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_361"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:96  %ShuffleConvs_2_Downs_362 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_362"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:97  %ShuffleConvs_2_Downs_363 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_71, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_363"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:98  %ShuffleConvs_2_Downs_364 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_69, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_364"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:99  %ShuffleConvs_2_Downs_365 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_14, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_365"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:100  %ShuffleConvs_2_Downs_366 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_59, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_366"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:101  %ShuffleConvs_2_Downs_367 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_62, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_367"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:102  %ShuffleConvs_2_Downs_368 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_368"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:103  %ShuffleConvs_2_Downs_369 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_49, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_369"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:104  %ShuffleConvs_2_Downs_370 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_370"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:105  %ShuffleConvs_2_Downs_371 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_371"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:106  %ShuffleConvs_2_Downs_372 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_51, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_372"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:107  %ShuffleConvs_2_Downs_373 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_68, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_373"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:108  %ShuffleConvs_2_Downs_374 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_66, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_374"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:109  %ShuffleConvs_2_Downs_375 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_63, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_375"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:110  %ShuffleConvs_2_Downs_376 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_58, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_376"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:111  %ShuffleConvs_2_Downs_377 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_56, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_377"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:112  %ShuffleConvs_2_Downs_378 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_53, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_378"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:113  %ShuffleConvs_2_Downs_379 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_48, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_379"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:114  %ShuffleConvs_2_Downs_380 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_40, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_380"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:115  %ShuffleConvs_2_Downs_381 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_55, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_381"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82.preheader:116  %ShuffleConvs_2_Downs_382 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_41, i32 0, i32 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_382"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader82.preheader:118  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="7">
<![CDATA[
.preheader82.preheader:120  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="94"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch190:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_371, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="94"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
branch190:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="93"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch189:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_348, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="93"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
branch189:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch188:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_368, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
branch188:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="91"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch187:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_355, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="91"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
branch187:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch186:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_359, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
branch186:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="89"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch185:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_354, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="89"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
branch185:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="88"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch184:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_370, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="88"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
branch184:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="865">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="87"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch183:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_358, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="865">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="87"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
branch183:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="86"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch182:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_357, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="86"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
branch182:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch181:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_332, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
branch181:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch180:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_343, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
branch180:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="83"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch179:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_356, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="83"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
branch179:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="82"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch178:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_365, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="82"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch178:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="81"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch177:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_344, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="81"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
branch177:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="80"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch176:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_353, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="80"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
branch176:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="881">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="79"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch175:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_351, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="881">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="79"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
branch175:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="883">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="78"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch174:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_329, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="883">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="78"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
branch174:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="77"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch173:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_341, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="77"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
branch173:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch172:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_350, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch172:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="75"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch171:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_349, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="75"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
branch171:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="74"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch170:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_339, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="74"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
branch170:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="73"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch169:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_331, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="73"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
branch169:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch168:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_347, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch168:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="71"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch167:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_340, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="71"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch167:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="70"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch166:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_346, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="70"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch166:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="69"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch165:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_345, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="69"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch165:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch164:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_338, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch164:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="67"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch163:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_336, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="67"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
branch163:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="66"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch162:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_337, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="66"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
branch162:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="65"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch161:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_335, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="65"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
branch161:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch160:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_334, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch160:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch159:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_333, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch159:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch158:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_295, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
branch158:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch157:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_297, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
branch157:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch156:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_292, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
branch156:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch155:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_380, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch155:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch154:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_382, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
branch154:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="925">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch153:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_294, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="925">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch153:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch152:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_304, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch152:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="929">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch151:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_305, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="929">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch151:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch150:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_303, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
branch150:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch149:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_291, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch149:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch148:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_314, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
branch148:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch147:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_379, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
branch147:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch146:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_369, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
branch146:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="941">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch145:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_372, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="941">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
branch145:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="943">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch144:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_317, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="943">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
branch144:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="945">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch143:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_378, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="945">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
branch143:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="947">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch142:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_293, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="947">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
branch142:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="949">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch141:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_381, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="949">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
branch141:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="951">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch140:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_377, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="951">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
branch140:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch139:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_313, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
branch139:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="955">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch138:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_376, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="955">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
branch138:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="957">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch137:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_366, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="957">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
branch137:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch136:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_296, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
branch136:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="961">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch135:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_367, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="961">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
branch135:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="963">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch134:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_375, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="963">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
branch134:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="965">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch133:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_311, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="965">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
branch133:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="967">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch132:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_312, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="967">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
branch132:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch131:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_374, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch130:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_315, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
branch130:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="973">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch129:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_373, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="973">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
branch129:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="975">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch128:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_364, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="975">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
branch128:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch127:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_307, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="977">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
branch127:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch126:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_363, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
branch126:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch125:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_360, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="983">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch124:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_309, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="983">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch123:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_301, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch122:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_302, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="989">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch121:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_308, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="989">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="991">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch120:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_319, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="991">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch119:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_316, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="993">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="995">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch118:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_318, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="995">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
branch118:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch117:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_299, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
branch117:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch116:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_328, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1001">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch115:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_300, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1001">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1003">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch114:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_321, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1003">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
branch114:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1005">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch113:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_322, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1005">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1007">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch112:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_323, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1007">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch111:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_324, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1009">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch110:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_325, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1011">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
branch110:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1013">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch109:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_326, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1013">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1015">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch108:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_327, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1015">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
branch108:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1017">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch107:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_289, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1017">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
branch107:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch106:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_288, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
branch106:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1021">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch105:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_362, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1021">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
branch105:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1023">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch104:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_342, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1023">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1025">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch103:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_330, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1025">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch102:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_298, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1027">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch101:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_310, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1029">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
branch101:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1031">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch100:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_306, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1031">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
branch100:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch99:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_361, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch98:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_320, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch97:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1039">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch96:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_290, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1039">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1041">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="!0"/>
<literal name="co_cast_mid2_v" val="!1"/>
<literal name="co_cast_mid2_v" val="!2"/>
<literal name="co_cast_mid2_v" val="!3"/>
<literal name="co_cast_mid2_v" val="!4"/>
<literal name="co_cast_mid2_v" val="!5"/>
<literal name="co_cast_mid2_v" val="!6"/>
<literal name="co_cast_mid2_v" val="!7"/>
<literal name="co_cast_mid2_v" val="!8"/>
<literal name="co_cast_mid2_v" val="!9"/>
<literal name="co_cast_mid2_v" val="!10"/>
<literal name="co_cast_mid2_v" val="!11"/>
<literal name="co_cast_mid2_v" val="!12"/>
<literal name="co_cast_mid2_v" val="!13"/>
<literal name="co_cast_mid2_v" val="!14"/>
<literal name="co_cast_mid2_v" val="!15"/>
<literal name="co_cast_mid2_v" val="!16"/>
<literal name="co_cast_mid2_v" val="!17"/>
<literal name="co_cast_mid2_v" val="!18"/>
<literal name="co_cast_mid2_v" val="!19"/>
<literal name="co_cast_mid2_v" val="!20"/>
<literal name="co_cast_mid2_v" val="!21"/>
<literal name="co_cast_mid2_v" val="!22"/>
<literal name="co_cast_mid2_v" val="!23"/>
<literal name="co_cast_mid2_v" val="!24"/>
<literal name="co_cast_mid2_v" val="!25"/>
<literal name="co_cast_mid2_v" val="!26"/>
<literal name="co_cast_mid2_v" val="!27"/>
<literal name="co_cast_mid2_v" val="!28"/>
<literal name="co_cast_mid2_v" val="!29"/>
<literal name="co_cast_mid2_v" val="!30"/>
<literal name="co_cast_mid2_v" val="!31"/>
<literal name="co_cast_mid2_v" val="!32"/>
<literal name="co_cast_mid2_v" val="!33"/>
<literal name="co_cast_mid2_v" val="!34"/>
<literal name="co_cast_mid2_v" val="!35"/>
<literal name="co_cast_mid2_v" val="!36"/>
<literal name="co_cast_mid2_v" val="!37"/>
<literal name="co_cast_mid2_v" val="!38"/>
<literal name="co_cast_mid2_v" val="!39"/>
<literal name="co_cast_mid2_v" val="!40"/>
<literal name="co_cast_mid2_v" val="!41"/>
<literal name="co_cast_mid2_v" val="!42"/>
<literal name="co_cast_mid2_v" val="!43"/>
<literal name="co_cast_mid2_v" val="!44"/>
<literal name="co_cast_mid2_v" val="!45"/>
<literal name="co_cast_mid2_v" val="!46"/>
<literal name="co_cast_mid2_v" val="!47"/>
<literal name="co_cast_mid2_v" val="!48"/>
<literal name="co_cast_mid2_v" val="!49"/>
<literal name="co_cast_mid2_v" val="!50"/>
<literal name="co_cast_mid2_v" val="!51"/>
<literal name="co_cast_mid2_v" val="!52"/>
<literal name="co_cast_mid2_v" val="!53"/>
<literal name="co_cast_mid2_v" val="!54"/>
<literal name="co_cast_mid2_v" val="!55"/>
<literal name="co_cast_mid2_v" val="!56"/>
<literal name="co_cast_mid2_v" val="!57"/>
<literal name="co_cast_mid2_v" val="!58"/>
<literal name="co_cast_mid2_v" val="!59"/>
<literal name="co_cast_mid2_v" val="!60"/>
<literal name="co_cast_mid2_v" val="!61"/>
<literal name="co_cast_mid2_v" val="!62"/>
<literal name="co_cast_mid2_v" val="!63"/>
<literal name="co_cast_mid2_v" val="!64"/>
<literal name="co_cast_mid2_v" val="!65"/>
<literal name="co_cast_mid2_v" val="!66"/>
<literal name="co_cast_mid2_v" val="!67"/>
<literal name="co_cast_mid2_v" val="!68"/>
<literal name="co_cast_mid2_v" val="!69"/>
<literal name="co_cast_mid2_v" val="!70"/>
<literal name="co_cast_mid2_v" val="!71"/>
<literal name="co_cast_mid2_v" val="!72"/>
<literal name="co_cast_mid2_v" val="!73"/>
<literal name="co_cast_mid2_v" val="!74"/>
<literal name="co_cast_mid2_v" val="!75"/>
<literal name="co_cast_mid2_v" val="!76"/>
<literal name="co_cast_mid2_v" val="!77"/>
<literal name="co_cast_mid2_v" val="!78"/>
<literal name="co_cast_mid2_v" val="!79"/>
<literal name="co_cast_mid2_v" val="!80"/>
<literal name="co_cast_mid2_v" val="!81"/>
<literal name="co_cast_mid2_v" val="!82"/>
<literal name="co_cast_mid2_v" val="!83"/>
<literal name="co_cast_mid2_v" val="!84"/>
<literal name="co_cast_mid2_v" val="!85"/>
<literal name="co_cast_mid2_v" val="!86"/>
<literal name="co_cast_mid2_v" val="!87"/>
<literal name="co_cast_mid2_v" val="!88"/>
<literal name="co_cast_mid2_v" val="!89"/>
<literal name="co_cast_mid2_v" val="!90"/>
<literal name="co_cast_mid2_v" val="!91"/>
<literal name="co_cast_mid2_v" val="!92"/>
<literal name="co_cast_mid2_v" val="!93"/>
<literal name="co_cast_mid2_v" val="!94"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch191:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_352, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1041">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="!0"/>
<literal name="co_cast_mid2_v" val="!1"/>
<literal name="co_cast_mid2_v" val="!2"/>
<literal name="co_cast_mid2_v" val="!3"/>
<literal name="co_cast_mid2_v" val="!4"/>
<literal name="co_cast_mid2_v" val="!5"/>
<literal name="co_cast_mid2_v" val="!6"/>
<literal name="co_cast_mid2_v" val="!7"/>
<literal name="co_cast_mid2_v" val="!8"/>
<literal name="co_cast_mid2_v" val="!9"/>
<literal name="co_cast_mid2_v" val="!10"/>
<literal name="co_cast_mid2_v" val="!11"/>
<literal name="co_cast_mid2_v" val="!12"/>
<literal name="co_cast_mid2_v" val="!13"/>
<literal name="co_cast_mid2_v" val="!14"/>
<literal name="co_cast_mid2_v" val="!15"/>
<literal name="co_cast_mid2_v" val="!16"/>
<literal name="co_cast_mid2_v" val="!17"/>
<literal name="co_cast_mid2_v" val="!18"/>
<literal name="co_cast_mid2_v" val="!19"/>
<literal name="co_cast_mid2_v" val="!20"/>
<literal name="co_cast_mid2_v" val="!21"/>
<literal name="co_cast_mid2_v" val="!22"/>
<literal name="co_cast_mid2_v" val="!23"/>
<literal name="co_cast_mid2_v" val="!24"/>
<literal name="co_cast_mid2_v" val="!25"/>
<literal name="co_cast_mid2_v" val="!26"/>
<literal name="co_cast_mid2_v" val="!27"/>
<literal name="co_cast_mid2_v" val="!28"/>
<literal name="co_cast_mid2_v" val="!29"/>
<literal name="co_cast_mid2_v" val="!30"/>
<literal name="co_cast_mid2_v" val="!31"/>
<literal name="co_cast_mid2_v" val="!32"/>
<literal name="co_cast_mid2_v" val="!33"/>
<literal name="co_cast_mid2_v" val="!34"/>
<literal name="co_cast_mid2_v" val="!35"/>
<literal name="co_cast_mid2_v" val="!36"/>
<literal name="co_cast_mid2_v" val="!37"/>
<literal name="co_cast_mid2_v" val="!38"/>
<literal name="co_cast_mid2_v" val="!39"/>
<literal name="co_cast_mid2_v" val="!40"/>
<literal name="co_cast_mid2_v" val="!41"/>
<literal name="co_cast_mid2_v" val="!42"/>
<literal name="co_cast_mid2_v" val="!43"/>
<literal name="co_cast_mid2_v" val="!44"/>
<literal name="co_cast_mid2_v" val="!45"/>
<literal name="co_cast_mid2_v" val="!46"/>
<literal name="co_cast_mid2_v" val="!47"/>
<literal name="co_cast_mid2_v" val="!48"/>
<literal name="co_cast_mid2_v" val="!49"/>
<literal name="co_cast_mid2_v" val="!50"/>
<literal name="co_cast_mid2_v" val="!51"/>
<literal name="co_cast_mid2_v" val="!52"/>
<literal name="co_cast_mid2_v" val="!53"/>
<literal name="co_cast_mid2_v" val="!54"/>
<literal name="co_cast_mid2_v" val="!55"/>
<literal name="co_cast_mid2_v" val="!56"/>
<literal name="co_cast_mid2_v" val="!57"/>
<literal name="co_cast_mid2_v" val="!58"/>
<literal name="co_cast_mid2_v" val="!59"/>
<literal name="co_cast_mid2_v" val="!60"/>
<literal name="co_cast_mid2_v" val="!61"/>
<literal name="co_cast_mid2_v" val="!62"/>
<literal name="co_cast_mid2_v" val="!63"/>
<literal name="co_cast_mid2_v" val="!64"/>
<literal name="co_cast_mid2_v" val="!65"/>
<literal name="co_cast_mid2_v" val="!66"/>
<literal name="co_cast_mid2_v" val="!67"/>
<literal name="co_cast_mid2_v" val="!68"/>
<literal name="co_cast_mid2_v" val="!69"/>
<literal name="co_cast_mid2_v" val="!70"/>
<literal name="co_cast_mid2_v" val="!71"/>
<literal name="co_cast_mid2_v" val="!72"/>
<literal name="co_cast_mid2_v" val="!73"/>
<literal name="co_cast_mid2_v" val="!74"/>
<literal name="co_cast_mid2_v" val="!75"/>
<literal name="co_cast_mid2_v" val="!76"/>
<literal name="co_cast_mid2_v" val="!77"/>
<literal name="co_cast_mid2_v" val="!78"/>
<literal name="co_cast_mid2_v" val="!79"/>
<literal name="co_cast_mid2_v" val="!80"/>
<literal name="co_cast_mid2_v" val="!81"/>
<literal name="co_cast_mid2_v" val="!82"/>
<literal name="co_cast_mid2_v" val="!83"/>
<literal name="co_cast_mid2_v" val="!84"/>
<literal name="co_cast_mid2_v" val="!85"/>
<literal name="co_cast_mid2_v" val="!86"/>
<literal name="co_cast_mid2_v" val="!87"/>
<literal name="co_cast_mid2_v" val="!88"/>
<literal name="co_cast_mid2_v" val="!89"/>
<literal name="co_cast_mid2_v" val="!90"/>
<literal name="co_cast_mid2_v" val="!91"/>
<literal name="co_cast_mid2_v" val="!92"/>
<literal name="co_cast_mid2_v" val="!93"/>
<literal name="co_cast_mid2_v" val="!94"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
branch191:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str20, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %w_7 = add i4 %w_mid2, 1

]]></Node>
<StgValue><ssdm name="w_7"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
.preheader80.preheader:0  br label %.preheader80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader80:0  %h1 = phi i4 [ %h_7, %3 ], [ 1, %.preheader80.preheader ]

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="7" op_0_bw="4">
<![CDATA[
.preheader80:1  %h1_cast_cast1 = zext i4 %h1 to i7

]]></Node>
<StgValue><ssdm name="h1_cast_cast1"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="11" op_0_bw="4">
<![CDATA[
.preheader80:2  %h1_cast_cast = zext i4 %h1 to i11

]]></Node>
<StgValue><ssdm name="h1_cast_cast"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader80:3  %tmp_146 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %h1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="7">
<![CDATA[
.preheader80:4  %p_shl2_cast = zext i7 %tmp_146 to i8

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader80:5  %tmp_147 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="5">
<![CDATA[
.preheader80:6  %p_shl3_cast = zext i5 %tmp_147 to i8

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader80:7  %tmp_148 = add i8 %p_shl3_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader80:8  %exitcond1 = icmp eq i4 %h1, -7

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader80:9  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader80:10  br i1 %exitcond1, label %.preheader76.preheader, label %.preheader79.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1046">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
.preheader79.preheader:0  br label %.preheader79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1048">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
.preheader76.preheader:0  br label %.preheader76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader79:0  %w2 = phi i4 [ %w_8, %2 ], [ 1, %.preheader79.preheader ]

]]></Node>
<StgValue><ssdm name="w2"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="7" op_0_bw="4">
<![CDATA[
.preheader79:1  %w2_cast_cast1 = zext i4 %w2 to i7

]]></Node>
<StgValue><ssdm name="w2_cast_cast1"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="15" op_0_bw="4">
<![CDATA[
.preheader79:2  %w2_cast_cast2 = zext i4 %w2 to i15

]]></Node>
<StgValue><ssdm name="w2_cast_cast2"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="4">
<![CDATA[
.preheader79:3  %w2_cast_cast = zext i4 %w2 to i8

]]></Node>
<StgValue><ssdm name="w2_cast_cast"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader79:4  %tmp_152 = add i8 %tmp_148, %w2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="8">
<![CDATA[
.preheader79:5  %tmp_190_cast = zext i8 %tmp_152 to i32

]]></Node>
<StgValue><ssdm name="tmp_190_cast"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:6  %ShuffleConvs_2_Downs_383 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_94, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_383"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:7  %ShuffleConvs_2_Downs_384 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_93, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_384"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:8  %ShuffleConvs_2_Downs_385 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_92, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_385"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:9  %ShuffleConvs_2_Downs_386 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_95, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_386"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:10  %ShuffleConvs_2_Downs_387 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_46, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_387"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:11  %ShuffleConvs_2_Downs_388 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_42, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_388"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:12  %ShuffleConvs_2_Downs_389 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_39, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_389"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:13  %ShuffleConvs_2_Downs_390 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_45, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_390"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:14  %ShuffleConvs_2_Downs_391 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_43, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_391"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:15  %ShuffleConvs_2_Downs_392 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_44, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_392"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:16  %ShuffleConvs_2_Downs_393 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_61, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_393"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:17  %ShuffleConvs_2_Downs_394 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_50, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_394"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:18  %ShuffleConvs_2_Downs_395 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_47, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_395"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:19  %ShuffleConvs_2_Downs_396 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_52, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_396"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:20  %ShuffleConvs_2_Downs_397 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_83, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_397"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:21  %ShuffleConvs_2_Downs_398 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_28, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_398"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:22  %ShuffleConvs_2_Downs_399 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_17, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_399"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:23  %ShuffleConvs_2_Downs_400 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_72, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_400"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:24  %ShuffleConvs_2_Downs_401 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_401"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:25  %ShuffleConvs_2_Downs_402 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_49, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_402"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:26  %ShuffleConvs_2_Downs_403 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_51, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_403"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:27  %ShuffleConvs_2_Downs_404 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_48, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_404"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:28  %ShuffleConvs_2_Downs_405 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_40, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_405"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79:29  %ShuffleConvs_2_Downs_406 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_41, i32 0, i32 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_406"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader79:30  %exitcond4 = icmp eq i4 %w2, -7

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader79:31  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader79:32  br i1 %exitcond4, label %3, label %.preheader78.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
.preheader78.preheader:0  br label %.preheader78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %h_7 = add i4 %h1, 1

]]></Node>
<StgValue><ssdm name="h_7"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader78:0  %ci = phi i7 [ %ci_1, %.preheader77.preheader ], [ 0, %.preheader78.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="7">
<![CDATA[
.preheader78:1  %ci_cast = zext i7 %ci to i32

]]></Node>
<StgValue><ssdm name="ci_cast"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader78:2  %tmp_157 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="11" op_0_bw="10">
<![CDATA[
.preheader78:3  %p_shl6_cast = zext i10 %tmp_157 to i11

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader78:4  %tmp_158 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="11" op_0_bw="8">
<![CDATA[
.preheader78:5  %p_shl7_cast = zext i8 %tmp_158 to i11

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader78:6  %tmp_159 = add i11 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader78:7  %tmp_160 = add i11 %h1_cast_cast, %tmp_159

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader78:8  %tmp_43 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_160, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="15" op_0_bw="14">
<![CDATA[
.preheader78:9  %p_shl4_cast = zext i14 %tmp_43 to i15

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader78:10  %tmp_44 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_160, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="15" op_0_bw="12">
<![CDATA[
.preheader78:11  %p_shl5_cast = zext i12 %tmp_44 to i15

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader78:12  %tmp_161 = add i15 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader78:13  %tmp_162 = add i15 %w2_cast_cast2, %tmp_161

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="15">
<![CDATA[
.preheader78:14  %tmp_202_cast = zext i15 %tmp_162 to i32

]]></Node>
<StgValue><ssdm name="tmp_202_cast"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:15  %input_V_addr = getelementptr [9600 x i8]* %input_V, i32 0, i32 %tmp_202_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader78:16  %tmp_163 = add i7 %h1_cast_cast1, %ci

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader78:17  %tmp_164 = add i7 %w2_cast_cast1, %tmp_163

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="7">
<![CDATA[
.preheader78:18  %tmp_204_cast = zext i7 %tmp_164 to i32

]]></Node>
<StgValue><ssdm name="tmp_204_cast"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:19  %weight_0_V_addr = getelementptr [96 x i8]* %weight_0_V, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:20  %weight_1_V_addr = getelementptr [96 x i8]* %weight_1_V, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:21  %weight_2_V_addr = getelementptr [96 x i8]* %weight_2_V, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:22  %weight_3_V_addr = getelementptr [96 x i8]* %weight_3_V, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:23  %weight_4_V_addr = getelementptr [96 x i8]* %weight_4_V, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:24  %weight_5_V_addr = getelementptr [96 x i8]* %weight_5_V, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:25  %weight_6_V_addr = getelementptr [96 x i8]* %weight_6_V, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:26  %weight_7_V_addr = getelementptr [96 x i8]* %weight_7_V, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:27  %weight_8_V_addr = getelementptr [96 x i8]* %weight_8_V, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:28  %weight_9_V_addr = getelementptr [96 x i8]* %weight_9_V, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:29  %weight_10_V_addr = getelementptr [96 x i8]* %weight_10_V, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:30  %weight_11_V_addr = getelementptr [96 x i8]* %weight_11_V, i32 0, i32 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:31  %weight_48_V_addr = getelementptr [96 x i8]* %weight_48_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_48_V_addr"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:32  %weight_49_V_addr = getelementptr [96 x i8]* %weight_49_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_49_V_addr"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:33  %weight_50_V_addr = getelementptr [96 x i8]* %weight_50_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_50_V_addr"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:34  %weight_51_V_addr = getelementptr [96 x i8]* %weight_51_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_51_V_addr"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:35  %weight_52_V_addr = getelementptr [96 x i8]* %weight_52_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_52_V_addr"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:36  %weight_53_V_addr = getelementptr [96 x i8]* %weight_53_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_53_V_addr"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:37  %weight_54_V_addr = getelementptr [96 x i8]* %weight_54_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_54_V_addr"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:38  %weight_55_V_addr = getelementptr [96 x i8]* %weight_55_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_55_V_addr"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:39  %weight_56_V_addr = getelementptr [96 x i8]* %weight_56_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_56_V_addr"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:40  %weight_57_V_addr = getelementptr [96 x i8]* %weight_57_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_57_V_addr"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:41  %weight_58_V_addr = getelementptr [96 x i8]* %weight_58_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_58_V_addr"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:42  %weight_59_V_addr = getelementptr [96 x i8]* %weight_59_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_59_V_addr"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader78:43  %exitcond8 = icmp eq i7 %ci, -32

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader78:44  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader78:45  %ci_1 = add i7 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_1"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader78:46  br i1 %exitcond8, label %2, label %.preheader77.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1056">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %w_8 = add i4 %w2, 1

]]></Node>
<StgValue><ssdm name="w_8"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1056">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="475" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="14">
<![CDATA[
.preheader77.preheader:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="476" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:1  %weight_48_V_load = load i8* %weight_48_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_48_V_load"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="14">
<![CDATA[
.preheader77.preheader:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:14  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:15  %weight_49_V_load = load i8* %weight_49_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_49_V_load"/></StgValue>
</operation>

<operation id="481" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:27  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:28  %weight_50_V_load = load i8* %weight_50_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_50_V_load"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:40  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:41  %weight_51_V_load = load i8* %weight_51_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_51_V_load"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:53  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:54  %weight_52_V_load = load i8* %weight_52_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_52_V_load"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:66  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:67  %weight_53_V_load = load i8* %weight_53_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_53_V_load"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:79  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:80  %weight_54_V_load = load i8* %weight_54_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_54_V_load"/></StgValue>
</operation>

<operation id="491" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:92  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:93  %weight_55_V_load = load i8* %weight_55_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_55_V_load"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:105  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:106  %weight_56_V_load = load i8* %weight_56_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_56_V_load"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:118  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:119  %weight_57_V_load = load i8* %weight_57_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_57_V_load"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:131  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="498" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:132  %weight_58_V_load = load i8* %weight_58_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_58_V_load"/></StgValue>
</operation>

<operation id="499" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:144  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="500" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:145  %weight_59_V_load = load i8* %weight_59_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_59_V_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="501" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="502" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:1  %weight_48_V_load = load i8* %weight_48_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_48_V_load"/></StgValue>
</operation>

<operation id="503" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:3  %MUL_DP_ret1 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_48_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret1"/></StgValue>
</operation>

<operation id="504" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:14  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="505" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:15  %weight_49_V_load = load i8* %weight_49_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_49_V_load"/></StgValue>
</operation>

<operation id="506" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:16  %MUL_DP_ret2 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_49_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret2"/></StgValue>
</operation>

<operation id="507" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:27  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="508" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:28  %weight_50_V_load = load i8* %weight_50_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_50_V_load"/></StgValue>
</operation>

<operation id="509" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:29  %MUL_DP_ret3 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_50_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret3"/></StgValue>
</operation>

<operation id="510" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:40  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="511" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:41  %weight_51_V_load = load i8* %weight_51_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_51_V_load"/></StgValue>
</operation>

<operation id="512" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:42  %MUL_DP_ret4 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_51_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret4"/></StgValue>
</operation>

<operation id="513" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:53  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="514" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:54  %weight_52_V_load = load i8* %weight_52_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_52_V_load"/></StgValue>
</operation>

<operation id="515" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:55  %MUL_DP_ret5 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_52_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret5"/></StgValue>
</operation>

<operation id="516" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:66  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="517" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:67  %weight_53_V_load = load i8* %weight_53_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_53_V_load"/></StgValue>
</operation>

<operation id="518" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:68  %MUL_DP_ret6 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_53_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret6"/></StgValue>
</operation>

<operation id="519" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:79  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="520" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:80  %weight_54_V_load = load i8* %weight_54_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_54_V_load"/></StgValue>
</operation>

<operation id="521" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:81  %MUL_DP_ret7 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_54_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret7"/></StgValue>
</operation>

<operation id="522" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:92  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="523" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:93  %weight_55_V_load = load i8* %weight_55_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_55_V_load"/></StgValue>
</operation>

<operation id="524" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:94  %MUL_DP_ret8 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_55_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret8"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:105  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:106  %weight_56_V_load = load i8* %weight_56_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_56_V_load"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:107  %MUL_DP_ret9 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_56_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret9"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:118  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:119  %weight_57_V_load = load i8* %weight_57_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_57_V_load"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:120  %MUL_DP_ret10 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_57_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret10"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:131  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:132  %weight_58_V_load = load i8* %weight_58_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_58_V_load"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:133  %MUL_DP_ret11 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_58_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret11"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:144  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:145  %weight_59_V_load = load i8* %weight_59_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_59_V_load"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:146  %MUL_DP_ret12 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_59_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret12"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="537" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:3  %MUL_DP_ret1 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_48_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret1"/></StgValue>
</operation>

<operation id="538" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:16  %MUL_DP_ret2 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_49_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret2"/></StgValue>
</operation>

<operation id="539" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:29  %MUL_DP_ret3 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_50_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret3"/></StgValue>
</operation>

<operation id="540" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:42  %MUL_DP_ret4 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_51_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret4"/></StgValue>
</operation>

<operation id="541" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:55  %MUL_DP_ret5 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_52_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret5"/></StgValue>
</operation>

<operation id="542" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:68  %MUL_DP_ret6 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_53_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret6"/></StgValue>
</operation>

<operation id="543" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:81  %MUL_DP_ret7 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_54_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret7"/></StgValue>
</operation>

<operation id="544" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:94  %MUL_DP_ret8 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_55_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret8"/></StgValue>
</operation>

<operation id="545" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:107  %MUL_DP_ret9 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_56_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret9"/></StgValue>
</operation>

<operation id="546" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:120  %MUL_DP_ret10 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_57_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret10"/></StgValue>
</operation>

<operation id="547" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:133  %MUL_DP_ret11 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_58_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret11"/></StgValue>
</operation>

<operation id="548" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:146  %MUL_DP_ret12 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_59_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret12"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="549" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:3  %MUL_DP_ret1 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_48_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret1"/></StgValue>
</operation>

<operation id="550" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:7  %ShuffleConvs_2_Downs_407 = load i8* %ShuffleConvs_2_Downs_386, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_407"/></StgValue>
</operation>

<operation id="551" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:11  %ShuffleConvs_2_Downs_408 = load i8* %ShuffleConvs_2_Downs_396, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_408"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:16  %MUL_DP_ret2 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_49_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret2"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:20  %ShuffleConvs_2_Downs_409 = load i8* %ShuffleConvs_2_Downs_383, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_409"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:24  %ShuffleConvs_2_Downs_410 = load i8* %ShuffleConvs_2_Downs_403, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_410"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:29  %MUL_DP_ret3 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_50_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret3"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:33  %ShuffleConvs_2_Downs_411 = load i8* %ShuffleConvs_2_Downs_397, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_411"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:37  %ShuffleConvs_2_Downs_412 = load i8* %ShuffleConvs_2_Downs_402, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_412"/></StgValue>
</operation>

<operation id="558" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:42  %MUL_DP_ret4 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_51_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret4"/></StgValue>
</operation>

<operation id="559" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:46  %ShuffleConvs_2_Downs_413 = load i8* %ShuffleConvs_2_Downs_400, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_413"/></StgValue>
</operation>

<operation id="560" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:50  %ShuffleConvs_2_Downs_414 = load i8* %ShuffleConvs_2_Downs_404, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_414"/></StgValue>
</operation>

<operation id="561" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:55  %MUL_DP_ret5 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_52_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret5"/></StgValue>
</operation>

<operation id="562" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:59  %ShuffleConvs_2_Downs_415 = load i8* %ShuffleConvs_2_Downs_393, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_415"/></StgValue>
</operation>

<operation id="563" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:63  %ShuffleConvs_2_Downs_416 = load i8* %ShuffleConvs_2_Downs_395, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_416"/></StgValue>
</operation>

<operation id="564" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:68  %MUL_DP_ret6 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_53_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret6"/></StgValue>
</operation>

<operation id="565" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:72  %ShuffleConvs_2_Downs_417 = load i8* %ShuffleConvs_2_Downs_394, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_417"/></StgValue>
</operation>

<operation id="566" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:76  %ShuffleConvs_2_Downs_418 = load i8* %ShuffleConvs_2_Downs_387, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_418"/></StgValue>
</operation>

<operation id="567" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:81  %MUL_DP_ret7 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_54_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret7"/></StgValue>
</operation>

<operation id="568" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:85  %ShuffleConvs_2_Downs_419 = load i8* %ShuffleConvs_2_Downs_389, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_419"/></StgValue>
</operation>

<operation id="569" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:89  %ShuffleConvs_2_Downs_420 = load i8* %ShuffleConvs_2_Downs_390, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_420"/></StgValue>
</operation>

<operation id="570" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:94  %MUL_DP_ret8 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_55_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret8"/></StgValue>
</operation>

<operation id="571" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:98  %ShuffleConvs_2_Downs_421 = load i8* %ShuffleConvs_2_Downs_398, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_421"/></StgValue>
</operation>

<operation id="572" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:102  %ShuffleConvs_2_Downs_422 = load i8* %ShuffleConvs_2_Downs_392, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_422"/></StgValue>
</operation>

<operation id="573" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:107  %MUL_DP_ret9 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_56_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret9"/></StgValue>
</operation>

<operation id="574" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:111  %ShuffleConvs_2_Downs_423 = load i8* %ShuffleConvs_2_Downs_399, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_423"/></StgValue>
</operation>

<operation id="575" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:115  %ShuffleConvs_2_Downs_424 = load i8* %ShuffleConvs_2_Downs_391, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_424"/></StgValue>
</operation>

<operation id="576" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:120  %MUL_DP_ret10 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_57_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret10"/></StgValue>
</operation>

<operation id="577" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:124  %ShuffleConvs_2_Downs_425 = load i8* %ShuffleConvs_2_Downs_401, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_425"/></StgValue>
</operation>

<operation id="578" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:128  %ShuffleConvs_2_Downs_426 = load i8* %ShuffleConvs_2_Downs_388, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_426"/></StgValue>
</operation>

<operation id="579" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:133  %MUL_DP_ret11 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_58_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret11"/></StgValue>
</operation>

<operation id="580" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:137  %ShuffleConvs_2_Downs_427 = load i8* %ShuffleConvs_2_Downs_384, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_427"/></StgValue>
</operation>

<operation id="581" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:141  %ShuffleConvs_2_Downs_428 = load i8* %ShuffleConvs_2_Downs_406, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_428"/></StgValue>
</operation>

<operation id="582" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:146  %MUL_DP_ret12 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_59_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret12"/></StgValue>
</operation>

<operation id="583" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:150  %ShuffleConvs_2_Downs_429 = load i8* %ShuffleConvs_2_Downs_385, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_429"/></StgValue>
</operation>

<operation id="584" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:154  %ShuffleConvs_2_Downs_430 = load i8* %ShuffleConvs_2_Downs_405, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_430"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="585" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:3  %MUL_DP_ret1 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_48_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret1"/></StgValue>
</operation>

<operation id="586" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:4  %rr_0_V = extractvalue { i16, i16 } %MUL_DP_ret1, 0

]]></Node>
<StgValue><ssdm name="rr_0_V"/></StgValue>
</operation>

<operation id="587" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:5  %rr_1_V = extractvalue { i16, i16 } %MUL_DP_ret1, 1

]]></Node>
<StgValue><ssdm name="rr_1_V"/></StgValue>
</operation>

<operation id="588" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:6  %tmp_45 = trunc i16 %rr_0_V to i8

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="589" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:7  %ShuffleConvs_2_Downs_407 = load i8* %ShuffleConvs_2_Downs_386, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_407"/></StgValue>
</operation>

<operation id="590" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:8  %tmp_3 = add i8 %ShuffleConvs_2_Downs_407, %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="591" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:9  store i8 %tmp_3, i8* %ShuffleConvs_2_Downs_386, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:10  %tmp_46 = trunc i16 %rr_1_V to i8

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="593" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:11  %ShuffleConvs_2_Downs_408 = load i8* %ShuffleConvs_2_Downs_396, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_408"/></StgValue>
</operation>

<operation id="594" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:12  %tmp_5 = add i8 %ShuffleConvs_2_Downs_408, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="595" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:13  store i8 %tmp_5, i8* %ShuffleConvs_2_Downs_396, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:16  %MUL_DP_ret2 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_49_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret2"/></StgValue>
</operation>

<operation id="597" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:17  %rr_0_V_1 = extractvalue { i16, i16 } %MUL_DP_ret2, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_1"/></StgValue>
</operation>

<operation id="598" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:18  %rr_1_V_1 = extractvalue { i16, i16 } %MUL_DP_ret2, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_1"/></StgValue>
</operation>

<operation id="599" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:19  %tmp_47 = trunc i16 %rr_0_V_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="600" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:20  %ShuffleConvs_2_Downs_409 = load i8* %ShuffleConvs_2_Downs_383, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_409"/></StgValue>
</operation>

<operation id="601" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:21  %tmp_20_1 = add i8 %ShuffleConvs_2_Downs_409, %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="602" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:22  store i8 %tmp_20_1, i8* %ShuffleConvs_2_Downs_383, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:23  %tmp_48 = trunc i16 %rr_1_V_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="604" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:24  %ShuffleConvs_2_Downs_410 = load i8* %ShuffleConvs_2_Downs_403, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_410"/></StgValue>
</operation>

<operation id="605" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:25  %tmp_22_1 = add i8 %ShuffleConvs_2_Downs_410, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="606" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:26  store i8 %tmp_22_1, i8* %ShuffleConvs_2_Downs_403, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:29  %MUL_DP_ret3 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_50_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret3"/></StgValue>
</operation>

<operation id="608" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:30  %rr_0_V_2 = extractvalue { i16, i16 } %MUL_DP_ret3, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_2"/></StgValue>
</operation>

<operation id="609" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:31  %rr_1_V_2 = extractvalue { i16, i16 } %MUL_DP_ret3, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_2"/></StgValue>
</operation>

<operation id="610" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:32  %tmp_49 = trunc i16 %rr_0_V_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="611" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:33  %ShuffleConvs_2_Downs_411 = load i8* %ShuffleConvs_2_Downs_397, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_411"/></StgValue>
</operation>

<operation id="612" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:34  %tmp_20_2 = add i8 %ShuffleConvs_2_Downs_411, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="613" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:35  store i8 %tmp_20_2, i8* %ShuffleConvs_2_Downs_397, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:36  %tmp_50 = trunc i16 %rr_1_V_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="615" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:37  %ShuffleConvs_2_Downs_412 = load i8* %ShuffleConvs_2_Downs_402, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_412"/></StgValue>
</operation>

<operation id="616" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:38  %tmp_22_2 = add i8 %ShuffleConvs_2_Downs_412, %tmp_50

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="617" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:39  store i8 %tmp_22_2, i8* %ShuffleConvs_2_Downs_402, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:42  %MUL_DP_ret4 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_51_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret4"/></StgValue>
</operation>

<operation id="619" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:43  %rr_0_V_3 = extractvalue { i16, i16 } %MUL_DP_ret4, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_3"/></StgValue>
</operation>

<operation id="620" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:44  %rr_1_V_3 = extractvalue { i16, i16 } %MUL_DP_ret4, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_3"/></StgValue>
</operation>

<operation id="621" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:45  %tmp_51 = trunc i16 %rr_0_V_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="622" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:46  %ShuffleConvs_2_Downs_413 = load i8* %ShuffleConvs_2_Downs_400, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_413"/></StgValue>
</operation>

<operation id="623" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:47  %tmp_20_3 = add i8 %ShuffleConvs_2_Downs_413, %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="624" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:48  store i8 %tmp_20_3, i8* %ShuffleConvs_2_Downs_400, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:49  %tmp_52 = trunc i16 %rr_1_V_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="626" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:50  %ShuffleConvs_2_Downs_414 = load i8* %ShuffleConvs_2_Downs_404, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_414"/></StgValue>
</operation>

<operation id="627" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:51  %tmp_22_3 = add i8 %ShuffleConvs_2_Downs_414, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="628" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:52  store i8 %tmp_22_3, i8* %ShuffleConvs_2_Downs_404, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="629" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:55  %MUL_DP_ret5 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_52_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret5"/></StgValue>
</operation>

<operation id="630" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:56  %rr_0_V_4 = extractvalue { i16, i16 } %MUL_DP_ret5, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_4"/></StgValue>
</operation>

<operation id="631" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:57  %rr_1_V_4 = extractvalue { i16, i16 } %MUL_DP_ret5, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_4"/></StgValue>
</operation>

<operation id="632" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:58  %tmp_53 = trunc i16 %rr_0_V_4 to i8

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="633" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:59  %ShuffleConvs_2_Downs_415 = load i8* %ShuffleConvs_2_Downs_393, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_415"/></StgValue>
</operation>

<operation id="634" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:60  %tmp_20_4 = add i8 %ShuffleConvs_2_Downs_415, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="635" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:61  store i8 %tmp_20_4, i8* %ShuffleConvs_2_Downs_393, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:62  %tmp_54 = trunc i16 %rr_1_V_4 to i8

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="637" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:63  %ShuffleConvs_2_Downs_416 = load i8* %ShuffleConvs_2_Downs_395, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_416"/></StgValue>
</operation>

<operation id="638" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:64  %tmp_22_4 = add i8 %ShuffleConvs_2_Downs_416, %tmp_54

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="639" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:65  store i8 %tmp_22_4, i8* %ShuffleConvs_2_Downs_395, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:68  %MUL_DP_ret6 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_53_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret6"/></StgValue>
</operation>

<operation id="641" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:69  %rr_0_V_5 = extractvalue { i16, i16 } %MUL_DP_ret6, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_5"/></StgValue>
</operation>

<operation id="642" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:70  %rr_1_V_5 = extractvalue { i16, i16 } %MUL_DP_ret6, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_5"/></StgValue>
</operation>

<operation id="643" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:71  %tmp_55 = trunc i16 %rr_0_V_5 to i8

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="644" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:72  %ShuffleConvs_2_Downs_417 = load i8* %ShuffleConvs_2_Downs_394, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_417"/></StgValue>
</operation>

<operation id="645" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:73  %tmp_20_5 = add i8 %ShuffleConvs_2_Downs_417, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="646" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:74  store i8 %tmp_20_5, i8* %ShuffleConvs_2_Downs_394, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:75  %tmp_56 = trunc i16 %rr_1_V_5 to i8

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="648" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:76  %ShuffleConvs_2_Downs_418 = load i8* %ShuffleConvs_2_Downs_387, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_418"/></StgValue>
</operation>

<operation id="649" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:77  %tmp_22_5 = add i8 %ShuffleConvs_2_Downs_418, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="650" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:78  store i8 %tmp_22_5, i8* %ShuffleConvs_2_Downs_387, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:81  %MUL_DP_ret7 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_54_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret7"/></StgValue>
</operation>

<operation id="652" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:82  %rr_0_V_6 = extractvalue { i16, i16 } %MUL_DP_ret7, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_6"/></StgValue>
</operation>

<operation id="653" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:83  %rr_1_V_6 = extractvalue { i16, i16 } %MUL_DP_ret7, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_6"/></StgValue>
</operation>

<operation id="654" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:84  %tmp_57 = trunc i16 %rr_0_V_6 to i8

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="655" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:85  %ShuffleConvs_2_Downs_419 = load i8* %ShuffleConvs_2_Downs_389, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_419"/></StgValue>
</operation>

<operation id="656" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:86  %tmp_20_6 = add i8 %ShuffleConvs_2_Downs_419, %tmp_57

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="657" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:87  store i8 %tmp_20_6, i8* %ShuffleConvs_2_Downs_389, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:88  %tmp_58 = trunc i16 %rr_1_V_6 to i8

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="659" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:89  %ShuffleConvs_2_Downs_420 = load i8* %ShuffleConvs_2_Downs_390, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_420"/></StgValue>
</operation>

<operation id="660" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:90  %tmp_22_6 = add i8 %ShuffleConvs_2_Downs_420, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="661" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:91  store i8 %tmp_22_6, i8* %ShuffleConvs_2_Downs_390, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:94  %MUL_DP_ret8 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_55_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret8"/></StgValue>
</operation>

<operation id="663" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:95  %rr_0_V_7 = extractvalue { i16, i16 } %MUL_DP_ret8, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_7"/></StgValue>
</operation>

<operation id="664" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:96  %rr_1_V_7 = extractvalue { i16, i16 } %MUL_DP_ret8, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_7"/></StgValue>
</operation>

<operation id="665" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:97  %tmp_59 = trunc i16 %rr_0_V_7 to i8

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="666" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:98  %ShuffleConvs_2_Downs_421 = load i8* %ShuffleConvs_2_Downs_398, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_421"/></StgValue>
</operation>

<operation id="667" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:99  %tmp_20_7 = add i8 %ShuffleConvs_2_Downs_421, %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="668" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:100  store i8 %tmp_20_7, i8* %ShuffleConvs_2_Downs_398, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:101  %tmp_60 = trunc i16 %rr_1_V_7 to i8

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="670" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:102  %ShuffleConvs_2_Downs_422 = load i8* %ShuffleConvs_2_Downs_392, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_422"/></StgValue>
</operation>

<operation id="671" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:103  %tmp_22_7 = add i8 %ShuffleConvs_2_Downs_422, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="672" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:104  store i8 %tmp_22_7, i8* %ShuffleConvs_2_Downs_392, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:107  %MUL_DP_ret9 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_56_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret9"/></StgValue>
</operation>

<operation id="674" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:108  %rr_0_V_8 = extractvalue { i16, i16 } %MUL_DP_ret9, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_8"/></StgValue>
</operation>

<operation id="675" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:109  %rr_1_V_8 = extractvalue { i16, i16 } %MUL_DP_ret9, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_8"/></StgValue>
</operation>

<operation id="676" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:110  %tmp_61 = trunc i16 %rr_0_V_8 to i8

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="677" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:111  %ShuffleConvs_2_Downs_423 = load i8* %ShuffleConvs_2_Downs_399, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_423"/></StgValue>
</operation>

<operation id="678" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:112  %tmp_20_8 = add i8 %ShuffleConvs_2_Downs_423, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="679" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:113  store i8 %tmp_20_8, i8* %ShuffleConvs_2_Downs_399, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:114  %tmp_62 = trunc i16 %rr_1_V_8 to i8

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="681" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:115  %ShuffleConvs_2_Downs_424 = load i8* %ShuffleConvs_2_Downs_391, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_424"/></StgValue>
</operation>

<operation id="682" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:116  %tmp_22_8 = add i8 %ShuffleConvs_2_Downs_424, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="683" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:117  store i8 %tmp_22_8, i8* %ShuffleConvs_2_Downs_391, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:120  %MUL_DP_ret10 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_57_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret10"/></StgValue>
</operation>

<operation id="685" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:121  %rr_0_V_9 = extractvalue { i16, i16 } %MUL_DP_ret10, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_9"/></StgValue>
</operation>

<operation id="686" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:122  %rr_1_V_9 = extractvalue { i16, i16 } %MUL_DP_ret10, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_9"/></StgValue>
</operation>

<operation id="687" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:123  %tmp_63 = trunc i16 %rr_0_V_9 to i8

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="688" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:124  %ShuffleConvs_2_Downs_425 = load i8* %ShuffleConvs_2_Downs_401, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_425"/></StgValue>
</operation>

<operation id="689" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:125  %tmp_20_9 = add i8 %ShuffleConvs_2_Downs_425, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>

<operation id="690" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:126  store i8 %tmp_20_9, i8* %ShuffleConvs_2_Downs_401, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:127  %tmp_64 = trunc i16 %rr_1_V_9 to i8

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="692" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:128  %ShuffleConvs_2_Downs_426 = load i8* %ShuffleConvs_2_Downs_388, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_426"/></StgValue>
</operation>

<operation id="693" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:129  %tmp_22_9 = add i8 %ShuffleConvs_2_Downs_426, %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="694" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:130  store i8 %tmp_22_9, i8* %ShuffleConvs_2_Downs_388, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:133  %MUL_DP_ret11 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_58_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret11"/></StgValue>
</operation>

<operation id="696" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:134  %rr_0_V_10 = extractvalue { i16, i16 } %MUL_DP_ret11, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_10"/></StgValue>
</operation>

<operation id="697" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:135  %rr_1_V_10 = extractvalue { i16, i16 } %MUL_DP_ret11, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_10"/></StgValue>
</operation>

<operation id="698" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:136  %tmp_65 = trunc i16 %rr_0_V_10 to i8

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="699" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:137  %ShuffleConvs_2_Downs_427 = load i8* %ShuffleConvs_2_Downs_384, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_427"/></StgValue>
</operation>

<operation id="700" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:138  %tmp_20_s = add i8 %ShuffleConvs_2_Downs_427, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_20_s"/></StgValue>
</operation>

<operation id="701" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:139  store i8 %tmp_20_s, i8* %ShuffleConvs_2_Downs_384, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:140  %tmp_66 = trunc i16 %rr_1_V_10 to i8

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="703" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:141  %ShuffleConvs_2_Downs_428 = load i8* %ShuffleConvs_2_Downs_406, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_428"/></StgValue>
</operation>

<operation id="704" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:142  %tmp_22_s = add i8 %ShuffleConvs_2_Downs_428, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="705" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:143  store i8 %tmp_22_s, i8* %ShuffleConvs_2_Downs_406, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="706" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader77.preheader:146  %MUL_DP_ret12 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_59_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret12"/></StgValue>
</operation>

<operation id="707" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:147  %rr_0_V_11 = extractvalue { i16, i16 } %MUL_DP_ret12, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_11"/></StgValue>
</operation>

<operation id="708" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="32">
<![CDATA[
.preheader77.preheader:148  %rr_1_V_11 = extractvalue { i16, i16 } %MUL_DP_ret12, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_11"/></StgValue>
</operation>

<operation id="709" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:149  %tmp_67 = trunc i16 %rr_0_V_11 to i8

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="710" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:150  %ShuffleConvs_2_Downs_429 = load i8* %ShuffleConvs_2_Downs_385, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_429"/></StgValue>
</operation>

<operation id="711" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:151  %tmp_20_10 = add i8 %ShuffleConvs_2_Downs_429, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp_20_10"/></StgValue>
</operation>

<operation id="712" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:152  store i8 %tmp_20_10, i8* %ShuffleConvs_2_Downs_385, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="16">
<![CDATA[
.preheader77.preheader:153  %tmp_68 = trunc i16 %rr_1_V_11 to i8

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="714" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="7">
<![CDATA[
.preheader77.preheader:154  %ShuffleConvs_2_Downs_430 = load i8* %ShuffleConvs_2_Downs_405, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_430"/></StgValue>
</operation>

<operation id="715" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader77.preheader:155  %tmp_22_10 = add i8 %ShuffleConvs_2_Downs_430, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>

<operation id="716" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader77.preheader:156  store i8 %tmp_22_10, i8* %ShuffleConvs_2_Downs_405, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0">
<![CDATA[
.preheader77.preheader:157  br label %.preheader78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="718" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader76:0  %h4 = phi i4 [ %h_9, %5 ], [ 1, %.preheader76.preheader ]

]]></Node>
<StgValue><ssdm name="h4"/></StgValue>
</operation>

<operation id="719" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="7" op_0_bw="4">
<![CDATA[
.preheader76:1  %h4_cast_cast1 = zext i4 %h4 to i7

]]></Node>
<StgValue><ssdm name="h4_cast_cast1"/></StgValue>
</operation>

<operation id="720" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="11" op_0_bw="4">
<![CDATA[
.preheader76:2  %h4_cast_cast = zext i4 %h4 to i11

]]></Node>
<StgValue><ssdm name="h4_cast_cast"/></StgValue>
</operation>

<operation id="721" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader76:3  %tmp_149 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %h4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="722" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="7">
<![CDATA[
.preheader76:4  %p_shl8_cast = zext i7 %tmp_149 to i8

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="723" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader76:5  %tmp_150 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="724" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="5">
<![CDATA[
.preheader76:6  %p_shl9_cast = zext i5 %tmp_150 to i8

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="725" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader76:7  %tmp_151 = add i8 %p_shl9_cast, %p_shl8_cast

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="726" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader76:8  %exitcond3 = icmp eq i4 %h4, -7

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="727" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader76:9  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="728" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader76:10  br i1 %exitcond3, label %.preheader72.preheader, label %.preheader75.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1065">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0">
<![CDATA[
.preheader75.preheader:0  br label %.preheader75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1067">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0">
<![CDATA[
.preheader72.preheader:0  br label %.preheader72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="731" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader75:0  %w5 = phi i4 [ %w_9, %4 ], [ 1, %.preheader75.preheader ]

]]></Node>
<StgValue><ssdm name="w5"/></StgValue>
</operation>

<operation id="732" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="7" op_0_bw="4">
<![CDATA[
.preheader75:1  %w5_cast_cast1 = zext i4 %w5 to i7

]]></Node>
<StgValue><ssdm name="w5_cast_cast1"/></StgValue>
</operation>

<operation id="733" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="15" op_0_bw="4">
<![CDATA[
.preheader75:2  %w5_cast_cast2 = zext i4 %w5 to i15

]]></Node>
<StgValue><ssdm name="w5_cast_cast2"/></StgValue>
</operation>

<operation id="734" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="4">
<![CDATA[
.preheader75:3  %w5_cast_cast = zext i4 %w5 to i8

]]></Node>
<StgValue><ssdm name="w5_cast_cast"/></StgValue>
</operation>

<operation id="735" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader75:4  %tmp_156 = add i8 %tmp_151, %w5_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="736" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="8">
<![CDATA[
.preheader75:5  %tmp_194_cast = zext i8 %tmp_156 to i32

]]></Node>
<StgValue><ssdm name="tmp_194_cast"/></StgValue>
</operation>

<operation id="737" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:6  %ShuffleConvs_2_Downs_431 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_38, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_431"/></StgValue>
</operation>

<operation id="738" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:7  %ShuffleConvs_2_Downs_432 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_36, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_432"/></StgValue>
</operation>

<operation id="739" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:8  %ShuffleConvs_2_Downs_433 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_37, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_433"/></StgValue>
</operation>

<operation id="740" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:9  %ShuffleConvs_2_Downs_434 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_81, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_434"/></StgValue>
</operation>

<operation id="741" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:10  %ShuffleConvs_2_Downs_435 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_84, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_435"/></StgValue>
</operation>

<operation id="742" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:11  %ShuffleConvs_2_Downs_436 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_79, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_436"/></StgValue>
</operation>

<operation id="743" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:12  %ShuffleConvs_2_Downs_437 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_80, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_437"/></StgValue>
</operation>

<operation id="744" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:13  %ShuffleConvs_2_Downs_438 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_85, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_438"/></StgValue>
</operation>

<operation id="745" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:14  %ShuffleConvs_2_Downs_439 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_86, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_439"/></StgValue>
</operation>

<operation id="746" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:15  %ShuffleConvs_2_Downs_440 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_87, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_440"/></StgValue>
</operation>

<operation id="747" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:16  %ShuffleConvs_2_Downs_441 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_88, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_441"/></StgValue>
</operation>

<operation id="748" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:17  %ShuffleConvs_2_Downs_442 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_89, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_442"/></StgValue>
</operation>

<operation id="749" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:18  %ShuffleConvs_2_Downs_443 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_90, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_443"/></StgValue>
</operation>

<operation id="750" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:19  %ShuffleConvs_2_Downs_444 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_91, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_444"/></StgValue>
</operation>

<operation id="751" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:20  %ShuffleConvs_2_Downs_445 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_82, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_445"/></StgValue>
</operation>

<operation id="752" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:21  %ShuffleConvs_2_Downs_446 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_35, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_446"/></StgValue>
</operation>

<operation id="753" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:22  %ShuffleConvs_2_Downs_447 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_34, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_447"/></StgValue>
</operation>

<operation id="754" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:23  %ShuffleConvs_2_Downs_448 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_33, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_448"/></StgValue>
</operation>

<operation id="755" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:24  %ShuffleConvs_2_Downs_449 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_31, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_449"/></StgValue>
</operation>

<operation id="756" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:25  %ShuffleConvs_2_Downs_450 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_32, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_450"/></StgValue>
</operation>

<operation id="757" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:26  %ShuffleConvs_2_Downs_451 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_30, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_451"/></StgValue>
</operation>

<operation id="758" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:27  %ShuffleConvs_2_Downs_452 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_26, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_452"/></StgValue>
</operation>

<operation id="759" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:28  %ShuffleConvs_2_Downs_453 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_29, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_453"/></StgValue>
</operation>

<operation id="760" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader75:29  %ShuffleConvs_2_Downs_454 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_27, i32 0, i32 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_454"/></StgValue>
</operation>

<operation id="761" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader75:30  %exitcond7 = icmp eq i4 %w5, -7

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="762" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader75:31  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="763" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader75:32  br i1 %exitcond7, label %5, label %.preheader74.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="764" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1070">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0">
<![CDATA[
.preheader74.preheader:0  br label %.preheader74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="765" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1072">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %h_9 = add i4 %h4, 1

]]></Node>
<StgValue><ssdm name="h_9"/></StgValue>
</operation>

<operation id="766" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1072">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="767" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader74:0  %ci6 = phi i7 [ %ci_2, %.preheader73.preheader ], [ 0, %.preheader74.preheader ]

]]></Node>
<StgValue><ssdm name="ci6"/></StgValue>
</operation>

<operation id="768" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="7">
<![CDATA[
.preheader74:1  %ci6_cast = zext i7 %ci6 to i32

]]></Node>
<StgValue><ssdm name="ci6_cast"/></StgValue>
</operation>

<operation id="769" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader74:2  %tmp_169 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="770" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="11" op_0_bw="10">
<![CDATA[
.preheader74:3  %p_shl12_cast = zext i10 %tmp_169 to i11

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="771" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader74:4  %tmp_170 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="772" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="11" op_0_bw="8">
<![CDATA[
.preheader74:5  %p_shl13_cast = zext i8 %tmp_170 to i11

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="773" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader74:6  %tmp_171 = add i11 %p_shl12_cast, %p_shl13_cast

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="774" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader74:7  %tmp_172 = add i11 %h4_cast_cast, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="775" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader74:8  %tmp_69 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_172, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="776" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="15" op_0_bw="14">
<![CDATA[
.preheader74:9  %p_shl10_cast = zext i14 %tmp_69 to i15

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="777" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader74:10  %tmp_70 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_172, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="778" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="15" op_0_bw="12">
<![CDATA[
.preheader74:11  %p_shl11_cast = zext i12 %tmp_70 to i15

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="779" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader74:12  %tmp_173 = add i15 %p_shl10_cast, %p_shl11_cast

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="780" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader74:13  %tmp_174 = add i15 %w5_cast_cast2, %tmp_173

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="781" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="15">
<![CDATA[
.preheader74:14  %tmp_216_cast = zext i15 %tmp_174 to i32

]]></Node>
<StgValue><ssdm name="tmp_216_cast"/></StgValue>
</operation>

<operation id="782" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:15  %input_V_addr_1 = getelementptr [9600 x i8]* %input_V, i32 0, i32 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_1"/></StgValue>
</operation>

<operation id="783" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader74:16  %tmp_175 = add i7 %h4_cast_cast1, %ci6

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="784" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader74:17  %tmp_176 = add i7 %w5_cast_cast1, %tmp_175

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="785" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="7">
<![CDATA[
.preheader74:18  %tmp_218_cast = zext i7 %tmp_176 to i32

]]></Node>
<StgValue><ssdm name="tmp_218_cast"/></StgValue>
</operation>

<operation id="786" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:19  %weight_12_V_addr = getelementptr [96 x i8]* %weight_12_V, i32 0, i32 %tmp_218_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr"/></StgValue>
</operation>

<operation id="787" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:20  %weight_13_V_addr = getelementptr [96 x i8]* %weight_13_V, i32 0, i32 %tmp_218_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr"/></StgValue>
</operation>

<operation id="788" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:21  %weight_14_V_addr = getelementptr [96 x i8]* %weight_14_V, i32 0, i32 %tmp_218_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr"/></StgValue>
</operation>

<operation id="789" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:22  %weight_15_V_addr = getelementptr [96 x i8]* %weight_15_V, i32 0, i32 %tmp_218_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr"/></StgValue>
</operation>

<operation id="790" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:23  %weight_16_V_addr = getelementptr [96 x i8]* %weight_16_V, i32 0, i32 %tmp_218_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr"/></StgValue>
</operation>

<operation id="791" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:24  %weight_17_V_addr = getelementptr [96 x i8]* %weight_17_V, i32 0, i32 %tmp_218_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr"/></StgValue>
</operation>

<operation id="792" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:25  %weight_18_V_addr = getelementptr [96 x i8]* %weight_18_V, i32 0, i32 %tmp_218_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr"/></StgValue>
</operation>

<operation id="793" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:26  %weight_19_V_addr = getelementptr [96 x i8]* %weight_19_V, i32 0, i32 %tmp_218_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr"/></StgValue>
</operation>

<operation id="794" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:27  %weight_20_V_addr = getelementptr [96 x i8]* %weight_20_V, i32 0, i32 %tmp_218_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr"/></StgValue>
</operation>

<operation id="795" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:28  %weight_21_V_addr = getelementptr [96 x i8]* %weight_21_V, i32 0, i32 %tmp_218_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr"/></StgValue>
</operation>

<operation id="796" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:29  %weight_22_V_addr = getelementptr [96 x i8]* %weight_22_V, i32 0, i32 %tmp_218_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr"/></StgValue>
</operation>

<operation id="797" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:30  %weight_23_V_addr = getelementptr [96 x i8]* %weight_23_V, i32 0, i32 %tmp_218_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr"/></StgValue>
</operation>

<operation id="798" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:31  %weight_60_V_addr = getelementptr [96 x i8]* %weight_60_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_60_V_addr"/></StgValue>
</operation>

<operation id="799" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:32  %weight_61_V_addr = getelementptr [96 x i8]* %weight_61_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_61_V_addr"/></StgValue>
</operation>

<operation id="800" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:33  %weight_62_V_addr = getelementptr [96 x i8]* %weight_62_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_62_V_addr"/></StgValue>
</operation>

<operation id="801" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:34  %weight_63_V_addr = getelementptr [96 x i8]* %weight_63_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_63_V_addr"/></StgValue>
</operation>

<operation id="802" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:35  %weight_64_V_addr = getelementptr [96 x i8]* %weight_64_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_64_V_addr"/></StgValue>
</operation>

<operation id="803" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:36  %weight_65_V_addr = getelementptr [96 x i8]* %weight_65_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_65_V_addr"/></StgValue>
</operation>

<operation id="804" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:37  %weight_66_V_addr = getelementptr [96 x i8]* %weight_66_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_66_V_addr"/></StgValue>
</operation>

<operation id="805" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:38  %weight_67_V_addr = getelementptr [96 x i8]* %weight_67_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_67_V_addr"/></StgValue>
</operation>

<operation id="806" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:39  %weight_68_V_addr = getelementptr [96 x i8]* %weight_68_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_68_V_addr"/></StgValue>
</operation>

<operation id="807" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:40  %weight_69_V_addr = getelementptr [96 x i8]* %weight_69_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_69_V_addr"/></StgValue>
</operation>

<operation id="808" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:41  %weight_70_V_addr = getelementptr [96 x i8]* %weight_70_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_70_V_addr"/></StgValue>
</operation>

<operation id="809" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:42  %weight_71_V_addr = getelementptr [96 x i8]* %weight_71_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_71_V_addr"/></StgValue>
</operation>

<operation id="810" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader74:43  %exitcond5 = icmp eq i7 %ci6, -32

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="811" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader74:44  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="812" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader74:45  %ci_2 = add i7 %ci6, 1

]]></Node>
<StgValue><ssdm name="ci_2"/></StgValue>
</operation>

<operation id="813" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader74:46  br i1 %exitcond5, label %4, label %.preheader73.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="814" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %w_9 = add i4 %w5, 1

]]></Node>
<StgValue><ssdm name="w_9"/></StgValue>
</operation>

<operation id="815" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="816" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1076">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="8" op_0_bw="14">
<![CDATA[
.preheader73.preheader:2  %input_V_load_1 = load i8* %input_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="817" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:0  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="818" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:1  %weight_60_V_load = load i8* %weight_60_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_60_V_load"/></StgValue>
</operation>

<operation id="819" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="8" op_0_bw="14">
<![CDATA[
.preheader73.preheader:2  %input_V_load_1 = load i8* %input_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_1"/></StgValue>
</operation>

<operation id="820" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:14  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="821" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:15  %weight_61_V_load = load i8* %weight_61_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_61_V_load"/></StgValue>
</operation>

<operation id="822" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:27  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="823" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:28  %weight_62_V_load = load i8* %weight_62_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_62_V_load"/></StgValue>
</operation>

<operation id="824" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:40  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="825" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:41  %weight_63_V_load = load i8* %weight_63_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_63_V_load"/></StgValue>
</operation>

<operation id="826" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:53  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="827" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:54  %weight_64_V_load = load i8* %weight_64_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_64_V_load"/></StgValue>
</operation>

<operation id="828" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:66  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="829" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:67  %weight_65_V_load = load i8* %weight_65_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_65_V_load"/></StgValue>
</operation>

<operation id="830" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:79  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="831" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:80  %weight_66_V_load = load i8* %weight_66_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_66_V_load"/></StgValue>
</operation>

<operation id="832" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:92  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="833" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:93  %weight_67_V_load = load i8* %weight_67_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_67_V_load"/></StgValue>
</operation>

<operation id="834" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:105  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="835" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:106  %weight_68_V_load = load i8* %weight_68_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_68_V_load"/></StgValue>
</operation>

<operation id="836" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:118  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="837" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:119  %weight_69_V_load = load i8* %weight_69_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_69_V_load"/></StgValue>
</operation>

<operation id="838" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:131  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="839" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:132  %weight_70_V_load = load i8* %weight_70_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_70_V_load"/></StgValue>
</operation>

<operation id="840" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:144  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="841" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:145  %weight_71_V_load = load i8* %weight_71_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_71_V_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="842" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:0  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="843" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:1  %weight_60_V_load = load i8* %weight_60_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_60_V_load"/></StgValue>
</operation>

<operation id="844" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:3  %MUL_DP_ret13 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_60_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret13"/></StgValue>
</operation>

<operation id="845" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:14  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="846" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:15  %weight_61_V_load = load i8* %weight_61_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_61_V_load"/></StgValue>
</operation>

<operation id="847" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:16  %MUL_DP_ret14 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_61_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret14"/></StgValue>
</operation>

<operation id="848" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:27  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="849" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:28  %weight_62_V_load = load i8* %weight_62_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_62_V_load"/></StgValue>
</operation>

<operation id="850" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:29  %MUL_DP_ret15 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_62_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret15"/></StgValue>
</operation>

<operation id="851" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:40  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="852" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:41  %weight_63_V_load = load i8* %weight_63_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_63_V_load"/></StgValue>
</operation>

<operation id="853" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:42  %MUL_DP_ret16 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_63_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret16"/></StgValue>
</operation>

<operation id="854" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:53  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="855" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:54  %weight_64_V_load = load i8* %weight_64_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_64_V_load"/></StgValue>
</operation>

<operation id="856" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:55  %MUL_DP_ret17 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_64_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret17"/></StgValue>
</operation>

<operation id="857" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:66  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="858" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:67  %weight_65_V_load = load i8* %weight_65_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_65_V_load"/></StgValue>
</operation>

<operation id="859" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:68  %MUL_DP_ret18 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_65_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret18"/></StgValue>
</operation>

<operation id="860" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:79  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="861" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:80  %weight_66_V_load = load i8* %weight_66_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_66_V_load"/></StgValue>
</operation>

<operation id="862" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:81  %MUL_DP_ret19 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_66_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret19"/></StgValue>
</operation>

<operation id="863" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:92  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="864" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:93  %weight_67_V_load = load i8* %weight_67_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_67_V_load"/></StgValue>
</operation>

<operation id="865" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:94  %MUL_DP_ret20 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_67_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret20"/></StgValue>
</operation>

<operation id="866" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:105  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="867" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:106  %weight_68_V_load = load i8* %weight_68_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_68_V_load"/></StgValue>
</operation>

<operation id="868" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:107  %MUL_DP_ret21 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_68_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret21"/></StgValue>
</operation>

<operation id="869" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:118  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="870" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:119  %weight_69_V_load = load i8* %weight_69_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_69_V_load"/></StgValue>
</operation>

<operation id="871" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:120  %MUL_DP_ret22 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_69_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret22"/></StgValue>
</operation>

<operation id="872" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:131  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="873" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:132  %weight_70_V_load = load i8* %weight_70_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_70_V_load"/></StgValue>
</operation>

<operation id="874" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:133  %MUL_DP_ret23 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_70_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret23"/></StgValue>
</operation>

<operation id="875" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:144  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="876" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:145  %weight_71_V_load = load i8* %weight_71_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_71_V_load"/></StgValue>
</operation>

<operation id="877" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:146  %MUL_DP_ret24 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_71_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret24"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="878" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:3  %MUL_DP_ret13 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_60_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret13"/></StgValue>
</operation>

<operation id="879" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:16  %MUL_DP_ret14 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_61_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret14"/></StgValue>
</operation>

<operation id="880" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:29  %MUL_DP_ret15 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_62_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret15"/></StgValue>
</operation>

<operation id="881" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:42  %MUL_DP_ret16 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_63_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret16"/></StgValue>
</operation>

<operation id="882" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:55  %MUL_DP_ret17 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_64_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret17"/></StgValue>
</operation>

<operation id="883" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:68  %MUL_DP_ret18 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_65_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret18"/></StgValue>
</operation>

<operation id="884" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:81  %MUL_DP_ret19 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_66_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret19"/></StgValue>
</operation>

<operation id="885" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:94  %MUL_DP_ret20 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_67_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret20"/></StgValue>
</operation>

<operation id="886" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:107  %MUL_DP_ret21 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_68_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret21"/></StgValue>
</operation>

<operation id="887" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:120  %MUL_DP_ret22 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_69_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret22"/></StgValue>
</operation>

<operation id="888" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:133  %MUL_DP_ret23 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_70_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret23"/></StgValue>
</operation>

<operation id="889" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:146  %MUL_DP_ret24 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_71_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret24"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="890" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:3  %MUL_DP_ret13 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_60_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret13"/></StgValue>
</operation>

<operation id="891" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:7  %ShuffleConvs_2_Downs_455 = load i8* %ShuffleConvs_2_Downs_444, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_455"/></StgValue>
</operation>

<operation id="892" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:11  %ShuffleConvs_2_Downs_456 = load i8* %ShuffleConvs_2_Downs_431, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_456"/></StgValue>
</operation>

<operation id="893" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:16  %MUL_DP_ret14 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_61_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret14"/></StgValue>
</operation>

<operation id="894" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:20  %ShuffleConvs_2_Downs_457 = load i8* %ShuffleConvs_2_Downs_443, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_457"/></StgValue>
</operation>

<operation id="895" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:24  %ShuffleConvs_2_Downs_458 = load i8* %ShuffleConvs_2_Downs_433, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_458"/></StgValue>
</operation>

<operation id="896" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:29  %MUL_DP_ret15 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_62_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret15"/></StgValue>
</operation>

<operation id="897" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:33  %ShuffleConvs_2_Downs_459 = load i8* %ShuffleConvs_2_Downs_442, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_459"/></StgValue>
</operation>

<operation id="898" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:37  %ShuffleConvs_2_Downs_460 = load i8* %ShuffleConvs_2_Downs_432, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_460"/></StgValue>
</operation>

<operation id="899" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:42  %MUL_DP_ret16 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_63_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret16"/></StgValue>
</operation>

<operation id="900" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:46  %ShuffleConvs_2_Downs_461 = load i8* %ShuffleConvs_2_Downs_441, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_461"/></StgValue>
</operation>

<operation id="901" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:50  %ShuffleConvs_2_Downs_462 = load i8* %ShuffleConvs_2_Downs_446, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_462"/></StgValue>
</operation>

<operation id="902" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:55  %MUL_DP_ret17 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_64_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret17"/></StgValue>
</operation>

<operation id="903" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:59  %ShuffleConvs_2_Downs_463 = load i8* %ShuffleConvs_2_Downs_440, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_463"/></StgValue>
</operation>

<operation id="904" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:63  %ShuffleConvs_2_Downs_464 = load i8* %ShuffleConvs_2_Downs_447, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_464"/></StgValue>
</operation>

<operation id="905" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:68  %MUL_DP_ret18 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_65_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret18"/></StgValue>
</operation>

<operation id="906" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:72  %ShuffleConvs_2_Downs_465 = load i8* %ShuffleConvs_2_Downs_439, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_465"/></StgValue>
</operation>

<operation id="907" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:76  %ShuffleConvs_2_Downs_466 = load i8* %ShuffleConvs_2_Downs_448, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_466"/></StgValue>
</operation>

<operation id="908" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:81  %MUL_DP_ret19 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_66_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret19"/></StgValue>
</operation>

<operation id="909" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:85  %ShuffleConvs_2_Downs_467 = load i8* %ShuffleConvs_2_Downs_438, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_467"/></StgValue>
</operation>

<operation id="910" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:89  %ShuffleConvs_2_Downs_468 = load i8* %ShuffleConvs_2_Downs_450, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_468"/></StgValue>
</operation>

<operation id="911" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:94  %MUL_DP_ret20 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_67_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret20"/></StgValue>
</operation>

<operation id="912" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:98  %ShuffleConvs_2_Downs_469 = load i8* %ShuffleConvs_2_Downs_435, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_469"/></StgValue>
</operation>

<operation id="913" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:102  %ShuffleConvs_2_Downs_470 = load i8* %ShuffleConvs_2_Downs_449, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_470"/></StgValue>
</operation>

<operation id="914" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:107  %MUL_DP_ret21 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_68_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret21"/></StgValue>
</operation>

<operation id="915" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:111  %ShuffleConvs_2_Downs_471 = load i8* %ShuffleConvs_2_Downs_445, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_471"/></StgValue>
</operation>

<operation id="916" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:115  %ShuffleConvs_2_Downs_472 = load i8* %ShuffleConvs_2_Downs_451, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_472"/></StgValue>
</operation>

<operation id="917" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:120  %MUL_DP_ret22 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_69_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret22"/></StgValue>
</operation>

<operation id="918" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:124  %ShuffleConvs_2_Downs_473 = load i8* %ShuffleConvs_2_Downs_434, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_473"/></StgValue>
</operation>

<operation id="919" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:128  %ShuffleConvs_2_Downs_474 = load i8* %ShuffleConvs_2_Downs_453, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_474"/></StgValue>
</operation>

<operation id="920" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:133  %MUL_DP_ret23 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_70_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret23"/></StgValue>
</operation>

<operation id="921" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:137  %ShuffleConvs_2_Downs_475 = load i8* %ShuffleConvs_2_Downs_437, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_475"/></StgValue>
</operation>

<operation id="922" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:141  %ShuffleConvs_2_Downs_476 = load i8* %ShuffleConvs_2_Downs_454, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_476"/></StgValue>
</operation>

<operation id="923" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:146  %MUL_DP_ret24 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_71_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret24"/></StgValue>
</operation>

<operation id="924" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:150  %ShuffleConvs_2_Downs_477 = load i8* %ShuffleConvs_2_Downs_436, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_477"/></StgValue>
</operation>

<operation id="925" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:154  %ShuffleConvs_2_Downs_478 = load i8* %ShuffleConvs_2_Downs_452, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_478"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="926" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:3  %MUL_DP_ret13 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_60_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret13"/></StgValue>
</operation>

<operation id="927" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:4  %rr_0_V_12 = extractvalue { i16, i16 } %MUL_DP_ret13, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_12"/></StgValue>
</operation>

<operation id="928" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:5  %rr_1_V_12 = extractvalue { i16, i16 } %MUL_DP_ret13, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_12"/></StgValue>
</operation>

<operation id="929" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:6  %tmp_71 = trunc i16 %rr_0_V_12 to i8

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="930" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:7  %ShuffleConvs_2_Downs_455 = load i8* %ShuffleConvs_2_Downs_444, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_455"/></StgValue>
</operation>

<operation id="931" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:8  %tmp_7 = add i8 %ShuffleConvs_2_Downs_455, %tmp_71

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="932" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:9  store i8 %tmp_7, i8* %ShuffleConvs_2_Downs_444, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="933" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:10  %tmp_72 = trunc i16 %rr_1_V_12 to i8

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="934" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:11  %ShuffleConvs_2_Downs_456 = load i8* %ShuffleConvs_2_Downs_431, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_456"/></StgValue>
</operation>

<operation id="935" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:12  %tmp_9 = add i8 %ShuffleConvs_2_Downs_456, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="936" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:13  store i8 %tmp_9, i8* %ShuffleConvs_2_Downs_431, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="937" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:16  %MUL_DP_ret14 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_61_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret14"/></StgValue>
</operation>

<operation id="938" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:17  %rr_0_V_13 = extractvalue { i16, i16 } %MUL_DP_ret14, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_13"/></StgValue>
</operation>

<operation id="939" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:18  %rr_1_V_13 = extractvalue { i16, i16 } %MUL_DP_ret14, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_13"/></StgValue>
</operation>

<operation id="940" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:19  %tmp_73 = trunc i16 %rr_0_V_13 to i8

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="941" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:20  %ShuffleConvs_2_Downs_457 = load i8* %ShuffleConvs_2_Downs_443, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_457"/></StgValue>
</operation>

<operation id="942" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:21  %tmp_25_1 = add i8 %ShuffleConvs_2_Downs_457, %tmp_73

]]></Node>
<StgValue><ssdm name="tmp_25_1"/></StgValue>
</operation>

<operation id="943" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:22  store i8 %tmp_25_1, i8* %ShuffleConvs_2_Downs_443, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="944" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:23  %tmp_74 = trunc i16 %rr_1_V_13 to i8

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="945" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:24  %ShuffleConvs_2_Downs_458 = load i8* %ShuffleConvs_2_Downs_433, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_458"/></StgValue>
</operation>

<operation id="946" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:25  %tmp_27_1 = add i8 %ShuffleConvs_2_Downs_458, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="947" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:26  store i8 %tmp_27_1, i8* %ShuffleConvs_2_Downs_433, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="948" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:29  %MUL_DP_ret15 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_62_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret15"/></StgValue>
</operation>

<operation id="949" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:30  %rr_0_V_14 = extractvalue { i16, i16 } %MUL_DP_ret15, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_14"/></StgValue>
</operation>

<operation id="950" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:31  %rr_1_V_14 = extractvalue { i16, i16 } %MUL_DP_ret15, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_14"/></StgValue>
</operation>

<operation id="951" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:32  %tmp_75 = trunc i16 %rr_0_V_14 to i8

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="952" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:33  %ShuffleConvs_2_Downs_459 = load i8* %ShuffleConvs_2_Downs_442, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_459"/></StgValue>
</operation>

<operation id="953" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:34  %tmp_25_2 = add i8 %ShuffleConvs_2_Downs_459, %tmp_75

]]></Node>
<StgValue><ssdm name="tmp_25_2"/></StgValue>
</operation>

<operation id="954" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:35  store i8 %tmp_25_2, i8* %ShuffleConvs_2_Downs_442, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="955" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:36  %tmp_76 = trunc i16 %rr_1_V_14 to i8

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="956" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:37  %ShuffleConvs_2_Downs_460 = load i8* %ShuffleConvs_2_Downs_432, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_460"/></StgValue>
</operation>

<operation id="957" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:38  %tmp_27_2 = add i8 %ShuffleConvs_2_Downs_460, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_27_2"/></StgValue>
</operation>

<operation id="958" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:39  store i8 %tmp_27_2, i8* %ShuffleConvs_2_Downs_432, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="959" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:42  %MUL_DP_ret16 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_63_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret16"/></StgValue>
</operation>

<operation id="960" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:43  %rr_0_V_15 = extractvalue { i16, i16 } %MUL_DP_ret16, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_15"/></StgValue>
</operation>

<operation id="961" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:44  %rr_1_V_15 = extractvalue { i16, i16 } %MUL_DP_ret16, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_15"/></StgValue>
</operation>

<operation id="962" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:45  %tmp_77 = trunc i16 %rr_0_V_15 to i8

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="963" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:46  %ShuffleConvs_2_Downs_461 = load i8* %ShuffleConvs_2_Downs_441, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_461"/></StgValue>
</operation>

<operation id="964" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:47  %tmp_25_3 = add i8 %ShuffleConvs_2_Downs_461, %tmp_77

]]></Node>
<StgValue><ssdm name="tmp_25_3"/></StgValue>
</operation>

<operation id="965" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:48  store i8 %tmp_25_3, i8* %ShuffleConvs_2_Downs_441, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="966" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:49  %tmp_78 = trunc i16 %rr_1_V_15 to i8

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="967" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:50  %ShuffleConvs_2_Downs_462 = load i8* %ShuffleConvs_2_Downs_446, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_462"/></StgValue>
</operation>

<operation id="968" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:51  %tmp_27_3 = add i8 %ShuffleConvs_2_Downs_462, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_27_3"/></StgValue>
</operation>

<operation id="969" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:52  store i8 %tmp_27_3, i8* %ShuffleConvs_2_Downs_446, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="970" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:55  %MUL_DP_ret17 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_64_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret17"/></StgValue>
</operation>

<operation id="971" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:56  %rr_0_V_16 = extractvalue { i16, i16 } %MUL_DP_ret17, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_16"/></StgValue>
</operation>

<operation id="972" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:57  %rr_1_V_16 = extractvalue { i16, i16 } %MUL_DP_ret17, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_16"/></StgValue>
</operation>

<operation id="973" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:58  %tmp_79 = trunc i16 %rr_0_V_16 to i8

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="974" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:59  %ShuffleConvs_2_Downs_463 = load i8* %ShuffleConvs_2_Downs_440, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_463"/></StgValue>
</operation>

<operation id="975" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:60  %tmp_25_4 = add i8 %ShuffleConvs_2_Downs_463, %tmp_79

]]></Node>
<StgValue><ssdm name="tmp_25_4"/></StgValue>
</operation>

<operation id="976" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:61  store i8 %tmp_25_4, i8* %ShuffleConvs_2_Downs_440, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="977" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:62  %tmp_80 = trunc i16 %rr_1_V_16 to i8

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="978" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:63  %ShuffleConvs_2_Downs_464 = load i8* %ShuffleConvs_2_Downs_447, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_464"/></StgValue>
</operation>

<operation id="979" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:64  %tmp_27_4 = add i8 %ShuffleConvs_2_Downs_464, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_27_4"/></StgValue>
</operation>

<operation id="980" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:65  store i8 %tmp_27_4, i8* %ShuffleConvs_2_Downs_447, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="981" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:68  %MUL_DP_ret18 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_65_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret18"/></StgValue>
</operation>

<operation id="982" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:69  %rr_0_V_17 = extractvalue { i16, i16 } %MUL_DP_ret18, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_17"/></StgValue>
</operation>

<operation id="983" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:70  %rr_1_V_17 = extractvalue { i16, i16 } %MUL_DP_ret18, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_17"/></StgValue>
</operation>

<operation id="984" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:71  %tmp_81 = trunc i16 %rr_0_V_17 to i8

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="985" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:72  %ShuffleConvs_2_Downs_465 = load i8* %ShuffleConvs_2_Downs_439, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_465"/></StgValue>
</operation>

<operation id="986" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:73  %tmp_25_5 = add i8 %ShuffleConvs_2_Downs_465, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_25_5"/></StgValue>
</operation>

<operation id="987" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:74  store i8 %tmp_25_5, i8* %ShuffleConvs_2_Downs_439, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="988" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:75  %tmp_82 = trunc i16 %rr_1_V_17 to i8

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="989" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:76  %ShuffleConvs_2_Downs_466 = load i8* %ShuffleConvs_2_Downs_448, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_466"/></StgValue>
</operation>

<operation id="990" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:77  %tmp_27_5 = add i8 %ShuffleConvs_2_Downs_466, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_27_5"/></StgValue>
</operation>

<operation id="991" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:78  store i8 %tmp_27_5, i8* %ShuffleConvs_2_Downs_448, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="992" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:81  %MUL_DP_ret19 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_66_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret19"/></StgValue>
</operation>

<operation id="993" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:82  %rr_0_V_18 = extractvalue { i16, i16 } %MUL_DP_ret19, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_18"/></StgValue>
</operation>

<operation id="994" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:83  %rr_1_V_18 = extractvalue { i16, i16 } %MUL_DP_ret19, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_18"/></StgValue>
</operation>

<operation id="995" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:84  %tmp_83 = trunc i16 %rr_0_V_18 to i8

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="996" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:85  %ShuffleConvs_2_Downs_467 = load i8* %ShuffleConvs_2_Downs_438, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_467"/></StgValue>
</operation>

<operation id="997" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:86  %tmp_25_6 = add i8 %ShuffleConvs_2_Downs_467, %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_25_6"/></StgValue>
</operation>

<operation id="998" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:87  store i8 %tmp_25_6, i8* %ShuffleConvs_2_Downs_438, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="999" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:88  %tmp_84 = trunc i16 %rr_1_V_18 to i8

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1000" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:89  %ShuffleConvs_2_Downs_468 = load i8* %ShuffleConvs_2_Downs_450, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_468"/></StgValue>
</operation>

<operation id="1001" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:90  %tmp_27_6 = add i8 %ShuffleConvs_2_Downs_468, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_27_6"/></StgValue>
</operation>

<operation id="1002" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:91  store i8 %tmp_27_6, i8* %ShuffleConvs_2_Downs_450, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1003" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:94  %MUL_DP_ret20 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_67_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret20"/></StgValue>
</operation>

<operation id="1004" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:95  %rr_0_V_19 = extractvalue { i16, i16 } %MUL_DP_ret20, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_19"/></StgValue>
</operation>

<operation id="1005" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:96  %rr_1_V_19 = extractvalue { i16, i16 } %MUL_DP_ret20, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_19"/></StgValue>
</operation>

<operation id="1006" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:97  %tmp_85 = trunc i16 %rr_0_V_19 to i8

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1007" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:98  %ShuffleConvs_2_Downs_469 = load i8* %ShuffleConvs_2_Downs_435, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_469"/></StgValue>
</operation>

<operation id="1008" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:99  %tmp_25_7 = add i8 %ShuffleConvs_2_Downs_469, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_25_7"/></StgValue>
</operation>

<operation id="1009" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:100  store i8 %tmp_25_7, i8* %ShuffleConvs_2_Downs_435, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1010" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:101  %tmp_86 = trunc i16 %rr_1_V_19 to i8

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1011" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:102  %ShuffleConvs_2_Downs_470 = load i8* %ShuffleConvs_2_Downs_449, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_470"/></StgValue>
</operation>

<operation id="1012" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:103  %tmp_27_7 = add i8 %ShuffleConvs_2_Downs_470, %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_27_7"/></StgValue>
</operation>

<operation id="1013" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:104  store i8 %tmp_27_7, i8* %ShuffleConvs_2_Downs_449, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1014" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:107  %MUL_DP_ret21 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_68_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret21"/></StgValue>
</operation>

<operation id="1015" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:108  %rr_0_V_20 = extractvalue { i16, i16 } %MUL_DP_ret21, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_20"/></StgValue>
</operation>

<operation id="1016" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:109  %rr_1_V_20 = extractvalue { i16, i16 } %MUL_DP_ret21, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_20"/></StgValue>
</operation>

<operation id="1017" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:110  %tmp_87 = trunc i16 %rr_0_V_20 to i8

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1018" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:111  %ShuffleConvs_2_Downs_471 = load i8* %ShuffleConvs_2_Downs_445, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_471"/></StgValue>
</operation>

<operation id="1019" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:112  %tmp_25_8 = add i8 %ShuffleConvs_2_Downs_471, %tmp_87

]]></Node>
<StgValue><ssdm name="tmp_25_8"/></StgValue>
</operation>

<operation id="1020" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:113  store i8 %tmp_25_8, i8* %ShuffleConvs_2_Downs_445, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1021" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:114  %tmp_88 = trunc i16 %rr_1_V_20 to i8

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1022" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:115  %ShuffleConvs_2_Downs_472 = load i8* %ShuffleConvs_2_Downs_451, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_472"/></StgValue>
</operation>

<operation id="1023" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:116  %tmp_27_8 = add i8 %ShuffleConvs_2_Downs_472, %tmp_88

]]></Node>
<StgValue><ssdm name="tmp_27_8"/></StgValue>
</operation>

<operation id="1024" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:117  store i8 %tmp_27_8, i8* %ShuffleConvs_2_Downs_451, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1025" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:120  %MUL_DP_ret22 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_69_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret22"/></StgValue>
</operation>

<operation id="1026" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:121  %rr_0_V_21 = extractvalue { i16, i16 } %MUL_DP_ret22, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_21"/></StgValue>
</operation>

<operation id="1027" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:122  %rr_1_V_21 = extractvalue { i16, i16 } %MUL_DP_ret22, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_21"/></StgValue>
</operation>

<operation id="1028" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:123  %tmp_89 = trunc i16 %rr_0_V_21 to i8

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1029" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:124  %ShuffleConvs_2_Downs_473 = load i8* %ShuffleConvs_2_Downs_434, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_473"/></StgValue>
</operation>

<operation id="1030" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:125  %tmp_25_9 = add i8 %ShuffleConvs_2_Downs_473, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_25_9"/></StgValue>
</operation>

<operation id="1031" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:126  store i8 %tmp_25_9, i8* %ShuffleConvs_2_Downs_434, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1032" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:127  %tmp_90 = trunc i16 %rr_1_V_21 to i8

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1033" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:128  %ShuffleConvs_2_Downs_474 = load i8* %ShuffleConvs_2_Downs_453, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_474"/></StgValue>
</operation>

<operation id="1034" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:129  %tmp_27_9 = add i8 %ShuffleConvs_2_Downs_474, %tmp_90

]]></Node>
<StgValue><ssdm name="tmp_27_9"/></StgValue>
</operation>

<operation id="1035" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:130  store i8 %tmp_27_9, i8* %ShuffleConvs_2_Downs_453, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1036" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:133  %MUL_DP_ret23 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_70_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret23"/></StgValue>
</operation>

<operation id="1037" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:134  %rr_0_V_22 = extractvalue { i16, i16 } %MUL_DP_ret23, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_22"/></StgValue>
</operation>

<operation id="1038" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:135  %rr_1_V_22 = extractvalue { i16, i16 } %MUL_DP_ret23, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_22"/></StgValue>
</operation>

<operation id="1039" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:136  %tmp_91 = trunc i16 %rr_0_V_22 to i8

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1040" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:137  %ShuffleConvs_2_Downs_475 = load i8* %ShuffleConvs_2_Downs_437, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_475"/></StgValue>
</operation>

<operation id="1041" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:138  %tmp_25_s = add i8 %ShuffleConvs_2_Downs_475, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_25_s"/></StgValue>
</operation>

<operation id="1042" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:139  store i8 %tmp_25_s, i8* %ShuffleConvs_2_Downs_437, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:140  %tmp_92 = trunc i16 %rr_1_V_22 to i8

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1044" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:141  %ShuffleConvs_2_Downs_476 = load i8* %ShuffleConvs_2_Downs_454, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_476"/></StgValue>
</operation>

<operation id="1045" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:142  %tmp_27_s = add i8 %ShuffleConvs_2_Downs_476, %tmp_92

]]></Node>
<StgValue><ssdm name="tmp_27_s"/></StgValue>
</operation>

<operation id="1046" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:143  store i8 %tmp_27_s, i8* %ShuffleConvs_2_Downs_454, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1047" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader73.preheader:146  %MUL_DP_ret24 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_71_V_load, i8 %input_V_load_1)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret24"/></StgValue>
</operation>

<operation id="1048" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:147  %rr_0_V_23 = extractvalue { i16, i16 } %MUL_DP_ret24, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_23"/></StgValue>
</operation>

<operation id="1049" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="16" op_0_bw="32">
<![CDATA[
.preheader73.preheader:148  %rr_1_V_23 = extractvalue { i16, i16 } %MUL_DP_ret24, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_23"/></StgValue>
</operation>

<operation id="1050" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:149  %tmp_93 = trunc i16 %rr_0_V_23 to i8

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1051" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:150  %ShuffleConvs_2_Downs_477 = load i8* %ShuffleConvs_2_Downs_436, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_477"/></StgValue>
</operation>

<operation id="1052" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:151  %tmp_25_10 = add i8 %ShuffleConvs_2_Downs_477, %tmp_93

]]></Node>
<StgValue><ssdm name="tmp_25_10"/></StgValue>
</operation>

<operation id="1053" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:152  store i8 %tmp_25_10, i8* %ShuffleConvs_2_Downs_436, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1054" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="8" op_0_bw="16">
<![CDATA[
.preheader73.preheader:153  %tmp_94 = trunc i16 %rr_1_V_23 to i8

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1055" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="8" op_0_bw="7">
<![CDATA[
.preheader73.preheader:154  %ShuffleConvs_2_Downs_478 = load i8* %ShuffleConvs_2_Downs_452, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_478"/></StgValue>
</operation>

<operation id="1056" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader73.preheader:155  %tmp_27_10 = add i8 %ShuffleConvs_2_Downs_478, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_27_10"/></StgValue>
</operation>

<operation id="1057" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader73.preheader:156  store i8 %tmp_27_10, i8* %ShuffleConvs_2_Downs_452, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1058" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="0">
<![CDATA[
.preheader73.preheader:157  br label %.preheader74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1059" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader72:0  %h8 = phi i4 [ %h_10, %7 ], [ 1, %.preheader72.preheader ]

]]></Node>
<StgValue><ssdm name="h8"/></StgValue>
</operation>

<operation id="1060" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="7" op_0_bw="4">
<![CDATA[
.preheader72:1  %h8_cast9_cast1 = zext i4 %h8 to i7

]]></Node>
<StgValue><ssdm name="h8_cast9_cast1"/></StgValue>
</operation>

<operation id="1061" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="11" op_0_bw="4">
<![CDATA[
.preheader72:2  %h8_cast9_cast = zext i4 %h8 to i11

]]></Node>
<StgValue><ssdm name="h8_cast9_cast"/></StgValue>
</operation>

<operation id="1062" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader72:3  %tmp_153 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %h8, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1063" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="7">
<![CDATA[
.preheader72:4  %p_shl14_cast = zext i7 %tmp_153 to i8

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="1064" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader72:5  %tmp_154 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1065" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="5">
<![CDATA[
.preheader72:6  %p_shl15_cast = zext i5 %tmp_154 to i8

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="1066" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader72:7  %tmp_155 = add i8 %p_shl15_cast, %p_shl14_cast

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1067" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader72:8  %exitcond6 = icmp eq i4 %h8, -7

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="1068" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader72:9  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="1069" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader72:10  br i1 %exitcond6, label %.preheader68.preheader, label %.preheader71.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1070" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1084">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="0">
<![CDATA[
.preheader71.preheader:0  br label %.preheader71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1071" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1086">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="0">
<![CDATA[
.preheader68.preheader:0  br label %.preheader68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1072" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader71:0  %w9 = phi i4 [ %w_12, %6 ], [ 1, %.preheader71.preheader ]

]]></Node>
<StgValue><ssdm name="w9"/></StgValue>
</operation>

<operation id="1073" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="7" op_0_bw="4">
<![CDATA[
.preheader71:1  %w9_cast8_cast1 = zext i4 %w9 to i7

]]></Node>
<StgValue><ssdm name="w9_cast8_cast1"/></StgValue>
</operation>

<operation id="1074" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="15" op_0_bw="4">
<![CDATA[
.preheader71:2  %w9_cast8_cast2 = zext i4 %w9 to i15

]]></Node>
<StgValue><ssdm name="w9_cast8_cast2"/></StgValue>
</operation>

<operation id="1075" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="8" op_0_bw="4">
<![CDATA[
.preheader71:3  %w9_cast8_cast = zext i4 %w9 to i8

]]></Node>
<StgValue><ssdm name="w9_cast8_cast"/></StgValue>
</operation>

<operation id="1076" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader71:4  %tmp_168 = add i8 %tmp_155, %w9_cast8_cast

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1077" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="8">
<![CDATA[
.preheader71:5  %tmp_208_cast = zext i8 %tmp_168 to i32

]]></Node>
<StgValue><ssdm name="tmp_208_cast"/></StgValue>
</operation>

<operation id="1078" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:6  %ShuffleConvs_2_Downs_479 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_75, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_479"/></StgValue>
</operation>

<operation id="1079" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:7  %ShuffleConvs_2_Downs_480 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_76, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_480"/></StgValue>
</operation>

<operation id="1080" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:8  %ShuffleConvs_2_Downs_481 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_70, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_481"/></StgValue>
</operation>

<operation id="1081" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:9  %ShuffleConvs_2_Downs_482 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_77, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_482"/></StgValue>
</operation>

<operation id="1082" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:10  %ShuffleConvs_2_Downs_483 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_74, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_483"/></StgValue>
</operation>

<operation id="1083" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:11  %ShuffleConvs_2_Downs_484 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_67, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_484"/></StgValue>
</operation>

<operation id="1084" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:12  %ShuffleConvs_2_Downs_485 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_78, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_485"/></StgValue>
</operation>

<operation id="1085" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:13  %ShuffleConvs_2_Downs_486 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_19, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_486"/></StgValue>
</operation>

<operation id="1086" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:14  %ShuffleConvs_2_Downs_487 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_24, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_487"/></StgValue>
</operation>

<operation id="1087" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:15  %ShuffleConvs_2_Downs_488 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_23, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_488"/></StgValue>
</operation>

<operation id="1088" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:16  %ShuffleConvs_2_Downs_489 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_20, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_489"/></StgValue>
</operation>

<operation id="1089" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:17  %ShuffleConvs_2_Downs_490 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_15, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_490"/></StgValue>
</operation>

<operation id="1090" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:18  %ShuffleConvs_2_Downs_491 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_25, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_491"/></StgValue>
</operation>

<operation id="1091" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:19  %ShuffleConvs_2_Downs_492 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_22, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_492"/></StgValue>
</operation>

<operation id="1092" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:20  %ShuffleConvs_2_Downs_493 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_21, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_493"/></StgValue>
</operation>

<operation id="1093" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:21  %ShuffleConvs_2_Downs_494 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_18, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_494"/></StgValue>
</operation>

<operation id="1094" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:22  %ShuffleConvs_2_Downs_495 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_16, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_495"/></StgValue>
</operation>

<operation id="1095" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:23  %ShuffleConvs_2_Downs_496 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_13, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_496"/></StgValue>
</operation>

<operation id="1096" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:24  %ShuffleConvs_2_Downs_497 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_73, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_497"/></StgValue>
</operation>

<operation id="1097" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:25  %ShuffleConvs_2_Downs_498 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_71, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_498"/></StgValue>
</operation>

<operation id="1098" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:26  %ShuffleConvs_2_Downs_499 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_69, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_499"/></StgValue>
</operation>

<operation id="1099" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:27  %ShuffleConvs_2_Downs_500 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_14, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_500"/></StgValue>
</operation>

<operation id="1100" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:28  %ShuffleConvs_2_Downs_501 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_68, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_501"/></StgValue>
</operation>

<operation id="1101" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader71:29  %ShuffleConvs_2_Downs_502 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_66, i32 0, i32 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_502"/></StgValue>
</operation>

<operation id="1102" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader71:30  %exitcond9 = icmp eq i4 %w9, -7

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="1103" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader71:31  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1104" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader71:32  br i1 %exitcond9, label %7, label %.preheader70.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1105" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1089">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0">
<![CDATA[
.preheader70.preheader:0  br label %.preheader70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1106" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1091">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %h_10 = add i4 %h8, 1

]]></Node>
<StgValue><ssdm name="h_10"/></StgValue>
</operation>

<operation id="1107" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1091">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1108" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader70:0  %ci2 = phi i7 [ %ci_3, %.preheader69.preheader ], [ 0, %.preheader70.preheader ]

]]></Node>
<StgValue><ssdm name="ci2"/></StgValue>
</operation>

<operation id="1109" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="7">
<![CDATA[
.preheader70:1  %ci2_cast7 = zext i7 %ci2 to i32

]]></Node>
<StgValue><ssdm name="ci2_cast7"/></StgValue>
</operation>

<operation id="1110" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader70:2  %tmp_178 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1111" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="11" op_0_bw="10">
<![CDATA[
.preheader70:3  %p_shl18_cast = zext i10 %tmp_178 to i11

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="1112" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader70:4  %tmp_179 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1113" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="11" op_0_bw="8">
<![CDATA[
.preheader70:5  %p_shl19_cast = zext i8 %tmp_179 to i11

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="1114" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader70:6  %tmp_180 = add i11 %p_shl18_cast, %p_shl19_cast

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1115" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader70:7  %tmp_181 = add i11 %h8_cast9_cast, %tmp_180

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1116" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader70:8  %tmp_95 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_181, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1117" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="15" op_0_bw="14">
<![CDATA[
.preheader70:9  %p_shl16_cast = zext i14 %tmp_95 to i15

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="1118" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader70:10  %tmp_96 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_181, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1119" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="15" op_0_bw="12">
<![CDATA[
.preheader70:11  %p_shl17_cast = zext i12 %tmp_96 to i15

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="1120" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader70:12  %tmp_182 = add i15 %p_shl16_cast, %p_shl17_cast

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1121" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader70:13  %tmp_183 = add i15 %w9_cast8_cast2, %tmp_182

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1122" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="15">
<![CDATA[
.preheader70:14  %tmp_227_cast = zext i15 %tmp_183 to i32

]]></Node>
<StgValue><ssdm name="tmp_227_cast"/></StgValue>
</operation>

<operation id="1123" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:15  %input_V_addr_2 = getelementptr [9600 x i8]* %input_V, i32 0, i32 %tmp_227_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_2"/></StgValue>
</operation>

<operation id="1124" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader70:16  %tmp_184 = add i7 %h8_cast9_cast1, %ci2

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1125" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader70:17  %tmp_185 = add i7 %w9_cast8_cast1, %tmp_184

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="1126" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="7">
<![CDATA[
.preheader70:18  %tmp_229_cast = zext i7 %tmp_185 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_cast"/></StgValue>
</operation>

<operation id="1127" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:19  %weight_24_V_addr = getelementptr [96 x i8]* %weight_24_V, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="weight_24_V_addr"/></StgValue>
</operation>

<operation id="1128" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:20  %weight_25_V_addr = getelementptr [96 x i8]* %weight_25_V, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="weight_25_V_addr"/></StgValue>
</operation>

<operation id="1129" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:21  %weight_26_V_addr = getelementptr [96 x i8]* %weight_26_V, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="weight_26_V_addr"/></StgValue>
</operation>

<operation id="1130" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:22  %weight_27_V_addr = getelementptr [96 x i8]* %weight_27_V, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="weight_27_V_addr"/></StgValue>
</operation>

<operation id="1131" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:23  %weight_28_V_addr = getelementptr [96 x i8]* %weight_28_V, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="weight_28_V_addr"/></StgValue>
</operation>

<operation id="1132" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:24  %weight_29_V_addr = getelementptr [96 x i8]* %weight_29_V, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="weight_29_V_addr"/></StgValue>
</operation>

<operation id="1133" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:25  %weight_30_V_addr = getelementptr [96 x i8]* %weight_30_V, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="weight_30_V_addr"/></StgValue>
</operation>

<operation id="1134" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:26  %weight_31_V_addr = getelementptr [96 x i8]* %weight_31_V, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="weight_31_V_addr"/></StgValue>
</operation>

<operation id="1135" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:27  %weight_32_V_addr = getelementptr [96 x i8]* %weight_32_V, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="weight_32_V_addr"/></StgValue>
</operation>

<operation id="1136" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:28  %weight_33_V_addr = getelementptr [96 x i8]* %weight_33_V, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="weight_33_V_addr"/></StgValue>
</operation>

<operation id="1137" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:29  %weight_34_V_addr = getelementptr [96 x i8]* %weight_34_V, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="weight_34_V_addr"/></StgValue>
</operation>

<operation id="1138" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:30  %weight_35_V_addr = getelementptr [96 x i8]* %weight_35_V, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="weight_35_V_addr"/></StgValue>
</operation>

<operation id="1139" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:31  %weight_72_V_addr = getelementptr [96 x i8]* %weight_72_V, i32 0, i32 %ci2_cast7

]]></Node>
<StgValue><ssdm name="weight_72_V_addr"/></StgValue>
</operation>

<operation id="1140" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:32  %weight_73_V_addr = getelementptr [96 x i8]* %weight_73_V, i32 0, i32 %ci2_cast7

]]></Node>
<StgValue><ssdm name="weight_73_V_addr"/></StgValue>
</operation>

<operation id="1141" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:33  %weight_74_V_addr = getelementptr [96 x i8]* %weight_74_V, i32 0, i32 %ci2_cast7

]]></Node>
<StgValue><ssdm name="weight_74_V_addr"/></StgValue>
</operation>

<operation id="1142" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:34  %weight_75_V_addr = getelementptr [96 x i8]* %weight_75_V, i32 0, i32 %ci2_cast7

]]></Node>
<StgValue><ssdm name="weight_75_V_addr"/></StgValue>
</operation>

<operation id="1143" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:35  %weight_76_V_addr = getelementptr [96 x i8]* %weight_76_V, i32 0, i32 %ci2_cast7

]]></Node>
<StgValue><ssdm name="weight_76_V_addr"/></StgValue>
</operation>

<operation id="1144" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:36  %weight_77_V_addr = getelementptr [96 x i8]* %weight_77_V, i32 0, i32 %ci2_cast7

]]></Node>
<StgValue><ssdm name="weight_77_V_addr"/></StgValue>
</operation>

<operation id="1145" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:37  %weight_78_V_addr = getelementptr [96 x i8]* %weight_78_V, i32 0, i32 %ci2_cast7

]]></Node>
<StgValue><ssdm name="weight_78_V_addr"/></StgValue>
</operation>

<operation id="1146" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:38  %weight_79_V_addr = getelementptr [96 x i8]* %weight_79_V, i32 0, i32 %ci2_cast7

]]></Node>
<StgValue><ssdm name="weight_79_V_addr"/></StgValue>
</operation>

<operation id="1147" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:39  %weight_80_V_addr = getelementptr [96 x i8]* %weight_80_V, i32 0, i32 %ci2_cast7

]]></Node>
<StgValue><ssdm name="weight_80_V_addr"/></StgValue>
</operation>

<operation id="1148" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:40  %weight_81_V_addr = getelementptr [96 x i8]* %weight_81_V, i32 0, i32 %ci2_cast7

]]></Node>
<StgValue><ssdm name="weight_81_V_addr"/></StgValue>
</operation>

<operation id="1149" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:41  %weight_82_V_addr = getelementptr [96 x i8]* %weight_82_V, i32 0, i32 %ci2_cast7

]]></Node>
<StgValue><ssdm name="weight_82_V_addr"/></StgValue>
</operation>

<operation id="1150" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:42  %weight_83_V_addr = getelementptr [96 x i8]* %weight_83_V, i32 0, i32 %ci2_cast7

]]></Node>
<StgValue><ssdm name="weight_83_V_addr"/></StgValue>
</operation>

<operation id="1151" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader70:43  %exitcond11 = icmp eq i7 %ci2, -32

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="1152" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader70:44  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="1153" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader70:45  %ci_3 = add i7 %ci2, 1

]]></Node>
<StgValue><ssdm name="ci_3"/></StgValue>
</operation>

<operation id="1154" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader70:46  br i1 %exitcond11, label %6, label %.preheader69.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1155" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1094">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %w_12 = add i4 %w9, 1

]]></Node>
<StgValue><ssdm name="w_12"/></StgValue>
</operation>

<operation id="1156" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1094">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1157" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1095">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="14">
<![CDATA[
.preheader69.preheader:2  %input_V_load_2 = load i8* %input_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1158" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:0  %weight_24_V_load = load i8* %weight_24_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_24_V_load"/></StgValue>
</operation>

<operation id="1159" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:1  %weight_72_V_load = load i8* %weight_72_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_72_V_load"/></StgValue>
</operation>

<operation id="1160" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="14">
<![CDATA[
.preheader69.preheader:2  %input_V_load_2 = load i8* %input_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_2"/></StgValue>
</operation>

<operation id="1161" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:14  %weight_25_V_load = load i8* %weight_25_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_25_V_load"/></StgValue>
</operation>

<operation id="1162" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:15  %weight_73_V_load = load i8* %weight_73_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_73_V_load"/></StgValue>
</operation>

<operation id="1163" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:27  %weight_26_V_load = load i8* %weight_26_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_26_V_load"/></StgValue>
</operation>

<operation id="1164" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:28  %weight_74_V_load = load i8* %weight_74_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_74_V_load"/></StgValue>
</operation>

<operation id="1165" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:40  %weight_27_V_load = load i8* %weight_27_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_27_V_load"/></StgValue>
</operation>

<operation id="1166" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:41  %weight_75_V_load = load i8* %weight_75_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_75_V_load"/></StgValue>
</operation>

<operation id="1167" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:53  %weight_28_V_load = load i8* %weight_28_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_28_V_load"/></StgValue>
</operation>

<operation id="1168" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:54  %weight_76_V_load = load i8* %weight_76_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_76_V_load"/></StgValue>
</operation>

<operation id="1169" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:66  %weight_29_V_load = load i8* %weight_29_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_29_V_load"/></StgValue>
</operation>

<operation id="1170" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:67  %weight_77_V_load = load i8* %weight_77_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_77_V_load"/></StgValue>
</operation>

<operation id="1171" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:79  %weight_30_V_load = load i8* %weight_30_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_30_V_load"/></StgValue>
</operation>

<operation id="1172" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:80  %weight_78_V_load = load i8* %weight_78_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_78_V_load"/></StgValue>
</operation>

<operation id="1173" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:92  %weight_31_V_load = load i8* %weight_31_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_31_V_load"/></StgValue>
</operation>

<operation id="1174" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:93  %weight_79_V_load = load i8* %weight_79_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_79_V_load"/></StgValue>
</operation>

<operation id="1175" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:105  %weight_32_V_load = load i8* %weight_32_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_32_V_load"/></StgValue>
</operation>

<operation id="1176" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:106  %weight_80_V_load = load i8* %weight_80_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_80_V_load"/></StgValue>
</operation>

<operation id="1177" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:118  %weight_33_V_load = load i8* %weight_33_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_33_V_load"/></StgValue>
</operation>

<operation id="1178" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:119  %weight_81_V_load = load i8* %weight_81_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_81_V_load"/></StgValue>
</operation>

<operation id="1179" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:131  %weight_34_V_load = load i8* %weight_34_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_34_V_load"/></StgValue>
</operation>

<operation id="1180" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:132  %weight_82_V_load = load i8* %weight_82_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_82_V_load"/></StgValue>
</operation>

<operation id="1181" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:144  %weight_35_V_load = load i8* %weight_35_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_35_V_load"/></StgValue>
</operation>

<operation id="1182" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:145  %weight_83_V_load = load i8* %weight_83_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_83_V_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1183" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:0  %weight_24_V_load = load i8* %weight_24_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_24_V_load"/></StgValue>
</operation>

<operation id="1184" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:1  %weight_72_V_load = load i8* %weight_72_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_72_V_load"/></StgValue>
</operation>

<operation id="1185" st_id="29" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:3  %MUL_DP_ret25 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_24_V_load, i8 %weight_72_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret25"/></StgValue>
</operation>

<operation id="1186" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:14  %weight_25_V_load = load i8* %weight_25_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_25_V_load"/></StgValue>
</operation>

<operation id="1187" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:15  %weight_73_V_load = load i8* %weight_73_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_73_V_load"/></StgValue>
</operation>

<operation id="1188" st_id="29" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:16  %MUL_DP_ret26 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_25_V_load, i8 %weight_73_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret26"/></StgValue>
</operation>

<operation id="1189" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:27  %weight_26_V_load = load i8* %weight_26_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_26_V_load"/></StgValue>
</operation>

<operation id="1190" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:28  %weight_74_V_load = load i8* %weight_74_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_74_V_load"/></StgValue>
</operation>

<operation id="1191" st_id="29" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:29  %MUL_DP_ret27 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_26_V_load, i8 %weight_74_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret27"/></StgValue>
</operation>

<operation id="1192" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:40  %weight_27_V_load = load i8* %weight_27_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_27_V_load"/></StgValue>
</operation>

<operation id="1193" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:41  %weight_75_V_load = load i8* %weight_75_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_75_V_load"/></StgValue>
</operation>

<operation id="1194" st_id="29" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:42  %MUL_DP_ret28 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_27_V_load, i8 %weight_75_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret28"/></StgValue>
</operation>

<operation id="1195" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:53  %weight_28_V_load = load i8* %weight_28_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_28_V_load"/></StgValue>
</operation>

<operation id="1196" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:54  %weight_76_V_load = load i8* %weight_76_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_76_V_load"/></StgValue>
</operation>

<operation id="1197" st_id="29" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:55  %MUL_DP_ret29 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_28_V_load, i8 %weight_76_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret29"/></StgValue>
</operation>

<operation id="1198" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:66  %weight_29_V_load = load i8* %weight_29_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_29_V_load"/></StgValue>
</operation>

<operation id="1199" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:67  %weight_77_V_load = load i8* %weight_77_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_77_V_load"/></StgValue>
</operation>

<operation id="1200" st_id="29" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:68  %MUL_DP_ret30 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_29_V_load, i8 %weight_77_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret30"/></StgValue>
</operation>

<operation id="1201" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:79  %weight_30_V_load = load i8* %weight_30_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_30_V_load"/></StgValue>
</operation>

<operation id="1202" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:80  %weight_78_V_load = load i8* %weight_78_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_78_V_load"/></StgValue>
</operation>

<operation id="1203" st_id="29" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:81  %MUL_DP_ret31 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_30_V_load, i8 %weight_78_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret31"/></StgValue>
</operation>

<operation id="1204" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:92  %weight_31_V_load = load i8* %weight_31_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_31_V_load"/></StgValue>
</operation>

<operation id="1205" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:93  %weight_79_V_load = load i8* %weight_79_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_79_V_load"/></StgValue>
</operation>

<operation id="1206" st_id="29" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:94  %MUL_DP_ret32 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_31_V_load, i8 %weight_79_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret32"/></StgValue>
</operation>

<operation id="1207" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:105  %weight_32_V_load = load i8* %weight_32_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_32_V_load"/></StgValue>
</operation>

<operation id="1208" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:106  %weight_80_V_load = load i8* %weight_80_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_80_V_load"/></StgValue>
</operation>

<operation id="1209" st_id="29" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:107  %MUL_DP_ret33 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_32_V_load, i8 %weight_80_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret33"/></StgValue>
</operation>

<operation id="1210" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:118  %weight_33_V_load = load i8* %weight_33_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_33_V_load"/></StgValue>
</operation>

<operation id="1211" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:119  %weight_81_V_load = load i8* %weight_81_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_81_V_load"/></StgValue>
</operation>

<operation id="1212" st_id="29" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:120  %MUL_DP_ret34 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_33_V_load, i8 %weight_81_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret34"/></StgValue>
</operation>

<operation id="1213" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:131  %weight_34_V_load = load i8* %weight_34_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_34_V_load"/></StgValue>
</operation>

<operation id="1214" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:132  %weight_82_V_load = load i8* %weight_82_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_82_V_load"/></StgValue>
</operation>

<operation id="1215" st_id="29" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:133  %MUL_DP_ret35 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_34_V_load, i8 %weight_82_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret35"/></StgValue>
</operation>

<operation id="1216" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:144  %weight_35_V_load = load i8* %weight_35_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_35_V_load"/></StgValue>
</operation>

<operation id="1217" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:145  %weight_83_V_load = load i8* %weight_83_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_83_V_load"/></StgValue>
</operation>

<operation id="1218" st_id="29" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:146  %MUL_DP_ret36 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_35_V_load, i8 %weight_83_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret36"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1219" st_id="30" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:3  %MUL_DP_ret25 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_24_V_load, i8 %weight_72_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret25"/></StgValue>
</operation>

<operation id="1220" st_id="30" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:16  %MUL_DP_ret26 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_25_V_load, i8 %weight_73_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret26"/></StgValue>
</operation>

<operation id="1221" st_id="30" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:29  %MUL_DP_ret27 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_26_V_load, i8 %weight_74_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret27"/></StgValue>
</operation>

<operation id="1222" st_id="30" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:42  %MUL_DP_ret28 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_27_V_load, i8 %weight_75_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret28"/></StgValue>
</operation>

<operation id="1223" st_id="30" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:55  %MUL_DP_ret29 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_28_V_load, i8 %weight_76_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret29"/></StgValue>
</operation>

<operation id="1224" st_id="30" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:68  %MUL_DP_ret30 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_29_V_load, i8 %weight_77_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret30"/></StgValue>
</operation>

<operation id="1225" st_id="30" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:81  %MUL_DP_ret31 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_30_V_load, i8 %weight_78_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret31"/></StgValue>
</operation>

<operation id="1226" st_id="30" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:94  %MUL_DP_ret32 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_31_V_load, i8 %weight_79_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret32"/></StgValue>
</operation>

<operation id="1227" st_id="30" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:107  %MUL_DP_ret33 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_32_V_load, i8 %weight_80_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret33"/></StgValue>
</operation>

<operation id="1228" st_id="30" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:120  %MUL_DP_ret34 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_33_V_load, i8 %weight_81_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret34"/></StgValue>
</operation>

<operation id="1229" st_id="30" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:133  %MUL_DP_ret35 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_34_V_load, i8 %weight_82_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret35"/></StgValue>
</operation>

<operation id="1230" st_id="30" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:146  %MUL_DP_ret36 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_35_V_load, i8 %weight_83_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret36"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1231" st_id="31" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:3  %MUL_DP_ret25 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_24_V_load, i8 %weight_72_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret25"/></StgValue>
</operation>

<operation id="1232" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:7  %ShuffleConvs_2_Downs_503 = load i8* %ShuffleConvs_2_Downs_485, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_503"/></StgValue>
</operation>

<operation id="1233" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:11  %ShuffleConvs_2_Downs_504 = load i8* %ShuffleConvs_2_Downs_491, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_504"/></StgValue>
</operation>

<operation id="1234" st_id="31" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:16  %MUL_DP_ret26 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_25_V_load, i8 %weight_73_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret26"/></StgValue>
</operation>

<operation id="1235" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:20  %ShuffleConvs_2_Downs_505 = load i8* %ShuffleConvs_2_Downs_482, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_505"/></StgValue>
</operation>

<operation id="1236" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:24  %ShuffleConvs_2_Downs_506 = load i8* %ShuffleConvs_2_Downs_487, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_506"/></StgValue>
</operation>

<operation id="1237" st_id="31" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:29  %MUL_DP_ret27 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_26_V_load, i8 %weight_74_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret27"/></StgValue>
</operation>

<operation id="1238" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:33  %ShuffleConvs_2_Downs_507 = load i8* %ShuffleConvs_2_Downs_480, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_507"/></StgValue>
</operation>

<operation id="1239" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:37  %ShuffleConvs_2_Downs_508 = load i8* %ShuffleConvs_2_Downs_488, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_508"/></StgValue>
</operation>

<operation id="1240" st_id="31" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:42  %MUL_DP_ret28 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_27_V_load, i8 %weight_75_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret28"/></StgValue>
</operation>

<operation id="1241" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:46  %ShuffleConvs_2_Downs_509 = load i8* %ShuffleConvs_2_Downs_479, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_509"/></StgValue>
</operation>

<operation id="1242" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:50  %ShuffleConvs_2_Downs_510 = load i8* %ShuffleConvs_2_Downs_492, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_510"/></StgValue>
</operation>

<operation id="1243" st_id="31" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:55  %MUL_DP_ret29 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_28_V_load, i8 %weight_76_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret29"/></StgValue>
</operation>

<operation id="1244" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:59  %ShuffleConvs_2_Downs_511 = load i8* %ShuffleConvs_2_Downs_483, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_511"/></StgValue>
</operation>

<operation id="1245" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:63  %ShuffleConvs_2_Downs_512 = load i8* %ShuffleConvs_2_Downs_493, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_512"/></StgValue>
</operation>

<operation id="1246" st_id="31" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:68  %MUL_DP_ret30 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_29_V_load, i8 %weight_77_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret30"/></StgValue>
</operation>

<operation id="1247" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:72  %ShuffleConvs_2_Downs_513 = load i8* %ShuffleConvs_2_Downs_497, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_513"/></StgValue>
</operation>

<operation id="1248" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:76  %ShuffleConvs_2_Downs_514 = load i8* %ShuffleConvs_2_Downs_489, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_514"/></StgValue>
</operation>

<operation id="1249" st_id="31" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:81  %MUL_DP_ret31 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_30_V_load, i8 %weight_78_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret31"/></StgValue>
</operation>

<operation id="1250" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:85  %ShuffleConvs_2_Downs_515 = load i8* %ShuffleConvs_2_Downs_498, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_515"/></StgValue>
</operation>

<operation id="1251" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:89  %ShuffleConvs_2_Downs_516 = load i8* %ShuffleConvs_2_Downs_486, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_516"/></StgValue>
</operation>

<operation id="1252" st_id="31" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:94  %MUL_DP_ret32 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_31_V_load, i8 %weight_79_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret32"/></StgValue>
</operation>

<operation id="1253" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:98  %ShuffleConvs_2_Downs_517 = load i8* %ShuffleConvs_2_Downs_481, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_517"/></StgValue>
</operation>

<operation id="1254" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:102  %ShuffleConvs_2_Downs_518 = load i8* %ShuffleConvs_2_Downs_494, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_518"/></StgValue>
</operation>

<operation id="1255" st_id="31" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:107  %MUL_DP_ret33 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_32_V_load, i8 %weight_80_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret33"/></StgValue>
</operation>

<operation id="1256" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:111  %ShuffleConvs_2_Downs_519 = load i8* %ShuffleConvs_2_Downs_499, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_519"/></StgValue>
</operation>

<operation id="1257" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:115  %ShuffleConvs_2_Downs_520 = load i8* %ShuffleConvs_2_Downs_495, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_520"/></StgValue>
</operation>

<operation id="1258" st_id="31" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:120  %MUL_DP_ret34 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_33_V_load, i8 %weight_81_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret34"/></StgValue>
</operation>

<operation id="1259" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:124  %ShuffleConvs_2_Downs_521 = load i8* %ShuffleConvs_2_Downs_501, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_521"/></StgValue>
</operation>

<operation id="1260" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:128  %ShuffleConvs_2_Downs_522 = load i8* %ShuffleConvs_2_Downs_490, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_522"/></StgValue>
</operation>

<operation id="1261" st_id="31" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:133  %MUL_DP_ret35 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_34_V_load, i8 %weight_82_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret35"/></StgValue>
</operation>

<operation id="1262" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:137  %ShuffleConvs_2_Downs_523 = load i8* %ShuffleConvs_2_Downs_484, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_523"/></StgValue>
</operation>

<operation id="1263" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:141  %ShuffleConvs_2_Downs_524 = load i8* %ShuffleConvs_2_Downs_500, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_524"/></StgValue>
</operation>

<operation id="1264" st_id="31" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:146  %MUL_DP_ret36 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_35_V_load, i8 %weight_83_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret36"/></StgValue>
</operation>

<operation id="1265" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:150  %ShuffleConvs_2_Downs_525 = load i8* %ShuffleConvs_2_Downs_502, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_525"/></StgValue>
</operation>

<operation id="1266" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:154  %ShuffleConvs_2_Downs_526 = load i8* %ShuffleConvs_2_Downs_496, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_526"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1267" st_id="32" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:3  %MUL_DP_ret25 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_24_V_load, i8 %weight_72_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret25"/></StgValue>
</operation>

<operation id="1268" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:4  %rr_0_V_24 = extractvalue { i16, i16 } %MUL_DP_ret25, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_24"/></StgValue>
</operation>

<operation id="1269" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:5  %rr_1_V_24 = extractvalue { i16, i16 } %MUL_DP_ret25, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_24"/></StgValue>
</operation>

<operation id="1270" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:6  %tmp_100 = trunc i16 %rr_0_V_24 to i8

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1271" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:7  %ShuffleConvs_2_Downs_503 = load i8* %ShuffleConvs_2_Downs_485, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_503"/></StgValue>
</operation>

<operation id="1272" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:8  %tmp_11 = add i8 %ShuffleConvs_2_Downs_503, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1273" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:9  store i8 %tmp_11, i8* %ShuffleConvs_2_Downs_485, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1274" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:10  %tmp_101 = trunc i16 %rr_1_V_24 to i8

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1275" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:11  %ShuffleConvs_2_Downs_504 = load i8* %ShuffleConvs_2_Downs_491, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_504"/></StgValue>
</operation>

<operation id="1276" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:12  %tmp_14 = add i8 %ShuffleConvs_2_Downs_504, %tmp_101

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1277" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:13  store i8 %tmp_14, i8* %ShuffleConvs_2_Downs_491, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1278" st_id="32" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:16  %MUL_DP_ret26 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_25_V_load, i8 %weight_73_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret26"/></StgValue>
</operation>

<operation id="1279" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:17  %rr_0_V_25 = extractvalue { i16, i16 } %MUL_DP_ret26, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_25"/></StgValue>
</operation>

<operation id="1280" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:18  %rr_1_V_25 = extractvalue { i16, i16 } %MUL_DP_ret26, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_25"/></StgValue>
</operation>

<operation id="1281" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:19  %tmp_102 = trunc i16 %rr_0_V_25 to i8

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1282" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:20  %ShuffleConvs_2_Downs_505 = load i8* %ShuffleConvs_2_Downs_482, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_505"/></StgValue>
</operation>

<operation id="1283" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:21  %tmp_30_1 = add i8 %ShuffleConvs_2_Downs_505, %tmp_102

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="1284" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:22  store i8 %tmp_30_1, i8* %ShuffleConvs_2_Downs_482, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1285" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:23  %tmp_103 = trunc i16 %rr_1_V_25 to i8

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1286" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:24  %ShuffleConvs_2_Downs_506 = load i8* %ShuffleConvs_2_Downs_487, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_506"/></StgValue>
</operation>

<operation id="1287" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:25  %tmp_32_1 = add i8 %ShuffleConvs_2_Downs_506, %tmp_103

]]></Node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="1288" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:26  store i8 %tmp_32_1, i8* %ShuffleConvs_2_Downs_487, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1289" st_id="32" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:29  %MUL_DP_ret27 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_26_V_load, i8 %weight_74_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret27"/></StgValue>
</operation>

<operation id="1290" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:30  %rr_0_V_26 = extractvalue { i16, i16 } %MUL_DP_ret27, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_26"/></StgValue>
</operation>

<operation id="1291" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:31  %rr_1_V_26 = extractvalue { i16, i16 } %MUL_DP_ret27, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_26"/></StgValue>
</operation>

<operation id="1292" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:32  %tmp_104 = trunc i16 %rr_0_V_26 to i8

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1293" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:33  %ShuffleConvs_2_Downs_507 = load i8* %ShuffleConvs_2_Downs_480, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_507"/></StgValue>
</operation>

<operation id="1294" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:34  %tmp_30_2 = add i8 %ShuffleConvs_2_Downs_507, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_30_2"/></StgValue>
</operation>

<operation id="1295" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:35  store i8 %tmp_30_2, i8* %ShuffleConvs_2_Downs_480, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1296" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:36  %tmp_105 = trunc i16 %rr_1_V_26 to i8

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1297" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:37  %ShuffleConvs_2_Downs_508 = load i8* %ShuffleConvs_2_Downs_488, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_508"/></StgValue>
</operation>

<operation id="1298" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:38  %tmp_32_2 = add i8 %ShuffleConvs_2_Downs_508, %tmp_105

]]></Node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="1299" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:39  store i8 %tmp_32_2, i8* %ShuffleConvs_2_Downs_488, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1300" st_id="32" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:42  %MUL_DP_ret28 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_27_V_load, i8 %weight_75_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret28"/></StgValue>
</operation>

<operation id="1301" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:43  %rr_0_V_27 = extractvalue { i16, i16 } %MUL_DP_ret28, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_27"/></StgValue>
</operation>

<operation id="1302" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:44  %rr_1_V_27 = extractvalue { i16, i16 } %MUL_DP_ret28, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_27"/></StgValue>
</operation>

<operation id="1303" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:45  %tmp_106 = trunc i16 %rr_0_V_27 to i8

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1304" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:46  %ShuffleConvs_2_Downs_509 = load i8* %ShuffleConvs_2_Downs_479, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_509"/></StgValue>
</operation>

<operation id="1305" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:47  %tmp_30_3 = add i8 %ShuffleConvs_2_Downs_509, %tmp_106

]]></Node>
<StgValue><ssdm name="tmp_30_3"/></StgValue>
</operation>

<operation id="1306" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:48  store i8 %tmp_30_3, i8* %ShuffleConvs_2_Downs_479, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1307" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:49  %tmp_107 = trunc i16 %rr_1_V_27 to i8

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1308" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:50  %ShuffleConvs_2_Downs_510 = load i8* %ShuffleConvs_2_Downs_492, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_510"/></StgValue>
</operation>

<operation id="1309" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:51  %tmp_32_3 = add i8 %ShuffleConvs_2_Downs_510, %tmp_107

]]></Node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>

<operation id="1310" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:52  store i8 %tmp_32_3, i8* %ShuffleConvs_2_Downs_492, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1311" st_id="32" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:55  %MUL_DP_ret29 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_28_V_load, i8 %weight_76_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret29"/></StgValue>
</operation>

<operation id="1312" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:56  %rr_0_V_28 = extractvalue { i16, i16 } %MUL_DP_ret29, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_28"/></StgValue>
</operation>

<operation id="1313" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:57  %rr_1_V_28 = extractvalue { i16, i16 } %MUL_DP_ret29, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_28"/></StgValue>
</operation>

<operation id="1314" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:58  %tmp_108 = trunc i16 %rr_0_V_28 to i8

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1315" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:59  %ShuffleConvs_2_Downs_511 = load i8* %ShuffleConvs_2_Downs_483, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_511"/></StgValue>
</operation>

<operation id="1316" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:60  %tmp_30_4 = add i8 %ShuffleConvs_2_Downs_511, %tmp_108

]]></Node>
<StgValue><ssdm name="tmp_30_4"/></StgValue>
</operation>

<operation id="1317" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:61  store i8 %tmp_30_4, i8* %ShuffleConvs_2_Downs_483, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1318" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:62  %tmp_109 = trunc i16 %rr_1_V_28 to i8

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1319" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:63  %ShuffleConvs_2_Downs_512 = load i8* %ShuffleConvs_2_Downs_493, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_512"/></StgValue>
</operation>

<operation id="1320" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:64  %tmp_32_4 = add i8 %ShuffleConvs_2_Downs_512, %tmp_109

]]></Node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>

<operation id="1321" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:65  store i8 %tmp_32_4, i8* %ShuffleConvs_2_Downs_493, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1322" st_id="32" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:68  %MUL_DP_ret30 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_29_V_load, i8 %weight_77_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret30"/></StgValue>
</operation>

<operation id="1323" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:69  %rr_0_V_29 = extractvalue { i16, i16 } %MUL_DP_ret30, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_29"/></StgValue>
</operation>

<operation id="1324" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:70  %rr_1_V_29 = extractvalue { i16, i16 } %MUL_DP_ret30, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_29"/></StgValue>
</operation>

<operation id="1325" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:71  %tmp_110 = trunc i16 %rr_0_V_29 to i8

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1326" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:72  %ShuffleConvs_2_Downs_513 = load i8* %ShuffleConvs_2_Downs_497, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_513"/></StgValue>
</operation>

<operation id="1327" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:73  %tmp_30_5 = add i8 %ShuffleConvs_2_Downs_513, %tmp_110

]]></Node>
<StgValue><ssdm name="tmp_30_5"/></StgValue>
</operation>

<operation id="1328" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:74  store i8 %tmp_30_5, i8* %ShuffleConvs_2_Downs_497, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1329" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:75  %tmp_111 = trunc i16 %rr_1_V_29 to i8

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1330" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:76  %ShuffleConvs_2_Downs_514 = load i8* %ShuffleConvs_2_Downs_489, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_514"/></StgValue>
</operation>

<operation id="1331" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:77  %tmp_32_5 = add i8 %ShuffleConvs_2_Downs_514, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_32_5"/></StgValue>
</operation>

<operation id="1332" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:78  store i8 %tmp_32_5, i8* %ShuffleConvs_2_Downs_489, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1333" st_id="32" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:81  %MUL_DP_ret31 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_30_V_load, i8 %weight_78_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret31"/></StgValue>
</operation>

<operation id="1334" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:82  %rr_0_V_30 = extractvalue { i16, i16 } %MUL_DP_ret31, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_30"/></StgValue>
</operation>

<operation id="1335" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:83  %rr_1_V_30 = extractvalue { i16, i16 } %MUL_DP_ret31, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_30"/></StgValue>
</operation>

<operation id="1336" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:84  %tmp_112 = trunc i16 %rr_0_V_30 to i8

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1337" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:85  %ShuffleConvs_2_Downs_515 = load i8* %ShuffleConvs_2_Downs_498, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_515"/></StgValue>
</operation>

<operation id="1338" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:86  %tmp_30_6 = add i8 %ShuffleConvs_2_Downs_515, %tmp_112

]]></Node>
<StgValue><ssdm name="tmp_30_6"/></StgValue>
</operation>

<operation id="1339" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:87  store i8 %tmp_30_6, i8* %ShuffleConvs_2_Downs_498, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1340" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:88  %tmp_113 = trunc i16 %rr_1_V_30 to i8

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1341" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:89  %ShuffleConvs_2_Downs_516 = load i8* %ShuffleConvs_2_Downs_486, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_516"/></StgValue>
</operation>

<operation id="1342" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:90  %tmp_32_6 = add i8 %ShuffleConvs_2_Downs_516, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_32_6"/></StgValue>
</operation>

<operation id="1343" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:91  store i8 %tmp_32_6, i8* %ShuffleConvs_2_Downs_486, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1344" st_id="32" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:94  %MUL_DP_ret32 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_31_V_load, i8 %weight_79_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret32"/></StgValue>
</operation>

<operation id="1345" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:95  %rr_0_V_31 = extractvalue { i16, i16 } %MUL_DP_ret32, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_31"/></StgValue>
</operation>

<operation id="1346" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:96  %rr_1_V_31 = extractvalue { i16, i16 } %MUL_DP_ret32, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_31"/></StgValue>
</operation>

<operation id="1347" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:97  %tmp_114 = trunc i16 %rr_0_V_31 to i8

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1348" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:98  %ShuffleConvs_2_Downs_517 = load i8* %ShuffleConvs_2_Downs_481, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_517"/></StgValue>
</operation>

<operation id="1349" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:99  %tmp_30_7 = add i8 %ShuffleConvs_2_Downs_517, %tmp_114

]]></Node>
<StgValue><ssdm name="tmp_30_7"/></StgValue>
</operation>

<operation id="1350" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:100  store i8 %tmp_30_7, i8* %ShuffleConvs_2_Downs_481, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1351" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:101  %tmp_115 = trunc i16 %rr_1_V_31 to i8

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1352" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:102  %ShuffleConvs_2_Downs_518 = load i8* %ShuffleConvs_2_Downs_494, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_518"/></StgValue>
</operation>

<operation id="1353" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:103  %tmp_32_7 = add i8 %ShuffleConvs_2_Downs_518, %tmp_115

]]></Node>
<StgValue><ssdm name="tmp_32_7"/></StgValue>
</operation>

<operation id="1354" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:104  store i8 %tmp_32_7, i8* %ShuffleConvs_2_Downs_494, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1355" st_id="32" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:107  %MUL_DP_ret33 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_32_V_load, i8 %weight_80_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret33"/></StgValue>
</operation>

<operation id="1356" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:108  %rr_0_V_32 = extractvalue { i16, i16 } %MUL_DP_ret33, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_32"/></StgValue>
</operation>

<operation id="1357" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:109  %rr_1_V_32 = extractvalue { i16, i16 } %MUL_DP_ret33, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_32"/></StgValue>
</operation>

<operation id="1358" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:110  %tmp_116 = trunc i16 %rr_0_V_32 to i8

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1359" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:111  %ShuffleConvs_2_Downs_519 = load i8* %ShuffleConvs_2_Downs_499, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_519"/></StgValue>
</operation>

<operation id="1360" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:112  %tmp_30_8 = add i8 %ShuffleConvs_2_Downs_519, %tmp_116

]]></Node>
<StgValue><ssdm name="tmp_30_8"/></StgValue>
</operation>

<operation id="1361" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:113  store i8 %tmp_30_8, i8* %ShuffleConvs_2_Downs_499, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1362" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:114  %tmp_117 = trunc i16 %rr_1_V_32 to i8

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1363" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:115  %ShuffleConvs_2_Downs_520 = load i8* %ShuffleConvs_2_Downs_495, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_520"/></StgValue>
</operation>

<operation id="1364" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:116  %tmp_32_8 = add i8 %ShuffleConvs_2_Downs_520, %tmp_117

]]></Node>
<StgValue><ssdm name="tmp_32_8"/></StgValue>
</operation>

<operation id="1365" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:117  store i8 %tmp_32_8, i8* %ShuffleConvs_2_Downs_495, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1366" st_id="32" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:120  %MUL_DP_ret34 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_33_V_load, i8 %weight_81_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret34"/></StgValue>
</operation>

<operation id="1367" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:121  %rr_0_V_33 = extractvalue { i16, i16 } %MUL_DP_ret34, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_33"/></StgValue>
</operation>

<operation id="1368" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:122  %rr_1_V_33 = extractvalue { i16, i16 } %MUL_DP_ret34, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_33"/></StgValue>
</operation>

<operation id="1369" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:123  %tmp_118 = trunc i16 %rr_0_V_33 to i8

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1370" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:124  %ShuffleConvs_2_Downs_521 = load i8* %ShuffleConvs_2_Downs_501, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_521"/></StgValue>
</operation>

<operation id="1371" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:125  %tmp_30_9 = add i8 %ShuffleConvs_2_Downs_521, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_30_9"/></StgValue>
</operation>

<operation id="1372" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:126  store i8 %tmp_30_9, i8* %ShuffleConvs_2_Downs_501, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1373" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:127  %tmp_119 = trunc i16 %rr_1_V_33 to i8

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1374" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:128  %ShuffleConvs_2_Downs_522 = load i8* %ShuffleConvs_2_Downs_490, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_522"/></StgValue>
</operation>

<operation id="1375" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:129  %tmp_32_9 = add i8 %ShuffleConvs_2_Downs_522, %tmp_119

]]></Node>
<StgValue><ssdm name="tmp_32_9"/></StgValue>
</operation>

<operation id="1376" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:130  store i8 %tmp_32_9, i8* %ShuffleConvs_2_Downs_490, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1377" st_id="32" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:133  %MUL_DP_ret35 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_34_V_load, i8 %weight_82_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret35"/></StgValue>
</operation>

<operation id="1378" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:134  %rr_0_V_34 = extractvalue { i16, i16 } %MUL_DP_ret35, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_34"/></StgValue>
</operation>

<operation id="1379" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:135  %rr_1_V_34 = extractvalue { i16, i16 } %MUL_DP_ret35, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_34"/></StgValue>
</operation>

<operation id="1380" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:136  %tmp_120 = trunc i16 %rr_0_V_34 to i8

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1381" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:137  %ShuffleConvs_2_Downs_523 = load i8* %ShuffleConvs_2_Downs_484, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_523"/></StgValue>
</operation>

<operation id="1382" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:138  %tmp_30_s = add i8 %ShuffleConvs_2_Downs_523, %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_30_s"/></StgValue>
</operation>

<operation id="1383" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:139  store i8 %tmp_30_s, i8* %ShuffleConvs_2_Downs_484, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1384" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:140  %tmp_121 = trunc i16 %rr_1_V_34 to i8

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1385" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:141  %ShuffleConvs_2_Downs_524 = load i8* %ShuffleConvs_2_Downs_500, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_524"/></StgValue>
</operation>

<operation id="1386" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:142  %tmp_32_s = add i8 %ShuffleConvs_2_Downs_524, %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_32_s"/></StgValue>
</operation>

<operation id="1387" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:143  store i8 %tmp_32_s, i8* %ShuffleConvs_2_Downs_500, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1388" st_id="32" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader69.preheader:146  %MUL_DP_ret36 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_35_V_load, i8 %weight_83_V_load, i8 %input_V_load_2)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret36"/></StgValue>
</operation>

<operation id="1389" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:147  %rr_0_V_35 = extractvalue { i16, i16 } %MUL_DP_ret36, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_35"/></StgValue>
</operation>

<operation id="1390" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="16" op_0_bw="32">
<![CDATA[
.preheader69.preheader:148  %rr_1_V_35 = extractvalue { i16, i16 } %MUL_DP_ret36, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_35"/></StgValue>
</operation>

<operation id="1391" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:149  %tmp_122 = trunc i16 %rr_0_V_35 to i8

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1392" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:150  %ShuffleConvs_2_Downs_525 = load i8* %ShuffleConvs_2_Downs_502, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_525"/></StgValue>
</operation>

<operation id="1393" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:151  %tmp_30_10 = add i8 %ShuffleConvs_2_Downs_525, %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_30_10"/></StgValue>
</operation>

<operation id="1394" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:152  store i8 %tmp_30_10, i8* %ShuffleConvs_2_Downs_502, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1395" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="8" op_0_bw="16">
<![CDATA[
.preheader69.preheader:153  %tmp_123 = trunc i16 %rr_1_V_35 to i8

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1396" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="8" op_0_bw="7">
<![CDATA[
.preheader69.preheader:154  %ShuffleConvs_2_Downs_526 = load i8* %ShuffleConvs_2_Downs_496, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_526"/></StgValue>
</operation>

<operation id="1397" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69.preheader:155  %tmp_32_10 = add i8 %ShuffleConvs_2_Downs_526, %tmp_123

]]></Node>
<StgValue><ssdm name="tmp_32_10"/></StgValue>
</operation>

<operation id="1398" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader69.preheader:156  store i8 %tmp_32_10, i8* %ShuffleConvs_2_Downs_496, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1399" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="0">
<![CDATA[
.preheader69.preheader:157  br label %.preheader70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1400" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader68:0  %h9 = phi i4 [ %h_1, %9 ], [ 1, %.preheader68.preheader ]

]]></Node>
<StgValue><ssdm name="h9"/></StgValue>
</operation>

<operation id="1401" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="7" op_0_bw="4">
<![CDATA[
.preheader68:1  %h9_cast6_cast1 = zext i4 %h9 to i7

]]></Node>
<StgValue><ssdm name="h9_cast6_cast1"/></StgValue>
</operation>

<operation id="1402" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="11" op_0_bw="4">
<![CDATA[
.preheader68:2  %h9_cast6_cast = zext i4 %h9 to i11

]]></Node>
<StgValue><ssdm name="h9_cast6_cast"/></StgValue>
</operation>

<operation id="1403" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader68:3  %tmp_165 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %h9, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1404" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="8" op_0_bw="7">
<![CDATA[
.preheader68:4  %p_shl20_cast = zext i7 %tmp_165 to i8

]]></Node>
<StgValue><ssdm name="p_shl20_cast"/></StgValue>
</operation>

<operation id="1405" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader68:5  %tmp_166 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1406" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="8" op_0_bw="5">
<![CDATA[
.preheader68:6  %p_shl21_cast = zext i5 %tmp_166 to i8

]]></Node>
<StgValue><ssdm name="p_shl21_cast"/></StgValue>
</operation>

<operation id="1407" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader68:7  %tmp_167 = add i8 %p_shl21_cast, %p_shl20_cast

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1408" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader68:8  %exitcond2 = icmp eq i4 %h9, -7

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="1409" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader68:9  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1410" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader68:10  br i1 %exitcond2, label %.preheader.preheader, label %.preheader67.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1411" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1103">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="0">
<![CDATA[
.preheader67.preheader:0  br label %.preheader67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1412" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1413" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader67:0  %w10 = phi i4 [ %w_13, %8 ], [ 1, %.preheader67.preheader ]

]]></Node>
<StgValue><ssdm name="w10"/></StgValue>
</operation>

<operation id="1414" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="7" op_0_bw="4">
<![CDATA[
.preheader67:1  %w10_cast5_cast1 = zext i4 %w10 to i7

]]></Node>
<StgValue><ssdm name="w10_cast5_cast1"/></StgValue>
</operation>

<operation id="1415" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="15" op_0_bw="4">
<![CDATA[
.preheader67:2  %w10_cast5_cast2 = zext i4 %w10 to i15

]]></Node>
<StgValue><ssdm name="w10_cast5_cast2"/></StgValue>
</operation>

<operation id="1416" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="8" op_0_bw="4">
<![CDATA[
.preheader67:3  %w10_cast5_cast = zext i4 %w10 to i8

]]></Node>
<StgValue><ssdm name="w10_cast5_cast"/></StgValue>
</operation>

<operation id="1417" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader67:4  %tmp_177 = add i8 %tmp_167, %w10_cast5_cast

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1418" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="8">
<![CDATA[
.preheader67:5  %tmp_219_cast = zext i8 %tmp_177 to i32

]]></Node>
<StgValue><ssdm name="tmp_219_cast"/></StgValue>
</operation>

<operation id="1419" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:6  %ShuffleConvs_2_Downs_527 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_54, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_527"/></StgValue>
</operation>

<operation id="1420" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:7  %ShuffleConvs_2_Downs_528 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_60, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_528"/></StgValue>
</operation>

<operation id="1421" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:8  %ShuffleConvs_2_Downs_529 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_64, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_529"/></StgValue>
</operation>

<operation id="1422" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:9  %ShuffleConvs_2_Downs_530 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_65, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_530"/></StgValue>
</operation>

<operation id="1423" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:10  %ShuffleConvs_2_Downs_531 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_57, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_531"/></StgValue>
</operation>

<operation id="1424" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:11  %ShuffleConvs_2_Downs_532 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_532"/></StgValue>
</operation>

<operation id="1425" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:12  %ShuffleConvs_2_Downs_533 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_12, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_533"/></StgValue>
</operation>

<operation id="1426" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:13  %ShuffleConvs_2_Downs_534 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_534"/></StgValue>
</operation>

<operation id="1427" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:14  %ShuffleConvs_2_Downs_535 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_535"/></StgValue>
</operation>

<operation id="1428" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:15  %ShuffleConvs_2_Downs_536 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_536"/></StgValue>
</operation>

<operation id="1429" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:16  %ShuffleConvs_2_Downs_537 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_537"/></StgValue>
</operation>

<operation id="1430" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:17  %ShuffleConvs_2_Downs_538 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_538"/></StgValue>
</operation>

<operation id="1431" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:18  %ShuffleConvs_2_Downs_539 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_539"/></StgValue>
</operation>

<operation id="1432" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:19  %ShuffleConvs_2_Downs_540 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_540"/></StgValue>
</operation>

<operation id="1433" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:20  %ShuffleConvs_2_Downs_541 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_59, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_541"/></StgValue>
</operation>

<operation id="1434" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:21  %ShuffleConvs_2_Downs_542 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_62, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_542"/></StgValue>
</operation>

<operation id="1435" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:22  %ShuffleConvs_2_Downs_543 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_543"/></StgValue>
</operation>

<operation id="1436" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:23  %ShuffleConvs_2_Downs_544 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_544"/></StgValue>
</operation>

<operation id="1437" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:24  %ShuffleConvs_2_Downs_545 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_545"/></StgValue>
</operation>

<operation id="1438" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:25  %ShuffleConvs_2_Downs_546 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_63, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_546"/></StgValue>
</operation>

<operation id="1439" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:26  %ShuffleConvs_2_Downs_547 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_58, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_547"/></StgValue>
</operation>

<operation id="1440" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:27  %ShuffleConvs_2_Downs_548 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_56, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_548"/></StgValue>
</operation>

<operation id="1441" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:28  %ShuffleConvs_2_Downs_549 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_53, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_549"/></StgValue>
</operation>

<operation id="1442" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67:29  %ShuffleConvs_2_Downs_550 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_55, i32 0, i32 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_550"/></StgValue>
</operation>

<operation id="1443" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader67:30  %exitcond10 = icmp eq i4 %w10, -7

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="1444" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader67:31  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="1445" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader67:32  br i1 %exitcond10, label %9, label %.preheader66.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1446" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1108">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="0">
<![CDATA[
.preheader66.preheader:0  br label %.preheader66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1447" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %h_1 = add i4 %h9, 1

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="1448" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1110">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1449" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader66:0  %ci3 = phi i7 [ %ci_4, %.preheader65.preheader ], [ 0, %.preheader66.preheader ]

]]></Node>
<StgValue><ssdm name="ci3"/></StgValue>
</operation>

<operation id="1450" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="7">
<![CDATA[
.preheader66:1  %ci3_cast4 = zext i7 %ci3 to i32

]]></Node>
<StgValue><ssdm name="ci3_cast4"/></StgValue>
</operation>

<operation id="1451" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader66:2  %tmp_189 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1452" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="11" op_0_bw="10">
<![CDATA[
.preheader66:3  %p_shl24_cast = zext i10 %tmp_189 to i11

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="1453" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader66:4  %tmp_190 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1454" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="11" op_0_bw="8">
<![CDATA[
.preheader66:5  %p_shl25_cast = zext i8 %tmp_190 to i11

]]></Node>
<StgValue><ssdm name="p_shl25_cast"/></StgValue>
</operation>

<operation id="1455" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader66:6  %tmp_191 = add i11 %p_shl24_cast, %p_shl25_cast

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1456" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader66:7  %tmp_192 = add i11 %h9_cast6_cast, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1457" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader66:8  %tmp_124 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_192, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1458" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="15" op_0_bw="14">
<![CDATA[
.preheader66:9  %p_shl22_cast = zext i14 %tmp_124 to i15

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="1459" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader66:10  %tmp_125 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_192, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1460" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="15" op_0_bw="12">
<![CDATA[
.preheader66:11  %p_shl23_cast = zext i12 %tmp_125 to i15

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="1461" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader66:12  %tmp_193 = add i15 %p_shl22_cast, %p_shl23_cast

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1462" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader66:13  %tmp_194 = add i15 %w10_cast5_cast2, %tmp_193

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1463" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="15">
<![CDATA[
.preheader66:14  %tmp_242_cast = zext i15 %tmp_194 to i32

]]></Node>
<StgValue><ssdm name="tmp_242_cast"/></StgValue>
</operation>

<operation id="1464" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:15  %input_V_addr_3 = getelementptr [9600 x i8]* %input_V, i32 0, i32 %tmp_242_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_3"/></StgValue>
</operation>

<operation id="1465" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader66:16  %tmp_195 = add i7 %h9_cast6_cast1, %ci3

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1466" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader66:17  %tmp_196 = add i7 %w10_cast5_cast1, %tmp_195

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1467" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="7">
<![CDATA[
.preheader66:18  %tmp_244_cast = zext i7 %tmp_196 to i32

]]></Node>
<StgValue><ssdm name="tmp_244_cast"/></StgValue>
</operation>

<operation id="1468" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:19  %weight_36_V_addr = getelementptr [96 x i8]* %weight_36_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_36_V_addr"/></StgValue>
</operation>

<operation id="1469" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:20  %weight_37_V_addr = getelementptr [96 x i8]* %weight_37_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_37_V_addr"/></StgValue>
</operation>

<operation id="1470" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:21  %weight_38_V_addr = getelementptr [96 x i8]* %weight_38_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_38_V_addr"/></StgValue>
</operation>

<operation id="1471" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:22  %weight_39_V_addr = getelementptr [96 x i8]* %weight_39_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_39_V_addr"/></StgValue>
</operation>

<operation id="1472" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:23  %weight_40_V_addr = getelementptr [96 x i8]* %weight_40_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_40_V_addr"/></StgValue>
</operation>

<operation id="1473" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:24  %weight_41_V_addr = getelementptr [96 x i8]* %weight_41_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_41_V_addr"/></StgValue>
</operation>

<operation id="1474" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:25  %weight_42_V_addr = getelementptr [96 x i8]* %weight_42_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_42_V_addr"/></StgValue>
</operation>

<operation id="1475" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:26  %weight_43_V_addr = getelementptr [96 x i8]* %weight_43_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_43_V_addr"/></StgValue>
</operation>

<operation id="1476" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:27  %weight_44_V_addr = getelementptr [96 x i8]* %weight_44_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_44_V_addr"/></StgValue>
</operation>

<operation id="1477" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:28  %weight_45_V_addr = getelementptr [96 x i8]* %weight_45_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_45_V_addr"/></StgValue>
</operation>

<operation id="1478" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:29  %weight_46_V_addr = getelementptr [96 x i8]* %weight_46_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_46_V_addr"/></StgValue>
</operation>

<operation id="1479" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:30  %weight_47_V_addr = getelementptr [96 x i8]* %weight_47_V, i32 0, i32 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weight_47_V_addr"/></StgValue>
</operation>

<operation id="1480" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:31  %weight_84_V_addr = getelementptr [96 x i8]* %weight_84_V, i32 0, i32 %ci3_cast4

]]></Node>
<StgValue><ssdm name="weight_84_V_addr"/></StgValue>
</operation>

<operation id="1481" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:32  %weight_85_V_addr = getelementptr [96 x i8]* %weight_85_V, i32 0, i32 %ci3_cast4

]]></Node>
<StgValue><ssdm name="weight_85_V_addr"/></StgValue>
</operation>

<operation id="1482" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:33  %weight_86_V_addr = getelementptr [96 x i8]* %weight_86_V, i32 0, i32 %ci3_cast4

]]></Node>
<StgValue><ssdm name="weight_86_V_addr"/></StgValue>
</operation>

<operation id="1483" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:34  %weight_87_V_addr = getelementptr [96 x i8]* %weight_87_V, i32 0, i32 %ci3_cast4

]]></Node>
<StgValue><ssdm name="weight_87_V_addr"/></StgValue>
</operation>

<operation id="1484" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:35  %weight_88_V_addr = getelementptr [96 x i8]* %weight_88_V, i32 0, i32 %ci3_cast4

]]></Node>
<StgValue><ssdm name="weight_88_V_addr"/></StgValue>
</operation>

<operation id="1485" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:36  %weight_89_V_addr = getelementptr [96 x i8]* %weight_89_V, i32 0, i32 %ci3_cast4

]]></Node>
<StgValue><ssdm name="weight_89_V_addr"/></StgValue>
</operation>

<operation id="1486" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:37  %weight_90_V_addr = getelementptr [96 x i8]* %weight_90_V, i32 0, i32 %ci3_cast4

]]></Node>
<StgValue><ssdm name="weight_90_V_addr"/></StgValue>
</operation>

<operation id="1487" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:38  %weight_91_V_addr = getelementptr [96 x i8]* %weight_91_V, i32 0, i32 %ci3_cast4

]]></Node>
<StgValue><ssdm name="weight_91_V_addr"/></StgValue>
</operation>

<operation id="1488" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:39  %weight_92_V_addr = getelementptr [96 x i8]* %weight_92_V, i32 0, i32 %ci3_cast4

]]></Node>
<StgValue><ssdm name="weight_92_V_addr"/></StgValue>
</operation>

<operation id="1489" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:40  %weight_93_V_addr = getelementptr [96 x i8]* %weight_93_V, i32 0, i32 %ci3_cast4

]]></Node>
<StgValue><ssdm name="weight_93_V_addr"/></StgValue>
</operation>

<operation id="1490" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:41  %weight_94_V_addr = getelementptr [96 x i8]* %weight_94_V, i32 0, i32 %ci3_cast4

]]></Node>
<StgValue><ssdm name="weight_94_V_addr"/></StgValue>
</operation>

<operation id="1491" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:42  %weight_95_V_addr = getelementptr [96 x i8]* %weight_95_V, i32 0, i32 %ci3_cast4

]]></Node>
<StgValue><ssdm name="weight_95_V_addr"/></StgValue>
</operation>

<operation id="1492" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader66:43  %exitcond13 = icmp eq i7 %ci3, -32

]]></Node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="1493" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader66:44  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1494" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader66:45  %ci_4 = add i7 %ci3, 1

]]></Node>
<StgValue><ssdm name="ci_4"/></StgValue>
</operation>

<operation id="1495" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader66:46  br i1 %exitcond13, label %8, label %.preheader65.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1496" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %w_13 = add i4 %w10, 1

]]></Node>
<StgValue><ssdm name="w_13"/></StgValue>
</operation>

<operation id="1497" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1498" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="8" op_0_bw="14">
<![CDATA[
.preheader65.preheader:2  %input_V_load_3 = load i8* %input_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1499" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:0  %weight_36_V_load = load i8* %weight_36_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_36_V_load"/></StgValue>
</operation>

<operation id="1500" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:1  %weight_84_V_load = load i8* %weight_84_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_84_V_load"/></StgValue>
</operation>

<operation id="1501" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="8" op_0_bw="14">
<![CDATA[
.preheader65.preheader:2  %input_V_load_3 = load i8* %input_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_3"/></StgValue>
</operation>

<operation id="1502" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:14  %weight_37_V_load = load i8* %weight_37_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_37_V_load"/></StgValue>
</operation>

<operation id="1503" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:15  %weight_85_V_load = load i8* %weight_85_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_85_V_load"/></StgValue>
</operation>

<operation id="1504" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:27  %weight_38_V_load = load i8* %weight_38_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_38_V_load"/></StgValue>
</operation>

<operation id="1505" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:28  %weight_86_V_load = load i8* %weight_86_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_86_V_load"/></StgValue>
</operation>

<operation id="1506" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:40  %weight_39_V_load = load i8* %weight_39_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_39_V_load"/></StgValue>
</operation>

<operation id="1507" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:41  %weight_87_V_load = load i8* %weight_87_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_87_V_load"/></StgValue>
</operation>

<operation id="1508" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:53  %weight_40_V_load = load i8* %weight_40_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_40_V_load"/></StgValue>
</operation>

<operation id="1509" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:54  %weight_88_V_load = load i8* %weight_88_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_88_V_load"/></StgValue>
</operation>

<operation id="1510" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:66  %weight_41_V_load = load i8* %weight_41_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_41_V_load"/></StgValue>
</operation>

<operation id="1511" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:67  %weight_89_V_load = load i8* %weight_89_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_89_V_load"/></StgValue>
</operation>

<operation id="1512" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:79  %weight_42_V_load = load i8* %weight_42_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_42_V_load"/></StgValue>
</operation>

<operation id="1513" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:80  %weight_90_V_load = load i8* %weight_90_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_90_V_load"/></StgValue>
</operation>

<operation id="1514" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:92  %weight_43_V_load = load i8* %weight_43_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_43_V_load"/></StgValue>
</operation>

<operation id="1515" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:93  %weight_91_V_load = load i8* %weight_91_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_91_V_load"/></StgValue>
</operation>

<operation id="1516" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:105  %weight_44_V_load = load i8* %weight_44_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_44_V_load"/></StgValue>
</operation>

<operation id="1517" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:106  %weight_92_V_load = load i8* %weight_92_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_92_V_load"/></StgValue>
</operation>

<operation id="1518" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:118  %weight_45_V_load = load i8* %weight_45_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_45_V_load"/></StgValue>
</operation>

<operation id="1519" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:119  %weight_93_V_load = load i8* %weight_93_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_93_V_load"/></StgValue>
</operation>

<operation id="1520" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:131  %weight_46_V_load = load i8* %weight_46_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_46_V_load"/></StgValue>
</operation>

<operation id="1521" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:132  %weight_94_V_load = load i8* %weight_94_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_94_V_load"/></StgValue>
</operation>

<operation id="1522" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:144  %weight_47_V_load = load i8* %weight_47_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_47_V_load"/></StgValue>
</operation>

<operation id="1523" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:145  %weight_95_V_load = load i8* %weight_95_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_95_V_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1524" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:0  %weight_36_V_load = load i8* %weight_36_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_36_V_load"/></StgValue>
</operation>

<operation id="1525" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:1  %weight_84_V_load = load i8* %weight_84_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_84_V_load"/></StgValue>
</operation>

<operation id="1526" st_id="38" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:3  %MUL_DP_ret37 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_36_V_load, i8 %weight_84_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret37"/></StgValue>
</operation>

<operation id="1527" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:14  %weight_37_V_load = load i8* %weight_37_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_37_V_load"/></StgValue>
</operation>

<operation id="1528" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:15  %weight_85_V_load = load i8* %weight_85_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_85_V_load"/></StgValue>
</operation>

<operation id="1529" st_id="38" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:16  %MUL_DP_ret38 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_37_V_load, i8 %weight_85_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret38"/></StgValue>
</operation>

<operation id="1530" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:27  %weight_38_V_load = load i8* %weight_38_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_38_V_load"/></StgValue>
</operation>

<operation id="1531" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:28  %weight_86_V_load = load i8* %weight_86_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_86_V_load"/></StgValue>
</operation>

<operation id="1532" st_id="38" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:29  %MUL_DP_ret39 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_38_V_load, i8 %weight_86_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret39"/></StgValue>
</operation>

<operation id="1533" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:40  %weight_39_V_load = load i8* %weight_39_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_39_V_load"/></StgValue>
</operation>

<operation id="1534" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:41  %weight_87_V_load = load i8* %weight_87_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_87_V_load"/></StgValue>
</operation>

<operation id="1535" st_id="38" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:42  %MUL_DP_ret40 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_39_V_load, i8 %weight_87_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret40"/></StgValue>
</operation>

<operation id="1536" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:53  %weight_40_V_load = load i8* %weight_40_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_40_V_load"/></StgValue>
</operation>

<operation id="1537" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:54  %weight_88_V_load = load i8* %weight_88_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_88_V_load"/></StgValue>
</operation>

<operation id="1538" st_id="38" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:55  %MUL_DP_ret41 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_40_V_load, i8 %weight_88_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret41"/></StgValue>
</operation>

<operation id="1539" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:66  %weight_41_V_load = load i8* %weight_41_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_41_V_load"/></StgValue>
</operation>

<operation id="1540" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:67  %weight_89_V_load = load i8* %weight_89_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_89_V_load"/></StgValue>
</operation>

<operation id="1541" st_id="38" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:68  %MUL_DP_ret42 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_41_V_load, i8 %weight_89_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret42"/></StgValue>
</operation>

<operation id="1542" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:79  %weight_42_V_load = load i8* %weight_42_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_42_V_load"/></StgValue>
</operation>

<operation id="1543" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:80  %weight_90_V_load = load i8* %weight_90_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_90_V_load"/></StgValue>
</operation>

<operation id="1544" st_id="38" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:81  %MUL_DP_ret43 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_42_V_load, i8 %weight_90_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret43"/></StgValue>
</operation>

<operation id="1545" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:92  %weight_43_V_load = load i8* %weight_43_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_43_V_load"/></StgValue>
</operation>

<operation id="1546" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:93  %weight_91_V_load = load i8* %weight_91_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_91_V_load"/></StgValue>
</operation>

<operation id="1547" st_id="38" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:94  %MUL_DP_ret44 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_43_V_load, i8 %weight_91_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret44"/></StgValue>
</operation>

<operation id="1548" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:105  %weight_44_V_load = load i8* %weight_44_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_44_V_load"/></StgValue>
</operation>

<operation id="1549" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:106  %weight_92_V_load = load i8* %weight_92_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_92_V_load"/></StgValue>
</operation>

<operation id="1550" st_id="38" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:107  %MUL_DP_ret45 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_44_V_load, i8 %weight_92_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret45"/></StgValue>
</operation>

<operation id="1551" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:118  %weight_45_V_load = load i8* %weight_45_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_45_V_load"/></StgValue>
</operation>

<operation id="1552" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:119  %weight_93_V_load = load i8* %weight_93_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_93_V_load"/></StgValue>
</operation>

<operation id="1553" st_id="38" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:120  %MUL_DP_ret46 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_45_V_load, i8 %weight_93_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret46"/></StgValue>
</operation>

<operation id="1554" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:131  %weight_46_V_load = load i8* %weight_46_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_46_V_load"/></StgValue>
</operation>

<operation id="1555" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:132  %weight_94_V_load = load i8* %weight_94_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_94_V_load"/></StgValue>
</operation>

<operation id="1556" st_id="38" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:133  %MUL_DP_ret47 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_46_V_load, i8 %weight_94_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret47"/></StgValue>
</operation>

<operation id="1557" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:144  %weight_47_V_load = load i8* %weight_47_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_47_V_load"/></StgValue>
</operation>

<operation id="1558" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:145  %weight_95_V_load = load i8* %weight_95_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_95_V_load"/></StgValue>
</operation>

<operation id="1559" st_id="38" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:146  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_47_V_load, i8 %weight_95_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1560" st_id="39" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:3  %MUL_DP_ret37 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_36_V_load, i8 %weight_84_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret37"/></StgValue>
</operation>

<operation id="1561" st_id="39" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:16  %MUL_DP_ret38 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_37_V_load, i8 %weight_85_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret38"/></StgValue>
</operation>

<operation id="1562" st_id="39" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:29  %MUL_DP_ret39 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_38_V_load, i8 %weight_86_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret39"/></StgValue>
</operation>

<operation id="1563" st_id="39" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:42  %MUL_DP_ret40 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_39_V_load, i8 %weight_87_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret40"/></StgValue>
</operation>

<operation id="1564" st_id="39" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:55  %MUL_DP_ret41 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_40_V_load, i8 %weight_88_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret41"/></StgValue>
</operation>

<operation id="1565" st_id="39" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:68  %MUL_DP_ret42 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_41_V_load, i8 %weight_89_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret42"/></StgValue>
</operation>

<operation id="1566" st_id="39" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:81  %MUL_DP_ret43 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_42_V_load, i8 %weight_90_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret43"/></StgValue>
</operation>

<operation id="1567" st_id="39" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:94  %MUL_DP_ret44 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_43_V_load, i8 %weight_91_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret44"/></StgValue>
</operation>

<operation id="1568" st_id="39" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:107  %MUL_DP_ret45 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_44_V_load, i8 %weight_92_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret45"/></StgValue>
</operation>

<operation id="1569" st_id="39" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:120  %MUL_DP_ret46 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_45_V_load, i8 %weight_93_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret46"/></StgValue>
</operation>

<operation id="1570" st_id="39" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:133  %MUL_DP_ret47 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_46_V_load, i8 %weight_94_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret47"/></StgValue>
</operation>

<operation id="1571" st_id="39" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:146  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_47_V_load, i8 %weight_95_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1572" st_id="40" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:3  %MUL_DP_ret37 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_36_V_load, i8 %weight_84_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret37"/></StgValue>
</operation>

<operation id="1573" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:7  %ShuffleConvs_2_Downs_551 = load i8* %ShuffleConvs_2_Downs_530, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_551"/></StgValue>
</operation>

<operation id="1574" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:11  %ShuffleConvs_2_Downs_552 = load i8* %ShuffleConvs_2_Downs_533, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_552"/></StgValue>
</operation>

<operation id="1575" st_id="40" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:16  %MUL_DP_ret38 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_37_V_load, i8 %weight_85_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret38"/></StgValue>
</operation>

<operation id="1576" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:20  %ShuffleConvs_2_Downs_553 = load i8* %ShuffleConvs_2_Downs_529, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_553"/></StgValue>
</operation>

<operation id="1577" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:24  %ShuffleConvs_2_Downs_554 = load i8* %ShuffleConvs_2_Downs_532, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_554"/></StgValue>
</operation>

<operation id="1578" st_id="40" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:29  %MUL_DP_ret39 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_38_V_load, i8 %weight_86_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret39"/></StgValue>
</operation>

<operation id="1579" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:33  %ShuffleConvs_2_Downs_555 = load i8* %ShuffleConvs_2_Downs_546, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_555"/></StgValue>
</operation>

<operation id="1580" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:37  %ShuffleConvs_2_Downs_556 = load i8* %ShuffleConvs_2_Downs_538, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_556"/></StgValue>
</operation>

<operation id="1581" st_id="40" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:42  %MUL_DP_ret40 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_39_V_load, i8 %weight_87_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret40"/></StgValue>
</operation>

<operation id="1582" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:46  %ShuffleConvs_2_Downs_557 = load i8* %ShuffleConvs_2_Downs_542, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_557"/></StgValue>
</operation>

<operation id="1583" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:50  %ShuffleConvs_2_Downs_558 = load i8* %ShuffleConvs_2_Downs_539, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_558"/></StgValue>
</operation>

<operation id="1584" st_id="40" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:55  %MUL_DP_ret41 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_40_V_load, i8 %weight_88_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret41"/></StgValue>
</operation>

<operation id="1585" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:59  %ShuffleConvs_2_Downs_559 = load i8* %ShuffleConvs_2_Downs_528, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_559"/></StgValue>
</operation>

<operation id="1586" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:63  %ShuffleConvs_2_Downs_560 = load i8* %ShuffleConvs_2_Downs_544, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_560"/></StgValue>
</operation>

<operation id="1587" st_id="40" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:68  %MUL_DP_ret42 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_41_V_load, i8 %weight_89_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret42"/></StgValue>
</operation>

<operation id="1588" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:72  %ShuffleConvs_2_Downs_561 = load i8* %ShuffleConvs_2_Downs_541, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_561"/></StgValue>
</operation>

<operation id="1589" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:76  %ShuffleConvs_2_Downs_562 = load i8* %ShuffleConvs_2_Downs_536, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_562"/></StgValue>
</operation>

<operation id="1590" st_id="40" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:81  %MUL_DP_ret43 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_42_V_load, i8 %weight_90_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret43"/></StgValue>
</operation>

<operation id="1591" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:85  %ShuffleConvs_2_Downs_563 = load i8* %ShuffleConvs_2_Downs_547, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_563"/></StgValue>
</operation>

<operation id="1592" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:89  %ShuffleConvs_2_Downs_564 = load i8* %ShuffleConvs_2_Downs_540, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_564"/></StgValue>
</operation>

<operation id="1593" st_id="40" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:94  %MUL_DP_ret44 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_43_V_load, i8 %weight_91_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret44"/></StgValue>
</operation>

<operation id="1594" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:98  %ShuffleConvs_2_Downs_565 = load i8* %ShuffleConvs_2_Downs_531, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_565"/></StgValue>
</operation>

<operation id="1595" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:102  %ShuffleConvs_2_Downs_566 = load i8* %ShuffleConvs_2_Downs_537, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_566"/></StgValue>
</operation>

<operation id="1596" st_id="40" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:107  %MUL_DP_ret45 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_44_V_load, i8 %weight_92_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret45"/></StgValue>
</operation>

<operation id="1597" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:111  %ShuffleConvs_2_Downs_567 = load i8* %ShuffleConvs_2_Downs_548, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_567"/></StgValue>
</operation>

<operation id="1598" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:115  %ShuffleConvs_2_Downs_568 = load i8* %ShuffleConvs_2_Downs_543, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_568"/></StgValue>
</operation>

<operation id="1599" st_id="40" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:120  %MUL_DP_ret46 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_45_V_load, i8 %weight_93_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret46"/></StgValue>
</operation>

<operation id="1600" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:124  %ShuffleConvs_2_Downs_569 = load i8* %ShuffleConvs_2_Downs_550, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_569"/></StgValue>
</operation>

<operation id="1601" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:128  %ShuffleConvs_2_Downs_570 = load i8* %ShuffleConvs_2_Downs_534, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_570"/></StgValue>
</operation>

<operation id="1602" st_id="40" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:133  %MUL_DP_ret47 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_46_V_load, i8 %weight_94_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret47"/></StgValue>
</operation>

<operation id="1603" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:137  %ShuffleConvs_2_Downs_571 = load i8* %ShuffleConvs_2_Downs_527, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_571"/></StgValue>
</operation>

<operation id="1604" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:141  %ShuffleConvs_2_Downs_572 = load i8* %ShuffleConvs_2_Downs_545, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_572"/></StgValue>
</operation>

<operation id="1605" st_id="40" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:146  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_47_V_load, i8 %weight_95_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="1606" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:150  %ShuffleConvs_2_Downs_573 = load i8* %ShuffleConvs_2_Downs_549, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_573"/></StgValue>
</operation>

<operation id="1607" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:154  %ShuffleConvs_2_Downs_574 = load i8* %ShuffleConvs_2_Downs_535, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_574"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1608" st_id="41" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:3  %MUL_DP_ret37 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_36_V_load, i8 %weight_84_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret37"/></StgValue>
</operation>

<operation id="1609" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:4  %rr_0_V_36 = extractvalue { i16, i16 } %MUL_DP_ret37, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_36"/></StgValue>
</operation>

<operation id="1610" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:5  %rr_1_V_36 = extractvalue { i16, i16 } %MUL_DP_ret37, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_36"/></StgValue>
</operation>

<operation id="1611" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:6  %tmp_126 = trunc i16 %rr_0_V_36 to i8

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1612" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:7  %ShuffleConvs_2_Downs_551 = load i8* %ShuffleConvs_2_Downs_530, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_551"/></StgValue>
</operation>

<operation id="1613" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:8  %tmp_16 = add i8 %ShuffleConvs_2_Downs_551, %tmp_126

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1614" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:9  store i8 %tmp_16, i8* %ShuffleConvs_2_Downs_530, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1615" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:10  %tmp_127 = trunc i16 %rr_1_V_36 to i8

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1616" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:11  %ShuffleConvs_2_Downs_552 = load i8* %ShuffleConvs_2_Downs_533, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_552"/></StgValue>
</operation>

<operation id="1617" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:12  %tmp_18 = add i8 %ShuffleConvs_2_Downs_552, %tmp_127

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1618" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:13  store i8 %tmp_18, i8* %ShuffleConvs_2_Downs_533, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1619" st_id="41" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:16  %MUL_DP_ret38 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_37_V_load, i8 %weight_85_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret38"/></StgValue>
</operation>

<operation id="1620" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:17  %rr_0_V_37 = extractvalue { i16, i16 } %MUL_DP_ret38, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_37"/></StgValue>
</operation>

<operation id="1621" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:18  %rr_1_V_37 = extractvalue { i16, i16 } %MUL_DP_ret38, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_37"/></StgValue>
</operation>

<operation id="1622" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:19  %tmp_128 = trunc i16 %rr_0_V_37 to i8

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1623" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:20  %ShuffleConvs_2_Downs_553 = load i8* %ShuffleConvs_2_Downs_529, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_553"/></StgValue>
</operation>

<operation id="1624" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:21  %tmp_36_1 = add i8 %ShuffleConvs_2_Downs_553, %tmp_128

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="1625" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:22  store i8 %tmp_36_1, i8* %ShuffleConvs_2_Downs_529, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1626" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:23  %tmp_129 = trunc i16 %rr_1_V_37 to i8

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1627" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:24  %ShuffleConvs_2_Downs_554 = load i8* %ShuffleConvs_2_Downs_532, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_554"/></StgValue>
</operation>

<operation id="1628" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:25  %tmp_38_1 = add i8 %ShuffleConvs_2_Downs_554, %tmp_129

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="1629" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:26  store i8 %tmp_38_1, i8* %ShuffleConvs_2_Downs_532, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1630" st_id="41" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:29  %MUL_DP_ret39 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_38_V_load, i8 %weight_86_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret39"/></StgValue>
</operation>

<operation id="1631" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:30  %rr_0_V_38 = extractvalue { i16, i16 } %MUL_DP_ret39, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_38"/></StgValue>
</operation>

<operation id="1632" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:31  %rr_1_V_38 = extractvalue { i16, i16 } %MUL_DP_ret39, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_38"/></StgValue>
</operation>

<operation id="1633" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:32  %tmp_130 = trunc i16 %rr_0_V_38 to i8

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1634" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:33  %ShuffleConvs_2_Downs_555 = load i8* %ShuffleConvs_2_Downs_546, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_555"/></StgValue>
</operation>

<operation id="1635" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:34  %tmp_36_2 = add i8 %ShuffleConvs_2_Downs_555, %tmp_130

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="1636" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:35  store i8 %tmp_36_2, i8* %ShuffleConvs_2_Downs_546, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1637" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:36  %tmp_131 = trunc i16 %rr_1_V_38 to i8

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1638" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:37  %ShuffleConvs_2_Downs_556 = load i8* %ShuffleConvs_2_Downs_538, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_556"/></StgValue>
</operation>

<operation id="1639" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:38  %tmp_38_2 = add i8 %ShuffleConvs_2_Downs_556, %tmp_131

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="1640" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:39  store i8 %tmp_38_2, i8* %ShuffleConvs_2_Downs_538, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1641" st_id="41" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:42  %MUL_DP_ret40 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_39_V_load, i8 %weight_87_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret40"/></StgValue>
</operation>

<operation id="1642" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:43  %rr_0_V_39 = extractvalue { i16, i16 } %MUL_DP_ret40, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_39"/></StgValue>
</operation>

<operation id="1643" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:44  %rr_1_V_39 = extractvalue { i16, i16 } %MUL_DP_ret40, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_39"/></StgValue>
</operation>

<operation id="1644" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:45  %tmp_132 = trunc i16 %rr_0_V_39 to i8

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1645" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:46  %ShuffleConvs_2_Downs_557 = load i8* %ShuffleConvs_2_Downs_542, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_557"/></StgValue>
</operation>

<operation id="1646" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:47  %tmp_36_3 = add i8 %ShuffleConvs_2_Downs_557, %tmp_132

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="1647" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:48  store i8 %tmp_36_3, i8* %ShuffleConvs_2_Downs_542, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1648" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:49  %tmp_133 = trunc i16 %rr_1_V_39 to i8

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1649" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:50  %ShuffleConvs_2_Downs_558 = load i8* %ShuffleConvs_2_Downs_539, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_558"/></StgValue>
</operation>

<operation id="1650" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:51  %tmp_38_3 = add i8 %ShuffleConvs_2_Downs_558, %tmp_133

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="1651" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:52  store i8 %tmp_38_3, i8* %ShuffleConvs_2_Downs_539, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1652" st_id="41" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:55  %MUL_DP_ret41 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_40_V_load, i8 %weight_88_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret41"/></StgValue>
</operation>

<operation id="1653" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:56  %rr_0_V_40 = extractvalue { i16, i16 } %MUL_DP_ret41, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_40"/></StgValue>
</operation>

<operation id="1654" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:57  %rr_1_V_40 = extractvalue { i16, i16 } %MUL_DP_ret41, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_40"/></StgValue>
</operation>

<operation id="1655" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:58  %tmp_134 = trunc i16 %rr_0_V_40 to i8

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1656" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:59  %ShuffleConvs_2_Downs_559 = load i8* %ShuffleConvs_2_Downs_528, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_559"/></StgValue>
</operation>

<operation id="1657" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:60  %tmp_36_4 = add i8 %ShuffleConvs_2_Downs_559, %tmp_134

]]></Node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="1658" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:61  store i8 %tmp_36_4, i8* %ShuffleConvs_2_Downs_528, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1659" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:62  %tmp_135 = trunc i16 %rr_1_V_40 to i8

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1660" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:63  %ShuffleConvs_2_Downs_560 = load i8* %ShuffleConvs_2_Downs_544, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_560"/></StgValue>
</operation>

<operation id="1661" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:64  %tmp_38_4 = add i8 %ShuffleConvs_2_Downs_560, %tmp_135

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="1662" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:65  store i8 %tmp_38_4, i8* %ShuffleConvs_2_Downs_544, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1663" st_id="41" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:68  %MUL_DP_ret42 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_41_V_load, i8 %weight_89_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret42"/></StgValue>
</operation>

<operation id="1664" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:69  %rr_0_V_41 = extractvalue { i16, i16 } %MUL_DP_ret42, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_41"/></StgValue>
</operation>

<operation id="1665" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:70  %rr_1_V_41 = extractvalue { i16, i16 } %MUL_DP_ret42, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_41"/></StgValue>
</operation>

<operation id="1666" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:71  %tmp_136 = trunc i16 %rr_0_V_41 to i8

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1667" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:72  %ShuffleConvs_2_Downs_561 = load i8* %ShuffleConvs_2_Downs_541, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_561"/></StgValue>
</operation>

<operation id="1668" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:73  %tmp_36_5 = add i8 %ShuffleConvs_2_Downs_561, %tmp_136

]]></Node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="1669" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:74  store i8 %tmp_36_5, i8* %ShuffleConvs_2_Downs_541, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1670" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:75  %tmp_137 = trunc i16 %rr_1_V_41 to i8

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1671" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:76  %ShuffleConvs_2_Downs_562 = load i8* %ShuffleConvs_2_Downs_536, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_562"/></StgValue>
</operation>

<operation id="1672" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:77  %tmp_38_5 = add i8 %ShuffleConvs_2_Downs_562, %tmp_137

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="1673" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:78  store i8 %tmp_38_5, i8* %ShuffleConvs_2_Downs_536, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1674" st_id="41" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:81  %MUL_DP_ret43 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_42_V_load, i8 %weight_90_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret43"/></StgValue>
</operation>

<operation id="1675" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:82  %rr_0_V_42 = extractvalue { i16, i16 } %MUL_DP_ret43, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_42"/></StgValue>
</operation>

<operation id="1676" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:83  %rr_1_V_42 = extractvalue { i16, i16 } %MUL_DP_ret43, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_42"/></StgValue>
</operation>

<operation id="1677" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:84  %tmp_138 = trunc i16 %rr_0_V_42 to i8

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1678" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:85  %ShuffleConvs_2_Downs_563 = load i8* %ShuffleConvs_2_Downs_547, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_563"/></StgValue>
</operation>

<operation id="1679" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:86  %tmp_36_6 = add i8 %ShuffleConvs_2_Downs_563, %tmp_138

]]></Node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="1680" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:87  store i8 %tmp_36_6, i8* %ShuffleConvs_2_Downs_547, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1681" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:88  %tmp_139 = trunc i16 %rr_1_V_42 to i8

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1682" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:89  %ShuffleConvs_2_Downs_564 = load i8* %ShuffleConvs_2_Downs_540, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_564"/></StgValue>
</operation>

<operation id="1683" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:90  %tmp_38_6 = add i8 %ShuffleConvs_2_Downs_564, %tmp_139

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="1684" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:91  store i8 %tmp_38_6, i8* %ShuffleConvs_2_Downs_540, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1685" st_id="41" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:94  %MUL_DP_ret44 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_43_V_load, i8 %weight_91_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret44"/></StgValue>
</operation>

<operation id="1686" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:95  %rr_0_V_43 = extractvalue { i16, i16 } %MUL_DP_ret44, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_43"/></StgValue>
</operation>

<operation id="1687" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:96  %rr_1_V_43 = extractvalue { i16, i16 } %MUL_DP_ret44, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_43"/></StgValue>
</operation>

<operation id="1688" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:97  %tmp_140 = trunc i16 %rr_0_V_43 to i8

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1689" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:98  %ShuffleConvs_2_Downs_565 = load i8* %ShuffleConvs_2_Downs_531, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_565"/></StgValue>
</operation>

<operation id="1690" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:99  %tmp_36_7 = add i8 %ShuffleConvs_2_Downs_565, %tmp_140

]]></Node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="1691" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:100  store i8 %tmp_36_7, i8* %ShuffleConvs_2_Downs_531, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1692" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:101  %tmp_141 = trunc i16 %rr_1_V_43 to i8

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1693" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:102  %ShuffleConvs_2_Downs_566 = load i8* %ShuffleConvs_2_Downs_537, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_566"/></StgValue>
</operation>

<operation id="1694" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:103  %tmp_38_7 = add i8 %ShuffleConvs_2_Downs_566, %tmp_141

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>

<operation id="1695" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:104  store i8 %tmp_38_7, i8* %ShuffleConvs_2_Downs_537, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1696" st_id="41" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:107  %MUL_DP_ret45 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_44_V_load, i8 %weight_92_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret45"/></StgValue>
</operation>

<operation id="1697" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:108  %rr_0_V_44 = extractvalue { i16, i16 } %MUL_DP_ret45, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_44"/></StgValue>
</operation>

<operation id="1698" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:109  %rr_1_V_44 = extractvalue { i16, i16 } %MUL_DP_ret45, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_44"/></StgValue>
</operation>

<operation id="1699" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:110  %tmp_142 = trunc i16 %rr_0_V_44 to i8

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1700" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:111  %ShuffleConvs_2_Downs_567 = load i8* %ShuffleConvs_2_Downs_548, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_567"/></StgValue>
</operation>

<operation id="1701" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:112  %tmp_36_8 = add i8 %ShuffleConvs_2_Downs_567, %tmp_142

]]></Node>
<StgValue><ssdm name="tmp_36_8"/></StgValue>
</operation>

<operation id="1702" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:113  store i8 %tmp_36_8, i8* %ShuffleConvs_2_Downs_548, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1703" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:114  %tmp_143 = trunc i16 %rr_1_V_44 to i8

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1704" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:115  %ShuffleConvs_2_Downs_568 = load i8* %ShuffleConvs_2_Downs_543, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_568"/></StgValue>
</operation>

<operation id="1705" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:116  %tmp_38_8 = add i8 %ShuffleConvs_2_Downs_568, %tmp_143

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="1706" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:117  store i8 %tmp_38_8, i8* %ShuffleConvs_2_Downs_543, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1707" st_id="41" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:120  %MUL_DP_ret46 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_45_V_load, i8 %weight_93_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret46"/></StgValue>
</operation>

<operation id="1708" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:121  %rr_0_V_45 = extractvalue { i16, i16 } %MUL_DP_ret46, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_45"/></StgValue>
</operation>

<operation id="1709" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:122  %rr_1_V_45 = extractvalue { i16, i16 } %MUL_DP_ret46, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_45"/></StgValue>
</operation>

<operation id="1710" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:123  %tmp_197 = trunc i16 %rr_0_V_45 to i8

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1711" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:124  %ShuffleConvs_2_Downs_569 = load i8* %ShuffleConvs_2_Downs_550, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_569"/></StgValue>
</operation>

<operation id="1712" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:125  %tmp_36_9 = add i8 %ShuffleConvs_2_Downs_569, %tmp_197

]]></Node>
<StgValue><ssdm name="tmp_36_9"/></StgValue>
</operation>

<operation id="1713" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:126  store i8 %tmp_36_9, i8* %ShuffleConvs_2_Downs_550, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1714" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:127  %tmp_198 = trunc i16 %rr_1_V_45 to i8

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1715" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:128  %ShuffleConvs_2_Downs_570 = load i8* %ShuffleConvs_2_Downs_534, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_570"/></StgValue>
</operation>

<operation id="1716" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:129  %tmp_38_9 = add i8 %ShuffleConvs_2_Downs_570, %tmp_198

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="1717" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:130  store i8 %tmp_38_9, i8* %ShuffleConvs_2_Downs_534, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1718" st_id="41" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:133  %MUL_DP_ret47 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_46_V_load, i8 %weight_94_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret47"/></StgValue>
</operation>

<operation id="1719" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:134  %rr_0_V_46 = extractvalue { i16, i16 } %MUL_DP_ret47, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_46"/></StgValue>
</operation>

<operation id="1720" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:135  %rr_1_V_46 = extractvalue { i16, i16 } %MUL_DP_ret47, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_46"/></StgValue>
</operation>

<operation id="1721" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:136  %tmp_199 = trunc i16 %rr_0_V_46 to i8

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1722" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:137  %ShuffleConvs_2_Downs_571 = load i8* %ShuffleConvs_2_Downs_527, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_571"/></StgValue>
</operation>

<operation id="1723" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:138  %tmp_36_s = add i8 %ShuffleConvs_2_Downs_571, %tmp_199

]]></Node>
<StgValue><ssdm name="tmp_36_s"/></StgValue>
</operation>

<operation id="1724" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:139  store i8 %tmp_36_s, i8* %ShuffleConvs_2_Downs_527, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1725" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:140  %tmp_200 = trunc i16 %rr_1_V_46 to i8

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1726" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:141  %ShuffleConvs_2_Downs_572 = load i8* %ShuffleConvs_2_Downs_545, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_572"/></StgValue>
</operation>

<operation id="1727" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:142  %tmp_38_s = add i8 %ShuffleConvs_2_Downs_572, %tmp_200

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="1728" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:143  store i8 %tmp_38_s, i8* %ShuffleConvs_2_Downs_545, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1729" st_id="41" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader65.preheader:146  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_47_V_load, i8 %weight_95_V_load, i8 %input_V_load_3)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="1730" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:147  %rr_0_V_47 = extractvalue { i16, i16 } %MUL_DP_ret, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_47"/></StgValue>
</operation>

<operation id="1731" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="16" op_0_bw="32">
<![CDATA[
.preheader65.preheader:148  %rr_1_V_47 = extractvalue { i16, i16 } %MUL_DP_ret, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_47"/></StgValue>
</operation>

<operation id="1732" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:149  %tmp_201 = trunc i16 %rr_0_V_47 to i8

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1733" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:150  %ShuffleConvs_2_Downs_573 = load i8* %ShuffleConvs_2_Downs_549, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_573"/></StgValue>
</operation>

<operation id="1734" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:151  %tmp_36_10 = add i8 %ShuffleConvs_2_Downs_573, %tmp_201

]]></Node>
<StgValue><ssdm name="tmp_36_10"/></StgValue>
</operation>

<operation id="1735" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:152  store i8 %tmp_36_10, i8* %ShuffleConvs_2_Downs_549, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1736" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="8" op_0_bw="16">
<![CDATA[
.preheader65.preheader:153  %tmp_202 = trunc i16 %rr_1_V_47 to i8

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1737" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="8" op_0_bw="7">
<![CDATA[
.preheader65.preheader:154  %ShuffleConvs_2_Downs_574 = load i8* %ShuffleConvs_2_Downs_535, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_574"/></StgValue>
</operation>

<operation id="1738" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader65.preheader:155  %tmp_38_10 = add i8 %ShuffleConvs_2_Downs_574, %tmp_202

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="1739" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader65.preheader:156  store i8 %tmp_38_10, i8* %ShuffleConvs_2_Downs_535, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1740" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="0">
<![CDATA[
.preheader65.preheader:157  br label %.preheader66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1741" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten2 = phi i13 [ %indvar_flatten_next3, %._crit_edge83 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="1742" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:1  %co9 = phi i7 [ %co9_mid2, %._crit_edge83 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="co9"/></StgValue>
</operation>

<operation id="1743" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten3 = phi i8 [ %indvar_flatten_next2, %._crit_edge83 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="1744" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:3  %h11 = phi i4 [ %h11_cast2_mid2, %._crit_edge83 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h11"/></StgValue>
</operation>

<operation id="1745" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:4  %w11 = phi i4 [ %w_14, %._crit_edge83 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w11"/></StgValue>
</operation>

<operation id="1746" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:5  %exitcond_flatten3 = icmp eq i13 %indvar_flatten2, -2048

]]></Node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="1747" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:6  %indvar_flatten_next3 = add i13 %indvar_flatten2, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>

<operation id="1748" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten3, label %12, label %.preheader64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1749" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader64:2  %exitcond_flatten2 = icmp eq i8 %indvar_flatten3, 64

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="1750" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1120">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge83:2  %indvar_flatten21_op = add i8 %indvar_flatten3, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten21_op"/></StgValue>
</operation>

<operation id="1751" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1120">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge83:3  %indvar_flatten_next2 = select i1 %exitcond_flatten2, i8 1, i8 %indvar_flatten21_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1752" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1428">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader64:0  %co_8 = add i7 %co9, 1

]]></Node>
<StgValue><ssdm name="co_8"/></StgValue>
</operation>

<operation id="1753" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader64:3  %h11_mid = select i1 %exitcond_flatten2, i4 1, i4 %h11

]]></Node>
<StgValue><ssdm name="h11_mid"/></StgValue>
</operation>

<operation id="1754" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader64:4  %not_exitcond_flatten_2 = xor i1 %exitcond_flatten2, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_2"/></StgValue>
</operation>

<operation id="1755" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader64:5  %exitcond12 = icmp eq i4 %w11, -7

]]></Node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="1756" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader64:6  %exitcond_mid = and i1 %exitcond12, %not_exitcond_flatten_2

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="1757" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader64:7  %co9_mid2 = select i1 %exitcond_flatten2, i7 %co_8, i7 %co9

]]></Node>
<StgValue><ssdm name="co9_mid2"/></StgValue>
</operation>

<operation id="1758" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader64:8  %h_13 = add i4 %h11_mid, 1

]]></Node>
<StgValue><ssdm name="h_13"/></StgValue>
</operation>

<operation id="1759" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader64:9  %tmp_186 = or i1 %exitcond_mid, %exitcond_flatten2

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1760" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader64:10  %w12_mid2 = select i1 %tmp_186, i4 1, i4 %w11

]]></Node>
<StgValue><ssdm name="w12_mid2"/></StgValue>
</operation>

<operation id="1761" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader64:11  %h11_cast2_mid2 = select i1 %exitcond_mid, i4 %h_13, i4 %h11_mid

]]></Node>
<StgValue><ssdm name="h11_cast2_mid2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1762" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader64:12  %tmp_97 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %h11_cast2_mid2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1763" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:13  %p_shl26_cast = zext i7 %tmp_97 to i8

]]></Node>
<StgValue><ssdm name="p_shl26_cast"/></StgValue>
</operation>

<operation id="1764" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader64:14  %tmp_98 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h11_cast2_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1765" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="8" op_0_bw="5">
<![CDATA[
.preheader64:15  %p_shl27_cast = zext i5 %tmp_98 to i8

]]></Node>
<StgValue><ssdm name="p_shl27_cast"/></StgValue>
</operation>

<operation id="1766" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader64:16  %tmp_187 = add i8 %p_shl26_cast, %p_shl27_cast

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1767" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="8" op_0_bw="4">
<![CDATA[
.preheader64:17  %w12_cast1_cast = zext i4 %w12_mid2 to i8

]]></Node>
<StgValue><ssdm name="w12_cast1_cast"/></StgValue>
</operation>

<operation id="1768" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader64:18  %tmp_188 = add i8 %w12_cast1_cast, %tmp_187

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1769" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="8">
<![CDATA[
.preheader64:19  %tmp_234_cast = zext i8 %tmp_188 to i32

]]></Node>
<StgValue><ssdm name="tmp_234_cast"/></StgValue>
</operation>

<operation id="1770" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:20  %ShuffleConvs_2_Downs_575 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_94, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_575"/></StgValue>
</operation>

<operation id="1771" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:21  %ShuffleConvs_2_Downs_576 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_93, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_576"/></StgValue>
</operation>

<operation id="1772" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:22  %ShuffleConvs_2_Downs_577 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_92, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_577"/></StgValue>
</operation>

<operation id="1773" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:23  %ShuffleConvs_2_Downs_578 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_95, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_578"/></StgValue>
</operation>

<operation id="1774" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:24  %ShuffleConvs_2_Downs_579 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_46, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_579"/></StgValue>
</operation>

<operation id="1775" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:25  %ShuffleConvs_2_Downs_580 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_38, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_580"/></StgValue>
</operation>

<operation id="1776" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:26  %ShuffleConvs_2_Downs_581 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_54, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_581"/></StgValue>
</operation>

<operation id="1777" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:27  %ShuffleConvs_2_Downs_582 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_42, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_582"/></StgValue>
</operation>

<operation id="1778" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:28  %ShuffleConvs_2_Downs_583 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_36, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_583"/></StgValue>
</operation>

<operation id="1779" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:29  %ShuffleConvs_2_Downs_584 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_60, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_584"/></StgValue>
</operation>

<operation id="1780" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:30  %ShuffleConvs_2_Downs_585 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_37, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_585"/></StgValue>
</operation>

<operation id="1781" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:31  %ShuffleConvs_2_Downs_586 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_39, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_586"/></StgValue>
</operation>

<operation id="1782" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:32  %ShuffleConvs_2_Downs_587 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_81, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_587"/></StgValue>
</operation>

<operation id="1783" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:33  %ShuffleConvs_2_Downs_588 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_84, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_588"/></StgValue>
</operation>

<operation id="1784" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:34  %ShuffleConvs_2_Downs_589 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_75, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_589"/></StgValue>
</operation>

<operation id="1785" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:35  %ShuffleConvs_2_Downs_590 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_76, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_590"/></StgValue>
</operation>

<operation id="1786" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:36  %ShuffleConvs_2_Downs_591 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_45, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_591"/></StgValue>
</operation>

<operation id="1787" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:37  %ShuffleConvs_2_Downs_592 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_43, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_592"/></StgValue>
</operation>

<operation id="1788" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:38  %ShuffleConvs_2_Downs_593 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_44, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_593"/></StgValue>
</operation>

<operation id="1789" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:39  %ShuffleConvs_2_Downs_594 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_61, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_594"/></StgValue>
</operation>

<operation id="1790" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:40  %ShuffleConvs_2_Downs_595 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_70, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_595"/></StgValue>
</operation>

<operation id="1791" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:41  %ShuffleConvs_2_Downs_596 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_77, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_596"/></StgValue>
</operation>

<operation id="1792" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:42  %ShuffleConvs_2_Downs_597 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_74, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_597"/></StgValue>
</operation>

<operation id="1793" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:43  %ShuffleConvs_2_Downs_598 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_50, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_598"/></StgValue>
</operation>

<operation id="1794" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:44  %ShuffleConvs_2_Downs_599 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_64, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_599"/></StgValue>
</operation>

<operation id="1795" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:45  %ShuffleConvs_2_Downs_600 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_65, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_600"/></StgValue>
</operation>

<operation id="1796" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:46  %ShuffleConvs_2_Downs_601 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_57, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_601"/></StgValue>
</operation>

<operation id="1797" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:47  %ShuffleConvs_2_Downs_602 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_47, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_602"/></StgValue>
</operation>

<operation id="1798" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:48  %ShuffleConvs_2_Downs_603 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_67, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_603"/></StgValue>
</operation>

<operation id="1799" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:49  %ShuffleConvs_2_Downs_604 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_79, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_604"/></StgValue>
</operation>

<operation id="1800" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:50  %ShuffleConvs_2_Downs_605 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_52, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_605"/></StgValue>
</operation>

<operation id="1801" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:51  %ShuffleConvs_2_Downs_606 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_80, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_606"/></StgValue>
</operation>

<operation id="1802" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:52  %ShuffleConvs_2_Downs_607 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_78, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_607"/></StgValue>
</operation>

<operation id="1803" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:53  %ShuffleConvs_2_Downs_608 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_83, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_608"/></StgValue>
</operation>

<operation id="1804" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:54  %ShuffleConvs_2_Downs_609 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_85, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_609"/></StgValue>
</operation>

<operation id="1805" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:55  %ShuffleConvs_2_Downs_610 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_86, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_610"/></StgValue>
</operation>

<operation id="1806" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:56  %ShuffleConvs_2_Downs_611 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_87, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_611"/></StgValue>
</operation>

<operation id="1807" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:57  %ShuffleConvs_2_Downs_612 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_88, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_612"/></StgValue>
</operation>

<operation id="1808" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:58  %ShuffleConvs_2_Downs_613 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_89, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_613"/></StgValue>
</operation>

<operation id="1809" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:59  %ShuffleConvs_2_Downs_614 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_90, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_614"/></StgValue>
</operation>

<operation id="1810" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:60  %ShuffleConvs_2_Downs_615 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_91, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_615"/></StgValue>
</operation>

<operation id="1811" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:61  %ShuffleConvs_2_Downs_616 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_82, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_616"/></StgValue>
</operation>

<operation id="1812" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:62  %ShuffleConvs_2_Downs_617 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_19, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_617"/></StgValue>
</operation>

<operation id="1813" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:63  %ShuffleConvs_2_Downs_618 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_28, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_618"/></StgValue>
</operation>

<operation id="1814" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:64  %ShuffleConvs_2_Downs_619 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_24, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_619"/></StgValue>
</operation>

<operation id="1815" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:65  %ShuffleConvs_2_Downs_620 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_620"/></StgValue>
</operation>

<operation id="1816" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:66  %ShuffleConvs_2_Downs_621 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_35, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_621"/></StgValue>
</operation>

<operation id="1817" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:67  %ShuffleConvs_2_Downs_622 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_34, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_622"/></StgValue>
</operation>

<operation id="1818" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:68  %ShuffleConvs_2_Downs_623 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_33, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_623"/></StgValue>
</operation>

<operation id="1819" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:69  %ShuffleConvs_2_Downs_624 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_31, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_624"/></StgValue>
</operation>

<operation id="1820" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:70  %ShuffleConvs_2_Downs_625 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_32, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_625"/></StgValue>
</operation>

<operation id="1821" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:71  %ShuffleConvs_2_Downs_626 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_30, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_626"/></StgValue>
</operation>

<operation id="1822" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:72  %ShuffleConvs_2_Downs_627 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_23, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_627"/></StgValue>
</operation>

<operation id="1823" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:73  %ShuffleConvs_2_Downs_628 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_26, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_628"/></StgValue>
</operation>

<operation id="1824" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:74  %ShuffleConvs_2_Downs_629 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_20, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_629"/></StgValue>
</operation>

<operation id="1825" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:75  %ShuffleConvs_2_Downs_630 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_17, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_630"/></StgValue>
</operation>

<operation id="1826" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:76  %ShuffleConvs_2_Downs_631 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_12, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_631"/></StgValue>
</operation>

<operation id="1827" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:77  %ShuffleConvs_2_Downs_632 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_15, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_632"/></StgValue>
</operation>

<operation id="1828" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:78  %ShuffleConvs_2_Downs_633 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_29, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_633"/></StgValue>
</operation>

<operation id="1829" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:79  %ShuffleConvs_2_Downs_634 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_27, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_634"/></StgValue>
</operation>

<operation id="1830" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:80  %ShuffleConvs_2_Downs_635 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_25, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_635"/></StgValue>
</operation>

<operation id="1831" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:81  %ShuffleConvs_2_Downs_636 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_636"/></StgValue>
</operation>

<operation id="1832" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:82  %ShuffleConvs_2_Downs_637 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_22, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_637"/></StgValue>
</operation>

<operation id="1833" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:83  %ShuffleConvs_2_Downs_638 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_21, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_638"/></StgValue>
</operation>

<operation id="1834" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:84  %ShuffleConvs_2_Downs_639 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_18, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_639"/></StgValue>
</operation>

<operation id="1835" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:85  %ShuffleConvs_2_Downs_640 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_640"/></StgValue>
</operation>

<operation id="1836" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:86  %ShuffleConvs_2_Downs_641 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_16, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_641"/></StgValue>
</operation>

<operation id="1837" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:87  %ShuffleConvs_2_Downs_642 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_642"/></StgValue>
</operation>

<operation id="1838" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:88  %ShuffleConvs_2_Downs_643 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_643"/></StgValue>
</operation>

<operation id="1839" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:89  %ShuffleConvs_2_Downs_644 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_13, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_644"/></StgValue>
</operation>

<operation id="1840" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:90  %ShuffleConvs_2_Downs_645 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_645"/></StgValue>
</operation>

<operation id="1841" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:91  %ShuffleConvs_2_Downs_646 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_646"/></StgValue>
</operation>

<operation id="1842" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:92  %ShuffleConvs_2_Downs_647 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_647"/></StgValue>
</operation>

<operation id="1843" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:93  %ShuffleConvs_2_Downs_648 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_73, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_648"/></StgValue>
</operation>

<operation id="1844" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:94  %ShuffleConvs_2_Downs_649 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_72, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_649"/></StgValue>
</operation>

<operation id="1845" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:95  %ShuffleConvs_2_Downs_650 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_650"/></StgValue>
</operation>

<operation id="1846" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:96  %ShuffleConvs_2_Downs_651 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_71, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_651"/></StgValue>
</operation>

<operation id="1847" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:97  %ShuffleConvs_2_Downs_652 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_69, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_652"/></StgValue>
</operation>

<operation id="1848" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:98  %ShuffleConvs_2_Downs_653 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_14, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_653"/></StgValue>
</operation>

<operation id="1849" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:99  %ShuffleConvs_2_Downs_654 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_59, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_654"/></StgValue>
</operation>

<operation id="1850" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:100  %ShuffleConvs_2_Downs_655 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_62, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_655"/></StgValue>
</operation>

<operation id="1851" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:101  %ShuffleConvs_2_Downs_656 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_656"/></StgValue>
</operation>

<operation id="1852" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:102  %ShuffleConvs_2_Downs_657 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_49, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_657"/></StgValue>
</operation>

<operation id="1853" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:103  %ShuffleConvs_2_Downs_658 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_658"/></StgValue>
</operation>

<operation id="1854" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:104  %ShuffleConvs_2_Downs_659 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_659"/></StgValue>
</operation>

<operation id="1855" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:105  %ShuffleConvs_2_Downs_660 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_51, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_660"/></StgValue>
</operation>

<operation id="1856" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:106  %ShuffleConvs_2_Downs_661 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_68, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_661"/></StgValue>
</operation>

<operation id="1857" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:107  %ShuffleConvs_2_Downs_662 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_66, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_662"/></StgValue>
</operation>

<operation id="1858" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:108  %ShuffleConvs_2_Downs_663 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_63, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_663"/></StgValue>
</operation>

<operation id="1859" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:109  %ShuffleConvs_2_Downs_664 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_58, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_664"/></StgValue>
</operation>

<operation id="1860" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:110  %ShuffleConvs_2_Downs_665 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_56, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_665"/></StgValue>
</operation>

<operation id="1861" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:111  %ShuffleConvs_2_Downs_666 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_53, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_666"/></StgValue>
</operation>

<operation id="1862" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:112  %ShuffleConvs_2_Downs_667 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_48, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_667"/></StgValue>
</operation>

<operation id="1863" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:113  %ShuffleConvs_2_Downs_668 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_40, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_668"/></StgValue>
</operation>

<operation id="1864" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:114  %ShuffleConvs_2_Downs_669 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_55, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_669"/></StgValue>
</operation>

<operation id="1865" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader64:115  %ShuffleConvs_2_Downs_670 = getelementptr [100 x i8]* @ShuffleConvs_2_Downs_41, i32 0, i32 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_670"/></StgValue>
</operation>

<operation id="1866" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader64:116  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1867" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:118  %ShuffleConvs_2_Downs_671 = load i8* %ShuffleConvs_2_Downs_578, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_671"/></StgValue>
</operation>

<operation id="1868" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:119  %ShuffleConvs_2_Downs_672 = load i8* %ShuffleConvs_2_Downs_575, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_672"/></StgValue>
</operation>

<operation id="1869" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:120  %ShuffleConvs_2_Downs_673 = load i8* %ShuffleConvs_2_Downs_608, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_673"/></StgValue>
</operation>

<operation id="1870" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:121  %ShuffleConvs_2_Downs_674 = load i8* %ShuffleConvs_2_Downs_649, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_674"/></StgValue>
</operation>

<operation id="1871" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:122  %ShuffleConvs_2_Downs_675 = load i8* %ShuffleConvs_2_Downs_594, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_675"/></StgValue>
</operation>

<operation id="1872" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:123  %ShuffleConvs_2_Downs_676 = load i8* %ShuffleConvs_2_Downs_598, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_676"/></StgValue>
</operation>

<operation id="1873" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:124  %ShuffleConvs_2_Downs_677 = load i8* %ShuffleConvs_2_Downs_586, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_677"/></StgValue>
</operation>

<operation id="1874" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:125  %ShuffleConvs_2_Downs_678 = load i8* %ShuffleConvs_2_Downs_618, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_678"/></StgValue>
</operation>

<operation id="1875" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:126  %ShuffleConvs_2_Downs_679 = load i8* %ShuffleConvs_2_Downs_630, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_679"/></StgValue>
</operation>

<operation id="1876" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:127  %ShuffleConvs_2_Downs_680 = load i8* %ShuffleConvs_2_Downs_650, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_680"/></StgValue>
</operation>

<operation id="1877" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:128  %ShuffleConvs_2_Downs_681 = load i8* %ShuffleConvs_2_Downs_576, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_681"/></StgValue>
</operation>

<operation id="1878" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:129  %ShuffleConvs_2_Downs_682 = load i8* %ShuffleConvs_2_Downs_577, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_682"/></StgValue>
</operation>

<operation id="1879" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:130  %ShuffleConvs_2_Downs_683 = load i8* %ShuffleConvs_2_Downs_615, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_683"/></StgValue>
</operation>

<operation id="1880" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:131  %ShuffleConvs_2_Downs_684 = load i8* %ShuffleConvs_2_Downs_614, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_684"/></StgValue>
</operation>

<operation id="1881" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:132  %ShuffleConvs_2_Downs_685 = load i8* %ShuffleConvs_2_Downs_613, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_685"/></StgValue>
</operation>

<operation id="1882" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:133  %ShuffleConvs_2_Downs_686 = load i8* %ShuffleConvs_2_Downs_612, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_686"/></StgValue>
</operation>

<operation id="1883" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:134  %ShuffleConvs_2_Downs_687 = load i8* %ShuffleConvs_2_Downs_611, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_687"/></StgValue>
</operation>

<operation id="1884" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:135  %ShuffleConvs_2_Downs_688 = load i8* %ShuffleConvs_2_Downs_610, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_688"/></StgValue>
</operation>

<operation id="1885" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:136  %ShuffleConvs_2_Downs_689 = load i8* %ShuffleConvs_2_Downs_609, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_689"/></StgValue>
</operation>

<operation id="1886" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:137  %ShuffleConvs_2_Downs_690 = load i8* %ShuffleConvs_2_Downs_588, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_690"/></StgValue>
</operation>

<operation id="1887" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:138  %ShuffleConvs_2_Downs_691 = load i8* %ShuffleConvs_2_Downs_616, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_691"/></StgValue>
</operation>

<operation id="1888" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:139  %ShuffleConvs_2_Downs_692 = load i8* %ShuffleConvs_2_Downs_587, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_692"/></StgValue>
</operation>

<operation id="1889" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:140  %ShuffleConvs_2_Downs_693 = load i8* %ShuffleConvs_2_Downs_606, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_693"/></StgValue>
</operation>

<operation id="1890" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:141  %ShuffleConvs_2_Downs_694 = load i8* %ShuffleConvs_2_Downs_604, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_694"/></StgValue>
</operation>

<operation id="1891" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:142  %ShuffleConvs_2_Downs_695 = load i8* %ShuffleConvs_2_Downs_607, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_695"/></StgValue>
</operation>

<operation id="1892" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:143  %ShuffleConvs_2_Downs_696 = load i8* %ShuffleConvs_2_Downs_596, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_696"/></StgValue>
</operation>

<operation id="1893" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:144  %ShuffleConvs_2_Downs_697 = load i8* %ShuffleConvs_2_Downs_590, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_697"/></StgValue>
</operation>

<operation id="1894" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:145  %ShuffleConvs_2_Downs_698 = load i8* %ShuffleConvs_2_Downs_589, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_698"/></StgValue>
</operation>

<operation id="1895" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:146  %ShuffleConvs_2_Downs_699 = load i8* %ShuffleConvs_2_Downs_597, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_699"/></StgValue>
</operation>

<operation id="1896" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:147  %ShuffleConvs_2_Downs_700 = load i8* %ShuffleConvs_2_Downs_648, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_700"/></StgValue>
</operation>

<operation id="1897" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:148  %ShuffleConvs_2_Downs_701 = load i8* %ShuffleConvs_2_Downs_651, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_701"/></StgValue>
</operation>

<operation id="1898" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:149  %ShuffleConvs_2_Downs_702 = load i8* %ShuffleConvs_2_Downs_595, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_702"/></StgValue>
</operation>

<operation id="1899" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:150  %ShuffleConvs_2_Downs_703 = load i8* %ShuffleConvs_2_Downs_652, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_703"/></StgValue>
</operation>

<operation id="1900" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:151  %ShuffleConvs_2_Downs_704 = load i8* %ShuffleConvs_2_Downs_661, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_704"/></StgValue>
</operation>

<operation id="1901" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:152  %ShuffleConvs_2_Downs_705 = load i8* %ShuffleConvs_2_Downs_603, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_705"/></StgValue>
</operation>

<operation id="1902" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:153  %ShuffleConvs_2_Downs_706 = load i8* %ShuffleConvs_2_Downs_662, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_706"/></StgValue>
</operation>

<operation id="1903" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:154  %ShuffleConvs_2_Downs_707 = load i8* %ShuffleConvs_2_Downs_600, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_707"/></StgValue>
</operation>

<operation id="1904" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:155  %ShuffleConvs_2_Downs_708 = load i8* %ShuffleConvs_2_Downs_599, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_708"/></StgValue>
</operation>

<operation id="1905" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:156  %ShuffleConvs_2_Downs_709 = load i8* %ShuffleConvs_2_Downs_663, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_709"/></StgValue>
</operation>

<operation id="1906" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:157  %ShuffleConvs_2_Downs_710 = load i8* %ShuffleConvs_2_Downs_655, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_710"/></StgValue>
</operation>

<operation id="1907" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:158  %ShuffleConvs_2_Downs_711 = load i8* %ShuffleConvs_2_Downs_584, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_711"/></StgValue>
</operation>

<operation id="1908" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:159  %ShuffleConvs_2_Downs_712 = load i8* %ShuffleConvs_2_Downs_654, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_712"/></StgValue>
</operation>

<operation id="1909" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:160  %ShuffleConvs_2_Downs_713 = load i8* %ShuffleConvs_2_Downs_664, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_713"/></StgValue>
</operation>

<operation id="1910" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:161  %ShuffleConvs_2_Downs_714 = load i8* %ShuffleConvs_2_Downs_601, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_714"/></StgValue>
</operation>

<operation id="1911" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:162  %ShuffleConvs_2_Downs_715 = load i8* %ShuffleConvs_2_Downs_665, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_715"/></StgValue>
</operation>

<operation id="1912" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:163  %ShuffleConvs_2_Downs_716 = load i8* %ShuffleConvs_2_Downs_669, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_716"/></StgValue>
</operation>

<operation id="1913" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:164  %ShuffleConvs_2_Downs_717 = load i8* %ShuffleConvs_2_Downs_581, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_717"/></StgValue>
</operation>

<operation id="1914" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:165  %ShuffleConvs_2_Downs_718 = load i8* %ShuffleConvs_2_Downs_666, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_718"/></StgValue>
</operation>

<operation id="1915" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:166  %ShuffleConvs_2_Downs_719 = load i8* %ShuffleConvs_2_Downs_605, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_719"/></StgValue>
</operation>

<operation id="1916" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:167  %ShuffleConvs_2_Downs_720 = load i8* %ShuffleConvs_2_Downs_660, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_720"/></StgValue>
</operation>

<operation id="1917" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:168  %ShuffleConvs_2_Downs_721 = load i8* %ShuffleConvs_2_Downs_657, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_721"/></StgValue>
</operation>

<operation id="1918" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:169  %ShuffleConvs_2_Downs_722 = load i8* %ShuffleConvs_2_Downs_667, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_722"/></StgValue>
</operation>

<operation id="1919" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:170  %ShuffleConvs_2_Downs_723 = load i8* %ShuffleConvs_2_Downs_602, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_723"/></StgValue>
</operation>

<operation id="1920" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:171  %ShuffleConvs_2_Downs_724 = load i8* %ShuffleConvs_2_Downs_579, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_724"/></StgValue>
</operation>

<operation id="1921" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:172  %ShuffleConvs_2_Downs_725 = load i8* %ShuffleConvs_2_Downs_591, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_725"/></StgValue>
</operation>

<operation id="1922" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:173  %ShuffleConvs_2_Downs_726 = load i8* %ShuffleConvs_2_Downs_593, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_726"/></StgValue>
</operation>

<operation id="1923" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:174  %ShuffleConvs_2_Downs_727 = load i8* %ShuffleConvs_2_Downs_592, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_727"/></StgValue>
</operation>

<operation id="1924" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:175  %ShuffleConvs_2_Downs_728 = load i8* %ShuffleConvs_2_Downs_582, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_728"/></StgValue>
</operation>

<operation id="1925" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:176  %ShuffleConvs_2_Downs_729 = load i8* %ShuffleConvs_2_Downs_670, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_729"/></StgValue>
</operation>

<operation id="1926" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:177  %ShuffleConvs_2_Downs_730 = load i8* %ShuffleConvs_2_Downs_668, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_730"/></StgValue>
</operation>

<operation id="1927" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:178  %ShuffleConvs_2_Downs_731 = load i8* %ShuffleConvs_2_Downs_580, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_731"/></StgValue>
</operation>

<operation id="1928" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:179  %ShuffleConvs_2_Downs_732 = load i8* %ShuffleConvs_2_Downs_585, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_732"/></StgValue>
</operation>

<operation id="1929" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:180  %ShuffleConvs_2_Downs_733 = load i8* %ShuffleConvs_2_Downs_583, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_733"/></StgValue>
</operation>

<operation id="1930" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:181  %ShuffleConvs_2_Downs_734 = load i8* %ShuffleConvs_2_Downs_621, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_734"/></StgValue>
</operation>

<operation id="1931" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:182  %ShuffleConvs_2_Downs_735 = load i8* %ShuffleConvs_2_Downs_622, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_735"/></StgValue>
</operation>

<operation id="1932" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:183  %ShuffleConvs_2_Downs_736 = load i8* %ShuffleConvs_2_Downs_623, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_736"/></StgValue>
</operation>

<operation id="1933" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:184  %ShuffleConvs_2_Downs_737 = load i8* %ShuffleConvs_2_Downs_625, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_737"/></StgValue>
</operation>

<operation id="1934" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:185  %ShuffleConvs_2_Downs_738 = load i8* %ShuffleConvs_2_Downs_624, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_738"/></StgValue>
</operation>

<operation id="1935" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:186  %ShuffleConvs_2_Downs_739 = load i8* %ShuffleConvs_2_Downs_626, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_739"/></StgValue>
</operation>

<operation id="1936" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:187  %ShuffleConvs_2_Downs_740 = load i8* %ShuffleConvs_2_Downs_633, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_740"/></StgValue>
</operation>

<operation id="1937" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:188  %ShuffleConvs_2_Downs_741 = load i8* %ShuffleConvs_2_Downs_634, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_741"/></StgValue>
</operation>

<operation id="1938" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:189  %ShuffleConvs_2_Downs_742 = load i8* %ShuffleConvs_2_Downs_628, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_742"/></StgValue>
</operation>

<operation id="1939" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:190  %ShuffleConvs_2_Downs_743 = load i8* %ShuffleConvs_2_Downs_635, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_743"/></StgValue>
</operation>

<operation id="1940" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:191  %ShuffleConvs_2_Downs_744 = load i8* %ShuffleConvs_2_Downs_619, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_744"/></StgValue>
</operation>

<operation id="1941" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:192  %ShuffleConvs_2_Downs_745 = load i8* %ShuffleConvs_2_Downs_627, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_745"/></StgValue>
</operation>

<operation id="1942" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:193  %ShuffleConvs_2_Downs_746 = load i8* %ShuffleConvs_2_Downs_637, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_746"/></StgValue>
</operation>

<operation id="1943" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:194  %ShuffleConvs_2_Downs_747 = load i8* %ShuffleConvs_2_Downs_638, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_747"/></StgValue>
</operation>

<operation id="1944" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:195  %ShuffleConvs_2_Downs_748 = load i8* %ShuffleConvs_2_Downs_629, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_748"/></StgValue>
</operation>

<operation id="1945" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:196  %ShuffleConvs_2_Downs_749 = load i8* %ShuffleConvs_2_Downs_617, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_749"/></StgValue>
</operation>

<operation id="1946" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:197  %ShuffleConvs_2_Downs_750 = load i8* %ShuffleConvs_2_Downs_639, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_750"/></StgValue>
</operation>

<operation id="1947" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:198  %ShuffleConvs_2_Downs_751 = load i8* %ShuffleConvs_2_Downs_641, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_751"/></StgValue>
</operation>

<operation id="1948" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:199  %ShuffleConvs_2_Downs_752 = load i8* %ShuffleConvs_2_Downs_632, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_752"/></StgValue>
</operation>

<operation id="1949" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:200  %ShuffleConvs_2_Downs_753 = load i8* %ShuffleConvs_2_Downs_653, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_753"/></StgValue>
</operation>

<operation id="1950" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:201  %ShuffleConvs_2_Downs_754 = load i8* %ShuffleConvs_2_Downs_644, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_754"/></StgValue>
</operation>

<operation id="1951" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:202  %ShuffleConvs_2_Downs_755 = load i8* %ShuffleConvs_2_Downs_631, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_755"/></StgValue>
</operation>

<operation id="1952" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:203  %ShuffleConvs_2_Downs_756 = load i8* %ShuffleConvs_2_Downs_620, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_756"/></StgValue>
</operation>

<operation id="1953" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:204  %ShuffleConvs_2_Downs_757 = load i8* %ShuffleConvs_2_Downs_645, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_757"/></StgValue>
</operation>

<operation id="1954" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:205  %ShuffleConvs_2_Downs_758 = load i8* %ShuffleConvs_2_Downs_646, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_758"/></StgValue>
</operation>

<operation id="1955" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:206  %ShuffleConvs_2_Downs_759 = load i8* %ShuffleConvs_2_Downs_658, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_759"/></StgValue>
</operation>

<operation id="1956" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:207  %ShuffleConvs_2_Downs_760 = load i8* %ShuffleConvs_2_Downs_642, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_760"/></StgValue>
</operation>

<operation id="1957" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:208  %ShuffleConvs_2_Downs_761 = load i8* %ShuffleConvs_2_Downs_647, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_761"/></StgValue>
</operation>

<operation id="1958" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:209  %ShuffleConvs_2_Downs_762 = load i8* %ShuffleConvs_2_Downs_643, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_762"/></StgValue>
</operation>

<operation id="1959" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:210  %ShuffleConvs_2_Downs_763 = load i8* %ShuffleConvs_2_Downs_656, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_763"/></StgValue>
</operation>

<operation id="1960" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:211  %ShuffleConvs_2_Downs_764 = load i8* %ShuffleConvs_2_Downs_636, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_764"/></StgValue>
</operation>

<operation id="1961" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:212  %ShuffleConvs_2_Downs_765 = load i8* %ShuffleConvs_2_Downs_659, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_765"/></StgValue>
</operation>

<operation id="1962" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:213  %ShuffleConvs_2_Downs_766 = load i8* %ShuffleConvs_2_Downs_640, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_766"/></StgValue>
</operation>

<operation id="1963" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1120">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge83:0  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1964" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1120">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge83:1  %w_14 = add i4 %w12_mid2, 1

]]></Node>
<StgValue><ssdm name="w_14"/></StgValue>
</operation>

<operation id="1965" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1120">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge83:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1966" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader64:1  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6144, i64 6144, i64 6144)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1967" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader64:117  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1968" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:118  %ShuffleConvs_2_Downs_671 = load i8* %ShuffleConvs_2_Downs_578, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_671"/></StgValue>
</operation>

<operation id="1969" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:119  %ShuffleConvs_2_Downs_672 = load i8* %ShuffleConvs_2_Downs_575, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_672"/></StgValue>
</operation>

<operation id="1970" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:120  %ShuffleConvs_2_Downs_673 = load i8* %ShuffleConvs_2_Downs_608, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_673"/></StgValue>
</operation>

<operation id="1971" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:121  %ShuffleConvs_2_Downs_674 = load i8* %ShuffleConvs_2_Downs_649, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_674"/></StgValue>
</operation>

<operation id="1972" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:122  %ShuffleConvs_2_Downs_675 = load i8* %ShuffleConvs_2_Downs_594, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_675"/></StgValue>
</operation>

<operation id="1973" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:123  %ShuffleConvs_2_Downs_676 = load i8* %ShuffleConvs_2_Downs_598, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_676"/></StgValue>
</operation>

<operation id="1974" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:124  %ShuffleConvs_2_Downs_677 = load i8* %ShuffleConvs_2_Downs_586, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_677"/></StgValue>
</operation>

<operation id="1975" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:125  %ShuffleConvs_2_Downs_678 = load i8* %ShuffleConvs_2_Downs_618, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_678"/></StgValue>
</operation>

<operation id="1976" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:126  %ShuffleConvs_2_Downs_679 = load i8* %ShuffleConvs_2_Downs_630, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_679"/></StgValue>
</operation>

<operation id="1977" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:127  %ShuffleConvs_2_Downs_680 = load i8* %ShuffleConvs_2_Downs_650, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_680"/></StgValue>
</operation>

<operation id="1978" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:128  %ShuffleConvs_2_Downs_681 = load i8* %ShuffleConvs_2_Downs_576, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_681"/></StgValue>
</operation>

<operation id="1979" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:129  %ShuffleConvs_2_Downs_682 = load i8* %ShuffleConvs_2_Downs_577, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_682"/></StgValue>
</operation>

<operation id="1980" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:130  %ShuffleConvs_2_Downs_683 = load i8* %ShuffleConvs_2_Downs_615, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_683"/></StgValue>
</operation>

<operation id="1981" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:131  %ShuffleConvs_2_Downs_684 = load i8* %ShuffleConvs_2_Downs_614, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_684"/></StgValue>
</operation>

<operation id="1982" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:132  %ShuffleConvs_2_Downs_685 = load i8* %ShuffleConvs_2_Downs_613, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_685"/></StgValue>
</operation>

<operation id="1983" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:133  %ShuffleConvs_2_Downs_686 = load i8* %ShuffleConvs_2_Downs_612, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_686"/></StgValue>
</operation>

<operation id="1984" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:134  %ShuffleConvs_2_Downs_687 = load i8* %ShuffleConvs_2_Downs_611, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_687"/></StgValue>
</operation>

<operation id="1985" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:135  %ShuffleConvs_2_Downs_688 = load i8* %ShuffleConvs_2_Downs_610, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_688"/></StgValue>
</operation>

<operation id="1986" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:136  %ShuffleConvs_2_Downs_689 = load i8* %ShuffleConvs_2_Downs_609, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_689"/></StgValue>
</operation>

<operation id="1987" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:137  %ShuffleConvs_2_Downs_690 = load i8* %ShuffleConvs_2_Downs_588, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_690"/></StgValue>
</operation>

<operation id="1988" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:138  %ShuffleConvs_2_Downs_691 = load i8* %ShuffleConvs_2_Downs_616, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_691"/></StgValue>
</operation>

<operation id="1989" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:139  %ShuffleConvs_2_Downs_692 = load i8* %ShuffleConvs_2_Downs_587, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_692"/></StgValue>
</operation>

<operation id="1990" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:140  %ShuffleConvs_2_Downs_693 = load i8* %ShuffleConvs_2_Downs_606, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_693"/></StgValue>
</operation>

<operation id="1991" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:141  %ShuffleConvs_2_Downs_694 = load i8* %ShuffleConvs_2_Downs_604, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_694"/></StgValue>
</operation>

<operation id="1992" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:142  %ShuffleConvs_2_Downs_695 = load i8* %ShuffleConvs_2_Downs_607, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_695"/></StgValue>
</operation>

<operation id="1993" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:143  %ShuffleConvs_2_Downs_696 = load i8* %ShuffleConvs_2_Downs_596, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_696"/></StgValue>
</operation>

<operation id="1994" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:144  %ShuffleConvs_2_Downs_697 = load i8* %ShuffleConvs_2_Downs_590, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_697"/></StgValue>
</operation>

<operation id="1995" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:145  %ShuffleConvs_2_Downs_698 = load i8* %ShuffleConvs_2_Downs_589, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_698"/></StgValue>
</operation>

<operation id="1996" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:146  %ShuffleConvs_2_Downs_699 = load i8* %ShuffleConvs_2_Downs_597, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_699"/></StgValue>
</operation>

<operation id="1997" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:147  %ShuffleConvs_2_Downs_700 = load i8* %ShuffleConvs_2_Downs_648, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_700"/></StgValue>
</operation>

<operation id="1998" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:148  %ShuffleConvs_2_Downs_701 = load i8* %ShuffleConvs_2_Downs_651, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_701"/></StgValue>
</operation>

<operation id="1999" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:149  %ShuffleConvs_2_Downs_702 = load i8* %ShuffleConvs_2_Downs_595, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_702"/></StgValue>
</operation>

<operation id="2000" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:150  %ShuffleConvs_2_Downs_703 = load i8* %ShuffleConvs_2_Downs_652, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_703"/></StgValue>
</operation>

<operation id="2001" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:151  %ShuffleConvs_2_Downs_704 = load i8* %ShuffleConvs_2_Downs_661, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_704"/></StgValue>
</operation>

<operation id="2002" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:152  %ShuffleConvs_2_Downs_705 = load i8* %ShuffleConvs_2_Downs_603, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_705"/></StgValue>
</operation>

<operation id="2003" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:153  %ShuffleConvs_2_Downs_706 = load i8* %ShuffleConvs_2_Downs_662, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_706"/></StgValue>
</operation>

<operation id="2004" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:154  %ShuffleConvs_2_Downs_707 = load i8* %ShuffleConvs_2_Downs_600, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_707"/></StgValue>
</operation>

<operation id="2005" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:155  %ShuffleConvs_2_Downs_708 = load i8* %ShuffleConvs_2_Downs_599, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_708"/></StgValue>
</operation>

<operation id="2006" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:156  %ShuffleConvs_2_Downs_709 = load i8* %ShuffleConvs_2_Downs_663, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_709"/></StgValue>
</operation>

<operation id="2007" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:157  %ShuffleConvs_2_Downs_710 = load i8* %ShuffleConvs_2_Downs_655, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_710"/></StgValue>
</operation>

<operation id="2008" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:158  %ShuffleConvs_2_Downs_711 = load i8* %ShuffleConvs_2_Downs_584, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_711"/></StgValue>
</operation>

<operation id="2009" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:159  %ShuffleConvs_2_Downs_712 = load i8* %ShuffleConvs_2_Downs_654, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_712"/></StgValue>
</operation>

<operation id="2010" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:160  %ShuffleConvs_2_Downs_713 = load i8* %ShuffleConvs_2_Downs_664, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_713"/></StgValue>
</operation>

<operation id="2011" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:161  %ShuffleConvs_2_Downs_714 = load i8* %ShuffleConvs_2_Downs_601, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_714"/></StgValue>
</operation>

<operation id="2012" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:162  %ShuffleConvs_2_Downs_715 = load i8* %ShuffleConvs_2_Downs_665, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_715"/></StgValue>
</operation>

<operation id="2013" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:163  %ShuffleConvs_2_Downs_716 = load i8* %ShuffleConvs_2_Downs_669, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_716"/></StgValue>
</operation>

<operation id="2014" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:164  %ShuffleConvs_2_Downs_717 = load i8* %ShuffleConvs_2_Downs_581, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_717"/></StgValue>
</operation>

<operation id="2015" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:165  %ShuffleConvs_2_Downs_718 = load i8* %ShuffleConvs_2_Downs_666, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_718"/></StgValue>
</operation>

<operation id="2016" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:166  %ShuffleConvs_2_Downs_719 = load i8* %ShuffleConvs_2_Downs_605, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_719"/></StgValue>
</operation>

<operation id="2017" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:167  %ShuffleConvs_2_Downs_720 = load i8* %ShuffleConvs_2_Downs_660, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_720"/></StgValue>
</operation>

<operation id="2018" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:168  %ShuffleConvs_2_Downs_721 = load i8* %ShuffleConvs_2_Downs_657, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_721"/></StgValue>
</operation>

<operation id="2019" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:169  %ShuffleConvs_2_Downs_722 = load i8* %ShuffleConvs_2_Downs_667, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_722"/></StgValue>
</operation>

<operation id="2020" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:170  %ShuffleConvs_2_Downs_723 = load i8* %ShuffleConvs_2_Downs_602, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_723"/></StgValue>
</operation>

<operation id="2021" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:171  %ShuffleConvs_2_Downs_724 = load i8* %ShuffleConvs_2_Downs_579, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_724"/></StgValue>
</operation>

<operation id="2022" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:172  %ShuffleConvs_2_Downs_725 = load i8* %ShuffleConvs_2_Downs_591, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_725"/></StgValue>
</operation>

<operation id="2023" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:173  %ShuffleConvs_2_Downs_726 = load i8* %ShuffleConvs_2_Downs_593, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_726"/></StgValue>
</operation>

<operation id="2024" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:174  %ShuffleConvs_2_Downs_727 = load i8* %ShuffleConvs_2_Downs_592, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_727"/></StgValue>
</operation>

<operation id="2025" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:175  %ShuffleConvs_2_Downs_728 = load i8* %ShuffleConvs_2_Downs_582, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_728"/></StgValue>
</operation>

<operation id="2026" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:176  %ShuffleConvs_2_Downs_729 = load i8* %ShuffleConvs_2_Downs_670, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_729"/></StgValue>
</operation>

<operation id="2027" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:177  %ShuffleConvs_2_Downs_730 = load i8* %ShuffleConvs_2_Downs_668, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_730"/></StgValue>
</operation>

<operation id="2028" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:178  %ShuffleConvs_2_Downs_731 = load i8* %ShuffleConvs_2_Downs_580, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_731"/></StgValue>
</operation>

<operation id="2029" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:179  %ShuffleConvs_2_Downs_732 = load i8* %ShuffleConvs_2_Downs_585, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_732"/></StgValue>
</operation>

<operation id="2030" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:180  %ShuffleConvs_2_Downs_733 = load i8* %ShuffleConvs_2_Downs_583, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_733"/></StgValue>
</operation>

<operation id="2031" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:181  %ShuffleConvs_2_Downs_734 = load i8* %ShuffleConvs_2_Downs_621, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_734"/></StgValue>
</operation>

<operation id="2032" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:182  %ShuffleConvs_2_Downs_735 = load i8* %ShuffleConvs_2_Downs_622, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_735"/></StgValue>
</operation>

<operation id="2033" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:183  %ShuffleConvs_2_Downs_736 = load i8* %ShuffleConvs_2_Downs_623, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_736"/></StgValue>
</operation>

<operation id="2034" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:184  %ShuffleConvs_2_Downs_737 = load i8* %ShuffleConvs_2_Downs_625, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_737"/></StgValue>
</operation>

<operation id="2035" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:185  %ShuffleConvs_2_Downs_738 = load i8* %ShuffleConvs_2_Downs_624, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_738"/></StgValue>
</operation>

<operation id="2036" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:186  %ShuffleConvs_2_Downs_739 = load i8* %ShuffleConvs_2_Downs_626, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_739"/></StgValue>
</operation>

<operation id="2037" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:187  %ShuffleConvs_2_Downs_740 = load i8* %ShuffleConvs_2_Downs_633, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_740"/></StgValue>
</operation>

<operation id="2038" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:188  %ShuffleConvs_2_Downs_741 = load i8* %ShuffleConvs_2_Downs_634, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_741"/></StgValue>
</operation>

<operation id="2039" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:189  %ShuffleConvs_2_Downs_742 = load i8* %ShuffleConvs_2_Downs_628, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_742"/></StgValue>
</operation>

<operation id="2040" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:190  %ShuffleConvs_2_Downs_743 = load i8* %ShuffleConvs_2_Downs_635, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_743"/></StgValue>
</operation>

<operation id="2041" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:191  %ShuffleConvs_2_Downs_744 = load i8* %ShuffleConvs_2_Downs_619, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_744"/></StgValue>
</operation>

<operation id="2042" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:192  %ShuffleConvs_2_Downs_745 = load i8* %ShuffleConvs_2_Downs_627, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_745"/></StgValue>
</operation>

<operation id="2043" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:193  %ShuffleConvs_2_Downs_746 = load i8* %ShuffleConvs_2_Downs_637, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_746"/></StgValue>
</operation>

<operation id="2044" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:194  %ShuffleConvs_2_Downs_747 = load i8* %ShuffleConvs_2_Downs_638, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_747"/></StgValue>
</operation>

<operation id="2045" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:195  %ShuffleConvs_2_Downs_748 = load i8* %ShuffleConvs_2_Downs_629, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_748"/></StgValue>
</operation>

<operation id="2046" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:196  %ShuffleConvs_2_Downs_749 = load i8* %ShuffleConvs_2_Downs_617, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_749"/></StgValue>
</operation>

<operation id="2047" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:197  %ShuffleConvs_2_Downs_750 = load i8* %ShuffleConvs_2_Downs_639, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_750"/></StgValue>
</operation>

<operation id="2048" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:198  %ShuffleConvs_2_Downs_751 = load i8* %ShuffleConvs_2_Downs_641, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_751"/></StgValue>
</operation>

<operation id="2049" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:199  %ShuffleConvs_2_Downs_752 = load i8* %ShuffleConvs_2_Downs_632, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_752"/></StgValue>
</operation>

<operation id="2050" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:200  %ShuffleConvs_2_Downs_753 = load i8* %ShuffleConvs_2_Downs_653, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_753"/></StgValue>
</operation>

<operation id="2051" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:201  %ShuffleConvs_2_Downs_754 = load i8* %ShuffleConvs_2_Downs_644, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_754"/></StgValue>
</operation>

<operation id="2052" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:202  %ShuffleConvs_2_Downs_755 = load i8* %ShuffleConvs_2_Downs_631, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_755"/></StgValue>
</operation>

<operation id="2053" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:203  %ShuffleConvs_2_Downs_756 = load i8* %ShuffleConvs_2_Downs_620, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_756"/></StgValue>
</operation>

<operation id="2054" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:204  %ShuffleConvs_2_Downs_757 = load i8* %ShuffleConvs_2_Downs_645, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_757"/></StgValue>
</operation>

<operation id="2055" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:205  %ShuffleConvs_2_Downs_758 = load i8* %ShuffleConvs_2_Downs_646, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_758"/></StgValue>
</operation>

<operation id="2056" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:206  %ShuffleConvs_2_Downs_759 = load i8* %ShuffleConvs_2_Downs_658, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_759"/></StgValue>
</operation>

<operation id="2057" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:207  %ShuffleConvs_2_Downs_760 = load i8* %ShuffleConvs_2_Downs_642, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_760"/></StgValue>
</operation>

<operation id="2058" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:208  %ShuffleConvs_2_Downs_761 = load i8* %ShuffleConvs_2_Downs_647, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_761"/></StgValue>
</operation>

<operation id="2059" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:209  %ShuffleConvs_2_Downs_762 = load i8* %ShuffleConvs_2_Downs_643, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_762"/></StgValue>
</operation>

<operation id="2060" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:210  %ShuffleConvs_2_Downs_763 = load i8* %ShuffleConvs_2_Downs_656, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_763"/></StgValue>
</operation>

<operation id="2061" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:211  %ShuffleConvs_2_Downs_764 = load i8* %ShuffleConvs_2_Downs_636, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_764"/></StgValue>
</operation>

<operation id="2062" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:212  %ShuffleConvs_2_Downs_765 = load i8* %ShuffleConvs_2_Downs_659, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_765"/></StgValue>
</operation>

<operation id="2063" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="8" op_0_bw="7">
<![CDATA[
.preheader64:213  %ShuffleConvs_2_Downs_766 = load i8* %ShuffleConvs_2_Downs_640, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_766"/></StgValue>
</operation>

<operation id="2064" st_id="45" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="7">
<![CDATA[
.preheader64:214  %tmp_2 = call i8 @_ssdm_op_Mux.ap_auto.96i8.i7(i8 %ShuffleConvs_2_Downs_671, i8 %ShuffleConvs_2_Downs_672, i8 %ShuffleConvs_2_Downs_673, i8 %ShuffleConvs_2_Downs_674, i8 %ShuffleConvs_2_Downs_675, i8 %ShuffleConvs_2_Downs_676, i8 %ShuffleConvs_2_Downs_677, i8 %ShuffleConvs_2_Downs_678, i8 %ShuffleConvs_2_Downs_679, i8 %ShuffleConvs_2_Downs_680, i8 %ShuffleConvs_2_Downs_681, i8 %ShuffleConvs_2_Downs_682, i8 %ShuffleConvs_2_Downs_683, i8 %ShuffleConvs_2_Downs_684, i8 %ShuffleConvs_2_Downs_685, i8 %ShuffleConvs_2_Downs_686, i8 %ShuffleConvs_2_Downs_687, i8 %ShuffleConvs_2_Downs_688, i8 %ShuffleConvs_2_Downs_689, i8 %ShuffleConvs_2_Downs_690, i8 %ShuffleConvs_2_Downs_691, i8 %ShuffleConvs_2_Downs_692, i8 %ShuffleConvs_2_Downs_693, i8 %ShuffleConvs_2_Downs_694, i8 %ShuffleConvs_2_Downs_695, i8 %ShuffleConvs_2_Downs_696, i8 %ShuffleConvs_2_Downs_697, i8 %ShuffleConvs_2_Downs_698, i8 %ShuffleConvs_2_Downs_699, i8 %ShuffleConvs_2_Downs_700, i8 %ShuffleConvs_2_Downs_701, i8 %ShuffleConvs_2_Downs_702, i8 %ShuffleConvs_2_Downs_703, i8 %ShuffleConvs_2_Downs_704, i8 %ShuffleConvs_2_Downs_705, i8 %ShuffleConvs_2_Downs_706, i8 %ShuffleConvs_2_Downs_707, i8 %ShuffleConvs_2_Downs_708, i8 %ShuffleConvs_2_Downs_709, i8 %ShuffleConvs_2_Downs_710, i8 %ShuffleConvs_2_Downs_711, i8 %ShuffleConvs_2_Downs_712, i8 %ShuffleConvs_2_Downs_713, i8 %ShuffleConvs_2_Downs_714, i8 %ShuffleConvs_2_Downs_715, i8 %ShuffleConvs_2_Downs_716, i8 %ShuffleConvs_2_Downs_717, i8 %ShuffleConvs_2_Downs_718, i8 %ShuffleConvs_2_Downs_719, i8 %ShuffleConvs_2_Downs_720, i8 %ShuffleConvs_2_Downs_721, i8 %ShuffleConvs_2_Downs_722, i8 %ShuffleConvs_2_Downs_723, i8 %ShuffleConvs_2_Downs_724, i8 %ShuffleConvs_2_Downs_725, i8 %ShuffleConvs_2_Downs_726, i8 %ShuffleConvs_2_Downs_727, i8 %ShuffleConvs_2_Downs_728, i8 %ShuffleConvs_2_Downs_729, i8 %ShuffleConvs_2_Downs_730, i8 %ShuffleConvs_2_Downs_731, i8 %ShuffleConvs_2_Downs_732, i8 %ShuffleConvs_2_Downs_733, i8 %ShuffleConvs_2_Downs_734, i8 %ShuffleConvs_2_Downs_735, i8 %ShuffleConvs_2_Downs_736, i8 %ShuffleConvs_2_Downs_737, i8 %ShuffleConvs_2_Downs_738, i8 %ShuffleConvs_2_Downs_739, i8 %ShuffleConvs_2_Downs_740, i8 %ShuffleConvs_2_Downs_741, i8 %ShuffleConvs_2_Downs_742, i8 %ShuffleConvs_2_Downs_743, i8 %ShuffleConvs_2_Downs_744, i8 %ShuffleConvs_2_Downs_745, i8 %ShuffleConvs_2_Downs_746, i8 %ShuffleConvs_2_Downs_747, i8 %ShuffleConvs_2_Downs_748, i8 %ShuffleConvs_2_Downs_749, i8 %ShuffleConvs_2_Downs_750, i8 %ShuffleConvs_2_Downs_751, i8 %ShuffleConvs_2_Downs_752, i8 %ShuffleConvs_2_Downs_753, i8 %ShuffleConvs_2_Downs_754, i8 %ShuffleConvs_2_Downs_755, i8 %ShuffleConvs_2_Downs_756, i8 %ShuffleConvs_2_Downs_757, i8 %ShuffleConvs_2_Downs_758, i8 %ShuffleConvs_2_Downs_759, i8 %ShuffleConvs_2_Downs_760, i8 %ShuffleConvs_2_Downs_761, i8 %ShuffleConvs_2_Downs_762, i8 %ShuffleConvs_2_Downs_763, i8 %ShuffleConvs_2_Downs_764, i8 %ShuffleConvs_2_Downs_765, i8 %ShuffleConvs_2_Downs_766, i7 %co9_mid2)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="2065" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader64:215  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="2066" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader64:216  br i1 %tmp_99, label %10, label %._crit_edge83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2067" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1121">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0" op_10_bw="7" op_11_bw="0" op_12_bw="7" op_13_bw="0" op_14_bw="7" op_15_bw="0" op_16_bw="7" op_17_bw="0" op_18_bw="7" op_19_bw="0" op_20_bw="7" op_21_bw="0" op_22_bw="7" op_23_bw="0" op_24_bw="7" op_25_bw="0" op_26_bw="7" op_27_bw="0" op_28_bw="7" op_29_bw="0" op_30_bw="7" op_31_bw="0" op_32_bw="7" op_33_bw="0" op_34_bw="7" op_35_bw="0" op_36_bw="7" op_37_bw="0" op_38_bw="7" op_39_bw="0" op_40_bw="7" op_41_bw="0" op_42_bw="7" op_43_bw="0" op_44_bw="7" op_45_bw="0" op_46_bw="7" op_47_bw="0" op_48_bw="7" op_49_bw="0" op_50_bw="7" op_51_bw="0" op_52_bw="7" op_53_bw="0" op_54_bw="7" op_55_bw="0" op_56_bw="7" op_57_bw="0" op_58_bw="7" op_59_bw="0" op_60_bw="7" op_61_bw="0" op_62_bw="7" op_63_bw="0" op_64_bw="7" op_65_bw="0" op_66_bw="7" op_67_bw="0" op_68_bw="7" op_69_bw="0" op_70_bw="7" op_71_bw="0" op_72_bw="7" op_73_bw="0" op_74_bw="7" op_75_bw="0" op_76_bw="7" op_77_bw="0" op_78_bw="7" op_79_bw="0" op_80_bw="7" op_81_bw="0" op_82_bw="7" op_83_bw="0" op_84_bw="7" op_85_bw="0" op_86_bw="7" op_87_bw="0" op_88_bw="7" op_89_bw="0" op_90_bw="7" op_91_bw="0" op_92_bw="7" op_93_bw="0" op_94_bw="7" op_95_bw="0" op_96_bw="7" op_97_bw="0" op_98_bw="7" op_99_bw="0" op_100_bw="7" op_101_bw="0" op_102_bw="7" op_103_bw="0" op_104_bw="7" op_105_bw="0" op_106_bw="7" op_107_bw="0" op_108_bw="7" op_109_bw="0" op_110_bw="7" op_111_bw="0" op_112_bw="7" op_113_bw="0" op_114_bw="7" op_115_bw="0" op_116_bw="7" op_117_bw="0" op_118_bw="7" op_119_bw="0" op_120_bw="7" op_121_bw="0" op_122_bw="7" op_123_bw="0" op_124_bw="7" op_125_bw="0" op_126_bw="7" op_127_bw="0" op_128_bw="7" op_129_bw="0" op_130_bw="7" op_131_bw="0" op_132_bw="7" op_133_bw="0" op_134_bw="7" op_135_bw="0" op_136_bw="7" op_137_bw="0" op_138_bw="7" op_139_bw="0" op_140_bw="7" op_141_bw="0" op_142_bw="7" op_143_bw="0" op_144_bw="7" op_145_bw="0" op_146_bw="7" op_147_bw="0" op_148_bw="7" op_149_bw="0" op_150_bw="7" op_151_bw="0" op_152_bw="7" op_153_bw="0" op_154_bw="7" op_155_bw="0" op_156_bw="7" op_157_bw="0" op_158_bw="7" op_159_bw="0" op_160_bw="7" op_161_bw="0" op_162_bw="7" op_163_bw="0" op_164_bw="7" op_165_bw="0" op_166_bw="7" op_167_bw="0" op_168_bw="7" op_169_bw="0" op_170_bw="7" op_171_bw="0" op_172_bw="7" op_173_bw="0" op_174_bw="7" op_175_bw="0" op_176_bw="7" op_177_bw="0" op_178_bw="7" op_179_bw="0" op_180_bw="7" op_181_bw="0" op_182_bw="7" op_183_bw="0" op_184_bw="7" op_185_bw="0" op_186_bw="7" op_187_bw="0" op_188_bw="7" op_189_bw="0" op_190_bw="7" op_191_bw="0">
<![CDATA[
:0  switch i7 %co9_mid2, label %branch95 [
    i7 0, label %branch0
    i7 1, label %branch1
    i7 2, label %branch2
    i7 3, label %branch3
    i7 4, label %branch4
    i7 5, label %branch5
    i7 6, label %branch6
    i7 7, label %branch7
    i7 8, label %branch8
    i7 9, label %branch9
    i7 10, label %branch10
    i7 11, label %branch11
    i7 12, label %branch12
    i7 13, label %branch13
    i7 14, label %branch14
    i7 15, label %branch15
    i7 16, label %branch16
    i7 17, label %branch17
    i7 18, label %branch18
    i7 19, label %branch19
    i7 20, label %branch20
    i7 21, label %branch21
    i7 22, label %branch22
    i7 23, label %branch23
    i7 24, label %branch24
    i7 25, label %branch25
    i7 26, label %branch26
    i7 27, label %branch27
    i7 28, label %branch28
    i7 29, label %branch29
    i7 30, label %branch30
    i7 31, label %branch31
    i7 32, label %branch32
    i7 33, label %branch33
    i7 34, label %branch34
    i7 35, label %branch35
    i7 36, label %branch36
    i7 37, label %branch37
    i7 38, label %branch38
    i7 39, label %branch39
    i7 40, label %branch40
    i7 41, label %branch41
    i7 42, label %branch42
    i7 43, label %branch43
    i7 44, label %branch44
    i7 45, label %branch45
    i7 46, label %branch46
    i7 47, label %branch47
    i7 48, label %branch48
    i7 49, label %branch49
    i7 50, label %branch50
    i7 51, label %branch51
    i7 52, label %branch52
    i7 53, label %branch53
    i7 54, label %branch54
    i7 55, label %branch55
    i7 56, label %branch56
    i7 57, label %branch57
    i7 58, label %branch58
    i7 59, label %branch59
    i7 60, label %branch60
    i7 61, label %branch61
    i7 62, label %branch62
    i7 63, label %branch63
    i7 -64, label %branch64
    i7 -63, label %branch65
    i7 -62, label %branch66
    i7 -61, label %branch67
    i7 -60, label %branch68
    i7 -59, label %branch69
    i7 -58, label %branch70
    i7 -57, label %branch71
    i7 -56, label %branch72
    i7 -55, label %branch73
    i7 -54, label %branch74
    i7 -53, label %branch75
    i7 -52, label %branch76
    i7 -51, label %branch77
    i7 -50, label %branch78
    i7 -49, label %branch79
    i7 -48, label %branch80
    i7 -47, label %branch81
    i7 -46, label %branch82
    i7 -45, label %branch83
    i7 -44, label %branch84
    i7 -43, label %branch85
    i7 -42, label %branch86
    i7 -41, label %branch87
    i7 -40, label %branch88
    i7 -39, label %branch89
    i7 -38, label %branch90
    i7 -37, label %branch91
    i7 -36, label %branch92
    i7 -35, label %branch93
    i7 -34, label %branch94
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2068" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1124">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="94"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch94:0  store i8 0, i8* %ShuffleConvs_2_Downs_659, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2069" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1124">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="94"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2070" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="93"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch93:0  store i8 0, i8* %ShuffleConvs_2_Downs_636, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2071" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1126">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="93"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2072" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1128">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch92:0  store i8 0, i8* %ShuffleConvs_2_Downs_656, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2073" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1128">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2074" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1130">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="91"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch91:0  store i8 0, i8* %ShuffleConvs_2_Downs_643, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2075" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1130">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="91"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2076" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1132">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch90:0  store i8 0, i8* %ShuffleConvs_2_Downs_647, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2077" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1132">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2078" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1134">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="89"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch89:0  store i8 0, i8* %ShuffleConvs_2_Downs_642, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2079" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1134">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="89"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2080" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1136">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="88"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch88:0  store i8 0, i8* %ShuffleConvs_2_Downs_658, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2081" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1136">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="88"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2082" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="87"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch87:0  store i8 0, i8* %ShuffleConvs_2_Downs_646, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2083" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="87"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2084" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1140">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="86"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch86:0  store i8 0, i8* %ShuffleConvs_2_Downs_645, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2085" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1140">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="86"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2086" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1142">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch85:0  store i8 0, i8* %ShuffleConvs_2_Downs_620, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2087" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1142">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2088" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1144">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch84:0  store i8 0, i8* %ShuffleConvs_2_Downs_631, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2089" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1144">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2090" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1146">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="83"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch83:0  store i8 0, i8* %ShuffleConvs_2_Downs_644, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2091" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1146">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="83"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2092" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="82"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch82:0  store i8 0, i8* %ShuffleConvs_2_Downs_653, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2093" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="82"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2094" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1150">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="81"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch81:0  store i8 0, i8* %ShuffleConvs_2_Downs_632, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2095" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1150">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="81"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2096" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1152">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="80"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch80:0  store i8 0, i8* %ShuffleConvs_2_Downs_641, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2097" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1152">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="80"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2098" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1154">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="79"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch79:0  store i8 0, i8* %ShuffleConvs_2_Downs_639, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2099" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1154">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="79"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2100" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1156">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="78"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch78:0  store i8 0, i8* %ShuffleConvs_2_Downs_617, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2101" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1156">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="78"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2102" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="77"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch77:0  store i8 0, i8* %ShuffleConvs_2_Downs_629, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2103" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="77"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2104" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1160">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch76:0  store i8 0, i8* %ShuffleConvs_2_Downs_638, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2105" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1160">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2106" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="75"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch75:0  store i8 0, i8* %ShuffleConvs_2_Downs_637, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2107" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="75"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2108" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="74"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch74:0  store i8 0, i8* %ShuffleConvs_2_Downs_627, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2109" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="74"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2110" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1166">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="73"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch73:0  store i8 0, i8* %ShuffleConvs_2_Downs_619, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2111" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1166">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="73"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2112" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1168">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch72:0  store i8 0, i8* %ShuffleConvs_2_Downs_635, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2113" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1168">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2114" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1170">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="71"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch71:0  store i8 0, i8* %ShuffleConvs_2_Downs_628, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2115" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1170">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="71"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2116" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="70"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch70:0  store i8 0, i8* %ShuffleConvs_2_Downs_634, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2117" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="70"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2118" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="69"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch69:0  store i8 0, i8* %ShuffleConvs_2_Downs_633, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2119" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="69"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2120" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch68:0  store i8 0, i8* %ShuffleConvs_2_Downs_626, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2121" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2122" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="67"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch67:0  store i8 0, i8* %ShuffleConvs_2_Downs_624, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2123" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="67"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2124" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="66"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch66:0  store i8 0, i8* %ShuffleConvs_2_Downs_625, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2125" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="66"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2126" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="65"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch65:0  store i8 0, i8* %ShuffleConvs_2_Downs_623, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2127" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="65"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2128" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1184">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch64:0  store i8 0, i8* %ShuffleConvs_2_Downs_622, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2129" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1184">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2130" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch63:0  store i8 0, i8* %ShuffleConvs_2_Downs_621, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2131" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2132" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1188">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch62:0  store i8 0, i8* %ShuffleConvs_2_Downs_583, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2133" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1188">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2134" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1190">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch61:0  store i8 0, i8* %ShuffleConvs_2_Downs_585, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2135" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1190">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2136" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch60:0  store i8 0, i8* %ShuffleConvs_2_Downs_580, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2137" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2138" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch59:0  store i8 0, i8* %ShuffleConvs_2_Downs_668, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2139" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2140" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1196">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch58:0  store i8 0, i8* %ShuffleConvs_2_Downs_670, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2141" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1196">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2142" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1198">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch57:0  store i8 0, i8* %ShuffleConvs_2_Downs_582, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2143" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1198">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2144" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1200">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch56:0  store i8 0, i8* %ShuffleConvs_2_Downs_592, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2145" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1200">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2146" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch55:0  store i8 0, i8* %ShuffleConvs_2_Downs_593, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2147" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2148" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch54:0  store i8 0, i8* %ShuffleConvs_2_Downs_591, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2149" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2150" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1206">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch53:0  store i8 0, i8* %ShuffleConvs_2_Downs_579, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2151" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1206">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2152" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1208">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch52:0  store i8 0, i8* %ShuffleConvs_2_Downs_602, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2153" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1208">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2154" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1210">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch51:0  store i8 0, i8* %ShuffleConvs_2_Downs_667, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2155" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1210">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2156" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch50:0  store i8 0, i8* %ShuffleConvs_2_Downs_657, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2157" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2158" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1214">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch49:0  store i8 0, i8* %ShuffleConvs_2_Downs_660, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2159" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1214">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2160" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch48:0  store i8 0, i8* %ShuffleConvs_2_Downs_605, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2161" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2162" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1218">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch47:0  store i8 0, i8* %ShuffleConvs_2_Downs_666, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2163" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1218">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2164" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1220">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch46:0  store i8 0, i8* %ShuffleConvs_2_Downs_581, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2165" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1220">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2166" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1222">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch45:0  store i8 0, i8* %ShuffleConvs_2_Downs_669, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2167" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1222">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2168" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1224">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch44:0  store i8 0, i8* %ShuffleConvs_2_Downs_665, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2169" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1224">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2170" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch43:0  store i8 0, i8* %ShuffleConvs_2_Downs_601, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2171" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2172" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1228">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch42:0  store i8 0, i8* %ShuffleConvs_2_Downs_664, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2173" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1228">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2174" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1230">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch41:0  store i8 0, i8* %ShuffleConvs_2_Downs_654, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2175" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1230">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2176" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch40:0  store i8 0, i8* %ShuffleConvs_2_Downs_584, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2177" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2178" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch39:0  store i8 0, i8* %ShuffleConvs_2_Downs_655, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2179" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2180" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch38:0  store i8 0, i8* %ShuffleConvs_2_Downs_663, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2181" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2182" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch37:0  store i8 0, i8* %ShuffleConvs_2_Downs_599, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2183" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2184" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch36:0  store i8 0, i8* %ShuffleConvs_2_Downs_600, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2185" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2186" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch35:0  store i8 0, i8* %ShuffleConvs_2_Downs_662, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2187" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2188" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch34:0  store i8 0, i8* %ShuffleConvs_2_Downs_603, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2189" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2190" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch33:0  store i8 0, i8* %ShuffleConvs_2_Downs_661, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2191" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2192" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch32:0  store i8 0, i8* %ShuffleConvs_2_Downs_652, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2193" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2194" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1250">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch31:0  store i8 0, i8* %ShuffleConvs_2_Downs_595, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2195" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1250">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2196" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1252">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch30:0  store i8 0, i8* %ShuffleConvs_2_Downs_651, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2197" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1252">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2198" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1254">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch29:0  store i8 0, i8* %ShuffleConvs_2_Downs_648, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2199" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1254">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2200" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1256">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch28:0  store i8 0, i8* %ShuffleConvs_2_Downs_597, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2201" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1256">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2202" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch27:0  store i8 0, i8* %ShuffleConvs_2_Downs_589, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2203" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2204" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1260">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch26:0  store i8 0, i8* %ShuffleConvs_2_Downs_590, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2205" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1260">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2206" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch25:0  store i8 0, i8* %ShuffleConvs_2_Downs_596, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2207" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2208" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1264">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch24:0  store i8 0, i8* %ShuffleConvs_2_Downs_607, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2209" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1264">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2210" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1266">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch23:0  store i8 0, i8* %ShuffleConvs_2_Downs_604, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2211" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1266">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2212" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch22:0  store i8 0, i8* %ShuffleConvs_2_Downs_606, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2213" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2214" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch21:0  store i8 0, i8* %ShuffleConvs_2_Downs_587, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2215" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2216" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch20:0  store i8 0, i8* %ShuffleConvs_2_Downs_616, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2217" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2218" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch19:0  store i8 0, i8* %ShuffleConvs_2_Downs_588, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2219" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2220" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch18:0  store i8 0, i8* %ShuffleConvs_2_Downs_609, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2221" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2222" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch17:0  store i8 0, i8* %ShuffleConvs_2_Downs_610, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2223" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2224" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch16:0  store i8 0, i8* %ShuffleConvs_2_Downs_611, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2225" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2226" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1282">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch15:0  store i8 0, i8* %ShuffleConvs_2_Downs_612, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2227" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1282">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2228" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1284">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch14:0  store i8 0, i8* %ShuffleConvs_2_Downs_613, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2229" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1284">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2230" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1286">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch13:0  store i8 0, i8* %ShuffleConvs_2_Downs_614, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2231" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1286">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2232" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1288">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch12:0  store i8 0, i8* %ShuffleConvs_2_Downs_615, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2233" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1288">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2234" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch11:0  store i8 0, i8* %ShuffleConvs_2_Downs_577, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2235" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2236" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1292">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch10:0  store i8 0, i8* %ShuffleConvs_2_Downs_576, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2237" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1292">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2238" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1294">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch9:0  store i8 0, i8* %ShuffleConvs_2_Downs_650, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2239" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1294">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2240" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1296">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch8:0  store i8 0, i8* %ShuffleConvs_2_Downs_630, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2241" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1296">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2242" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch7:0  store i8 0, i8* %ShuffleConvs_2_Downs_618, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2243" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2244" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1300">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch6:0  store i8 0, i8* %ShuffleConvs_2_Downs_586, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2245" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1300">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2246" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1302">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch5:0  store i8 0, i8* %ShuffleConvs_2_Downs_598, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2247" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1302">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2248" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1304">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch4:0  store i8 0, i8* %ShuffleConvs_2_Downs_594, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2249" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1304">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2250" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1306">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch3:0  store i8 0, i8* %ShuffleConvs_2_Downs_649, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2251" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1306">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2252" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch2:0  store i8 0, i8* %ShuffleConvs_2_Downs_608, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2253" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2254" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1310">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch1:0  store i8 0, i8* %ShuffleConvs_2_Downs_575, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2255" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1310">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2256" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1312">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch0:0  store i8 0, i8* %ShuffleConvs_2_Downs_578, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2257" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1312">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2258" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="!0"/>
<literal name="co9_mid2" val="!1"/>
<literal name="co9_mid2" val="!2"/>
<literal name="co9_mid2" val="!3"/>
<literal name="co9_mid2" val="!4"/>
<literal name="co9_mid2" val="!5"/>
<literal name="co9_mid2" val="!6"/>
<literal name="co9_mid2" val="!7"/>
<literal name="co9_mid2" val="!8"/>
<literal name="co9_mid2" val="!9"/>
<literal name="co9_mid2" val="!10"/>
<literal name="co9_mid2" val="!11"/>
<literal name="co9_mid2" val="!12"/>
<literal name="co9_mid2" val="!13"/>
<literal name="co9_mid2" val="!14"/>
<literal name="co9_mid2" val="!15"/>
<literal name="co9_mid2" val="!16"/>
<literal name="co9_mid2" val="!17"/>
<literal name="co9_mid2" val="!18"/>
<literal name="co9_mid2" val="!19"/>
<literal name="co9_mid2" val="!20"/>
<literal name="co9_mid2" val="!21"/>
<literal name="co9_mid2" val="!22"/>
<literal name="co9_mid2" val="!23"/>
<literal name="co9_mid2" val="!24"/>
<literal name="co9_mid2" val="!25"/>
<literal name="co9_mid2" val="!26"/>
<literal name="co9_mid2" val="!27"/>
<literal name="co9_mid2" val="!28"/>
<literal name="co9_mid2" val="!29"/>
<literal name="co9_mid2" val="!30"/>
<literal name="co9_mid2" val="!31"/>
<literal name="co9_mid2" val="!32"/>
<literal name="co9_mid2" val="!33"/>
<literal name="co9_mid2" val="!34"/>
<literal name="co9_mid2" val="!35"/>
<literal name="co9_mid2" val="!36"/>
<literal name="co9_mid2" val="!37"/>
<literal name="co9_mid2" val="!38"/>
<literal name="co9_mid2" val="!39"/>
<literal name="co9_mid2" val="!40"/>
<literal name="co9_mid2" val="!41"/>
<literal name="co9_mid2" val="!42"/>
<literal name="co9_mid2" val="!43"/>
<literal name="co9_mid2" val="!44"/>
<literal name="co9_mid2" val="!45"/>
<literal name="co9_mid2" val="!46"/>
<literal name="co9_mid2" val="!47"/>
<literal name="co9_mid2" val="!48"/>
<literal name="co9_mid2" val="!49"/>
<literal name="co9_mid2" val="!50"/>
<literal name="co9_mid2" val="!51"/>
<literal name="co9_mid2" val="!52"/>
<literal name="co9_mid2" val="!53"/>
<literal name="co9_mid2" val="!54"/>
<literal name="co9_mid2" val="!55"/>
<literal name="co9_mid2" val="!56"/>
<literal name="co9_mid2" val="!57"/>
<literal name="co9_mid2" val="!58"/>
<literal name="co9_mid2" val="!59"/>
<literal name="co9_mid2" val="!60"/>
<literal name="co9_mid2" val="!61"/>
<literal name="co9_mid2" val="!62"/>
<literal name="co9_mid2" val="!63"/>
<literal name="co9_mid2" val="!64"/>
<literal name="co9_mid2" val="!65"/>
<literal name="co9_mid2" val="!66"/>
<literal name="co9_mid2" val="!67"/>
<literal name="co9_mid2" val="!68"/>
<literal name="co9_mid2" val="!69"/>
<literal name="co9_mid2" val="!70"/>
<literal name="co9_mid2" val="!71"/>
<literal name="co9_mid2" val="!72"/>
<literal name="co9_mid2" val="!73"/>
<literal name="co9_mid2" val="!74"/>
<literal name="co9_mid2" val="!75"/>
<literal name="co9_mid2" val="!76"/>
<literal name="co9_mid2" val="!77"/>
<literal name="co9_mid2" val="!78"/>
<literal name="co9_mid2" val="!79"/>
<literal name="co9_mid2" val="!80"/>
<literal name="co9_mid2" val="!81"/>
<literal name="co9_mid2" val="!82"/>
<literal name="co9_mid2" val="!83"/>
<literal name="co9_mid2" val="!84"/>
<literal name="co9_mid2" val="!85"/>
<literal name="co9_mid2" val="!86"/>
<literal name="co9_mid2" val="!87"/>
<literal name="co9_mid2" val="!88"/>
<literal name="co9_mid2" val="!89"/>
<literal name="co9_mid2" val="!90"/>
<literal name="co9_mid2" val="!91"/>
<literal name="co9_mid2" val="!92"/>
<literal name="co9_mid2" val="!93"/>
<literal name="co9_mid2" val="!94"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch95:0  store i8 0, i8* %ShuffleConvs_2_Downs_640, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2259" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
<literal name="co9_mid2" val="!0"/>
<literal name="co9_mid2" val="!1"/>
<literal name="co9_mid2" val="!2"/>
<literal name="co9_mid2" val="!3"/>
<literal name="co9_mid2" val="!4"/>
<literal name="co9_mid2" val="!5"/>
<literal name="co9_mid2" val="!6"/>
<literal name="co9_mid2" val="!7"/>
<literal name="co9_mid2" val="!8"/>
<literal name="co9_mid2" val="!9"/>
<literal name="co9_mid2" val="!10"/>
<literal name="co9_mid2" val="!11"/>
<literal name="co9_mid2" val="!12"/>
<literal name="co9_mid2" val="!13"/>
<literal name="co9_mid2" val="!14"/>
<literal name="co9_mid2" val="!15"/>
<literal name="co9_mid2" val="!16"/>
<literal name="co9_mid2" val="!17"/>
<literal name="co9_mid2" val="!18"/>
<literal name="co9_mid2" val="!19"/>
<literal name="co9_mid2" val="!20"/>
<literal name="co9_mid2" val="!21"/>
<literal name="co9_mid2" val="!22"/>
<literal name="co9_mid2" val="!23"/>
<literal name="co9_mid2" val="!24"/>
<literal name="co9_mid2" val="!25"/>
<literal name="co9_mid2" val="!26"/>
<literal name="co9_mid2" val="!27"/>
<literal name="co9_mid2" val="!28"/>
<literal name="co9_mid2" val="!29"/>
<literal name="co9_mid2" val="!30"/>
<literal name="co9_mid2" val="!31"/>
<literal name="co9_mid2" val="!32"/>
<literal name="co9_mid2" val="!33"/>
<literal name="co9_mid2" val="!34"/>
<literal name="co9_mid2" val="!35"/>
<literal name="co9_mid2" val="!36"/>
<literal name="co9_mid2" val="!37"/>
<literal name="co9_mid2" val="!38"/>
<literal name="co9_mid2" val="!39"/>
<literal name="co9_mid2" val="!40"/>
<literal name="co9_mid2" val="!41"/>
<literal name="co9_mid2" val="!42"/>
<literal name="co9_mid2" val="!43"/>
<literal name="co9_mid2" val="!44"/>
<literal name="co9_mid2" val="!45"/>
<literal name="co9_mid2" val="!46"/>
<literal name="co9_mid2" val="!47"/>
<literal name="co9_mid2" val="!48"/>
<literal name="co9_mid2" val="!49"/>
<literal name="co9_mid2" val="!50"/>
<literal name="co9_mid2" val="!51"/>
<literal name="co9_mid2" val="!52"/>
<literal name="co9_mid2" val="!53"/>
<literal name="co9_mid2" val="!54"/>
<literal name="co9_mid2" val="!55"/>
<literal name="co9_mid2" val="!56"/>
<literal name="co9_mid2" val="!57"/>
<literal name="co9_mid2" val="!58"/>
<literal name="co9_mid2" val="!59"/>
<literal name="co9_mid2" val="!60"/>
<literal name="co9_mid2" val="!61"/>
<literal name="co9_mid2" val="!62"/>
<literal name="co9_mid2" val="!63"/>
<literal name="co9_mid2" val="!64"/>
<literal name="co9_mid2" val="!65"/>
<literal name="co9_mid2" val="!66"/>
<literal name="co9_mid2" val="!67"/>
<literal name="co9_mid2" val="!68"/>
<literal name="co9_mid2" val="!69"/>
<literal name="co9_mid2" val="!70"/>
<literal name="co9_mid2" val="!71"/>
<literal name="co9_mid2" val="!72"/>
<literal name="co9_mid2" val="!73"/>
<literal name="co9_mid2" val="!74"/>
<literal name="co9_mid2" val="!75"/>
<literal name="co9_mid2" val="!76"/>
<literal name="co9_mid2" val="!77"/>
<literal name="co9_mid2" val="!78"/>
<literal name="co9_mid2" val="!79"/>
<literal name="co9_mid2" val="!80"/>
<literal name="co9_mid2" val="!81"/>
<literal name="co9_mid2" val="!82"/>
<literal name="co9_mid2" val="!83"/>
<literal name="co9_mid2" val="!84"/>
<literal name="co9_mid2" val="!85"/>
<literal name="co9_mid2" val="!86"/>
<literal name="co9_mid2" val="!87"/>
<literal name="co9_mid2" val="!88"/>
<literal name="co9_mid2" val="!89"/>
<literal name="co9_mid2" val="!90"/>
<literal name="co9_mid2" val="!91"/>
<literal name="co9_mid2" val="!92"/>
<literal name="co9_mid2" val="!93"/>
<literal name="co9_mid2" val="!94"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2260" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1316">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="2261" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
