Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Apr  5 18:52:07 2019
| Host         : Dbrick running 64-bit Antergos Linux
| Command      : report_methodology -file call_custom_exp_fixpt_methodology_drc_routed.rpt -pb call_custom_exp_fixpt_methodology_drc_routed.pb -rpx call_custom_exp_fixpt_methodology_drc_routed.rpx
| Design       : call_custom_exp_fixpt
| Device       : xc7a200tlfbg676-2L
| Speed File   : -2L
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

