
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000068    0.119450 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.010803    0.041626    0.180207    0.299657 v _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.041626    0.000054    0.299711 v _129_/A (sg13g2_inv_2)
     2    0.013877    0.038098    0.043392    0.343103 ^ _129_/Y (sg13g2_inv_2)
                                                         net3 (net)
                      0.038098    0.000024    0.343126 ^ _159_/A (sg13g2_xnor2_1)
     1    0.001554    0.026247    0.058026    0.401153 v _159_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026247    0.000000    0.401153 v _291_/D (sg13g2_dfrbpq_1)
                                              0.401153   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000068    0.119450 ^ _291_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269450   clock uncertainty
                                  0.000000    0.269450   clock reconvergence pessimism
                                 -0.035809    0.233640   library hold time
                                              0.233640   data required time
---------------------------------------------------------------------------------------------
                                              0.233640   data required time
                                             -0.401153   data arrival time
---------------------------------------------------------------------------------------------
                                              0.167513   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000074    0.119455 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.025994    0.064104    0.208543    0.327998 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.064104    0.000060    0.328058 ^ fanout67/A (sg13g2_buf_8)
     8    0.038753    0.033388    0.092784    0.420842 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033388    0.000138    0.420980 ^ _133_/A (sg13g2_inv_2)
     4    0.012463    0.026643    0.035460    0.456440 v _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.026643    0.000007    0.456446 v _284_/D (sg13g2_dfrbpq_2)
                                              0.456446   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000074    0.119455 ^ _284_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.269455   clock uncertainty
                                  0.000000    0.269455   clock reconvergence pessimism
                                 -0.035975    0.233481   library hold time
                                              0.233481   data required time
---------------------------------------------------------------------------------------------
                                              0.233481   data required time
                                             -0.456446   data arrival time
---------------------------------------------------------------------------------------------
                                              0.222966   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000074    0.119455 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.024805    0.050403    0.201114    0.320569 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.050403    0.000057    0.320626 v fanout67/A (sg13g2_buf_8)
     8    0.037756    0.029626    0.091178    0.411804 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029626    0.000102    0.411906 v _272_/A (sg13g2_xnor2_1)
     1    0.001880    0.028168    0.056289    0.468195 v _272_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.028168    0.000003    0.468198 v _285_/D (sg13g2_dfrbpq_1)
                                              0.468198   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000055    0.119436 ^ _285_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269436   clock uncertainty
                                  0.000000    0.269436   clock reconvergence pessimism
                                 -0.036418    0.233018   library hold time
                                              0.233018   data required time
---------------------------------------------------------------------------------------------
                                              0.233018   data required time
                                             -0.468198   data arrival time
---------------------------------------------------------------------------------------------
                                              0.235179   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000051    0.119433 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.011959    0.045022    0.183050    0.302484 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045022    0.000035    0.302519 v fanout47/A (sg13g2_buf_8)
     8    0.036754    0.029129    0.088229    0.390748 v fanout47/X (sg13g2_buf_8)
                                                         net47 (net)
                      0.029129    0.000129    0.390877 v _167_/B1 (sg13g2_a21oi_1)
     1    0.005870    0.050098    0.053680    0.444556 ^ _167_/Y (sg13g2_a21oi_1)
                                                         _116_ (net)
                      0.050098    0.000045    0.444601 ^ _168_/B (sg13g2_nor2_1)
     1    0.002213    0.020724    0.033870    0.478471 v _168_/Y (sg13g2_nor2_1)
                                                         CTRL.P0 (net)
                      0.020724    0.000005    0.478476 v _292_/D (sg13g2_dfrbpq_1)
                                              0.478476   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000051    0.119433 ^ _292_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269433   clock uncertainty
                                  0.000000    0.269433   clock reconvergence pessimism
                                 -0.034059    0.235374   library hold time
                                              0.235374   data required time
---------------------------------------------------------------------------------------------
                                              0.235374   data required time
                                             -0.478476   data arrival time
---------------------------------------------------------------------------------------------
                                              0.243102   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000049    0.119430 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.002883    0.019913    0.160852    0.280282 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.019913    0.000003    0.280285 v fanout63/A (sg13g2_buf_2)
     4    0.024921    0.049776    0.093672    0.373957 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.049776    0.000194    0.374151 v _143_/B (sg13g2_xor2_1)
     2    0.009474    0.044816    0.088668    0.462818 v _143_/X (sg13g2_xor2_1)
                                                         _095_ (net)
                      0.044816    0.000021    0.462839 v _273_/B (sg13g2_xor2_1)
     1    0.001538    0.024030    0.051302    0.514141 v _273_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024030    0.000000    0.514142 v _286_/D (sg13g2_dfrbpq_1)
                                              0.514142   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000049    0.119430 ^ _286_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269430   clock uncertainty
                                  0.000000    0.269430   clock reconvergence pessimism
                                 -0.035107    0.234324   library hold time
                                              0.234324   data required time
---------------------------------------------------------------------------------------------
                                              0.234324   data required time
                                             -0.514142   data arrival time
---------------------------------------------------------------------------------------------
                                              0.279818   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000051    0.119433 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.011959    0.045022    0.183050    0.302484 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045022    0.000035    0.302519 v fanout47/A (sg13g2_buf_8)
     8    0.036754    0.029129    0.088229    0.390748 v fanout47/X (sg13g2_buf_8)
                                                         net47 (net)
                      0.029129    0.000098    0.390846 v _147_/A (sg13g2_xor2_1)
     2    0.009314    0.044352    0.083740    0.474587 v _147_/X (sg13g2_xor2_1)
                                                         _099_ (net)
                      0.044352    0.000019    0.474606 v _275_/B (sg13g2_xor2_1)
     1    0.002377    0.026188    0.054843    0.529449 v _275_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.026188    0.000006    0.529455 v _288_/D (sg13g2_dfrbpq_2)
                                              0.529455   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000024    0.118847 ^ _288_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.268847   clock uncertainty
                                  0.000000    0.268847   clock reconvergence pessimism
                                 -0.035971    0.232875   library hold time
                                              0.232875   data required time
---------------------------------------------------------------------------------------------
                                              0.232875   data required time
                                             -0.529455   data arrival time
---------------------------------------------------------------------------------------------
                                              0.296580   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000028    0.118851 ^ _287_/CLK (sg13g2_dfrbpq_2)
     3    0.016868    0.038632    0.189966    0.308817 v _287_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_3.A (net)
                      0.038632    0.000102    0.308919 v fanout59/A (sg13g2_buf_8)
     8    0.035550    0.028534    0.084753    0.393671 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.028534    0.000055    0.393726 v _145_/B (sg13g2_xnor2_1)
     2    0.009652    0.069186    0.082352    0.476079 v _145_/Y (sg13g2_xnor2_1)
                                                         _097_ (net)
                      0.069186    0.000017    0.476096 v _274_/B (sg13g2_xor2_1)
     1    0.002411    0.025947    0.064595    0.540690 v _274_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025947    0.000007    0.540697 v _287_/D (sg13g2_dfrbpq_2)
                                              0.540697   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000028    0.118851 ^ _287_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.268851   clock uncertainty
                                  0.000000    0.268851   clock reconvergence pessimism
                                 -0.035894    0.232958   library hold time
                                              0.232958   data required time
---------------------------------------------------------------------------------------------
                                              0.232958   data required time
                                             -0.540697   data arrival time
---------------------------------------------------------------------------------------------
                                              0.307740   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000051    0.119433 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.011959    0.045022    0.183050    0.302484 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045022    0.000022    0.302505 v fanout48/A (sg13g2_buf_2)
     5    0.027410    0.054068    0.108931    0.411436 v fanout48/X (sg13g2_buf_2)
                                                         net48 (net)
                      0.054068    0.000248    0.411684 v _151_/A (sg13g2_xnor2_1)
     1    0.005785    0.047921    0.082636    0.494320 v _151_/Y (sg13g2_xnor2_1)
                                                         _102_ (net)
                      0.047921    0.000014    0.494334 v _152_/B (sg13g2_xnor2_1)
     1    0.002338    0.029512    0.057356    0.551690 v _152_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.029512    0.000006    0.551696 v _290_/D (sg13g2_dfrbpq_1)
                                              0.551696   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000013    0.118836 ^ _290_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.268836   clock uncertainty
                                  0.000000    0.268836   clock reconvergence pessimism
                                 -0.036987    0.231849   library hold time
                                              0.231849   data required time
---------------------------------------------------------------------------------------------
                                              0.231849   data required time
                                             -0.551696   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319848   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000068    0.119450 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.010803    0.041626    0.180207    0.299657 v _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.041626    0.000058    0.299715 v output2/A (sg13g2_buf_2)
     1    0.080875    0.131266    0.171830    0.471546 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.131266    0.000263    0.471808 v sign (out)
                                              0.471808   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.471808   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321808   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000051    0.119433 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.011959    0.045022    0.183050    0.302484 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045022    0.000022    0.302505 v fanout48/A (sg13g2_buf_2)
     5    0.027410    0.054068    0.108931    0.411436 v fanout48/X (sg13g2_buf_2)
                                                         net48 (net)
                      0.054068    0.000233    0.411669 v _136_/A (sg13g2_xnor2_1)
     2    0.009740    0.069569    0.100110    0.511779 v _136_/Y (sg13g2_xnor2_1)
                                                         _088_ (net)
                      0.069569    0.000010    0.511789 v _149_/A (sg13g2_xor2_1)
     1    0.001938    0.025055    0.067432    0.579221 v _149_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.025055    0.000003    0.579224 v _289_/D (sg13g2_dfrbpq_1)
                                              0.579224   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000017    0.118840 ^ _289_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.268840   clock uncertainty
                                  0.000000    0.268840   clock reconvergence pessimism
                                 -0.035574    0.233266   library hold time
                                              0.233266   data required time
---------------------------------------------------------------------------------------------
                                              0.233266   data required time
                                             -0.579224   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345958   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000068    0.119450 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.011093    0.054202    0.187648    0.307097 ^ _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.054202    0.000056    0.307153 ^ _129_/A (sg13g2_inv_2)
     2    0.013723    0.032042    0.043724    0.350876 v _129_/Y (sg13g2_inv_2)
                                                         net3 (net)
                      0.032042    0.000116    0.350992 v output3/A (sg13g2_buf_2)
     1    0.080729    0.130998    0.167071    0.518063 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.130998    0.000221    0.518284 v signB (out)
                                              0.518284   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.518284   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368284   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000024    0.118847 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.022544    0.057566    0.202822    0.321668 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.057566    0.000094    0.321763 ^ fanout54/A (sg13g2_buf_8)
     8    0.032747    0.030474    0.087199    0.408961 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030475    0.000311    0.409272 ^ _257_/A1 (sg13g2_a21oi_1)
     1    0.006913    0.030313    0.069439    0.478711 v _257_/Y (sg13g2_a21oi_1)
                                                         net19 (net)
                      0.030313    0.000075    0.478786 v output19/A (sg13g2_buf_2)
     1    0.081920    0.132879    0.167318    0.646104 v output19/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.132880    0.000552    0.646656 v sine_out[7] (out)
                                              0.646656   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.646656   data arrival time
---------------------------------------------------------------------------------------------
                                              0.496656   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000024    0.118847 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.022544    0.057566    0.202822    0.321668 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.057566    0.000030    0.321698 ^ fanout55/A (sg13g2_buf_8)
     8    0.032622    0.030409    0.087105    0.408803 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.030411    0.000419    0.409221 ^ _271_/A1 (sg13g2_o21ai_1)
     1    0.004918    0.045251    0.067245    0.476466 v _271_/Y (sg13g2_o21ai_1)
                                                         net12 (net)
                      0.045251    0.000033    0.476499 v output12/A (sg13g2_buf_2)
     1    0.084246    0.136610    0.176615    0.653114 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.136620    0.001254    0.654368 v sine_out[17] (out)
                                              0.654368   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.654368   data arrival time
---------------------------------------------------------------------------------------------
                                              0.504368   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000013    0.118836 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009520    0.048218    0.182749    0.301585 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048218    0.000026    0.301611 ^ fanout50/A (sg13g2_buf_8)
     8    0.041584    0.033956    0.086073    0.387684 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.033957    0.000223    0.387907 ^ fanout49/A (sg13g2_buf_8)
     8    0.029883    0.028182    0.074620    0.462527 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.028182    0.000040    0.462567 ^ _266_/B1 (sg13g2_a21oi_1)
     1    0.003002    0.019212    0.029313    0.491880 v _266_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.019212    0.000004    0.491885 v output8/A (sg13g2_buf_2)
     1    0.082504    0.133763    0.162487    0.654372 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.133765    0.000718    0.655089 v sine_out[13] (out)
                                              0.655089   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.655089   data arrival time
---------------------------------------------------------------------------------------------
                                              0.505089   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000013    0.118836 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009520    0.048218    0.182749    0.301585 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048218    0.000026    0.301611 ^ fanout50/A (sg13g2_buf_8)
     8    0.041584    0.033956    0.086073    0.387684 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.033957    0.000223    0.387907 ^ fanout49/A (sg13g2_buf_8)
     8    0.029883    0.028182    0.074620    0.462527 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.028182    0.000038    0.462565 ^ _265_/B1 (sg13g2_a21oi_1)
     1    0.003291    0.019511    0.030023    0.492588 v _265_/Y (sg13g2_a21oi_1)
                                                         net7 (net)
                      0.019511    0.000008    0.492595 v output7/A (sg13g2_buf_2)
     1    0.081846    0.132721    0.162036    0.654631 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.132722    0.000529    0.655160 v sine_out[12] (out)
                                              0.655160   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.655160   data arrival time
---------------------------------------------------------------------------------------------
                                              0.505160   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000013    0.118836 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009520    0.048218    0.182749    0.301585 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048218    0.000026    0.301611 ^ fanout50/A (sg13g2_buf_8)
     8    0.041584    0.033956    0.086073    0.387684 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.033957    0.000223    0.387907 ^ fanout49/A (sg13g2_buf_8)
     8    0.029883    0.028182    0.074620    0.462527 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.028182    0.000082    0.462609 ^ _259_/B1 (sg13g2_a21oi_1)
     1    0.005157    0.024579    0.034605    0.497213 v _259_/Y (sg13g2_a21oi_1)
                                                         net21 (net)
                      0.024579    0.000037    0.497250 v output21/A (sg13g2_buf_2)
     1    0.081846    0.132740    0.164483    0.661733 v output21/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.132741    0.000529    0.662262 v sine_out[9] (out)
                                              0.662262   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.662262   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512262   slack (MET)


Startpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000017    0.118840 ^ _289_/CLK (sg13g2_dfrbpq_1)
     1    0.008821    0.036927    0.175058    0.293898 v _289_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036927    0.000012    0.293910 v fanout52/A (sg13g2_buf_8)
     8    0.034876    0.028256    0.083654    0.377565 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.028258    0.000398    0.377962 v _213_/A1 (sg13g2_o21ai_1)
     1    0.003415    0.038402    0.087326    0.465288 ^ _213_/Y (sg13g2_o21ai_1)
                                                         _042_ (net)
                      0.038402    0.000005    0.465294 ^ _214_/B1 (sg13g2_a21oi_1)
     1    0.002949    0.021010    0.032257    0.497551 v _214_/Y (sg13g2_a21oi_1)
                                                         net4 (net)
                      0.021010    0.000004    0.497554 v output4/A (sg13g2_buf_2)
     1    0.083228    0.134918    0.163996    0.661550 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.134923    0.000947    0.662497 v sine_out[0] (out)
                                              0.662497   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.662497   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512497   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000013    0.118836 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009520    0.048218    0.182749    0.301585 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048218    0.000026    0.301611 ^ fanout50/A (sg13g2_buf_8)
     8    0.041584    0.033956    0.086073    0.387684 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.033957    0.000223    0.387907 ^ fanout49/A (sg13g2_buf_8)
     8    0.029883    0.028182    0.074620    0.462527 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.028182    0.000133    0.462660 ^ _263_/A (sg13g2_nor2_1)
     1    0.004807    0.026772    0.037548    0.500208 v _263_/Y (sg13g2_nor2_1)
                                                         net6 (net)
                      0.026772    0.000029    0.500237 v output6/A (sg13g2_buf_2)
     1    0.081877    0.132797    0.165570    0.665807 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.132798    0.000539    0.666346 v sine_out[11] (out)
                                              0.666346   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.666346   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516346   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000013    0.118836 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009520    0.048218    0.182749    0.301585 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048218    0.000026    0.301611 ^ fanout50/A (sg13g2_buf_8)
     8    0.041584    0.033956    0.086073    0.387684 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.033957    0.000223    0.387907 ^ fanout49/A (sg13g2_buf_8)
     8    0.029883    0.028182    0.074620    0.462527 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.028182    0.000104    0.462631 ^ _267_/B1 (sg13g2_o21ai_1)
     1    0.003375    0.034234    0.043391    0.506022 v _267_/Y (sg13g2_o21ai_1)
                                                         net9 (net)
                      0.034234    0.000009    0.506031 v output9/A (sg13g2_buf_2)
     1    0.083150    0.134839    0.170318    0.676349 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.134844    0.000914    0.677263 v sine_out[14] (out)
                                              0.677263   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.677263   data arrival time
---------------------------------------------------------------------------------------------
                                              0.527263   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000013    0.118836 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009234    0.037039    0.176055    0.294891 v _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037039    0.000025    0.294916 v fanout50/A (sg13g2_buf_8)
     8    0.040785    0.030193    0.085767    0.380683 v fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.030210    0.000405    0.381088 v _249_/S (sg13g2_mux2_1)
     1    0.003464    0.030021    0.093348    0.474436 ^ _249_/X (sg13g2_mux2_1)
                                                         _076_ (net)
                      0.030021    0.000002    0.474438 ^ _250_/B1 (sg13g2_o21ai_1)
     1    0.004183    0.036529    0.047442    0.521880 v _250_/Y (sg13g2_o21ai_1)
                                                         net14 (net)
                      0.036529    0.000020    0.521900 v output14/A (sg13g2_buf_2)
     1    0.081790    0.132695    0.170205    0.692105 v output14/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.132695    0.000512    0.692617 v sine_out[2] (out)
                                              0.692617   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692617   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542617   slack (MET)


Startpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000017    0.118840 ^ _289_/CLK (sg13g2_dfrbpq_1)
     1    0.009107    0.048273    0.181559    0.300399 ^ _289_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.048273    0.000013    0.300412 ^ fanout52/A (sg13g2_buf_8)
     8    0.035932    0.031462    0.083902    0.384313 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.031463    0.000398    0.384712 ^ _218_/A (sg13g2_nor2b_1)
     3    0.010600    0.040818    0.049325    0.434037 v _218_/Y (sg13g2_nor2b_1)
                                                         _046_ (net)
                      0.040818    0.000017    0.434054 v _228_/B (sg13g2_nand2b_1)
     1    0.003508    0.028261    0.041363    0.475417 ^ _228_/Y (sg13g2_nand2b_1)
                                                         _056_ (net)
                      0.028261    0.000006    0.475423 ^ _233_/A1 (sg13g2_a21oi_1)
     1    0.003436    0.022028    0.053577    0.529000 v _233_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.022028    0.000010    0.529010 v output13/A (sg13g2_buf_2)
     1    0.082634    0.133979    0.163962    0.692972 v output13/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.133982    0.000759    0.693731 v sine_out[1] (out)
                                              0.693731   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.693731   data arrival time
---------------------------------------------------------------------------------------------
                                              0.543731   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000024    0.118847 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.022544    0.057566    0.202822    0.321668 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.057566    0.000030    0.321698 ^ fanout55/A (sg13g2_buf_8)
     8    0.032622    0.030409    0.087105    0.408803 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.030411    0.000413    0.409215 ^ _260_/A_N (sg13g2_nand3b_1)
     1    0.003863    0.031107    0.068236    0.477452 ^ _260_/Y (sg13g2_nand3b_1)
                                                         _079_ (net)
                      0.031107    0.000009    0.477461 ^ _261_/B (sg13g2_nand2_1)
     1    0.004078    0.035202    0.052069    0.529530 v _261_/Y (sg13g2_nand2_1)
                                                         net5 (net)
                      0.035202    0.000018    0.529548 v output5/A (sg13g2_buf_2)
     1    0.081846    0.132779    0.169613    0.699161 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.132779    0.000529    0.699690 v sine_out[10] (out)
                                              0.699690   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.699690   data arrival time
---------------------------------------------------------------------------------------------
                                              0.549690   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000028    0.118851 ^ _287_/CLK (sg13g2_dfrbpq_2)
     3    0.017300    0.047786    0.194583    0.313434 ^ _287_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_3.A (net)
                      0.047786    0.000104    0.313539 ^ fanout59/A (sg13g2_buf_8)
     8    0.036006    0.031487    0.083742    0.397281 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031488    0.000205    0.397486 ^ _264_/A_N (sg13g2_nand2b_1)
     2    0.006896    0.039337    0.074853    0.472339 ^ _264_/Y (sg13g2_nand2b_1)
                                                         _081_ (net)
                      0.039337    0.000016    0.472355 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003705    0.026807    0.059090    0.531445 v _270_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.026807    0.000013    0.531458 v output11/A (sg13g2_buf_2)
     1    0.083749    0.135762    0.167255    0.698713 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.135770    0.001113    0.699826 v sine_out[16] (out)
                                              0.699826   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.699826   data arrival time
---------------------------------------------------------------------------------------------
                                              0.549826   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000024    0.118847 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.022544    0.057566    0.202822    0.321668 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.057566    0.000094    0.321763 ^ fanout54/A (sg13g2_buf_8)
     8    0.032747    0.030474    0.087199    0.408961 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030475    0.000319    0.409280 ^ fanout53/A (sg13g2_buf_2)
     8    0.026716    0.063858    0.101203    0.510483 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.063858    0.000034    0.510517 ^ _255_/A (sg13g2_nor3_1)
     1    0.003668    0.025790    0.053057    0.563574 v _255_/Y (sg13g2_nor3_1)
                                                         net17 (net)
                      0.025790    0.000013    0.563587 v output17/A (sg13g2_buf_2)
     1    0.081846    0.132745    0.165068    0.728655 v output17/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.132745    0.000529    0.729184 v sine_out[5] (out)
                                              0.729184   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.729184   data arrival time
---------------------------------------------------------------------------------------------
                                              0.579184   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000024    0.118847 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.022544    0.057566    0.202822    0.321668 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.057566    0.000094    0.321763 ^ fanout54/A (sg13g2_buf_8)
     8    0.032747    0.030474    0.087199    0.408961 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030475    0.000319    0.409280 ^ fanout53/A (sg13g2_buf_2)
     8    0.026716    0.063858    0.101203    0.510483 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.063858    0.000098    0.510581 ^ _253_/A (sg13g2_nor3_1)
     1    0.006022    0.032188    0.059357    0.569938 v _253_/Y (sg13g2_nor3_1)
                                                         net16 (net)
                      0.032188    0.000053    0.569991 v output16/A (sg13g2_buf_2)
     1    0.081790    0.132679    0.168108    0.738099 v output16/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.132680    0.000512    0.738611 v sine_out[4] (out)
                                              0.738611   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.738611   data arrival time
---------------------------------------------------------------------------------------------
                                              0.588611   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000024    0.118847 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.022544    0.057566    0.202822    0.321668 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.057566    0.000094    0.321763 ^ fanout54/A (sg13g2_buf_8)
     8    0.032747    0.030474    0.087199    0.408961 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030475    0.000319    0.409280 ^ fanout53/A (sg13g2_buf_2)
     8    0.026716    0.063858    0.101203    0.510483 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.063858    0.000040    0.510523 ^ _256_/A1 (sg13g2_a21oi_1)
     1    0.003501    0.020833    0.067814    0.578337 v _256_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.020833    0.000010    0.578347 v output18/A (sg13g2_buf_2)
     1    0.081976    0.132933    0.162789    0.741136 v output18/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.132934    0.000570    0.741706 v sine_out[6] (out)
                                              0.741706   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.741706   data arrival time
---------------------------------------------------------------------------------------------
                                              0.591706   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000024    0.118847 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.022544    0.057566    0.202822    0.321668 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.057566    0.000094    0.321763 ^ fanout54/A (sg13g2_buf_8)
     8    0.032747    0.030474    0.087199    0.408961 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030475    0.000319    0.409280 ^ fanout53/A (sg13g2_buf_2)
     8    0.026716    0.063858    0.101203    0.510483 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.063858    0.000032    0.510515 ^ _258_/A1 (sg13g2_a21oi_1)
     1    0.004851    0.024461    0.073969    0.584484 v _258_/Y (sg13g2_a21oi_1)
                                                         net20 (net)
                      0.024461    0.000032    0.584516 v output20/A (sg13g2_buf_2)
     1    0.082007    0.132995    0.164569    0.749085 v output20/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.132996    0.000579    0.749664 v sine_out[8] (out)
                                              0.749664   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.749664   data arrival time
---------------------------------------------------------------------------------------------
                                              0.599664   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000028    0.118851 ^ _287_/CLK (sg13g2_dfrbpq_2)
     3    0.016868    0.038632    0.189966    0.308817 v _287_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_3.A (net)
                      0.038632    0.000102    0.308919 v fanout59/A (sg13g2_buf_8)
     8    0.035550    0.028534    0.084753    0.393671 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.028534    0.000198    0.393869 v _164_/A (sg13g2_nand2_1)
     4    0.012778    0.062580    0.060567    0.454436 ^ _164_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.062580    0.000004    0.454440 ^ _268_/A2 (sg13g2_a21o_1)
     1    0.004858    0.029708    0.115612    0.570052 ^ _268_/X (sg13g2_a21o_1)
                                                         net10 (net)
                      0.029708    0.000031    0.570083 ^ output10/A (sg13g2_buf_2)
     1    0.083020    0.174610    0.181840    0.751923 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.174616    0.000873    0.752796 ^ sine_out[15] (out)
                                              0.752796   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.752796   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602796   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000028    0.118851 ^ _287_/CLK (sg13g2_dfrbpq_2)
     3    0.017300    0.047786    0.194583    0.313434 ^ _287_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_3.A (net)
                      0.047786    0.000138    0.313572 ^ fanout60/A (sg13g2_buf_1)
     4    0.013789    0.064512    0.099730    0.413302 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.064512    0.000018    0.413320 ^ _210_/B (sg13g2_nor2_1)
     2    0.007200    0.036799    0.052820    0.466140 v _210_/Y (sg13g2_nor2_1)
                                                         _039_ (net)
                      0.036799    0.000009    0.466149 v _251_/B (sg13g2_nand2_1)
     3    0.012509    0.064325    0.067289    0.533439 ^ _251_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.064325    0.000109    0.533547 ^ _252_/B (sg13g2_nor2_1)
     1    0.006987    0.033467    0.052100    0.585647 v _252_/Y (sg13g2_nor2_1)
                                                         net15 (net)
                      0.033467    0.000079    0.585727 v output15/A (sg13g2_buf_2)
     1    0.081846    0.132773    0.168775    0.754502 v output15/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.132773    0.000529    0.755031 v sine_out[3] (out)
                                              0.755031   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.755031   data arrival time
---------------------------------------------------------------------------------------------
                                              0.605031   slack (MET)



