{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 08 16:08:29 2016 " "Info: Processing started: Mon Feb 08 16:08:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off taj_hello -c taj_hello --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off taj_hello -c taj_hello --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_0 " "Info: Assuming node \"clk_0\" is an undefined clock" {  } { { "taj_hello.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/taj_hello.v" 1920 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~UPDATEUSER " "Info: Assuming node \"altera_internal_jtag~UPDATEUSER\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~UPDATEUSER" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~CLKDRUSER " "Info: Assuming node \"altera_internal_jtag~CLKDRUSER\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~CLKDRUSER" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irsr_reg\[0\] register sld_hub:auto_hub\|tdo 160.93 MHz 6.214 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 160.93 MHz between source register \"sld_hub:auto_hub\|irsr_reg\[0\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 6.214 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.893 ns + Longest register register " "Info: + Longest register to register delay is 2.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irsr_reg\[0\] 1 REG LCFF_X18_Y21_N19 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y21_N19; Fanout = 12; REG Node = 'sld_hub:auto_hub\|irsr_reg\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.376 ns) 0.692 ns sld_hub:auto_hub\|Equal3~0 2 COMB LCCOMB_X18_Y21_N8 2 " "Info: 2: + IC(0.316 ns) + CELL(0.376 ns) = 0.692 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 2; COMB Node = 'sld_hub:auto_hub\|Equal3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.271 ns) 1.224 ns sld_hub:auto_hub\|tdo~5 3 COMB LCCOMB_X18_Y21_N10 1 " "Info: 3: + IC(0.261 ns) + CELL(0.271 ns) = 1.224 ns; Loc. = LCCOMB_X18_Y21_N10; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 1.620 ns sld_hub:auto_hub\|tdo~8 4 COMB LCCOMB_X18_Y21_N12 1 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 1.620 ns; Loc. = LCCOMB_X18_Y21_N12; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo~8 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 2.017 ns sld_hub:auto_hub\|tdo~9 5 COMB LCCOMB_X18_Y21_N6 1 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 2.017 ns; Loc. = LCCOMB_X18_Y21_N6; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { sld_hub:auto_hub|tdo~8 sld_hub:auto_hub|tdo~9 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.415 ns sld_hub:auto_hub\|tdo~6 6 COMB LCCOMB_X18_Y21_N28 1 " "Info: 6: + IC(0.248 ns) + CELL(0.150 ns) = 2.415 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { sld_hub:auto_hub|tdo~9 sld_hub:auto_hub|tdo~6 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 2.809 ns sld_hub:auto_hub\|tdo~7 7 COMB LCCOMB_X18_Y21_N0 1 " "Info: 7: + IC(0.244 ns) + CELL(0.150 ns) = 2.809 ns; Loc. = LCCOMB_X18_Y21_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { sld_hub:auto_hub|tdo~6 sld_hub:auto_hub|tdo~7 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.893 ns sld_hub:auto_hub\|tdo 8 REG LCFF_X18_Y21_N1 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 2.893 ns; Loc. = LCFF_X18_Y21_N1; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~7 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.331 ns ( 46.01 % ) " "Info: Total cell delay = 1.331 ns ( 46.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.562 ns ( 53.99 % ) " "Info: Total interconnect delay = 1.562 ns ( 53.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo~8 sld_hub:auto_hub|tdo~9 sld_hub:auto_hub|tdo~6 sld_hub:auto_hub|tdo~7 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { sld_hub:auto_hub|irsr_reg[0] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo~8 {} sld_hub:auto_hub|tdo~9 {} sld_hub:auto_hub|tdo~6 {} sld_hub:auto_hub|tdo~7 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.316ns 0.261ns 0.246ns 0.247ns 0.248ns 0.244ns 0.000ns } { 0.000ns 0.376ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.437 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 171 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 4.437 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X18_Y21_N1 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 4.437 ns; Loc. = LCFF_X18_Y21_N1; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.10 % ) " "Info: Total cell delay = 0.537 ns ( 12.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 87.90 % ) " "Info: Total interconnect delay = 3.900 ns ( 87.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.437 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.437 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.437 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 171 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 4.437 ns sld_hub:auto_hub\|irsr_reg\[0\] 3 REG LCFF_X18_Y21_N19 12 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 4.437 ns; Loc. = LCFF_X18_Y21_N19; Fanout = 12; REG Node = 'sld_hub:auto_hub\|irsr_reg\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.10 % ) " "Info: Total cell delay = 0.537 ns ( 12.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 87.90 % ) " "Info: Total interconnect delay = 3.900 ns ( 87.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.437 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.437 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 2.874ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.437 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.437 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.437 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.437 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 2.874ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo~8 sld_hub:auto_hub|tdo~9 sld_hub:auto_hub|tdo~6 sld_hub:auto_hub|tdo~7 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { sld_hub:auto_hub|irsr_reg[0] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo~8 {} sld_hub:auto_hub|tdo~9 {} sld_hub:auto_hub|tdo~6 {} sld_hub:auto_hub|tdo~7 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.316ns 0.261ns 0.246ns 0.247ns 0.248ns 0.244ns 0.000ns } { 0.000ns 0.376ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.437 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.437 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.437 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.437 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 2.874ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_0 register cpu_0:the_cpu_0\|M_shift_rot_result\[1\] register cpu_0:the_cpu_0\|M_pipe_flush 95.53 MHz 10.468 ns Internal " "Info: Clock \"clk_0\" has Internal fmax of 95.53 MHz between source register \"cpu_0:the_cpu_0\|M_shift_rot_result\[1\]\" and destination register \"cpu_0:the_cpu_0\|M_pipe_flush\" (period= 10.468 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.234 ns + Longest register register " "Info: + Longest register to register delay is 10.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu_0:the_cpu_0\|M_shift_rot_result\[1\] 1 REG LCFF_X24_Y21_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y21_N27; Fanout = 1; REG Node = 'cpu_0:the_cpu_0\|M_shift_rot_result\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_0:the_cpu_0|M_shift_rot_result[1] } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 7019 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(0.438 ns) 2.460 ns cpu_0:the_cpu_0\|M_wr_data_unfiltered\[1\]~33 2 COMB LCCOMB_X23_Y25_N4 10 " "Info: 2: + IC(2.022 ns) + CELL(0.438 ns) = 2.460 ns; Loc. = LCCOMB_X23_Y25_N4; Fanout = 10; COMB Node = 'cpu_0:the_cpu_0\|M_wr_data_unfiltered\[1\]~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { cpu_0:the_cpu_0|M_shift_rot_result[1] cpu_0:the_cpu_0|M_wr_data_unfiltered[1]~33 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 4424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.420 ns) 3.347 ns cpu_0:the_cpu_0\|E_src1\[1\]~14 3 COMB LCCOMB_X24_Y25_N14 8 " "Info: 3: + IC(0.467 ns) + CELL(0.420 ns) = 3.347 ns; Loc. = LCCOMB_X24_Y25_N14; Fanout = 8; COMB Node = 'cpu_0:the_cpu_0\|E_src1\[1\]~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { cpu_0:the_cpu_0|M_wr_data_unfiltered[1]~33 cpu_0:the_cpu_0|E_src1[1]~14 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 3863 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.393 ns) 4.448 ns cpu_0:the_cpu_0\|Add8~3 4 COMB LCCOMB_X24_Y25_N18 2 " "Info: 4: + IC(0.708 ns) + CELL(0.393 ns) = 4.448 ns; Loc. = LCCOMB_X24_Y25_N18; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { cpu_0:the_cpu_0|E_src1[1]~14 cpu_0:the_cpu_0|Add8~3 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.519 ns cpu_0:the_cpu_0\|Add8~5 5 COMB LCCOMB_X24_Y25_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.519 ns; Loc. = LCCOMB_X24_Y25_N20; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~3 cpu_0:the_cpu_0|Add8~5 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.590 ns cpu_0:the_cpu_0\|Add8~7 6 COMB LCCOMB_X24_Y25_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.590 ns; Loc. = LCCOMB_X24_Y25_N22; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~5 cpu_0:the_cpu_0|Add8~7 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.661 ns cpu_0:the_cpu_0\|Add8~9 7 COMB LCCOMB_X24_Y25_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.661 ns; Loc. = LCCOMB_X24_Y25_N24; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~7 cpu_0:the_cpu_0|Add8~9 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.732 ns cpu_0:the_cpu_0\|Add8~11 8 COMB LCCOMB_X24_Y25_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.732 ns; Loc. = LCCOMB_X24_Y25_N26; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~9 cpu_0:the_cpu_0|Add8~11 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.803 ns cpu_0:the_cpu_0\|Add8~13 9 COMB LCCOMB_X24_Y25_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.803 ns; Loc. = LCCOMB_X24_Y25_N28; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~11 cpu_0:the_cpu_0|Add8~13 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 4.949 ns cpu_0:the_cpu_0\|Add8~15 10 COMB LCCOMB_X24_Y25_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 4.949 ns; Loc. = LCCOMB_X24_Y25_N30; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { cpu_0:the_cpu_0|Add8~13 cpu_0:the_cpu_0|Add8~15 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.020 ns cpu_0:the_cpu_0\|Add8~17 11 COMB LCCOMB_X24_Y24_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.020 ns; Loc. = LCCOMB_X24_Y24_N0; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~15 cpu_0:the_cpu_0|Add8~17 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.091 ns cpu_0:the_cpu_0\|Add8~19 12 COMB LCCOMB_X24_Y24_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.091 ns; Loc. = LCCOMB_X24_Y24_N2; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~17 cpu_0:the_cpu_0|Add8~19 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.162 ns cpu_0:the_cpu_0\|Add8~21 13 COMB LCCOMB_X24_Y24_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.162 ns; Loc. = LCCOMB_X24_Y24_N4; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~19 cpu_0:the_cpu_0|Add8~21 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.233 ns cpu_0:the_cpu_0\|Add8~23 14 COMB LCCOMB_X24_Y24_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.233 ns; Loc. = LCCOMB_X24_Y24_N6; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~21 cpu_0:the_cpu_0|Add8~23 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.304 ns cpu_0:the_cpu_0\|Add8~25 15 COMB LCCOMB_X24_Y24_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.304 ns; Loc. = LCCOMB_X24_Y24_N8; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~23 cpu_0:the_cpu_0|Add8~25 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.375 ns cpu_0:the_cpu_0\|Add8~27 16 COMB LCCOMB_X24_Y24_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.375 ns; Loc. = LCCOMB_X24_Y24_N10; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~25 cpu_0:the_cpu_0|Add8~27 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.446 ns cpu_0:the_cpu_0\|Add8~29 17 COMB LCCOMB_X24_Y24_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.446 ns; Loc. = LCCOMB_X24_Y24_N12; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~27 cpu_0:the_cpu_0|Add8~29 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.605 ns cpu_0:the_cpu_0\|Add8~31 18 COMB LCCOMB_X24_Y24_N14 2 " "Info: 18: + IC(0.000 ns) + CELL(0.159 ns) = 5.605 ns; Loc. = LCCOMB_X24_Y24_N14; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { cpu_0:the_cpu_0|Add8~29 cpu_0:the_cpu_0|Add8~31 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.676 ns cpu_0:the_cpu_0\|Add8~33 19 COMB LCCOMB_X24_Y24_N16 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 5.676 ns; Loc. = LCCOMB_X24_Y24_N16; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~31 cpu_0:the_cpu_0|Add8~33 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.747 ns cpu_0:the_cpu_0\|Add8~35 20 COMB LCCOMB_X24_Y24_N18 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 5.747 ns; Loc. = LCCOMB_X24_Y24_N18; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~33 cpu_0:the_cpu_0|Add8~35 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.818 ns cpu_0:the_cpu_0\|Add8~37 21 COMB LCCOMB_X24_Y24_N20 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.818 ns; Loc. = LCCOMB_X24_Y24_N20; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~35 cpu_0:the_cpu_0|Add8~37 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.889 ns cpu_0:the_cpu_0\|Add8~39 22 COMB LCCOMB_X24_Y24_N22 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 5.889 ns; Loc. = LCCOMB_X24_Y24_N22; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~37 cpu_0:the_cpu_0|Add8~39 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.960 ns cpu_0:the_cpu_0\|Add8~41 23 COMB LCCOMB_X24_Y24_N24 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.960 ns; Loc. = LCCOMB_X24_Y24_N24; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~39 cpu_0:the_cpu_0|Add8~41 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.031 ns cpu_0:the_cpu_0\|Add8~43 24 COMB LCCOMB_X24_Y24_N26 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 6.031 ns; Loc. = LCCOMB_X24_Y24_N26; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~41 cpu_0:the_cpu_0|Add8~43 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.102 ns cpu_0:the_cpu_0\|Add8~45 25 COMB LCCOMB_X24_Y24_N28 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 6.102 ns; Loc. = LCCOMB_X24_Y24_N28; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~43 cpu_0:the_cpu_0|Add8~45 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 6.248 ns cpu_0:the_cpu_0\|Add8~47 26 COMB LCCOMB_X24_Y24_N30 2 " "Info: 26: + IC(0.000 ns) + CELL(0.146 ns) = 6.248 ns; Loc. = LCCOMB_X24_Y24_N30; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { cpu_0:the_cpu_0|Add8~45 cpu_0:the_cpu_0|Add8~47 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.319 ns cpu_0:the_cpu_0\|Add8~49 27 COMB LCCOMB_X24_Y23_N0 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 6.319 ns; Loc. = LCCOMB_X24_Y23_N0; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~47 cpu_0:the_cpu_0|Add8~49 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.390 ns cpu_0:the_cpu_0\|Add8~51 28 COMB LCCOMB_X24_Y23_N2 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 6.390 ns; Loc. = LCCOMB_X24_Y23_N2; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~49 cpu_0:the_cpu_0|Add8~51 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.461 ns cpu_0:the_cpu_0\|Add8~53 29 COMB LCCOMB_X24_Y23_N4 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 6.461 ns; Loc. = LCCOMB_X24_Y23_N4; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~51 cpu_0:the_cpu_0|Add8~53 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.532 ns cpu_0:the_cpu_0\|Add8~55 30 COMB LCCOMB_X24_Y23_N6 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 6.532 ns; Loc. = LCCOMB_X24_Y23_N6; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~53 cpu_0:the_cpu_0|Add8~55 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.603 ns cpu_0:the_cpu_0\|Add8~57 31 COMB LCCOMB_X24_Y23_N8 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.603 ns; Loc. = LCCOMB_X24_Y23_N8; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~55 cpu_0:the_cpu_0|Add8~57 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.674 ns cpu_0:the_cpu_0\|Add8~59 32 COMB LCCOMB_X24_Y23_N10 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 6.674 ns; Loc. = LCCOMB_X24_Y23_N10; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~57 cpu_0:the_cpu_0|Add8~59 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.745 ns cpu_0:the_cpu_0\|Add8~61 33 COMB LCCOMB_X24_Y23_N12 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 6.745 ns; Loc. = LCCOMB_X24_Y23_N12; Fanout = 2; COMB Node = 'cpu_0:the_cpu_0\|Add8~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu_0:the_cpu_0|Add8~59 cpu_0:the_cpu_0|Add8~61 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.904 ns cpu_0:the_cpu_0\|Add8~63 34 COMB LCCOMB_X24_Y23_N14 1 " "Info: 34: + IC(0.000 ns) + CELL(0.159 ns) = 6.904 ns; Loc. = LCCOMB_X24_Y23_N14; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|Add8~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { cpu_0:the_cpu_0|Add8~61 cpu_0:the_cpu_0|Add8~63 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.314 ns cpu_0:the_cpu_0\|Add8~64 35 COMB LCCOMB_X24_Y23_N16 1 " "Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 7.314 ns; Loc. = LCCOMB_X24_Y23_N16; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|Add8~64'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { cpu_0:the_cpu_0|Add8~63 cpu_0:the_cpu_0|Add8~64 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.150 ns) 8.125 ns cpu_0:the_cpu_0\|E_arith_result\[32\]~2 36 COMB LCCOMB_X22_Y23_N18 1 " "Info: 36: + IC(0.661 ns) + CELL(0.150 ns) = 8.125 ns; Loc. = LCCOMB_X22_Y23_N18; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|E_arith_result\[32\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { cpu_0:the_cpu_0|Add8~64 cpu_0:the_cpu_0|E_arith_result[32]~2 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 3592 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 8.515 ns cpu_0:the_cpu_0\|E_br_result~0 37 COMB LCCOMB_X22_Y23_N28 5 " "Info: 37: + IC(0.240 ns) + CELL(0.150 ns) = 8.515 ns; Loc. = LCCOMB_X22_Y23_N28; Fanout = 5; COMB Node = 'cpu_0:the_cpu_0\|E_br_result~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { cpu_0:the_cpu_0|E_arith_result[32]~2 cpu_0:the_cpu_0|E_br_result~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 3598 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.150 ns) 9.730 ns cpu_0:the_cpu_0\|M_pipe_flush_nxt~2 38 COMB LCCOMB_X22_Y29_N6 1 " "Info: 38: + IC(1.065 ns) + CELL(0.150 ns) = 9.730 ns; Loc. = LCCOMB_X22_Y29_N6; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|M_pipe_flush_nxt~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { cpu_0:the_cpu_0|E_br_result~0 cpu_0:the_cpu_0|M_pipe_flush_nxt~2 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 4390 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.150 ns) 10.150 ns cpu_0:the_cpu_0\|M_pipe_flush_nxt~3 39 COMB LCCOMB_X22_Y29_N10 1 " "Info: 39: + IC(0.270 ns) + CELL(0.150 ns) = 10.150 ns; Loc. = LCCOMB_X22_Y29_N10; Fanout = 1; COMB Node = 'cpu_0:the_cpu_0\|M_pipe_flush_nxt~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { cpu_0:the_cpu_0|M_pipe_flush_nxt~2 cpu_0:the_cpu_0|M_pipe_flush_nxt~3 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 4390 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.234 ns cpu_0:the_cpu_0\|M_pipe_flush 40 REG LCFF_X22_Y29_N11 10 " "Info: 40: + IC(0.000 ns) + CELL(0.084 ns) = 10.234 ns; Loc. = LCFF_X22_Y29_N11; Fanout = 10; REG Node = 'cpu_0:the_cpu_0\|M_pipe_flush'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { cpu_0:the_cpu_0|M_pipe_flush_nxt~3 cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 4387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.801 ns ( 46.91 % ) " "Info: Total cell delay = 4.801 ns ( 46.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.433 ns ( 53.09 % ) " "Info: Total interconnect delay = 5.433 ns ( 53.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.234 ns" { cpu_0:the_cpu_0|M_shift_rot_result[1] cpu_0:the_cpu_0|M_wr_data_unfiltered[1]~33 cpu_0:the_cpu_0|E_src1[1]~14 cpu_0:the_cpu_0|Add8~3 cpu_0:the_cpu_0|Add8~5 cpu_0:the_cpu_0|Add8~7 cpu_0:the_cpu_0|Add8~9 cpu_0:the_cpu_0|Add8~11 cpu_0:the_cpu_0|Add8~13 cpu_0:the_cpu_0|Add8~15 cpu_0:the_cpu_0|Add8~17 cpu_0:the_cpu_0|Add8~19 cpu_0:the_cpu_0|Add8~21 cpu_0:the_cpu_0|Add8~23 cpu_0:the_cpu_0|Add8~25 cpu_0:the_cpu_0|Add8~27 cpu_0:the_cpu_0|Add8~29 cpu_0:the_cpu_0|Add8~31 cpu_0:the_cpu_0|Add8~33 cpu_0:the_cpu_0|Add8~35 cpu_0:the_cpu_0|Add8~37 cpu_0:the_cpu_0|Add8~39 cpu_0:the_cpu_0|Add8~41 cpu_0:the_cpu_0|Add8~43 cpu_0:the_cpu_0|Add8~45 cpu_0:the_cpu_0|Add8~47 cpu_0:the_cpu_0|Add8~49 cpu_0:the_cpu_0|Add8~51 cpu_0:the_cpu_0|Add8~53 cpu_0:the_cpu_0|Add8~55 cpu_0:the_cpu_0|Add8~57 cpu_0:the_cpu_0|Add8~59 cpu_0:the_cpu_0|Add8~61 cpu_0:the_cpu_0|Add8~63 cpu_0:the_cpu_0|Add8~64 cpu_0:the_cpu_0|E_arith_result[32]~2 cpu_0:the_cpu_0|E_br_result~0 cpu_0:the_cpu_0|M_pipe_flush_nxt~2 cpu_0:the_cpu_0|M_pipe_flush_nxt~3 cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.234 ns" { cpu_0:the_cpu_0|M_shift_rot_result[1] {} cpu_0:the_cpu_0|M_wr_data_unfiltered[1]~33 {} cpu_0:the_cpu_0|E_src1[1]~14 {} cpu_0:the_cpu_0|Add8~3 {} cpu_0:the_cpu_0|Add8~5 {} cpu_0:the_cpu_0|Add8~7 {} cpu_0:the_cpu_0|Add8~9 {} cpu_0:the_cpu_0|Add8~11 {} cpu_0:the_cpu_0|Add8~13 {} cpu_0:the_cpu_0|Add8~15 {} cpu_0:the_cpu_0|Add8~17 {} cpu_0:the_cpu_0|Add8~19 {} cpu_0:the_cpu_0|Add8~21 {} cpu_0:the_cpu_0|Add8~23 {} cpu_0:the_cpu_0|Add8~25 {} cpu_0:the_cpu_0|Add8~27 {} cpu_0:the_cpu_0|Add8~29 {} cpu_0:the_cpu_0|Add8~31 {} cpu_0:the_cpu_0|Add8~33 {} cpu_0:the_cpu_0|Add8~35 {} cpu_0:the_cpu_0|Add8~37 {} cpu_0:the_cpu_0|Add8~39 {} cpu_0:the_cpu_0|Add8~41 {} cpu_0:the_cpu_0|Add8~43 {} cpu_0:the_cpu_0|Add8~45 {} cpu_0:the_cpu_0|Add8~47 {} cpu_0:the_cpu_0|Add8~49 {} cpu_0:the_cpu_0|Add8~51 {} cpu_0:the_cpu_0|Add8~53 {} cpu_0:the_cpu_0|Add8~55 {} cpu_0:the_cpu_0|Add8~57 {} cpu_0:the_cpu_0|Add8~59 {} cpu_0:the_cpu_0|Add8~61 {} cpu_0:the_cpu_0|Add8~63 {} cpu_0:the_cpu_0|Add8~64 {} cpu_0:the_cpu_0|E_arith_result[32]~2 {} cpu_0:the_cpu_0|E_br_result~0 {} cpu_0:the_cpu_0|M_pipe_flush_nxt~2 {} cpu_0:the_cpu_0|M_pipe_flush_nxt~3 {} cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 2.022ns 0.467ns 0.708ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.661ns 0.240ns 1.065ns 0.270ns 0.000ns } { 0.000ns 0.438ns 0.420ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.020 ns - Smallest " "Info: - Smallest clock skew is -0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 2.668 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_0\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_0 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "taj_hello.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/taj_hello.v" 1920 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_0~clkctrl 2 COMB CLKCTRL_G2 2630 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2630; COMB Node = 'clk_0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_0 clk_0~clkctrl } "NODE_NAME" } } { "taj_hello.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/taj_hello.v" 1920 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns cpu_0:the_cpu_0\|M_pipe_flush 3 REG LCFF_X22_Y29_N11 10 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X22_Y29_N11; Fanout = 10; REG Node = 'cpu_0:the_cpu_0\|M_pipe_flush'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clk_0~clkctrl cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 4387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk_0 clk_0~clkctrl cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 2.688 ns - Longest register " "Info: - Longest clock path from clock \"clk_0\" to source register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_0 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "taj_hello.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/taj_hello.v" 1920 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_0~clkctrl 2 COMB CLKCTRL_G2 2630 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2630; COMB Node = 'clk_0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_0 clk_0~clkctrl } "NODE_NAME" } } { "taj_hello.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/taj_hello.v" 1920 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns cpu_0:the_cpu_0\|M_shift_rot_result\[1\] 3 REG LCFF_X24_Y21_N27 1 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X24_Y21_N27; Fanout = 1; REG Node = 'cpu_0:the_cpu_0\|M_shift_rot_result\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk_0~clkctrl cpu_0:the_cpu_0|M_shift_rot_result[1] } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 7019 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk_0 clk_0~clkctrl cpu_0:the_cpu_0|M_shift_rot_result[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} cpu_0:the_cpu_0|M_shift_rot_result[1] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk_0 clk_0~clkctrl cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk_0 clk_0~clkctrl cpu_0:the_cpu_0|M_shift_rot_result[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} cpu_0:the_cpu_0|M_shift_rot_result[1] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 7019 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu_0.v" "" { Text "C:/Users/ajlucia/Desktop/GitPortable/Data/home/ECE354/lab1a/cpu_0.v" 4387 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.234 ns" { cpu_0:the_cpu_0|M_shift_rot_result[1] cpu_0:the_cpu_0|M_wr_data_unfiltered[1]~33 cpu_0:the_cpu_0|E_src1[1]~14 cpu_0:the_cpu_0|Add8~3 cpu_0:the_cpu_0|Add8~5 cpu_0:the_cpu_0|Add8~7 cpu_0:the_cpu_0|Add8~9 cpu_0:the_cpu_0|Add8~11 cpu_0:the_cpu_0|Add8~13 cpu_0:the_cpu_0|Add8~15 cpu_0:the_cpu_0|Add8~17 cpu_0:the_cpu_0|Add8~19 cpu_0:the_cpu_0|Add8~21 cpu_0:the_cpu_0|Add8~23 cpu_0:the_cpu_0|Add8~25 cpu_0:the_cpu_0|Add8~27 cpu_0:the_cpu_0|Add8~29 cpu_0:the_cpu_0|Add8~31 cpu_0:the_cpu_0|Add8~33 cpu_0:the_cpu_0|Add8~35 cpu_0:the_cpu_0|Add8~37 cpu_0:the_cpu_0|Add8~39 cpu_0:the_cpu_0|Add8~41 cpu_0:the_cpu_0|Add8~43 cpu_0:the_cpu_0|Add8~45 cpu_0:the_cpu_0|Add8~47 cpu_0:the_cpu_0|Add8~49 cpu_0:the_cpu_0|Add8~51 cpu_0:the_cpu_0|Add8~53 cpu_0:the_cpu_0|Add8~55 cpu_0:the_cpu_0|Add8~57 cpu_0:the_cpu_0|Add8~59 cpu_0:the_cpu_0|Add8~61 cpu_0:the_cpu_0|Add8~63 cpu_0:the_cpu_0|Add8~64 cpu_0:the_cpu_0|E_arith_result[32]~2 cpu_0:the_cpu_0|E_br_result~0 cpu_0:the_cpu_0|M_pipe_flush_nxt~2 cpu_0:the_cpu_0|M_pipe_flush_nxt~3 cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.234 ns" { cpu_0:the_cpu_0|M_shift_rot_result[1] {} cpu_0:the_cpu_0|M_wr_data_unfiltered[1]~33 {} cpu_0:the_cpu_0|E_src1[1]~14 {} cpu_0:the_cpu_0|Add8~3 {} cpu_0:the_cpu_0|Add8~5 {} cpu_0:the_cpu_0|Add8~7 {} cpu_0:the_cpu_0|Add8~9 {} cpu_0:the_cpu_0|Add8~11 {} cpu_0:the_cpu_0|Add8~13 {} cpu_0:the_cpu_0|Add8~15 {} cpu_0:the_cpu_0|Add8~17 {} cpu_0:the_cpu_0|Add8~19 {} cpu_0:the_cpu_0|Add8~21 {} cpu_0:the_cpu_0|Add8~23 {} cpu_0:the_cpu_0|Add8~25 {} cpu_0:the_cpu_0|Add8~27 {} cpu_0:the_cpu_0|Add8~29 {} cpu_0:the_cpu_0|Add8~31 {} cpu_0:the_cpu_0|Add8~33 {} cpu_0:the_cpu_0|Add8~35 {} cpu_0:the_cpu_0|Add8~37 {} cpu_0:the_cpu_0|Add8~39 {} cpu_0:the_cpu_0|Add8~41 {} cpu_0:the_cpu_0|Add8~43 {} cpu_0:the_cpu_0|Add8~45 {} cpu_0:the_cpu_0|Add8~47 {} cpu_0:the_cpu_0|Add8~49 {} cpu_0:the_cpu_0|Add8~51 {} cpu_0:the_cpu_0|Add8~53 {} cpu_0:the_cpu_0|Add8~55 {} cpu_0:the_cpu_0|Add8~57 {} cpu_0:the_cpu_0|Add8~59 {} cpu_0:the_cpu_0|Add8~61 {} cpu_0:the_cpu_0|Add8~63 {} cpu_0:the_cpu_0|Add8~64 {} cpu_0:the_cpu_0|E_arith_result[32]~2 {} cpu_0:the_cpu_0|E_br_result~0 {} cpu_0:the_cpu_0|M_pipe_flush_nxt~2 {} cpu_0:the_cpu_0|M_pipe_flush_nxt~3 {} cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 2.022ns 0.467ns 0.708ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.661ns 0.240ns 1.065ns 0.270ns 0.000ns } { 0.000ns 0.438ns 0.420ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk_0 clk_0~clkctrl cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk_0 clk_0~clkctrl cpu_0:the_cpu_0|M_shift_rot_result[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} cpu_0:the_cpu_0|M_shift_rot_result[1] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "altera_internal_jtag~UPDATEUSER register register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 500.0 MHz Internal " "Info: Clock \"altera_internal_jtag~UPDATEUSER\" Internal fmax is restricted to 500.0 MHz between source register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.955 ns + Longest register register " "Info: + Longest register to register delay is 0.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] 1 REG LCFF_X18_Y28_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y28_N17; Fanout = 5; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.660 ns) 0.955 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 2 REG LCFF_X18_Y28_N15 2 " "Info: 2: + IC(0.295 ns) + CELL(0.660 ns) = 0.955 ns; Loc. = LCFF_X18_Y28_N15; Fanout = 2; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.660 ns ( 69.11 % ) " "Info: Total cell delay = 0.660 ns ( 69.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.295 ns ( 30.89 % ) " "Info: Total interconnect delay = 0.295 ns ( 30.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.955 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 0.295ns } { 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~UPDATEUSER destination 5.062 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~UPDATEUSER\" to destination register is 5.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~UPDATEUSER 1 CLK JTAG_X1_Y19_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(0.000 ns) 3.527 ns altera_internal_jtag~UPDATEUSERclkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(3.527 ns) + CELL(0.000 ns) = 3.527 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.527 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 5.062 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 3 REG LCFF_X18_Y28_N15 2 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 5.062 ns; Loc. = LCFF_X18_Y28_N15; Fanout = 2; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 10.61 % ) " "Info: Total cell delay = 0.537 ns ( 10.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.525 ns ( 89.39 % ) " "Info: Total interconnect delay = 4.525 ns ( 89.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.062 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.062 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 3.527ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~UPDATEUSER source 5.062 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~UPDATEUSER\" to source register is 5.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~UPDATEUSER 1 CLK JTAG_X1_Y19_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(0.000 ns) 3.527 ns altera_internal_jtag~UPDATEUSERclkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(3.527 ns) + CELL(0.000 ns) = 3.527 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.527 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 5.062 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] 3 REG LCFF_X18_Y28_N17 5 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 5.062 ns; Loc. = LCFF_X18_Y28_N17; Fanout = 5; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 10.61 % ) " "Info: Total cell delay = 0.537 ns ( 10.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.525 ns ( 89.39 % ) " "Info: Total interconnect delay = 4.525 ns ( 89.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.062 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.062 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 3.527ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.062 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.062 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 3.527ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.062 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.062 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 3.527ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.955 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 0.295ns } { 0.000ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.062 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.062 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 3.527ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.062 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.062 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 3.527ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } {  } {  } "" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~CLKDRUSER register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\] register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[2\] 415.45 MHz 2.407 ns Internal " "Info: Clock \"altera_internal_jtag~CLKDRUSER\" has Internal fmax of 415.45 MHz between source register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\]\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[2\]\" (period= 2.407 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.192 ns + Longest register register " "Info: + Longest register to register delay is 2.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\] 1 REG LCFF_X41_Y21_N3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y21_N3; Fanout = 9; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.419 ns) 0.766 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~4 2 COMB LCCOMB_X41_Y21_N14 1 " "Info: 2: + IC(0.347 ns) + CELL(0.419 ns) = 0.766 ns; Loc. = LCCOMB_X41_Y21_N14; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~4 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 982 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 1.306 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~5 3 COMB LCCOMB_X41_Y21_N16 1 " "Info: 3: + IC(0.265 ns) + CELL(0.275 ns) = 1.306 ns; Loc. = LCCOMB_X41_Y21_N16; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~4 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~5 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 982 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.149 ns) 2.108 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[2\]~feeder 4 COMB LCCOMB_X40_Y21_N4 1 " "Info: 4: + IC(0.653 ns) + CELL(0.149 ns) = 2.108 ns; Loc. = LCCOMB_X40_Y21_N4; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[2\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.802 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~5 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]~feeder } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.192 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[2\] 5 REG LCFF_X40_Y21_N5 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.192 ns; Loc. = LCFF_X40_Y21_N5; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]~feeder pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.927 ns ( 42.29 % ) " "Info: Total cell delay = 0.927 ns ( 42.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.265 ns ( 57.71 % ) " "Info: Total interconnect delay = 1.265 ns ( 57.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~4 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~5 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]~feeder pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.192 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~4 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~5 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]~feeder {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] {} } { 0.000ns 0.347ns 0.265ns 0.653ns 0.000ns } { 0.000ns 0.419ns 0.275ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER destination 4.720 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to destination register is 4.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.000 ns) 3.158 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G1 23 " "Info: 2: + IC(3.158 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G1; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.158 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 4.720 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[2\] 3 REG LCFF_X40_Y21_N5 1 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 4.720 ns; Loc. = LCFF_X40_Y21_N5; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.38 % ) " "Info: Total cell delay = 0.537 ns ( 11.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.183 ns ( 88.62 % ) " "Info: Total interconnect delay = 4.183 ns ( 88.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.720 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.720 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] {} } { 0.000ns 3.158ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER source 4.721 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to source register is 4.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.000 ns) 3.158 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G1 23 " "Info: 2: + IC(3.158 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G1; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.158 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 4.721 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\] 3 REG LCFF_X41_Y21_N3 9 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 4.721 ns; Loc. = LCFF_X41_Y21_N3; Fanout = 9; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.37 % ) " "Info: Total cell delay = 0.537 ns ( 11.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.184 ns ( 88.63 % ) " "Info: Total interconnect delay = 4.184 ns ( 88.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.721 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.721 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} } { 0.000ns 3.158ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.720 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.720 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] {} } { 0.000ns 3.158ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.721 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.721 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} } { 0.000ns 3.158ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~4 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~5 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]~feeder pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.192 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~4 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~5 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]~feeder {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] {} } { 0.000ns 0.347ns 0.265ns 0.653ns 0.000ns } { 0.000ns 0.419ns 0.275ns 0.149ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.720 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.720 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] {} } { 0.000ns 3.158ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.721 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.721 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} } { 0.000ns 3.158ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:auto_hub\|shadow_irf_reg\[3\]\[0\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.415 ns register " "Info: tsu for register \"sld_hub:auto_hub\|shadow_irf_reg\[3\]\[0\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.415 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.885 ns + Longest pin register " "Info: + Longest pin to register delay is 5.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 26; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.594 ns) + CELL(0.419 ns) 3.013 ns sld_hub:auto_hub\|irf_proc~0 2 COMB LCCOMB_X17_Y21_N12 4 " "Info: 2: + IC(2.594 ns) + CELL(0.419 ns) = 3.013 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 4; COMB Node = 'sld_hub:auto_hub\|irf_proc~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.013 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.150 ns) 3.908 ns sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\]~4 3 COMB LCCOMB_X18_Y20_N6 2 " "Info: 3: + IC(0.745 ns) + CELL(0.150 ns) = 3.908 ns; Loc. = LCCOMB_X18_Y20_N6; Fanout = 2; COMB Node = 'sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[1][0]~4 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 4.303 ns sld_hub:auto_hub\|shadow_irf_reg\[3\]\[0\]~17 4 COMB LCCOMB_X18_Y20_N2 5 " "Info: 4: + IC(0.245 ns) + CELL(0.150 ns) = 4.303 ns; Loc. = LCCOMB_X18_Y20_N2; Fanout = 5; COMB Node = 'sld_hub:auto_hub\|shadow_irf_reg\[3\]\[0\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { sld_hub:auto_hub|shadow_irf_reg[1][0]~4 sld_hub:auto_hub|shadow_irf_reg[3][0]~17 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.660 ns) 5.885 ns sld_hub:auto_hub\|shadow_irf_reg\[3\]\[0\] 5 REG LCFF_X16_Y21_N13 1 " "Info: 5: + IC(0.922 ns) + CELL(0.660 ns) = 5.885 ns; Loc. = LCFF_X16_Y21_N13; Fanout = 1; REG Node = 'sld_hub:auto_hub\|shadow_irf_reg\[3\]\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { sld_hub:auto_hub|shadow_irf_reg[3][0]~17 sld_hub:auto_hub|shadow_irf_reg[3][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 23.43 % ) " "Info: Total cell delay = 1.379 ns ( 23.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.506 ns ( 76.57 % ) " "Info: Total interconnect delay = 4.506 ns ( 76.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.885 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[1][0]~4 sld_hub:auto_hub|shadow_irf_reg[3][0]~17 sld_hub:auto_hub|shadow_irf_reg[3][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.885 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|shadow_irf_reg[1][0]~4 {} sld_hub:auto_hub|shadow_irf_reg[3][0]~17 {} sld_hub:auto_hub|shadow_irf_reg[3][0] {} } { 0.000ns 2.594ns 0.745ns 0.245ns 0.922ns } { 0.000ns 0.419ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.434 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 171 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 4.434 ns sld_hub:auto_hub\|shadow_irf_reg\[3\]\[0\] 3 REG LCFF_X16_Y21_N13 1 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 4.434 ns; Loc. = LCFF_X16_Y21_N13; Fanout = 1; REG Node = 'sld_hub:auto_hub\|shadow_irf_reg\[3\]\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[3][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.11 % ) " "Info: Total cell delay = 0.537 ns ( 12.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.897 ns ( 87.89 % ) " "Info: Total interconnect delay = 3.897 ns ( 87.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.434 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[3][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.434 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|shadow_irf_reg[3][0] {} } { 0.000ns 2.874ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.885 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[1][0]~4 sld_hub:auto_hub|shadow_irf_reg[3][0]~17 sld_hub:auto_hub|shadow_irf_reg[3][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.885 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|shadow_irf_reg[1][0]~4 {} sld_hub:auto_hub|shadow_irf_reg[3][0]~17 {} sld_hub:auto_hub|shadow_irf_reg[3][0] {} } { 0.000ns 2.594ns 0.745ns 0.245ns 0.922ns } { 0.000ns 0.419ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.434 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[3][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.434 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|shadow_irf_reg[3][0] {} } { 0.000ns 2.874ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 2.353 ns register " "Info: th for register \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.353 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.441 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 171 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 4.441 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\] 3 REG LCFF_X18_Y19_N25 3 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 4.441 ns; Loc. = LCFF_X18_Y19_N25; Fanout = 3; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.904 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.904 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] {} } { 0.000ns 2.874ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.354 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 26; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.150 ns) 2.270 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt~1 2 COMB LCCOMB_X18_Y19_N24 1 " "Info: 2: + IC(2.120 ns) + CELL(0.150 ns) = 2.270 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.270 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1025 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.354 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\] 3 REG LCFF_X18_Y19_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.354 ns; Loc. = LCFF_X18_Y19_N25; Fanout = 3; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 9.94 % ) " "Info: Total cell delay = 0.234 ns ( 9.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 90.06 % ) " "Info: Total interconnect delay = 2.120 ns ( 90.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] {} } { 0.000ns 2.120ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] {} } { 0.000ns 2.874ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] {} } { 0.000ns 2.120ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 08 16:08:31 2016 " "Info: Processing ended: Mon Feb 08 16:08:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
