begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright (c) 1992, 1993  *	The Regents of the University of California.  All rights reserved.  *  * This software was developed by the Computer Systems Engineering group  * at Lawrence Berkeley Laboratory under DARPA contract BG 91-66 and  * contributed to Berkeley.  *  * All advertising materials mentioning features or use of this software  * must display the following acknowledgement:  *	This product includes software developed by the University of  *	California, Lawrence Berkeley Laboratory.  *  * %sccs.include.redist.c%  *  *	@(#)fpu.c	8.1 (Berkeley) %G%  *  * from: $Header: fpu.c,v 1.3 92/11/26 01:39:42 torek Exp $  */
end_comment

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/proc.h>
end_include

begin_include
include|#
directive|include
file|<sys/signal.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/syslog.h>
end_include

begin_include
include|#
directive|include
file|<machine/instr.h>
end_include

begin_include
include|#
directive|include
file|<machine/reg.h>
end_include

begin_include
include|#
directive|include
file|<sparc/fpu/fpu_emu.h>
end_include

begin_comment
comment|/*  * fpu_execute returns the following error numbers (0 = no error):  */
end_comment

begin_define
define|#
directive|define
name|FPE
value|1
end_define

begin_comment
comment|/* take a floating point exception */
end_comment

begin_define
define|#
directive|define
name|NOTFPU
value|2
end_define

begin_comment
comment|/* not an FPU instruction */
end_comment

begin_comment
comment|/*  * Translate current exceptions into `first' exception.  The  * bits go the wrong way for ffs() (0x10 is most important, etc).  * There are only 5, so do it the obvious way.  */
end_comment

begin_define
define|#
directive|define
name|X1
parameter_list|(
name|x
parameter_list|)
value|x
end_define

begin_define
define|#
directive|define
name|X2
parameter_list|(
name|x
parameter_list|)
value|x,x
end_define

begin_define
define|#
directive|define
name|X4
parameter_list|(
name|x
parameter_list|)
value|x,x,x,x
end_define

begin_define
define|#
directive|define
name|X8
parameter_list|(
name|x
parameter_list|)
value|X4(x),X4(x)
end_define

begin_define
define|#
directive|define
name|X16
parameter_list|(
name|x
parameter_list|)
value|X8(x),X8(x)
end_define

begin_decl_stmt
specifier|static
name|char
name|cx_to_trapx
index|[]
init|=
block|{
name|X1
argument_list|(
name|FSR_NX
argument_list|)
block|,
name|X2
argument_list|(
name|FSR_DZ
argument_list|)
block|,
name|X4
argument_list|(
name|FSR_UF
argument_list|)
block|,
name|X8
argument_list|(
name|FSR_OF
argument_list|)
block|,
name|X16
argument_list|(
argument|FSR_NV
argument_list|)
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u_char
name|fpu_codes
index|[]
init|=
block|{
name|X1
argument_list|(
name|FPE_FLTINEX_TRAP
argument_list|)
block|,
name|X2
argument_list|(
name|FPE_FLTDIV_TRAP
argument_list|)
block|,
name|X4
argument_list|(
name|FPE_FLTUND_TRAP
argument_list|)
block|,
name|X8
argument_list|(
name|FPE_FLTOVF_TRAP
argument_list|)
block|,
name|X16
argument_list|(
argument|FPE_FLTOPERR_TRAP
argument_list|)
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/*  * The FPU gave us an exception.  Clean up the mess.  Note that the  * fp queue can only have FPops in it, never load/store FP registers  * nor FBfcc instructions.  Experiments with `crashme' prove that  * unknown FPops do enter the queue, however.  */
end_comment

begin_expr_stmt
name|fpu_cleanup
argument_list|(
name|p
argument_list|,
name|fs
argument_list|)
specifier|register
expr|struct
name|proc
operator|*
name|p
expr_stmt|;
end_expr_stmt

begin_decl_stmt
specifier|register
name|struct
name|fpstate
modifier|*
name|fs
decl_stmt|;
end_decl_stmt

begin_block
block|{
specifier|register
name|int
name|i
decl_stmt|,
name|fsr
init|=
name|fs
operator|->
name|fs_fsr
decl_stmt|,
name|error
decl_stmt|;
name|union
name|instr
name|instr
decl_stmt|;
name|struct
name|fpemu
name|fe
decl_stmt|;
switch|switch
condition|(
operator|(
name|fsr
operator|>>
name|FSR_FTT_SHIFT
operator|)
operator|&
name|FSR_FTT_MASK
condition|)
block|{
case|case
name|FSR_TT_NONE
case|:
name|panic
argument_list|(
literal|"fpu_cleanup 1"
argument_list|)
expr_stmt|;
comment|/* ??? */
break|break;
case|case
name|FSR_TT_IEEE
case|:
comment|/* XXX missing trap address! */
if|if
condition|(
operator|(
name|i
operator|=
name|fsr
operator|&
name|FSR_CX
operator|)
operator|==
literal|0
condition|)
name|panic
argument_list|(
literal|"fpu ieee trap, but no exception"
argument_list|)
expr_stmt|;
name|trapsignal
argument_list|(
name|p
argument_list|,
name|SIGFPE
argument_list|,
name|fpu_codes
index|[
name|i
operator|-
literal|1
index|]
argument_list|)
expr_stmt|;
break|break;
comment|/* XXX should return, but queue remains */
case|case
name|FSR_TT_UNFIN
case|:
case|case
name|FSR_TT_UNIMP
case|:
if|if
condition|(
name|fs
operator|->
name|fs_qsize
operator|==
literal|0
condition|)
name|panic
argument_list|(
literal|"fpu_cleanup 2"
argument_list|)
expr_stmt|;
break|break;
case|case
name|FSR_TT_SEQ
case|:
name|panic
argument_list|(
literal|"fpu sequence error"
argument_list|)
expr_stmt|;
comment|/* NOTREACHED */
case|case
name|FSR_TT_HWERR
case|:
name|log
argument_list|(
name|LOG_ERR
argument_list|,
literal|"fpu hardware error (%s[%d])\n"
argument_list|,
name|p
operator|->
name|p_comm
argument_list|,
name|p
operator|->
name|p_pid
argument_list|)
expr_stmt|;
name|uprintf
argument_list|(
literal|"%s[%d]: fpu hardware error\n"
argument_list|,
name|p
operator|->
name|p_comm
argument_list|,
name|p
operator|->
name|p_pid
argument_list|)
expr_stmt|;
name|trapsignal
argument_list|(
name|p
argument_list|,
name|SIGFPE
argument_list|,
operator|-
literal|1
argument_list|)
expr_stmt|;
comment|/* ??? */
goto|goto
name|out
goto|;
default|default:
name|printf
argument_list|(
literal|"fsr=%x\n"
argument_list|,
name|fsr
argument_list|)
expr_stmt|;
name|panic
argument_list|(
literal|"fpu error"
argument_list|)
expr_stmt|;
block|}
comment|/* emulate the instructions left in the queue */
name|fe
operator|.
name|fe_fpstate
operator|=
name|fs
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|fs
operator|->
name|fs_qsize
condition|;
name|i
operator|++
control|)
block|{
name|instr
operator|.
name|i_int
operator|=
name|fs
operator|->
name|fs_queue
index|[
name|i
index|]
operator|.
name|fq_instr
expr_stmt|;
if|if
condition|(
name|instr
operator|.
name|i_any
operator|.
name|i_op
operator|!=
name|IOP_reg
operator|||
operator|(
name|instr
operator|.
name|i_op3
operator|.
name|i_op3
operator|!=
name|IOP3_FPop1
operator|&&
name|instr
operator|.
name|i_op3
operator|.
name|i_op3
operator|!=
name|IOP3_FPop2
operator|)
condition|)
name|panic
argument_list|(
literal|"bogus fpu queue"
argument_list|)
expr_stmt|;
name|error
operator|=
name|fpu_execute
argument_list|(
operator|&
name|fe
argument_list|,
name|instr
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|error
condition|)
block|{
case|case
literal|0
case|:
continue|continue;
case|case
name|FPE
case|:
name|trapsignal
argument_list|(
name|p
argument_list|,
name|SIGFPE
argument_list|,
name|fpu_codes
index|[
operator|(
name|fs
operator|->
name|fs_fsr
operator|&
name|FSR_CX
operator|)
operator|-
literal|1
index|]
argument_list|)
expr_stmt|;
break|break;
case|case
name|NOTFPU
case|:
name|trapsignal
argument_list|(
name|p
argument_list|,
name|SIGILL
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* ??? code?  */
break|break;
default|default:
name|panic
argument_list|(
literal|"fpu_cleanup 3"
argument_list|)
expr_stmt|;
comment|/* NOTREACHED */
block|}
comment|/* XXX should stop here, but queue remains */
block|}
name|out
label|:
name|fs
operator|->
name|fs_qsize
operator|=
literal|0
expr_stmt|;
block|}
end_block

begin_ifdef
ifdef|#
directive|ifdef
name|notyet
end_ifdef

begin_comment
comment|/*  * If we have no FPU at all (are there any machines like this out  * there!?) we have to emulate each instruction, and we need a pointer  * to the trapframe so that we can step over them and do FBfcc's.  * We know the `queue' is empty, though; we just want to emulate  * the instruction at tf->tf_pc.  */
end_comment

begin_macro
name|fpu_emulate
argument_list|(
argument|p
argument_list|,
argument|tf
argument_list|,
argument|fs
argument_list|)
end_macro

begin_decl_stmt
name|struct
name|proc
modifier|*
name|p
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|register
name|struct
name|trapframe
modifier|*
name|tf
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|register
name|struct
name|fpstate
modifier|*
name|fs
decl_stmt|;
end_decl_stmt

begin_block
block|{
do|do
block|{
name|fetch
name|instr
name|from
name|pc
name|decode
if|if
condition|(
name|integer
name|instr
condition|)
block|{
comment|/* 			 * We do this here, rather than earlier, to avoid 			 * losing even more badly than usual. 			 */
if|if
condition|(
name|p
operator|->
name|p_addr
operator|->
name|u_pcb
operator|.
name|pcb_uw
condition|)
block|{
name|write_user_windows
argument_list|()
expr_stmt|;
if|if
condition|(
name|rwindow_save
argument_list|(
name|p
argument_list|)
condition|)
name|sigexit
argument_list|(
name|p
argument_list|,
name|SIGILL
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|loadstore
condition|)
block|{
name|do_it
expr_stmt|;
name|pc
operator|=
name|npc
operator|,
name|npc
operator|+=
literal|4
block|}
elseif|else
if|if
condition|(
name|fbfcc
condition|)
block|{
name|do_annul_stuff
expr_stmt|;
block|}
else|else
return|return;
block|}
elseif|else
if|if
condition|(
name|fpu
name|instr
condition|)
block|{
name|fe
operator|.
name|fe_fsr
operator|=
name|fs
operator|->
name|fs_fsr
operator|&=
operator|~
name|FSR_CX
expr_stmt|;
name|error
operator|=
name|fpu_execute
argument_list|(
operator|&
name|fe
argument_list|,
name|fs
argument_list|,
name|instr
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|error
condition|)
block|{
name|etc
expr_stmt|;
block|}
block|}
else|else
return|return;
if|if
condition|(
name|want
name|to
name|reschedule
condition|)
return|return;
block|}
do|while
condition|(
name|error
operator|==
literal|0
condition|)
do|;
block|}
end_block

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/*  * Execute an FPU instruction (one that runs entirely in the FPU; not  * FBfcc or STF, for instance).  On return, fe->fe_fs->fs_fsr will be  * modified to reflect the setting the hardware would have left.  *  * Note that we do not catch all illegal opcodes, so you can, for instance,  * multiply two integers this way.  */
end_comment

begin_function
name|int
name|fpu_execute
parameter_list|(
name|fe
parameter_list|,
name|instr
parameter_list|)
specifier|register
name|struct
name|fpemu
modifier|*
name|fe
decl_stmt|;
name|union
name|instr
name|instr
decl_stmt|;
block|{
specifier|register
name|struct
name|fpn
modifier|*
name|fp
decl_stmt|;
specifier|register
name|int
name|opf
decl_stmt|,
name|rs1
decl_stmt|,
name|rs2
decl_stmt|,
name|rd
decl_stmt|,
name|type
decl_stmt|,
name|mask
decl_stmt|,
name|fsr
decl_stmt|,
name|cx
decl_stmt|;
specifier|register
name|struct
name|fpstate
modifier|*
name|fs
decl_stmt|;
name|u_int
name|space
index|[
literal|4
index|]
decl_stmt|;
comment|/* 	 * `Decode' and execute instruction.  Start with no exceptions. 	 * The type of any i_opf opcode is in the bottom two bits, so we 	 * squish them out here. 	 */
name|opf
operator|=
name|instr
operator|.
name|i_opf
operator|.
name|i_opf
expr_stmt|;
name|type
operator|=
name|opf
operator|&
literal|3
expr_stmt|;
name|mask
operator|=
literal|"\0\0\1\3"
index|[
name|type
index|]
expr_stmt|;
name|rs1
operator|=
name|instr
operator|.
name|i_opf
operator|.
name|i_rs1
operator|&
operator|~
name|mask
expr_stmt|;
name|rs2
operator|=
name|instr
operator|.
name|i_opf
operator|.
name|i_rs2
operator|&
operator|~
name|mask
expr_stmt|;
name|rd
operator|=
name|instr
operator|.
name|i_opf
operator|.
name|i_rd
operator|&
operator|~
name|mask
expr_stmt|;
ifdef|#
directive|ifdef
name|notdef
if|if
condition|(
operator|(
name|rs1
operator||
name|rs2
operator||
name|rd
operator|)
operator|&
name|mask
condition|)
return|return
operator|(
name|BADREG
operator|)
return|;
endif|#
directive|endif
name|fs
operator|=
name|fe
operator|->
name|fe_fpstate
expr_stmt|;
name|fe
operator|->
name|fe_fsr
operator|=
name|fs
operator|->
name|fs_fsr
operator|&
operator|~
name|FSR_CX
expr_stmt|;
name|fe
operator|->
name|fe_cx
operator|=
literal|0
expr_stmt|;
switch|switch
condition|(
name|opf
operator|>>=
literal|2
condition|)
block|{
default|default:
return|return
operator|(
name|NOTFPU
operator|)
return|;
case|case
name|FMOV
operator|>>
literal|2
case|:
comment|/* these should all be pretty obvious */
name|rs1
operator|=
name|fs
operator|->
name|fs_regs
index|[
name|rs2
index|]
expr_stmt|;
goto|goto
name|mov
goto|;
case|case
name|FNEG
operator|>>
literal|2
case|:
name|rs1
operator|=
name|fs
operator|->
name|fs_regs
index|[
name|rs2
index|]
operator|^
operator|(
literal|1
operator|<<
literal|31
operator|)
expr_stmt|;
goto|goto
name|mov
goto|;
case|case
name|FABS
operator|>>
literal|2
case|:
name|rs1
operator|=
name|fs
operator|->
name|fs_regs
index|[
name|rs2
index|]
operator|&
operator|~
operator|(
literal|1
operator|<<
literal|31
operator|)
expr_stmt|;
name|mov
label|:
name|fs
operator|->
name|fs_regs
index|[
name|rd
index|]
operator|=
name|rs1
expr_stmt|;
name|fs
operator|->
name|fs_fsr
operator|=
name|fe
operator|->
name|fe_fsr
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
comment|/* success */
case|case
name|FSQRT
operator|>>
literal|2
case|:
name|fpu_explode
argument_list|(
name|fe
argument_list|,
operator|&
name|fe
operator|->
name|fe_f1
argument_list|,
name|type
argument_list|,
name|rs2
argument_list|)
expr_stmt|;
name|fp
operator|=
name|fpu_sqrt
argument_list|(
name|fe
argument_list|)
expr_stmt|;
break|break;
case|case
name|FADD
operator|>>
literal|2
case|:
name|fpu_explode
argument_list|(
name|fe
argument_list|,
operator|&
name|fe
operator|->
name|fe_f1
argument_list|,
name|type
argument_list|,
name|rs1
argument_list|)
expr_stmt|;
name|fpu_explode
argument_list|(
name|fe
argument_list|,
operator|&
name|fe
operator|->
name|fe_f2
argument_list|,
name|type
argument_list|,
name|rs2
argument_list|)
expr_stmt|;
name|fp
operator|=
name|fpu_add
argument_list|(
name|fe
argument_list|)
expr_stmt|;
break|break;
case|case
name|FSUB
operator|>>
literal|2
case|:
name|fpu_explode
argument_list|(
name|fe
argument_list|,
operator|&
name|fe
operator|->
name|fe_f1
argument_list|,
name|type
argument_list|,
name|rs1
argument_list|)
expr_stmt|;
name|fpu_explode
argument_list|(
name|fe
argument_list|,
operator|&
name|fe
operator|->
name|fe_f2
argument_list|,
name|type
argument_list|,
name|rs2
argument_list|)
expr_stmt|;
name|fp
operator|=
name|fpu_sub
argument_list|(
name|fe
argument_list|)
expr_stmt|;
break|break;
case|case
name|FMUL
operator|>>
literal|2
case|:
name|fpu_explode
argument_list|(
name|fe
argument_list|,
operator|&
name|fe
operator|->
name|fe_f1
argument_list|,
name|type
argument_list|,
name|rs1
argument_list|)
expr_stmt|;
name|fpu_explode
argument_list|(
name|fe
argument_list|,
operator|&
name|fe
operator|->
name|fe_f2
argument_list|,
name|type
argument_list|,
name|rs2
argument_list|)
expr_stmt|;
name|fp
operator|=
name|fpu_mul
argument_list|(
name|fe
argument_list|)
expr_stmt|;
break|break;
case|case
name|FDIV
operator|>>
literal|2
case|:
name|fpu_explode
argument_list|(
name|fe
argument_list|,
operator|&
name|fe
operator|->
name|fe_f1
argument_list|,
name|type
argument_list|,
name|rs1
argument_list|)
expr_stmt|;
name|fpu_explode
argument_list|(
name|fe
argument_list|,
operator|&
name|fe
operator|->
name|fe_f2
argument_list|,
name|type
argument_list|,
name|rs2
argument_list|)
expr_stmt|;
name|fp
operator|=
name|fpu_div
argument_list|(
name|fe
argument_list|)
expr_stmt|;
break|break;
case|case
name|FCMP
operator|>>
literal|2
case|:
name|fpu_explode
argument_list|(
name|fe
argument_list|,
operator|&
name|fe
operator|->
name|fe_f1
argument_list|,
name|type
argument_list|,
name|rs1
argument_list|)
expr_stmt|;
name|fpu_explode
argument_list|(
name|fe
argument_list|,
operator|&
name|fe
operator|->
name|fe_f2
argument_list|,
name|type
argument_list|,
name|rs2
argument_list|)
expr_stmt|;
name|fpu_compare
argument_list|(
name|fe
argument_list|,
literal|0
argument_list|)
expr_stmt|;
goto|goto
name|cmpdone
goto|;
case|case
name|FCMPE
operator|>>
literal|2
case|:
name|fpu_explode
argument_list|(
name|fe
argument_list|,
operator|&
name|fe
operator|->
name|fe_f1
argument_list|,
name|type
argument_list|,
name|rs1
argument_list|)
expr_stmt|;
name|fpu_explode
argument_list|(
name|fe
argument_list|,
operator|&
name|fe
operator|->
name|fe_f2
argument_list|,
name|type
argument_list|,
name|rs2
argument_list|)
expr_stmt|;
name|fpu_compare
argument_list|(
name|fe
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|cmpdone
label|:
comment|/* 		 * The only possible exception here is NV; catch it 		 * early and get out, as there is no result register. 		 */
name|cx
operator|=
name|fe
operator|->
name|fe_cx
expr_stmt|;
name|fsr
operator|=
name|fe
operator|->
name|fe_fsr
operator||
operator|(
name|cx
operator|<<
name|FSR_CX_SHIFT
operator|)
expr_stmt|;
if|if
condition|(
name|cx
operator|!=
literal|0
condition|)
block|{
if|if
condition|(
name|fsr
operator|&
operator|(
name|FSR_NV
operator|<<
name|FSR_TEM_SHIFT
operator|)
condition|)
block|{
name|fs
operator|->
name|fs_fsr
operator|=
operator|(
name|fsr
operator|&
operator|~
name|FSR_FTT
operator|)
operator||
operator|(
name|FSR_TT_IEEE
operator|<<
name|FSR_FTT_SHIFT
operator|)
expr_stmt|;
return|return
operator|(
name|FPE
operator|)
return|;
block|}
name|fsr
operator||=
name|FSR_NV
operator|<<
name|FSR_AX_SHIFT
expr_stmt|;
block|}
name|fs
operator|->
name|fs_fsr
operator|=
name|fsr
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
case|case
name|FSMULD
operator|>>
literal|2
case|:
case|case
name|FDMULX
operator|>>
literal|2
case|:
if|if
condition|(
name|type
operator|==
name|FTYPE_EXT
condition|)
return|return
operator|(
name|NOTFPU
operator|)
return|;
name|fpu_explode
argument_list|(
name|fe
argument_list|,
operator|&
name|fe
operator|->
name|fe_f1
argument_list|,
name|type
argument_list|,
name|rs1
argument_list|)
expr_stmt|;
name|fpu_explode
argument_list|(
name|fe
argument_list|,
operator|&
name|fe
operator|->
name|fe_f2
argument_list|,
name|type
argument_list|,
name|rs2
argument_list|)
expr_stmt|;
name|type
operator|++
expr_stmt|;
comment|/* single to double, or double to quad */
name|fp
operator|=
name|fpu_mul
argument_list|(
name|fe
argument_list|)
expr_stmt|;
break|break;
case|case
name|FTOS
operator|>>
literal|2
case|:
case|case
name|FTOD
operator|>>
literal|2
case|:
case|case
name|FTOX
operator|>>
literal|2
case|:
case|case
name|FTOI
operator|>>
literal|2
case|:
name|fpu_explode
argument_list|(
name|fe
argument_list|,
name|fp
operator|=
operator|&
name|fe
operator|->
name|fe_f1
argument_list|,
name|type
argument_list|,
name|rs2
argument_list|)
expr_stmt|;
name|type
operator|=
name|opf
operator|&
literal|3
expr_stmt|;
comment|/* sneaky; depends on instruction encoding */
break|break;
block|}
comment|/* 	 * ALU operation is complete.  Collapse the result and then check 	 * for exceptions.  If we got any, and they are enabled, do not 	 * alter the destination register, just stop with an exception. 	 * Otherwise set new current exceptions and accrue. 	 */
name|fpu_implode
argument_list|(
name|fe
argument_list|,
name|fp
argument_list|,
name|type
argument_list|,
name|space
argument_list|)
expr_stmt|;
name|cx
operator|=
name|fe
operator|->
name|fe_cx
expr_stmt|;
name|fsr
operator|=
name|fe
operator|->
name|fe_fsr
expr_stmt|;
if|if
condition|(
name|cx
operator|!=
literal|0
condition|)
block|{
name|mask
operator|=
operator|(
name|fsr
operator|>>
name|FSR_TEM_SHIFT
operator|)
operator|&
name|FSR_TEM_MASK
expr_stmt|;
if|if
condition|(
name|cx
operator|&
name|mask
condition|)
block|{
comment|/* not accrued??? */
name|fs
operator|->
name|fs_fsr
operator|=
operator|(
name|fsr
operator|&
operator|~
name|FSR_FTT
operator|)
operator||
operator|(
name|FSR_TT_IEEE
operator|<<
name|FSR_FTT_SHIFT
operator|)
operator||
operator|(
name|cx_to_trapx
index|[
operator|(
name|cx
operator|&
name|mask
operator|)
operator|-
literal|1
index|]
operator|<<
name|FSR_CX_SHIFT
operator|)
expr_stmt|;
return|return
operator|(
name|FPE
operator|)
return|;
block|}
name|fsr
operator||=
operator|(
name|cx
operator|<<
name|FSR_CX_SHIFT
operator|)
operator||
operator|(
name|cx
operator|<<
name|FSR_AX_SHIFT
operator|)
expr_stmt|;
block|}
name|fs
operator|->
name|fs_fsr
operator|=
name|fsr
expr_stmt|;
name|fs
operator|->
name|fs_regs
index|[
name|rd
index|]
operator|=
name|space
index|[
literal|0
index|]
expr_stmt|;
if|if
condition|(
name|type
operator|>=
name|FTYPE_DBL
condition|)
block|{
name|fs
operator|->
name|fs_regs
index|[
name|rd
operator|+
literal|1
index|]
operator|=
name|space
index|[
literal|1
index|]
expr_stmt|;
if|if
condition|(
name|type
operator|>
name|FTYPE_DBL
condition|)
block|{
name|fs
operator|->
name|fs_regs
index|[
name|rd
operator|+
literal|2
index|]
operator|=
name|space
index|[
literal|2
index|]
expr_stmt|;
name|fs
operator|->
name|fs_regs
index|[
name|rd
operator|+
literal|3
index|]
operator|=
name|space
index|[
literal|3
index|]
expr_stmt|;
block|}
block|}
return|return
operator|(
literal|0
operator|)
return|;
comment|/* success */
block|}
end_function

end_unit

