{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680974187151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680974187157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 19:16:27 2023 " "Processing started: Sat Apr  8 19:16:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680974187157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974187157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga-master -c fpga-master " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga-master -c fpga-master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974187157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680974187332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/AvalonMM_hyperRamS27KLO641_interface_controlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/AvalonMM_hyperRamS27KLO641_interface_controlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_hyperRamS27KL0641_interface_controlUnit-fsm " "Found design unit 1: AvalonMM_hyperRamS27KL0641_interface_controlUnit-fsm" {  } { { "tb/AvalonMM_hyperRamS27KLO641_interface_controlUnit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/tb/AvalonMM_hyperRamS27KLO641_interface_controlUnit.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974197596 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_hyperRamS27KL0641_interface_controlUnit " "Found entity 1: AvalonMM_hyperRamS27KL0641_interface_controlUnit" {  } { { "tb/AvalonMM_hyperRamS27KLO641_interface_controlUnit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/tb/AvalonMM_hyperRamS27KLO641_interface_controlUnit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974197596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974197596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/AvalonMM_hyperRamS27KLO641_interface_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/AvalonMM_hyperRamS27KLO641_interface_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_hyperRamS27KL0641_interface_testbench-behavior " "Found design unit 1: AvalonMM_hyperRamS27KL0641_interface_testbench-behavior" {  } { { "tb/AvalonMM_hyperRamS27KLO641_interface_testbench.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/tb/AvalonMM_hyperRamS27KLO641_interface_testbench.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974197597 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_hyperRamS27KL0641_interface_testbench " "Found entity 1: AvalonMM_hyperRamS27KL0641_interface_testbench" {  } { { "tb/AvalonMM_hyperRamS27KLO641_interface_testbench.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/tb/AvalonMM_hyperRamS27KLO641_interface_testbench.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974197597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974197597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/input_output_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/input_output_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_output_generator-behavior " "Found design unit 1: input_output_generator-behavior" {  } { { "tb/input_output_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/tb/input_output_generator.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974197598 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_output_generator " "Found entity 1: input_output_generator" {  } { { "tb/input_output_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/tb/input_output_generator.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974197598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974197598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/clk_rst_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/clk_rst_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_rst_generator-behavior " "Found design unit 1: clk_rst_generator-behavior" {  } { { "tb/clk_rst_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/tb/clk_rst_generator.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974197598 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_rst_generator " "Found entity 1: clk_rst_generator" {  } { { "tb/clk_rst_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/tb/clk_rst_generator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974197598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974197598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ssram8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ssram8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssram8-behavior " "Found design unit 1: ssram8-behavior" {  } { { "src/ssram8.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/src/ssram8.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974197599 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssram8 " "Found entity 1: ssram8" {  } { { "src/ssram8.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/src/ssram8.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974197599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974197599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "src/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/src/reg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974197600 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "src/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/src/reg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974197600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974197600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behavior " "Found design unit 1: mux_2to1-behavior" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/src/mux_2to1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974197600 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/src/mux_2to1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974197600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974197600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AvalonMM_hyperRamS27KL0641_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AvalonMM_hyperRamS27KL0641_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_hyperRamS27KL0641_interface-rtl " "Found design unit 1: AvalonMM_hyperRamS27KL0641_interface-rtl" {  } { { "AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/AvalonMM_hyperRamS27KL0641_interface.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974197601 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_hyperRamS27KL0641_interface " "Found entity 1: AvalonMM_hyperRamS27KL0641_interface" {  } { { "AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/AvalonMM_hyperRamS27KL0641_interface.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974197601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974197601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga-master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga-master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master-behavioural " "Found design unit 1: master-behavioural" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974197602 ""} { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "fpga-master.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/fpga-master.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974197602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974197602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myAltPll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myAltPll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myaltpll-SYN " "Found design unit 1: myaltpll-SYN" {  } { { "myAltPll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/myAltPll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974197603 ""} { "Info" "ISGN_ENTITY_NAME" "1 myAltPll " "Found entity 1: myAltPll" {  } { { "myAltPll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/myAltPll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680974197603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974197603 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "ssram8_out std_logic AvalonMM_hyperRamS27KL0641_interface.vhd(213) " "VHDL error at AvalonMM_hyperRamS27KL0641_interface.vhd(213): type of identifier \"ssram8_out\" does not agree with its usage as \"std_logic\" type" {  } { { "AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/AvalonMM_hyperRamS27KL0641_interface.vhd" 213 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1680974197605 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out ssram8_valid AvalonMM_hyperRamS27KL0641_interface.vhd(213) " "VHDL error at AvalonMM_hyperRamS27KL0641_interface.vhd(213): cannot associate formal port \"ssram8_valid\" of mode \"out\" with an expression" {  } { { "AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/fpga-master/AvalonMM_hyperRamS27KL0641_interface.vhd" 213 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1680974197605 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680974197698 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr  8 19:16:37 2023 " "Processing ended: Sat Apr  8 19:16:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680974197698 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680974197698 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680974197698 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680974197698 ""}
