## Power Distribution Network
We have to give the power supply to the chip using the command 

```
gen_pdn

```

## Routing

 Routing is performed with the following command

 ```
run_routing

```

The output with the simulation time 

![Screenshot 2024-03-24 155623](https://github.com/Ashutosh-3107/NASSCOM_VSD_SoC-_Design/assets/159696526/5c221b3c-0f04-4eed-b97c-4466c9073f78)

![Screenshot 2024-03-24 155649](https://github.com/Ashutosh-3107/NASSCOM_VSD_SoC-_Design/assets/159696526/e06cdec0-d0fc-4d42-b11c-4297d9298b7b)

We can see that there are no drc and timing violations

## Viewing the final GDSII  Layout

def.png file

![Screenshot 2024-03-24 160042](https://github.com/Ashutosh-3107/NASSCOM_VSD_SoC-_Design/assets/159696526/1faf961a-a34c-4bce-b2aa-78845a634ed0)

Using the magic layout tool we can view the def file

![Screenshot 2024-03-26 123327](https://github.com/Ashutosh-3107/NASSCOM_VSD_SoC-_Design/assets/159696526/1db3174b-df6e-4451-86da-8aed863d35eb)

![Screenshot 2024-03-26 123304](https://github.com/Ashutosh-3107/NASSCOM_VSD_SoC-_Design/assets/159696526/c7125611-deb1-4ea3-b49b-5bafbf5e1b92)





