IBANK,CBANK,OBANK,INPINP,INPINN,CLKPIN,OUTPIN,IOSTANDARD,VREF,DESIGN,
47,48,48,IO_L1P_AD11P_47,IO_L1N_AD11N_47,IO_L7P_HDGC_48,IO_L8P_HDGC_48,DIFF_HSTL_I,0.75,IBUFDS_IOSTANDARD_DIFF_HSTL_I,
47,48,48,IO_L1P_AD11P_47,IO_L1N_AD11N_47,IO_L7P_HDGC_48,IO_L8P_HDGC_48,DIFF_HSTL_I_18,0.75,IBUFDS_IOSTANDARD_DIFF_HSTL_I_18,
47,48,48,IO_L1P_AD11P_47,IO_L1N_AD11N_47,IO_L7P_HDGC_48,IO_L8P_HDGC_48,DIFF_HSUL_12,0.75,IBUFDS_IOSTANDARD_DIFF_HSUL_12,
47,48,48,IO_L1P_AD11P_47,IO_L1N_AD11N_47,IO_L7P_HDGC_48,IO_L8P_HDGC_48,DIFF_SSTL12,0.75,IBUFDS_IOSTANDARD_DIFF_SSTL12,
47,48,48,IO_L1P_AD11P_47,IO_L1N_AD11N_47,IO_L7P_HDGC_48,IO_L8P_HDGC_48,DIFF_SSTL135,0.75,IBUFDS_IOSTANDARD_DIFF_SSTL135,
47,48,48,IO_L1P_AD11P_47,IO_L1N_AD11N_47,IO_L7P_HDGC_48,IO_L8P_HDGC_48,DIFF_SSTL135_II,0.75,IBUFDS_IOSTANDARD_DIFF_SSTL135_II,
47,48,48,IO_L1P_AD11P_47,IO_L1N_AD11N_47,IO_L7P_HDGC_48,IO_L8P_HDGC_48,DIFF_SSTL15,0.75,IBUFDS_IOSTANDARD_DIFF_SSTL15,
47,48,48,IO_L1P_AD11P_47,IO_L1N_AD11N_47,IO_L7P_HDGC_48,IO_L8P_HDGC_48,DIFF_SSTL15_II,0.75,IBUFDS_IOSTANDARD_DIFF_SSTL15_II,
47,48,48,IO_L1P_AD11P_47,IO_L1N_AD11N_47,IO_L7P_HDGC_48,IO_L8P_HDGC_48,DIFF_SSTL18_I,0.75,IBUFDS_IOSTANDARD_DIFF_SSTL18_I,
47,48,48,IO_L1P_AD11P_47,IO_L1N_AD11N_47,IO_L7P_HDGC_48,IO_L8P_HDGC_48,DIFF_SSTL18_II,0.75,IBUFDS_IOSTANDARD_DIFF_SSTL18_II,
47,48,48,IO_L1P_AD11P_47,IO_L1N_AD11N_47,IO_L7P_HDGC_48,IO_L8P_HDGC_48,LVDS_25,0.75,IBUFDS_IOSTANDARD_LVDS_25,
47,48,48,IO_L1P_AD11P_47,IO_L1N_AD11N_47,IO_L7P_HDGC_48,IO_L8P_HDGC_48,SUB_LVDS,0.75,IBUFDS_IOSTANDARD_SUB_LVDS,
47,48,48,IO_L1P_AD11P_47,IO_L1N_AD11N_47,IO_L7P_HDGC_48,IO_L8P_HDGC_48,LVPECL,0.75,IBUFDS_IOSTANDARD_LVPECL,
47,48,48,IO_L1P_AD11P_47,IO_L1N_AD11N_47,IO_L7P_HDGC_48,IO_L8P_HDGC_48,SLVS_400_25,0.75,IBUFDS_IOSTANDARD_SLVS_400_25,
