-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    arr_6_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_5_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_4_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_3_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_2_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_1_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arg1_r_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_5_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln50 : IN STD_LOGIC_VECTOR (31 downto 0);
    arr_25_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    arr_25_out_ap_vld : OUT STD_LOGIC;
    arr_24_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    arr_24_out_ap_vld : OUT STD_LOGIC;
    arr_23_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    arr_23_out_ap_vld : OUT STD_LOGIC;
    arr_22_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    arr_22_out_ap_vld : OUT STD_LOGIC;
    arr_21_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    arr_21_out_ap_vld : OUT STD_LOGIC;
    arr_20_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    arr_20_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln44_fu_282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln50_cast_fu_240_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln50_cast_reg_525 : STD_LOGIC_VECTOR (62 downto 0);
    signal i_fu_88 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln44_fu_405_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_2_load_fu_279_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal arr_fu_92 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr_6_fu_369_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr_1_fu_96 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr_2_fu_100 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr_3_fu_104 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr_4_fu_108 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr_5_fu_112 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal mul_ln50_fu_236_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln50_fu_236_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln29_fu_306_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_316_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_316_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln50_fu_236_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal shl_ln2_fu_337_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_fu_345_p11 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal mul_ln50_fu_236_p10 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_condition_288 : BOOLEAN;
    signal ap_condition_291 : BOOLEAN;
    signal ap_condition_294 : BOOLEAN;
    signal ap_condition_297 : BOOLEAN;
    signal ap_condition_300 : BOOLEAN;
    signal ap_condition_307 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component fiat_25519_carry_square_mul_32ns_32ns_63_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (62 downto 0) );
    end component;


    component fiat_25519_carry_square_mux_8_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_square_mux_9_4_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        din2 : IN STD_LOGIC_VECTOR (63 downto 0);
        din3 : IN STD_LOGIC_VECTOR (63 downto 0);
        din4 : IN STD_LOGIC_VECTOR (63 downto 0);
        din5 : IN STD_LOGIC_VECTOR (63 downto 0);
        din6 : IN STD_LOGIC_VECTOR (63 downto 0);
        din7 : IN STD_LOGIC_VECTOR (63 downto 0);
        din8 : IN STD_LOGIC_VECTOR (63 downto 0);
        din9 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fiat_25519_carry_square_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_32ns_32ns_63_1_1_U42 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln50_fu_236_p0,
        din1 => mul_ln50_fu_236_p1,
        dout => mul_ln50_fu_236_p2);

    mux_8_3_32_1_1_U43 : component fiat_25519_carry_square_mux_8_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => arg1_r_2_reload,
        din3 => arg1_r_3_reload,
        din4 => arg1_r_4_reload,
        din5 => arg1_r_5_reload,
        din6 => arg1_r_6_reload,
        din7 => arg1_r_7_reload,
        din8 => tmp_4_fu_316_p9,
        dout => tmp_4_fu_316_p10);

    mux_9_4_64_1_1_U44 : component fiat_25519_carry_square_mux_9_4_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 64,
        din6_WIDTH => 64,
        din7_WIDTH => 64,
        din8_WIDTH => 64,
        din9_WIDTH => 4,
        dout_WIDTH => 64)
    port map (
        din0 => ap_const_lv64_0,
        din1 => ap_const_lv64_0,
        din2 => ap_const_lv64_0,
        din3 => arr_5_fu_112,
        din4 => arr_4_fu_108,
        din5 => arr_3_fu_104,
        din6 => arr_2_fu_100,
        din7 => arr_1_fu_96,
        din8 => arr_fu_92,
        din9 => i_fu_88,
        dout => tmp_5_fu_345_p11);

    flow_control_loop_pipe_sequential_init_U : component fiat_25519_carry_square_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    arr_1_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    arr_1_fu_96 <= arr_2_reload;
                elsif ((ap_const_boolean_1 = ap_condition_288)) then 
                    arr_1_fu_96 <= arr_6_fu_369_p2;
                end if;
            end if; 
        end if;
    end process;

    arr_2_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    arr_2_fu_100 <= arr_3_reload;
                elsif ((ap_const_boolean_1 = ap_condition_291)) then 
                    arr_2_fu_100 <= arr_6_fu_369_p2;
                end if;
            end if; 
        end if;
    end process;

    arr_3_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    arr_3_fu_104 <= arr_4_reload;
                elsif ((ap_const_boolean_1 = ap_condition_294)) then 
                    arr_3_fu_104 <= arr_6_fu_369_p2;
                end if;
            end if; 
        end if;
    end process;

    arr_4_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    arr_4_fu_108 <= arr_5_reload;
                elsif ((ap_const_boolean_1 = ap_condition_297)) then 
                    arr_4_fu_108 <= arr_6_fu_369_p2;
                end if;
            end if; 
        end if;
    end process;

    arr_5_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    arr_5_fu_112 <= arr_6_reload;
                elsif ((ap_const_boolean_1 = ap_condition_300)) then 
                    arr_5_fu_112 <= arr_6_fu_369_p2;
                end if;
            end if; 
        end if;
    end process;

    arr_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    arr_fu_92 <= arr_1_reload;
                elsif ((ap_const_boolean_1 = ap_condition_307)) then 
                    arr_fu_92 <= arr_6_fu_369_p2;
                end if;
            end if; 
        end if;
    end process;

    i_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_88 <= ap_const_lv4_3;
                elsif (((icmp_ln44_fu_282_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_fu_88 <= add_ln44_fu_405_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    zext_ln50_cast_reg_525(31 downto 0) <= zext_ln50_cast_fu_240_p1(31 downto 0);
            end if;
        end if;
    end process;
    zext_ln50_cast_reg_525(62 downto 32) <= "0000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln44_fu_405_p2 <= std_logic_vector(unsigned(i_fu_88) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_288_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln44_fu_282_p2, i_2_load_fu_279_p1)
    begin
                ap_condition_288 <= ((icmp_ln44_fu_282_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (i_2_load_fu_279_p1 = ap_const_lv4_7));
    end process;


    ap_condition_291_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln44_fu_282_p2, i_2_load_fu_279_p1)
    begin
                ap_condition_291 <= ((icmp_ln44_fu_282_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (i_2_load_fu_279_p1 = ap_const_lv4_6));
    end process;


    ap_condition_294_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln44_fu_282_p2, i_2_load_fu_279_p1)
    begin
                ap_condition_294 <= ((icmp_ln44_fu_282_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (i_2_load_fu_279_p1 = ap_const_lv4_5));
    end process;


    ap_condition_297_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln44_fu_282_p2, i_2_load_fu_279_p1)
    begin
                ap_condition_297 <= ((icmp_ln44_fu_282_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (i_2_load_fu_279_p1 = ap_const_lv4_4));
    end process;


    ap_condition_300_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln44_fu_282_p2, i_2_load_fu_279_p1)
    begin
                ap_condition_300 <= ((icmp_ln44_fu_282_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (i_2_load_fu_279_p1 = ap_const_lv4_3));
    end process;


    ap_condition_307_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln44_fu_282_p2, i_2_load_fu_279_p1)
    begin
                ap_condition_307 <= (not((i_2_load_fu_279_p1 = ap_const_lv4_7)) and not((i_2_load_fu_279_p1 = ap_const_lv4_6)) and not((i_2_load_fu_279_p1 = ap_const_lv4_5)) and not((i_2_load_fu_279_p1 = ap_const_lv4_4)) and not((i_2_load_fu_279_p1 = ap_const_lv4_3)) and (icmp_ln44_fu_282_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln44_fu_282_p2)
    begin
        if (((icmp_ln44_fu_282_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    arr_20_out <= arr_fu_92;

    arr_20_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln44_fu_282_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln44_fu_282_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr_20_out_ap_vld <= ap_const_logic_1;
        else 
            arr_20_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    arr_21_out <= arr_1_fu_96;

    arr_21_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln44_fu_282_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln44_fu_282_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr_21_out_ap_vld <= ap_const_logic_1;
        else 
            arr_21_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    arr_22_out <= arr_2_fu_100;

    arr_22_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln44_fu_282_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln44_fu_282_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr_22_out_ap_vld <= ap_const_logic_1;
        else 
            arr_22_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    arr_23_out <= arr_3_fu_104;

    arr_23_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln44_fu_282_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln44_fu_282_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr_23_out_ap_vld <= ap_const_logic_1;
        else 
            arr_23_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    arr_24_out <= arr_4_fu_108;

    arr_24_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln44_fu_282_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln44_fu_282_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr_24_out_ap_vld <= ap_const_logic_1;
        else 
            arr_24_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    arr_25_out <= arr_5_fu_112;

    arr_25_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln44_fu_282_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln44_fu_282_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr_25_out_ap_vld <= ap_const_logic_1;
        else 
            arr_25_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    arr_6_fu_369_p2 <= std_logic_vector(unsigned(shl_ln2_fu_337_p3) + unsigned(tmp_5_fu_345_p11));
    i_2_load_fu_279_p1 <= i_fu_88;
    icmp_ln44_fu_282_p2 <= "1" when (i_fu_88 = ap_const_lv4_9) else "0";
    mul_ln50_fu_236_p0 <= zext_ln50_cast_reg_525(32 - 1 downto 0);
    mul_ln50_fu_236_p1 <= mul_ln50_fu_236_p10(32 - 1 downto 0);
    mul_ln50_fu_236_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_316_p10),63));
    shl_ln2_fu_337_p3 <= (mul_ln50_fu_236_p2 & ap_const_lv1_0);
    tmp_4_fu_316_p9 <= std_logic_vector(unsigned(ap_const_lv3_2) - unsigned(trunc_ln29_fu_306_p1));
    trunc_ln29_fu_306_p1 <= i_fu_88(3 - 1 downto 0);
    zext_ln50_cast_fu_240_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln50),63));
end behav;
