ARM GAS  /tmp/ccrTNtYr.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB132:
  28              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32l4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32l4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32l4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32l4xx_hal_msp.c ****   *
  18:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32l4xx_hal_msp.c ****   */
  20:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32l4xx_hal_msp.c **** 
  22:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32l4xx_hal_msp.c **** 
  26:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32l4xx_hal_msp.c **** 
  28:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccrTNtYr.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32l4xx_hal_msp.c **** 
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32l4xx_hal_msp.c **** 
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32l4xx_hal_msp.c **** 
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32l4xx_hal_msp.c **** 
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32l4xx_hal_msp.c **** 
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32l4xx_hal_msp.c **** /**
  62:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32l4xx_hal_msp.c ****   */
  64:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 65 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 83B0     		sub	sp, sp, #12
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44              	.LBB2:
  66:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32l4xx_hal_msp.c **** 
  68:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32l4xx_hal_msp.c **** 
  70:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  45              		.loc 1 70 3
ARM GAS  /tmp/ccrTNtYr.s 			page 3


  46 0006 0F4B     		ldr	r3, .L2
  47 0008 1B6E     		ldr	r3, [r3, #96]
  48 000a 0E4A     		ldr	r2, .L2
  49 000c 43F00103 		orr	r3, r3, #1
  50 0010 1366     		str	r3, [r2, #96]
  51 0012 0C4B     		ldr	r3, .L2
  52 0014 1B6E     		ldr	r3, [r3, #96]
  53 0016 03F00103 		and	r3, r3, #1
  54 001a 7B60     		str	r3, [r7, #4]
  55 001c 7B68     		ldr	r3, [r7, #4]
  56              	.LBE2:
  57              	.LBB3:
  71:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 71 3
  59 001e 094B     		ldr	r3, .L2
  60 0020 9B6D     		ldr	r3, [r3, #88]
  61 0022 084A     		ldr	r2, .L2
  62 0024 43F08053 		orr	r3, r3, #268435456
  63 0028 9365     		str	r3, [r2, #88]
  64 002a 064B     		ldr	r3, .L2
  65 002c 9B6D     		ldr	r3, [r3, #88]
  66 002e 03F08053 		and	r3, r3, #268435456
  67 0032 3B60     		str	r3, [r7]
  68 0034 3B68     		ldr	r3, [r7]
  69              	.LBE3:
  72:Core/Src/stm32l4xx_hal_msp.c **** 
  73:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32l4xx_hal_msp.c **** 
  75:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32l4xx_hal_msp.c **** 
  77:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32l4xx_hal_msp.c **** }
  70              		.loc 1 78 1
  71 0036 00BF     		nop
  72 0038 0C37     		adds	r7, r7, #12
  73              	.LCFI3:
  74              		.cfi_def_cfa_offset 4
  75 003a BD46     		mov	sp, r7
  76              	.LCFI4:
  77              		.cfi_def_cfa_register 13
  78              		@ sp needed
  79 003c 5DF8047B 		ldr	r7, [sp], #4
  80              	.LCFI5:
  81              		.cfi_restore 7
  82              		.cfi_def_cfa_offset 0
  83 0040 7047     		bx	lr
  84              	.L3:
  85 0042 00BF     		.align	2
  86              	.L2:
  87 0044 00100240 		.word	1073876992
  88              		.cfi_endproc
  89              	.LFE132:
  91              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  92              		.align	1
  93              		.global	HAL_UART_MspInit
  94              		.syntax unified
  95              		.thumb
ARM GAS  /tmp/ccrTNtYr.s 			page 4


  96              		.thumb_func
  97              		.fpu fpv4-sp-d16
  99              	HAL_UART_MspInit:
 100              	.LFB133:
  79:Core/Src/stm32l4xx_hal_msp.c **** 
  80:Core/Src/stm32l4xx_hal_msp.c **** /**
  81:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
  82:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
  84:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32l4xx_hal_msp.c **** */
  86:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  87:Core/Src/stm32l4xx_hal_msp.c **** {
 101              		.loc 1 87 1
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 40
 104              		@ frame_needed = 1, uses_anonymous_args = 0
 105 0000 80B5     		push	{r7, lr}
 106              	.LCFI6:
 107              		.cfi_def_cfa_offset 8
 108              		.cfi_offset 7, -8
 109              		.cfi_offset 14, -4
 110 0002 8AB0     		sub	sp, sp, #40
 111              	.LCFI7:
 112              		.cfi_def_cfa_offset 48
 113 0004 00AF     		add	r7, sp, #0
 114              	.LCFI8:
 115              		.cfi_def_cfa_register 7
 116 0006 7860     		str	r0, [r7, #4]
  88:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 117              		.loc 1 88 20
 118 0008 07F11403 		add	r3, r7, #20
 119 000c 0022     		movs	r2, #0
 120 000e 1A60     		str	r2, [r3]
 121 0010 5A60     		str	r2, [r3, #4]
 122 0012 9A60     		str	r2, [r3, #8]
 123 0014 DA60     		str	r2, [r3, #12]
 124 0016 1A61     		str	r2, [r3, #16]
  89:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 125              		.loc 1 89 11
 126 0018 7B68     		ldr	r3, [r7, #4]
 127 001a 1B68     		ldr	r3, [r3]
 128              		.loc 1 89 5
 129 001c 204A     		ldr	r2, .L7
 130 001e 9342     		cmp	r3, r2
 131 0020 3AD1     		bne	.L6
 132              	.LBB4:
  90:Core/Src/stm32l4xx_hal_msp.c ****   {
  91:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
  92:Core/Src/stm32l4xx_hal_msp.c **** 
  93:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
  94:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 133              		.loc 1 95 5
 134 0022 204B     		ldr	r3, .L7+4
 135 0024 9B6D     		ldr	r3, [r3, #88]
 136 0026 1F4A     		ldr	r2, .L7+4
ARM GAS  /tmp/ccrTNtYr.s 			page 5


 137 0028 43F40033 		orr	r3, r3, #131072
 138 002c 9365     		str	r3, [r2, #88]
 139 002e 1D4B     		ldr	r3, .L7+4
 140 0030 9B6D     		ldr	r3, [r3, #88]
 141 0032 03F40033 		and	r3, r3, #131072
 142 0036 3B61     		str	r3, [r7, #16]
 143 0038 3B69     		ldr	r3, [r7, #16]
 144              	.LBE4:
 145              	.LBB5:
  96:Core/Src/stm32l4xx_hal_msp.c **** 
  97:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 146              		.loc 1 97 5
 147 003a 1A4B     		ldr	r3, .L7+4
 148 003c DB6C     		ldr	r3, [r3, #76]
 149 003e 194A     		ldr	r2, .L7+4
 150 0040 43F00103 		orr	r3, r3, #1
 151 0044 D364     		str	r3, [r2, #76]
 152 0046 174B     		ldr	r3, .L7+4
 153 0048 DB6C     		ldr	r3, [r3, #76]
 154 004a 03F00103 		and	r3, r3, #1
 155 004e FB60     		str	r3, [r7, #12]
 156 0050 FB68     		ldr	r3, [r7, #12]
 157              	.LBE5:
  98:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
  99:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 100:Core/Src/stm32l4xx_hal_msp.c ****     PA15 (JTDI)     ------> USART2_RX
 101:Core/Src/stm32l4xx_hal_msp.c ****     */
 102:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_TX_Pin;
 158              		.loc 1 102 25
 159 0052 0423     		movs	r3, #4
 160 0054 7B61     		str	r3, [r7, #20]
 103:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 161              		.loc 1 103 26
 162 0056 0223     		movs	r3, #2
 163 0058 BB61     		str	r3, [r7, #24]
 104:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 164              		.loc 1 104 26
 165 005a 0023     		movs	r3, #0
 166 005c FB61     		str	r3, [r7, #28]
 105:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 167              		.loc 1 105 27
 168 005e 0323     		movs	r3, #3
 169 0060 3B62     		str	r3, [r7, #32]
 106:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 170              		.loc 1 106 31
 171 0062 0723     		movs	r3, #7
 172 0064 7B62     		str	r3, [r7, #36]
 107:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 173              		.loc 1 107 5
 174 0066 07F11403 		add	r3, r7, #20
 175 006a 1946     		mov	r1, r3
 176 006c 4FF09040 		mov	r0, #1207959552
 177 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 108:Core/Src/stm32l4xx_hal_msp.c **** 
 109:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_RX_Pin;
 178              		.loc 1 109 25
 179 0074 4FF40043 		mov	r3, #32768
ARM GAS  /tmp/ccrTNtYr.s 			page 6


 180 0078 7B61     		str	r3, [r7, #20]
 110:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 181              		.loc 1 110 26
 182 007a 0223     		movs	r3, #2
 183 007c BB61     		str	r3, [r7, #24]
 111:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 184              		.loc 1 111 26
 185 007e 0023     		movs	r3, #0
 186 0080 FB61     		str	r3, [r7, #28]
 112:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 187              		.loc 1 112 27
 188 0082 0323     		movs	r3, #3
 189 0084 3B62     		str	r3, [r7, #32]
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 190              		.loc 1 113 31
 191 0086 0323     		movs	r3, #3
 192 0088 7B62     		str	r3, [r7, #36]
 114:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 193              		.loc 1 114 5
 194 008a 07F11403 		add	r3, r7, #20
 195 008e 1946     		mov	r1, r3
 196 0090 4FF09040 		mov	r0, #1207959552
 197 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.L6:
 115:Core/Src/stm32l4xx_hal_msp.c **** 
 116:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 117:Core/Src/stm32l4xx_hal_msp.c **** 
 118:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 119:Core/Src/stm32l4xx_hal_msp.c ****   }
 120:Core/Src/stm32l4xx_hal_msp.c **** 
 121:Core/Src/stm32l4xx_hal_msp.c **** }
 199              		.loc 1 121 1
 200 0098 00BF     		nop
 201 009a 2837     		adds	r7, r7, #40
 202              	.LCFI9:
 203              		.cfi_def_cfa_offset 8
 204 009c BD46     		mov	sp, r7
 205              	.LCFI10:
 206              		.cfi_def_cfa_register 13
 207              		@ sp needed
 208 009e 80BD     		pop	{r7, pc}
 209              	.L8:
 210              		.align	2
 211              	.L7:
 212 00a0 00440040 		.word	1073759232
 213 00a4 00100240 		.word	1073876992
 214              		.cfi_endproc
 215              	.LFE133:
 217              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 218              		.align	1
 219              		.global	HAL_UART_MspDeInit
 220              		.syntax unified
 221              		.thumb
 222              		.thumb_func
 223              		.fpu fpv4-sp-d16
 225              	HAL_UART_MspDeInit:
 226              	.LFB134:
ARM GAS  /tmp/ccrTNtYr.s 			page 7


 122:Core/Src/stm32l4xx_hal_msp.c **** 
 123:Core/Src/stm32l4xx_hal_msp.c **** /**
 124:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 125:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 126:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 127:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 128:Core/Src/stm32l4xx_hal_msp.c **** */
 129:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 130:Core/Src/stm32l4xx_hal_msp.c **** {
 227              		.loc 1 130 1
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 8
 230              		@ frame_needed = 1, uses_anonymous_args = 0
 231 0000 80B5     		push	{r7, lr}
 232              	.LCFI11:
 233              		.cfi_def_cfa_offset 8
 234              		.cfi_offset 7, -8
 235              		.cfi_offset 14, -4
 236 0002 82B0     		sub	sp, sp, #8
 237              	.LCFI12:
 238              		.cfi_def_cfa_offset 16
 239 0004 00AF     		add	r7, sp, #0
 240              	.LCFI13:
 241              		.cfi_def_cfa_register 7
 242 0006 7860     		str	r0, [r7, #4]
 131:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 243              		.loc 1 131 11
 244 0008 7B68     		ldr	r3, [r7, #4]
 245 000a 1B68     		ldr	r3, [r3]
 246              		.loc 1 131 5
 247 000c 094A     		ldr	r2, .L12
 248 000e 9342     		cmp	r3, r2
 249 0010 0BD1     		bne	.L11
 132:Core/Src/stm32l4xx_hal_msp.c ****   {
 133:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 134:Core/Src/stm32l4xx_hal_msp.c **** 
 135:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 136:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 137:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 250              		.loc 1 137 5
 251 0012 094B     		ldr	r3, .L12+4
 252 0014 9B6D     		ldr	r3, [r3, #88]
 253 0016 084A     		ldr	r2, .L12+4
 254 0018 23F40033 		bic	r3, r3, #131072
 255 001c 9365     		str	r3, [r2, #88]
 138:Core/Src/stm32l4xx_hal_msp.c **** 
 139:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 140:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 141:Core/Src/stm32l4xx_hal_msp.c ****     PA15 (JTDI)     ------> USART2_RX
 142:Core/Src/stm32l4xx_hal_msp.c ****     */
 143:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, VCP_TX_Pin|VCP_RX_Pin);
 256              		.loc 1 143 5
 257 001e 48F20401 		movw	r1, #32772
 258 0022 4FF09040 		mov	r0, #1207959552
 259 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 260              	.L11:
 144:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccrTNtYr.s 			page 8


 145:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 146:Core/Src/stm32l4xx_hal_msp.c **** 
 147:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 148:Core/Src/stm32l4xx_hal_msp.c ****   }
 149:Core/Src/stm32l4xx_hal_msp.c **** 
 150:Core/Src/stm32l4xx_hal_msp.c **** }
 261              		.loc 1 150 1
 262 002a 00BF     		nop
 263 002c 0837     		adds	r7, r7, #8
 264              	.LCFI14:
 265              		.cfi_def_cfa_offset 8
 266 002e BD46     		mov	sp, r7
 267              	.LCFI15:
 268              		.cfi_def_cfa_register 13
 269              		@ sp needed
 270 0030 80BD     		pop	{r7, pc}
 271              	.L13:
 272 0032 00BF     		.align	2
 273              	.L12:
 274 0034 00440040 		.word	1073759232
 275 0038 00100240 		.word	1073876992
 276              		.cfi_endproc
 277              	.LFE134:
 279              		.text
 280              	.Letext0:
 281              		.file 2 "/opt/gcc-arm-none-eabi/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_
 282              		.file 3 "/opt/gcc-arm-none-eabi/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdi
 283              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l432xx.h"
 284              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 285              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 286              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 287              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
ARM GAS  /tmp/ccrTNtYr.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
     /tmp/ccrTNtYr.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccrTNtYr.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccrTNtYr.s:87     .text.HAL_MspInit:0000000000000044 $d
     /tmp/ccrTNtYr.s:92     .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccrTNtYr.s:99     .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccrTNtYr.s:212    .text.HAL_UART_MspInit:00000000000000a0 $d
     /tmp/ccrTNtYr.s:218    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccrTNtYr.s:225    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccrTNtYr.s:274    .text.HAL_UART_MspDeInit:0000000000000034 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
