Classic Timing Analyzer report for test_button
Tue Nov 01 20:09:17 2016
Quartus II 64-Bit Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. Clock Hold: 'clk_in'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                      ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.573 ns                         ; row_in[2]                 ; translate:U2|b_select_out_t[1] ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 14.947 ns                        ; translate:U2|col_out_t[3] ; col_out[3]                     ; clk_in     ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -1.922 ns                        ; row_in[2]                 ; translate:U2|b_select_out_t[1] ; --         ; clk_in   ; 0            ;
; Clock Setup: 'clk_in'        ; N/A                                      ; None          ; 91.72 MHz ( period = 10.903 ns ) ; translate:U2|state[1]     ; translate:U2|b_ok_out_t        ; clk_in     ; clk_in   ; 0            ;
; Clock Hold: 'clk_in'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; translate:U2|counter[1]   ; translate:U2|col_out_t[2]      ; clk_in     ; clk_in   ; 10           ;
; Total number of failed paths ;                                          ;               ;                                  ;                           ;                                ;            ;          ; 10           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------+--------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                  ; To                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 91.72 MHz ( period = 10.903 ns )                    ; translate:U2|state[1]                 ; translate:U2|b_ok_out_t               ; clk_in     ; clk_in   ; None                        ; None                      ; 4.497 ns                ;
; N/A                                     ; 92.04 MHz ( period = 10.865 ns )                    ; translate:U2|state[0]                 ; translate:U2|b_select_out_t[0]        ; clk_in     ; clk_in   ; None                        ; None                      ; 4.459 ns                ;
; N/A                                     ; 93.04 MHz ( period = 10.748 ns )                    ; translate:U2|state[0]                 ; translate:U2|b_ok_out_t               ; clk_in     ; clk_in   ; None                        ; None                      ; 4.342 ns                ;
; N/A                                     ; 93.98 MHz ( period = 10.640 ns )                    ; translate:U2|state[0]                 ; translate:U2|b_select_out_t[1]        ; clk_in     ; clk_in   ; None                        ; None                      ; 4.234 ns                ;
; N/A                                     ; 94.00 MHz ( period = 10.638 ns )                    ; translate:U2|state[1]                 ; translate:U2|b_select_out_t[0]        ; clk_in     ; clk_in   ; None                        ; None                      ; 4.232 ns                ;
; N/A                                     ; 94.61 MHz ( period = 10.570 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 94.61 MHz ( period = 10.570 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 94.61 MHz ( period = 10.570 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 95.10 MHz ( period = 10.515 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.806 ns                ;
; N/A                                     ; 95.10 MHz ( period = 10.515 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.806 ns                ;
; N/A                                     ; 95.10 MHz ( period = 10.515 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.806 ns                ;
; N/A                                     ; 95.92 MHz ( period = 10.425 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.716 ns                ;
; N/A                                     ; 95.92 MHz ( period = 10.425 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.716 ns                ;
; N/A                                     ; 95.92 MHz ( period = 10.425 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.716 ns                ;
; N/A                                     ; 96.12 MHz ( period = 10.404 ns )                    ; translate:U2|state[1]                 ; translate:U2|b_select_out_t[1]        ; clk_in     ; clk_in   ; None                        ; None                      ; 3.998 ns                ;
; N/A                                     ; 96.14 MHz ( period = 10.402 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.693 ns                ;
; N/A                                     ; 96.14 MHz ( period = 10.402 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.693 ns                ;
; N/A                                     ; 96.14 MHz ( period = 10.402 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.693 ns                ;
; N/A                                     ; 96.43 MHz ( period = 10.370 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.661 ns                ;
; N/A                                     ; 96.43 MHz ( period = 10.370 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.661 ns                ;
; N/A                                     ; 96.43 MHz ( period = 10.370 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.661 ns                ;
; N/A                                     ; 96.65 MHz ( period = 10.347 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.638 ns                ;
; N/A                                     ; 96.65 MHz ( period = 10.347 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.638 ns                ;
; N/A                                     ; 96.65 MHz ( period = 10.347 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.638 ns                ;
; N/A                                     ; 96.71 MHz ( period = 10.340 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.631 ns                ;
; N/A                                     ; 96.71 MHz ( period = 10.340 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.631 ns                ;
; N/A                                     ; 96.71 MHz ( period = 10.340 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.631 ns                ;
; N/A                                     ; 97.21 MHz ( period = 10.287 ns )                    ; translate:U2|state[0]                 ; translate:U2|a_ok_out_t               ; clk_in     ; clk_in   ; None                        ; None                      ; 3.881 ns                ;
; N/A                                     ; 97.23 MHz ( period = 10.285 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.576 ns                ;
; N/A                                     ; 97.23 MHz ( period = 10.285 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.576 ns                ;
; N/A                                     ; 97.23 MHz ( period = 10.285 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.576 ns                ;
; N/A                                     ; 97.62 MHz ( period = 10.244 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.535 ns                ;
; N/A                                     ; 97.62 MHz ( period = 10.244 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.535 ns                ;
; N/A                                     ; 97.62 MHz ( period = 10.244 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.535 ns                ;
; N/A                                     ; 97.75 MHz ( period = 10.230 ns )                    ; translate:U2|state[1]                 ; translate:U2|show_out_t               ; clk_in     ; clk_in   ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 97.91 MHz ( period = 10.213 ns )                    ; translate:U2|state[1]                 ; translate:U2|a_select_out_t[0]        ; clk_in     ; clk_in   ; None                        ; None                      ; 3.807 ns                ;
; N/A                                     ; 98.11 MHz ( period = 10.193 ns )                    ; translate:U2|state[1]                 ; translate:U2|a_ok_out_t               ; clk_in     ; clk_in   ; None                        ; None                      ; 3.787 ns                ;
; N/A                                     ; 98.15 MHz ( period = 10.189 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 98.15 MHz ( period = 10.189 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 98.15 MHz ( period = 10.189 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 98.18 MHz ( period = 10.185 ns )                    ; translate:U2|state[1]                 ; translate:U2|start_out_t              ; clk_in     ; clk_in   ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 99.58 MHz ( period = 10.042 ns )                    ; prevent_shake:U3|b_select_in_p_tmp[0] ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.333 ns                ;
; N/A                                     ; 99.58 MHz ( period = 10.042 ns )                    ; prevent_shake:U3|b_select_in_p_tmp[0] ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.333 ns                ;
; N/A                                     ; 99.58 MHz ( period = 10.042 ns )                    ; prevent_shake:U3|b_select_in_p_tmp[0] ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.333 ns                ;
; N/A                                     ; 99.61 MHz ( period = 10.039 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.330 ns                ;
; N/A                                     ; 99.61 MHz ( period = 10.039 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.330 ns                ;
; N/A                                     ; 100.13 MHz ( period = 9.987 ns )                    ; prevent_shake:U3|b_select_in_p_tmp[0] ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.278 ns                ;
; N/A                                     ; 100.13 MHz ( period = 9.987 ns )                    ; prevent_shake:U3|b_select_in_p_tmp[0] ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.278 ns                ;
; N/A                                     ; 100.13 MHz ( period = 9.987 ns )                    ; prevent_shake:U3|b_select_in_p_tmp[0] ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.278 ns                ;
; N/A                                     ; 100.22 MHz ( period = 9.978 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.269 ns                ;
; N/A                                     ; 100.22 MHz ( period = 9.978 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.269 ns                ;
; N/A                                     ; 100.22 MHz ( period = 9.978 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.269 ns                ;
; N/A                                     ; 100.78 MHz ( period = 9.923 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.214 ns                ;
; N/A                                     ; 100.78 MHz ( period = 9.923 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.214 ns                ;
; N/A                                     ; 100.78 MHz ( period = 9.923 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.214 ns                ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.185 ns                ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.185 ns                ;
; N/A                                     ; 101.14 MHz ( period = 9.887 ns )                    ; translate:U2|state[1]                 ; translate:U2|ready_out_t              ; clk_in     ; clk_in   ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 101.31 MHz ( period = 9.871 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.162 ns                ;
; N/A                                     ; 101.31 MHz ( period = 9.871 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.162 ns                ;
; N/A                                     ; 101.66 MHz ( period = 9.837 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.128 ns                ;
; N/A                                     ; 101.66 MHz ( period = 9.837 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.128 ns                ;
; N/A                                     ; 101.66 MHz ( period = 9.837 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.128 ns                ;
; N/A                                     ; 101.78 MHz ( period = 9.825 ns )                    ; translate:U2|state[0]                 ; translate:U2|start_out_t              ; clk_in     ; clk_in   ; None                        ; None                      ; 3.419 ns                ;
; N/A                                     ; 101.82 MHz ( period = 9.821 ns )                    ; translate:U2|state[0]                 ; translate:U2|ready_out_t              ; clk_in     ; clk_in   ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 101.87 MHz ( period = 9.816 ns )                    ; translate:U2|state[0]                 ; translate:U2|show_out_t               ; clk_in     ; clk_in   ; None                        ; None                      ; 3.410 ns                ;
; N/A                                     ; 101.95 MHz ( period = 9.809 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 101.95 MHz ( period = 9.809 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 102.13 MHz ( period = 9.791 ns )                    ; translate:U2|state[0]                 ; translate:U2|a_select_out_t[1]        ; clk_in     ; clk_in   ; None                        ; None                      ; 3.385 ns                ;
; N/A                                     ; 102.23 MHz ( period = 9.782 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.073 ns                ;
; N/A                                     ; 102.23 MHz ( period = 9.782 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.073 ns                ;
; N/A                                     ; 102.23 MHz ( period = 9.782 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.073 ns                ;
; N/A                                     ; 102.95 MHz ( period = 9.713 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.004 ns                ;
; N/A                                     ; 102.95 MHz ( period = 9.713 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.004 ns                ;
; N/A                                     ; 104.30 MHz ( period = 9.588 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.879 ns                ;
; N/A                                     ; 104.30 MHz ( period = 9.588 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.879 ns                ;
; N/A                                     ; 104.30 MHz ( period = 9.588 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.879 ns                ;
; N/A                                     ; 104.81 MHz ( period = 9.541 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.832 ns                ;
; N/A                                     ; 104.81 MHz ( period = 9.541 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.832 ns                ;
; N/A                                     ; 104.81 MHz ( period = 9.541 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.832 ns                ;
; N/A                                     ; 104.90 MHz ( period = 9.533 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.824 ns                ;
; N/A                                     ; 104.90 MHz ( period = 9.533 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.824 ns                ;
; N/A                                     ; 104.90 MHz ( period = 9.533 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.824 ns                ;
; N/A                                     ; 105.14 MHz ( period = 9.511 ns )                    ; prevent_shake:U3|b_select_in_p_tmp[0] ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.802 ns                ;
; N/A                                     ; 105.14 MHz ( period = 9.511 ns )                    ; prevent_shake:U3|b_select_in_p_tmp[0] ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.802 ns                ;
; N/A                                     ; 105.42 MHz ( period = 9.486 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.777 ns                ;
; N/A                                     ; 105.42 MHz ( period = 9.486 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.777 ns                ;
; N/A                                     ; 105.42 MHz ( period = 9.486 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.777 ns                ;
; N/A                                     ; 105.85 MHz ( period = 9.447 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.738 ns                ;
; N/A                                     ; 105.85 MHz ( period = 9.447 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.738 ns                ;
; N/A                                     ; 105.86 MHz ( period = 9.446 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.737 ns                ;
; N/A                                     ; 105.86 MHz ( period = 9.446 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.737 ns                ;
; N/A                                     ; 105.86 MHz ( period = 9.446 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.737 ns                ;
; N/A                                     ; 106.48 MHz ( period = 9.391 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.682 ns                ;
; N/A                                     ; 106.48 MHz ( period = 9.391 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.682 ns                ;
; N/A                                     ; 106.48 MHz ( period = 9.391 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.682 ns                ;
; N/A                                     ; 106.92 MHz ( period = 9.353 ns )                    ; prevent_shake:U3|b_ok_in_p_tmp        ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.644 ns                ;
; N/A                                     ; 106.92 MHz ( period = 9.353 ns )                    ; prevent_shake:U3|b_ok_in_p_tmp        ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.644 ns                ;
; N/A                                     ; 106.92 MHz ( period = 9.353 ns )                    ; prevent_shake:U3|b_ok_in_p_tmp        ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.644 ns                ;
; N/A                                     ; 107.46 MHz ( period = 9.306 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.597 ns                ;
; N/A                                     ; 107.46 MHz ( period = 9.306 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.597 ns                ;
; N/A                                     ; 107.55 MHz ( period = 9.298 ns )                    ; prevent_shake:U3|b_ok_in_p_tmp        ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.589 ns                ;
; N/A                                     ; 107.55 MHz ( period = 9.298 ns )                    ; prevent_shake:U3|b_ok_in_p_tmp        ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.589 ns                ;
; N/A                                     ; 107.55 MHz ( period = 9.298 ns )                    ; prevent_shake:U3|b_ok_in_p_tmp        ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.589 ns                ;
; N/A                                     ; 108.12 MHz ( period = 9.249 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.540 ns                ;
; N/A                                     ; 108.12 MHz ( period = 9.249 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.540 ns                ;
; N/A                                     ; 108.12 MHz ( period = 9.249 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.540 ns                ;
; N/A                                     ; 108.77 MHz ( period = 9.194 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.485 ns                ;
; N/A                                     ; 108.77 MHz ( period = 9.194 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.485 ns                ;
; N/A                                     ; 108.77 MHz ( period = 9.194 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.485 ns                ;
; N/A                                     ; 110.41 MHz ( period = 9.057 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.348 ns                ;
; N/A                                     ; 110.41 MHz ( period = 9.057 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.348 ns                ;
; N/A                                     ; 110.99 MHz ( period = 9.010 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.301 ns                ;
; N/A                                     ; 110.99 MHz ( period = 9.010 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.301 ns                ;
; N/A                                     ; 112.15 MHz ( period = 8.917 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.208 ns                ;
; N/A                                     ; 112.15 MHz ( period = 8.917 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.208 ns                ;
; N/A                                     ; 112.17 MHz ( period = 8.915 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.206 ns                ;
; N/A                                     ; 112.17 MHz ( period = 8.915 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.206 ns                ;
; N/A                                     ; 113.13 MHz ( period = 8.839 ns )                    ; translate:U2|state[0]                 ; translate:U2|a_select_out_t[0]        ; clk_in     ; clk_in   ; None                        ; None                      ; 2.433 ns                ;
; N/A                                     ; 113.35 MHz ( period = 8.822 ns )                    ; prevent_shake:U3|b_ok_in_p_tmp        ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.113 ns                ;
; N/A                                     ; 113.35 MHz ( period = 8.822 ns )                    ; prevent_shake:U3|b_ok_in_p_tmp        ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.113 ns                ;
; N/A                                     ; 114.00 MHz ( period = 8.772 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.063 ns                ;
; N/A                                     ; 114.00 MHz ( period = 8.772 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.063 ns                ;
; N/A                                     ; 114.30 MHz ( period = 8.749 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.040 ns                ;
; N/A                                     ; 114.30 MHz ( period = 8.749 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.040 ns                ;
; N/A                                     ; 114.71 MHz ( period = 8.718 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.009 ns                ;
; N/A                                     ; 114.71 MHz ( period = 8.718 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|show_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.009 ns                ;
; N/A                                     ; 115.11 MHz ( period = 8.687 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U3|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.978 ns                ;
; N/A                                     ; 115.11 MHz ( period = 8.687 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U3|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.978 ns                ;
; N/A                                     ; 116.09 MHz ( period = 8.614 ns )                    ; get_select:U10|a_select_out_g[0]      ; digitron:U4|dcat[5]                   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.905 ns                ;
; N/A                                     ; 116.23 MHz ( period = 8.604 ns )                    ; get_select:U10|a_select_out_g[0]      ; digitron:U4|dcat[4]                   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.895 ns                ;
; N/A                                     ; 116.40 MHz ( period = 8.591 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.882 ns                ;
; N/A                                     ; 116.40 MHz ( period = 8.591 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.882 ns                ;
; N/A                                     ; 116.80 MHz ( period = 8.562 ns )                    ; prevent_shake:U3|ready_out_p          ; digitron:U4|dcat[5]                   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.853 ns                ;
; N/A                                     ; 116.93 MHz ( period = 8.552 ns )                    ; prevent_shake:U3|ready_out_p          ; digitron:U4|dcat[4]                   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.843 ns                ;
; N/A                                     ; 117.41 MHz ( period = 8.517 ns )                    ; get_select:U10|b_select_out_g[1]      ; digitron:U4|dcat[5]                   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.808 ns                ;
; N/A                                     ; 117.55 MHz ( period = 8.507 ns )                    ; get_select:U10|b_select_out_g[1]      ; digitron:U4|dcat[4]                   ; clk_in     ; clk_in   ; None                        ; None                      ; 7.798 ns                ;
; N/A                                     ; 118.69 MHz ( period = 8.425 ns )                    ; translate:U2|state[1]                 ; translate:U2|a_select_out_t[1]        ; clk_in     ; clk_in   ; None                        ; None                      ; 2.019 ns                ;
; N/A                                     ; 119.20 MHz ( period = 8.389 ns )                    ; prevent_shake:U3|b_select_in_p_tmp[0] ; prevent_shake:U3|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.680 ns                ;
; N/A                                     ; 119.20 MHz ( period = 8.389 ns )                    ; prevent_shake:U3|b_select_in_p_tmp[0] ; prevent_shake:U3|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.680 ns                ;
; N/A                                     ; 120.12 MHz ( period = 8.325 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.616 ns                ;
; N/A                                     ; 120.12 MHz ( period = 8.325 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.616 ns                ;
; N/A                                     ; 120.38 MHz ( period = 8.307 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.598 ns                ;
; N/A                                     ; 120.47 MHz ( period = 8.301 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.592 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.591 ns                ;
; N/A                                     ; 120.53 MHz ( period = 8.297 ns )                    ; get_select:U10|a_select_out_g[0]      ; digitron:U4|dshow[4]                  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.588 ns                ;
; N/A                                     ; 121.29 MHz ( period = 8.245 ns )                    ; prevent_shake:U3|ready_out_p          ; digitron:U4|dshow[4]                  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.536 ns                ;
; N/A                                     ; 121.57 MHz ( period = 8.226 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 7.517 ns                ;
; N/A                                     ; 121.57 MHz ( period = 8.226 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.517 ns                ;
; N/A                                     ; 121.57 MHz ( period = 8.226 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.517 ns                ;
; N/A                                     ; 121.95 MHz ( period = 8.200 ns )                    ; get_select:U10|b_select_out_g[1]      ; digitron:U4|dshow[4]                  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.491 ns                ;
; N/A                                     ; 122.14 MHz ( period = 8.187 ns )                    ; prevent_shake:U3|a_select_in_p_tmp[0] ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 7.478 ns                ;
; N/A                                     ; 122.14 MHz ( period = 8.187 ns )                    ; prevent_shake:U3|a_select_in_p_tmp[0] ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 7.478 ns                ;
; N/A                                     ; 122.14 MHz ( period = 8.187 ns )                    ; prevent_shake:U3|a_select_in_p_tmp[0] ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 7.478 ns                ;
; N/A                                     ; 122.19 MHz ( period = 8.184 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|start_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.475 ns                ;
; N/A                                     ; 122.19 MHz ( period = 8.184 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.475 ns                ;
; N/A                                     ; 122.20 MHz ( period = 8.183 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.474 ns                ;
; N/A                                     ; 122.20 MHz ( period = 8.183 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.474 ns                ;
; N/A                                     ; 122.20 MHz ( period = 8.183 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.474 ns                ;
; N/A                                     ; 122.20 MHz ( period = 8.183 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.474 ns                ;
; N/A                                     ; 122.20 MHz ( period = 8.183 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.474 ns                ;
; N/A                                     ; 122.52 MHz ( period = 8.162 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.453 ns                ;
; N/A                                     ; 122.61 MHz ( period = 8.156 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.447 ns                ;
; N/A                                     ; 122.62 MHz ( period = 8.155 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.446 ns                ;
; N/A                                     ; 122.87 MHz ( period = 8.139 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.430 ns                ;
; N/A                                     ; 122.96 MHz ( period = 8.133 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.424 ns                ;
; N/A                                     ; 122.97 MHz ( period = 8.132 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.423 ns                ;
; N/A                                     ; 122.97 MHz ( period = 8.132 ns )                    ; prevent_shake:U3|a_select_in_p_tmp[0] ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 7.423 ns                ;
; N/A                                     ; 122.97 MHz ( period = 8.132 ns )                    ; prevent_shake:U3|a_select_in_p_tmp[0] ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.423 ns                ;
; N/A                                     ; 122.97 MHz ( period = 8.132 ns )                    ; prevent_shake:U3|a_select_in_p_tmp[0] ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.423 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 123.81 MHz ( period = 8.077 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U3|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.368 ns                ;
; N/A                                     ; 123.90 MHz ( period = 8.071 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U3|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.362 ns                ;
; N/A                                     ; 123.92 MHz ( period = 8.070 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U3|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.361 ns                ;
; N/A                                     ; 124.10 MHz ( period = 8.058 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 7.349 ns                ;
; N/A                                     ; 124.10 MHz ( period = 8.058 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.349 ns                ;
; N/A                                     ; 124.10 MHz ( period = 8.058 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.349 ns                ;
; N/A                                     ; 124.19 MHz ( period = 8.052 ns )                    ; prevent_shake:U3|ready_in_p_tmp       ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 7.343 ns                ;
; N/A                                     ; 124.19 MHz ( period = 8.052 ns )                    ; prevent_shake:U3|ready_in_p_tmp       ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 7.343 ns                ;
; N/A                                     ; 124.19 MHz ( period = 8.052 ns )                    ; prevent_shake:U3|ready_in_p_tmp       ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 7.343 ns                ;
; N/A                                     ; 124.41 MHz ( period = 8.038 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.329 ns                ;
; N/A                                     ; 124.41 MHz ( period = 8.038 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.329 ns                ;
; N/A                                     ; 124.41 MHz ( period = 8.038 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.329 ns                ;
; N/A                                     ; 124.41 MHz ( period = 8.038 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.329 ns                ;
; N/A                                     ; 124.41 MHz ( period = 8.038 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.329 ns                ;
; N/A                                     ; 124.77 MHz ( period = 8.015 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|ready_in_p_tmp       ; clk_in     ; clk_in   ; None                        ; None                      ; 7.306 ns                ;
; N/A                                     ; 124.77 MHz ( period = 8.015 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|a_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.306 ns                ;
; N/A                                     ; 124.77 MHz ( period = 8.015 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|b_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.306 ns                ;
; N/A                                     ; 124.77 MHz ( period = 8.015 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|a_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.306 ns                ;
; N/A                                     ; 124.77 MHz ( period = 8.015 ns )                    ; prevent_shake:U3|show_in_p_tmp        ; prevent_shake:U3|a_select_in_p_tmp[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.306 ns                ;
; N/A                                     ; 125.05 MHz ( period = 7.997 ns )                    ; prevent_shake:U3|ready_in_p_tmp       ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 7.288 ns                ;
; N/A                                     ; 125.05 MHz ( period = 7.997 ns )                    ; prevent_shake:U3|ready_in_p_tmp       ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.288 ns                ;
; N/A                                     ; 125.05 MHz ( period = 7.997 ns )                    ; prevent_shake:U3|ready_in_p_tmp       ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.288 ns                ;
; N/A                                     ; 125.06 MHz ( period = 7.996 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 7.287 ns                ;
; N/A                                     ; 125.06 MHz ( period = 7.996 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.287 ns                ;
; N/A                                     ; 125.06 MHz ( period = 7.996 ns )                    ; prevent_shake:U3|start_in_p_tmp       ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.287 ns                ;
; N/A                                     ; 125.30 MHz ( period = 7.981 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.272 ns                ;
; N/A                                     ; 125.39 MHz ( period = 7.975 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.266 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                       ;                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk_in'                                                                                                                                                                                        ;
+------------------------------------------+-------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                    ; To                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; translate:U2|counter[1] ; translate:U2|col_out_t[2] ; clk_in     ; clk_in   ; None                       ; None                       ; 1.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; translate:U2|counter[1] ; translate:U2|col_out_t[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 1.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; translate:U2|counter[1] ; translate:U2|col_out_t[3] ; clk_in     ; clk_in   ; None                       ; None                       ; 1.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; translate:U2|counter[1] ; translate:U2|col_out_t[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 1.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; translate:U2|counter[0] ; translate:U2|col_out_t[2] ; clk_in     ; clk_in   ; None                       ; None                       ; 2.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; translate:U2|counter[0] ; translate:U2|col_out_t[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 2.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; translate:U2|counter[0] ; translate:U2|col_out_t[3] ; clk_in     ; clk_in   ; None                       ; None                       ; 2.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; translate:U2|counter[0] ; translate:U2|col_out_t[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 2.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; translate:U2|counter[0] ; translate:U2|state[0]     ; clk_in     ; clk_in   ; None                       ; None                       ; 2.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; translate:U2|counter[1] ; translate:U2|state[1]     ; clk_in     ; clk_in   ; None                       ; None                       ; 3.590 ns                 ;
+------------------------------------------+-------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------+
; tsu                                                                                       ;
+-------+--------------+------------+-----------+--------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                             ; To Clock ;
+-------+--------------+------------+-----------+--------------------------------+----------+
; N/A   ; None         ; 5.573 ns   ; row_in[2] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 5.324 ns   ; row_in[1] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 5.287 ns   ; row_in[2] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 5.102 ns   ; row_in[0] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 5.038 ns   ; row_in[1] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 4.974 ns   ; row_in[0] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 4.967 ns   ; row_in[0] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 4.721 ns   ; row_in[3] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 4.642 ns   ; row_in[0] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 4.593 ns   ; row_in[3] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 4.586 ns   ; row_in[3] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 4.432 ns   ; row_in[2] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 4.358 ns   ; row_in[2] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 4.261 ns   ; row_in[3] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 4.189 ns   ; row_in[2] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 4.163 ns   ; row_in[2] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A   ; None         ; 4.086 ns   ; row_in[3] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 3.981 ns   ; row_in[1] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 3.971 ns   ; row_in[1] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A   ; None         ; 3.852 ns   ; row_in[2] ; translate:U2|start_out_t       ; clk_in   ;
; N/A   ; None         ; 3.838 ns   ; row_in[2] ; translate:U2|show_out_t        ; clk_in   ;
; N/A   ; None         ; 3.812 ns   ; row_in[1] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 3.744 ns   ; row_in[3] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 3.738 ns   ; row_in[1] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 3.660 ns   ; row_in[1] ; translate:U2|start_out_t       ; clk_in   ;
; N/A   ; None         ; 3.646 ns   ; row_in[1] ; translate:U2|show_out_t        ; clk_in   ;
; N/A   ; None         ; 3.636 ns   ; row_in[2] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 3.494 ns   ; row_in[1] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 3.455 ns   ; row_in[3] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A   ; None         ; 3.361 ns   ; row_in[0] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A   ; None         ; 3.144 ns   ; row_in[3] ; translate:U2|start_out_t       ; clk_in   ;
; N/A   ; None         ; 3.130 ns   ; row_in[3] ; translate:U2|show_out_t        ; clk_in   ;
; N/A   ; None         ; 3.050 ns   ; row_in[0] ; translate:U2|start_out_t       ; clk_in   ;
; N/A   ; None         ; 3.036 ns   ; row_in[0] ; translate:U2|show_out_t        ; clk_in   ;
; N/A   ; None         ; 2.960 ns   ; row_in[0] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 2.954 ns   ; row_in[0] ; translate:U2|a_select_out_t[1] ; clk_in   ;
+-------+--------------+------------+-----------+--------------------------------+----------+


+-----------------------------------------------------------------------------------------------+
; tco                                                                                           ;
+-------+--------------+------------+---------------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                      ; To               ; From Clock ;
+-------+--------------+------------+---------------------------+------------------+------------+
; N/A   ; None         ; 14.947 ns  ; translate:U2|col_out_t[3] ; col_out[3]       ; clk_in     ;
; N/A   ; None         ; 14.467 ns  ; translate:U2|col_out_t[0] ; col_out[0]       ; clk_in     ;
; N/A   ; None         ; 14.463 ns  ; translate:U2|col_out_t[1] ; col_out[1]       ; clk_in     ;
; N/A   ; None         ; 14.455 ns  ; translate:U2|col_out_t[2] ; col_out[2]       ; clk_in     ;
; N/A   ; None         ; 9.323 ns   ; digitron:U4|dcat[5]       ; digitron_cat[5]  ; clk_in     ;
; N/A   ; None         ; 9.106 ns   ; digitron:U4|dshow[5]      ; digitron_show[5] ; clk_in     ;
; N/A   ; None         ; 9.018 ns   ; digitron:U4|dshow[0]      ; digitron_show[0] ; clk_in     ;
; N/A   ; None         ; 9.017 ns   ; digitron:U4|dshow[4]      ; digitron_show[4] ; clk_in     ;
; N/A   ; None         ; 9.008 ns   ; digitron:U4|dshow[1]      ; digitron_show[1] ; clk_in     ;
; N/A   ; None         ; 8.974 ns   ; digitron:U4|dshow[6]      ; digitron_show[6] ; clk_in     ;
; N/A   ; None         ; 8.972 ns   ; digitron:U4|dshow[2]      ; digitron_show[2] ; clk_in     ;
; N/A   ; None         ; 8.967 ns   ; digitron:U4|dshow[3]      ; digitron_show[3] ; clk_in     ;
; N/A   ; None         ; 8.727 ns   ; digitron:U4|dcat[4]       ; digitron_cat[4]  ; clk_in     ;
+-------+--------------+------------+---------------------------+------------------+------------+


+-------------------------------------------------------------------------------------------------+
; th                                                                                              ;
+---------------+-------------+-----------+-----------+--------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                             ; To Clock ;
+---------------+-------------+-----------+-----------+--------------------------------+----------+
; N/A           ; None        ; -1.922 ns ; row_in[2] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.046 ns ; row_in[2] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.133 ns ; row_in[3] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.136 ns ; row_in[3] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.148 ns ; row_in[2] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.400 ns ; row_in[0] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.406 ns ; row_in[0] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.482 ns ; row_in[0] ; translate:U2|show_out_t        ; clk_in   ;
; N/A           ; None        ; -2.496 ns ; row_in[0] ; translate:U2|start_out_t       ; clk_in   ;
; N/A           ; None        ; -2.519 ns ; row_in[1] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.576 ns ; row_in[3] ; translate:U2|show_out_t        ; clk_in   ;
; N/A           ; None        ; -2.590 ns ; row_in[3] ; translate:U2|start_out_t       ; clk_in   ;
; N/A           ; None        ; -2.695 ns ; row_in[0] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.716 ns ; row_in[2] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.761 ns ; row_in[1] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.795 ns ; row_in[1] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -2.807 ns ; row_in[0] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A           ; None        ; -2.901 ns ; row_in[3] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A           ; None        ; -3.092 ns ; row_in[1] ; translate:U2|show_out_t        ; clk_in   ;
; N/A           ; None        ; -3.106 ns ; row_in[1] ; translate:U2|start_out_t       ; clk_in   ;
; N/A           ; None        ; -3.164 ns ; row_in[2] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -3.284 ns ; row_in[2] ; translate:U2|show_out_t        ; clk_in   ;
; N/A           ; None        ; -3.298 ns ; row_in[2] ; translate:U2|start_out_t       ; clk_in   ;
; N/A           ; None        ; -3.373 ns ; row_in[1] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -3.417 ns ; row_in[1] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A           ; None        ; -3.427 ns ; row_in[1] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -3.609 ns ; row_in[2] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A           ; None        ; -3.680 ns ; row_in[0] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -3.697 ns ; row_in[3] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -3.705 ns ; row_in[1] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -3.707 ns ; row_in[3] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -3.741 ns ; row_in[3] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -3.878 ns ; row_in[2] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -4.032 ns ; row_in[3] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -4.088 ns ; row_in[0] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -4.413 ns ; row_in[0] ; translate:U2|b_ok_out_t        ; clk_in   ;
+---------------+-------------+-----------+-----------+--------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Nov 01 20:09:17 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test_button -c test_button
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "frequency_division:U1|clk_out_f" as buffer
Info: Clock "clk_in" has Internal fmax of 91.72 MHz between source register "translate:U2|state[1]" and destination register "translate:U2|b_ok_out_t" (period= 10.903 ns)
    Info: + Longest register to register delay is 4.497 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y6_N0; Fanout = 11; REG Node = 'translate:U2|state[1]'
        Info: 2: + IC(2.671 ns) + CELL(0.511 ns) = 3.182 ns; Loc. = LC_X15_Y4_N1; Fanout = 1; COMB Node = 'translate:U2|Mux28~0'
        Info: 3: + IC(0.724 ns) + CELL(0.591 ns) = 4.497 ns; Loc. = LC_X15_Y4_N8; Fanout = 3; REG Node = 'translate:U2|b_ok_out_t'
        Info: Total cell delay = 1.102 ns ( 24.51 % )
        Info: Total interconnect delay = 3.395 ns ( 75.49 % )
    Info: - Smallest clock skew is -5.697 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X15_Y4_N8; Fanout = 3; REG Node = 'translate:U2|b_ok_out_t'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "clk_in" to source register is 9.516 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y6_N4; Fanout = 6; REG Node = 'frequency_division:U1|clk_out_f'
            Info: 3: + IC(4.403 ns) + CELL(0.918 ns) = 9.516 ns; Loc. = LC_X14_Y6_N0; Fanout = 11; REG Node = 'translate:U2|state[1]'
            Info: Total cell delay = 3.375 ns ( 35.47 % )
            Info: Total interconnect delay = 6.141 ns ( 64.53 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "clk_in" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "translate:U2|counter[1]" and destination pin or register "translate:U2|col_out_t[2]" for clock "clk_in" (Hold time is 3.672 ns)
    Info: + Largest clock skew is 5.697 ns
        Info: + Longest clock path from clock "clk_in" to destination register is 9.516 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y6_N4; Fanout = 6; REG Node = 'frequency_division:U1|clk_out_f'
            Info: 3: + IC(4.403 ns) + CELL(0.918 ns) = 9.516 ns; Loc. = LC_X12_Y7_N8; Fanout = 1; REG Node = 'translate:U2|col_out_t[2]'
            Info: Total cell delay = 3.375 ns ( 35.47 % )
            Info: Total interconnect delay = 6.141 ns ( 64.53 % )
        Info: - Shortest clock path from clock "clk_in" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y7_N6; Fanout = 6; REG Node = 'translate:U2|counter[1]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 1.870 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N6; Fanout = 6; REG Node = 'translate:U2|counter[1]'
        Info: 2: + IC(1.066 ns) + CELL(0.804 ns) = 1.870 ns; Loc. = LC_X12_Y7_N8; Fanout = 1; REG Node = 'translate:U2|col_out_t[2]'
        Info: Total cell delay = 0.804 ns ( 42.99 % )
        Info: Total interconnect delay = 1.066 ns ( 57.01 % )
    Info: + Micro hold delay of destination is 0.221 ns
Info: tsu for register "translate:U2|b_select_out_t[1]" (data pin = "row_in[2]", clock pin = "clk_in") is 5.573 ns
    Info: + Longest pin to register delay is 9.059 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_113; Fanout = 16; PIN Node = 'row_in[2]'
        Info: 2: + IC(3.041 ns) + CELL(0.914 ns) = 5.087 ns; Loc. = LC_X12_Y8_N8; Fanout = 2; COMB Node = 'translate:U2|Mux17~3'
        Info: 3: + IC(0.699 ns) + CELL(0.914 ns) = 6.700 ns; Loc. = LC_X12_Y8_N7; Fanout = 1; COMB Node = 'translate:U2|Mux16~0'
        Info: 4: + IC(0.723 ns) + CELL(0.740 ns) = 8.163 ns; Loc. = LC_X12_Y8_N0; Fanout = 1; COMB Node = 'translate:U2|Mux31~0'
        Info: 5: + IC(0.305 ns) + CELL(0.591 ns) = 9.059 ns; Loc. = LC_X12_Y8_N1; Fanout = 6; REG Node = 'translate:U2|b_select_out_t[1]'
        Info: Total cell delay = 4.291 ns ( 47.37 % )
        Info: Total interconnect delay = 4.768 ns ( 52.63 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y8_N1; Fanout = 6; REG Node = 'translate:U2|b_select_out_t[1]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
Info: tco from clock "clk_in" to destination pin "col_out[3]" through register "translate:U2|col_out_t[3]" is 14.947 ns
    Info: + Longest clock path from clock "clk_in" to source register is 9.516 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y6_N4; Fanout = 6; REG Node = 'frequency_division:U1|clk_out_f'
        Info: 3: + IC(4.403 ns) + CELL(0.918 ns) = 9.516 ns; Loc. = LC_X12_Y7_N2; Fanout = 1; REG Node = 'translate:U2|col_out_t[3]'
        Info: Total cell delay = 3.375 ns ( 35.47 % )
        Info: Total interconnect delay = 6.141 ns ( 64.53 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 5.055 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N2; Fanout = 1; REG Node = 'translate:U2|col_out_t[3]'
        Info: 2: + IC(2.733 ns) + CELL(2.322 ns) = 5.055 ns; Loc. = PIN_120; Fanout = 0; PIN Node = 'col_out[3]'
        Info: Total cell delay = 2.322 ns ( 45.93 % )
        Info: Total interconnect delay = 2.733 ns ( 54.07 % )
Info: th for register "translate:U2|b_select_out_t[1]" (data pin = "row_in[2]", clock pin = "clk_in") is -1.922 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y8_N1; Fanout = 6; REG Node = 'translate:U2|b_select_out_t[1]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.962 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_113; Fanout = 16; PIN Node = 'row_in[2]'
        Info: 2: + IC(2.334 ns) + CELL(0.511 ns) = 3.977 ns; Loc. = LC_X13_Y8_N9; Fanout = 1; COMB Node = 'translate:U2|Mux31~1'
        Info: 3: + IC(1.181 ns) + CELL(0.804 ns) = 5.962 ns; Loc. = LC_X12_Y8_N1; Fanout = 6; REG Node = 'translate:U2|b_select_out_t[1]'
        Info: Total cell delay = 2.447 ns ( 41.04 % )
        Info: Total interconnect delay = 3.515 ns ( 58.96 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 225 megabytes
    Info: Processing ended: Tue Nov 01 20:09:17 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


