{
    "ImportPassName": "VerilogVerilatorImportPass",
    "verilog_hash": "c547498e4a3325456f5d41f4dde86e3f34bcf8d8b6700824b20e365c4283b9dc7b08e5134e8b1f55e5f7ce377ba37920d7ba2d1c8c56a9fe9882fc26895dbe34",
    "vl_line_trace": false,
    "vl_coverage": false,
    "vl_line_coverage": false,
    "vl_toggle_coverage": false,
    "vl_mk_dir": "obj_dir_HarnessVRTL__n_2__d_1",
    "vl_enable_assert": true,
    "vl_W_lint": true,
    "vl_W_style": true,
    "vl_W_fatal": true,
    "vl_Wno_list": [
        "UNOPTFLAT",
        "UNSIGNED",
        "WIDTH"
    ],
    "vl_xinit": "zeros",
    "vl_trace": true,
    "vl_trace_timescale": "10ps",
    "vl_trace_cycle_time": 100,
    "vl_trace_on_demand": false,
    "vl_trace_on_demand_portname": "",
    "c_flags": "",
    "c_include_path": [],
    "c_srcs": [],
    "ld_flags": "",
    "ld_libs": ""
}