DRAM_REF_CTRL
^^^^^^^^^^^^^

.. _table_dram_ref_ctrl:
.. table:: DRAM_REF_CTRL, Offset Address: 0x064
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | t_rfc                | R/W   | Specify tRFC           | 0x8c |
	|      |                      |       |                        |      |
	|      |                      |       | Unit: ddr core clock   |      |
	|      |                      |       | cycles                 |      |
	+------+----------------------+-------+------------------------+------+
	| 15:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| t_refi               | R/W   | Specify tREFI          | 0x62 |
	|      |                      |       |                        |      |
	|      |                      |       | Unit: 32 ddr core      |      |
	|      |                      |       | clocks                 |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

DRAM_MRD0
^^^^^^^^^

.. _table_dram_mrd0:
.. table:: DRAM_MRD0, Offset Address: 0x0dc
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | ddr_mr1              | R/W   | DDR3: Write value for  | 0x510|
	|      |                      |       | MR1 register           |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| ddr_mr0              | R/W   | DDR3: Write value for  | 0x0  |
	|      |                      |       | MR0 register           |      |
	+------+----------------------+-------+------------------------+------+

DRAM_MRD1
^^^^^^^^^

.. _table_dram_mrd1:
.. table:: DRAM_MRD1, Offset Address: 0x0e0
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | ddr_mr3              | R/W   | DDR3: Write value for  | 0x0  |
	|      |                      |       | MR3 register           |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| ddr_mr2              | R/W   | DDR3: Write value for  | 0x0  |
	|      |                      |       | MR2 register           |      |
	+------+----------------------+-------+------------------------+------+