#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 20 16:53:12 2024
# Process ID: 46828
# Current directory: D:/vivado/CPU_project-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44740 D:\vivado\CPU_project-master\CPU_project.xpr
# Log file: D:/vivado/CPU_project-master/vivado.log
# Journal file: D:/vivado/CPU_project-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/CPU_project-master/CPU_project.xpr
update_compile_order -fileset sources_1
launch_simulation
source Ifetch_sim.tcl
add_wave {{/Ifetch_sim/top/decoder/RF/registers}} 
relaunch_sim
run all
close_sim
launch_simulation
source Ifetch_sim.tcl
add_wave {{/Ifetch_sim/top/decoder/RF/registers}} 
relaunch_sim
add_wave {{/Ifetch_sim/top/instruction}} 
relaunch_sim
add_wave {{/Ifetch_sim/top/decoder/PC}} 
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
close_sim
generate_target Simulation [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source Ifetch_sim.tcl
add_wave {{/Ifetch_sim/top/decoder/RF/registers}} 
relaunch_sim
add_wave {{/Ifetch_sim/top/if1/instruction}} 
add_wave {{/Ifetch_sim/top/if1/PC}} 
relaunch_sim
add_wave {{/Ifetch_sim/top/decoder/opcode}} 
add_wave {{/Ifetch_sim/top/alu/imm32}} 
relaunch_sim
close_sim
launch_simulation
source Ifetch_sim.tcl
add_wave {{/Ifetch_sim/top/decoder/RF/registers}} 
relaunch_sim
add_wave {{/Ifetch_sim/top/decoder/opcode}} 
add_wave {{/Ifetch_sim/top/decoder/instruction}} 
relaunch_sim
close_sim
launch_simulation
source Ifetch_sim.tcl
add_wave {{/Ifetch_sim/top/decoder_instance/RF/registers}} 
relaunch_sim
add_wave {{/Ifetch_sim/top/PC}} 
add_wave {{/Ifetch_sim/top/instruction}} 
relaunch_sim
close_sim
launch_simulation
source Ifetch_sim.tcl
log_wave -r {/Ifetch_sim/top/decoder_instance/RF} 
add_wave {{/Ifetch_sim/top/decoder_instance/RF/registers}} 
relaunch_sim
add_wave {{/Ifetch_sim/top/PC}} 
add_wave {{/Ifetch_sim/top/instruction}} 
relaunch_sim
add_wave {{/Ifetch_sim/top/decoder_instance/opcode}} 
relaunch_sim
add_wave {{/Ifetch_sim/top/decoder_instance/read_data1}} 
add_wave {{/Ifetch_sim/top/decoder_instance/read_data2}} 
relaunch_sim
add_wave {{/Ifetch_sim/top/alu/imm32}} 
relaunch_sim
update_compile_order -fileset sources_1
close_sim
launch_simulation
source Ifetch_sim.tcl
add_wave {{/Ifetch_sim/top/decoder_instance/RF/registers}} 
relaunch_sim
close_sim
launch_simulation
source Ifetch_sim.tcl
add_wave {{/Ifetch_sim/top/decoder_instance/RF/registers}} 
relaunch_sim
close_sim
launch_simulation
source Ifetch_sim.tcl
add_wave {{/Ifetch_sim/top/decoder_instance/RF}} 
relaunch_sim
run all
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v w ]
add_files -fileset sim_1 D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Test_IO [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source Test_IO.tcl
run all
add_wave {{/Test_IO/top/clk}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/memorio/io_wdata}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/ifetch_instance/instruction}} 
close_sim
launch_simulation
source Test_IO.tcl
run all
add_wave {{/Test_IO/top/clk}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/memorio/write}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/memorio/r_rdata}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/Read_Data2}} 
add_wave {{/Test_IO/top/instruction}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/decoder_instance/imm32}} 
relaunch_sim
run all
close_sim
launch_simulation
source Test_IO.tcl
run all
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/alu/ReadData1}} 
add_wave {{/Test_IO/top/alu/ReadData2}} 
add_wave {{/Test_IO/top/alu/imm32}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/memorio/r_wdata}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/controller_instance/instruction}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_bne.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/instruction}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_bne.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
add_wave {{/Test_IO/top/decoder_instance/immgen/instruction}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
catch { [ delete_ip_run [get_ips -all InstMem] ] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
relaunch_sim
run all
add_wave {{/Test_IO/top/memorio/io_rdata}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/memorio/r_wdata}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/decoder_instance/dout}} 
add_wave {{/Test_IO/top/decoder_instance/wb/writeback}} 
relaunch_sim
run all
relaunch_sim
run all
launch_runs synth_1 -jobs 8
wait_on_run synth_1
file mkdir D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1
file mkdir D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new
close [ open D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new/initialconstrains.xdc w ]
add_files -fileset constrs_1 D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new/initialconstrains.xdc
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list old_clk]]
place_ports old_clk R17
set_property is_loc_fixed false [get_ports [list  old_clk]]
place_ports old_clk P17
set_property target_constrs_file D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new/initialconstrains.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
