# ComputerOrganizationDesign
This is mainly about how to make a CPU in verilog
