
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xxd_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400ab0 <.init>:
  400ab0:	stp	x29, x30, [sp, #-16]!
  400ab4:	mov	x29, sp
  400ab8:	bl	402030 <ferror@plt+0x13a0>
  400abc:	ldp	x29, x30, [sp], #16
  400ac0:	ret

Disassembly of section .plt:

0000000000400ad0 <strtoul@plt-0x20>:
  400ad0:	stp	x16, x30, [sp, #-16]!
  400ad4:	adrp	x16, 413000 <ferror@plt+0x12370>
  400ad8:	ldr	x17, [x16, #4088]
  400adc:	add	x16, x16, #0xff8
  400ae0:	br	x17
  400ae4:	nop
  400ae8:	nop
  400aec:	nop

0000000000400af0 <strtoul@plt>:
  400af0:	adrp	x16, 414000 <ferror@plt+0x13370>
  400af4:	ldr	x17, [x16]
  400af8:	add	x16, x16, #0x0
  400afc:	br	x17

0000000000400b00 <fputs@plt>:
  400b00:	adrp	x16, 414000 <ferror@plt+0x13370>
  400b04:	ldr	x17, [x16, #8]
  400b08:	add	x16, x16, #0x8
  400b0c:	br	x17

0000000000400b10 <__sprintf_chk@plt>:
  400b10:	adrp	x16, 414000 <ferror@plt+0x13370>
  400b14:	ldr	x17, [x16, #16]
  400b18:	add	x16, x16, #0x10
  400b1c:	br	x17

0000000000400b20 <exit@plt>:
  400b20:	adrp	x16, 414000 <ferror@plt+0x13370>
  400b24:	ldr	x17, [x16, #24]
  400b28:	add	x16, x16, #0x18
  400b2c:	br	x17

0000000000400b30 <perror@plt>:
  400b30:	adrp	x16, 414000 <ferror@plt+0x13370>
  400b34:	ldr	x17, [x16, #32]
  400b38:	add	x16, x16, #0x20
  400b3c:	br	x17

0000000000400b40 <ftell@plt>:
  400b40:	adrp	x16, 414000 <ferror@plt+0x13370>
  400b44:	ldr	x17, [x16, #40]
  400b48:	add	x16, x16, #0x28
  400b4c:	br	x17

0000000000400b50 <putc@plt>:
  400b50:	adrp	x16, 414000 <ferror@plt+0x13370>
  400b54:	ldr	x17, [x16, #48]
  400b58:	add	x16, x16, #0x30
  400b5c:	br	x17

0000000000400b60 <fclose@plt>:
  400b60:	adrp	x16, 414000 <ferror@plt+0x13370>
  400b64:	ldr	x17, [x16, #56]
  400b68:	add	x16, x16, #0x38
  400b6c:	br	x17

0000000000400b70 <fopen@plt>:
  400b70:	adrp	x16, 414000 <ferror@plt+0x13370>
  400b74:	ldr	x17, [x16, #64]
  400b78:	add	x16, x16, #0x40
  400b7c:	br	x17

0000000000400b80 <open@plt>:
  400b80:	adrp	x16, 414000 <ferror@plt+0x13370>
  400b84:	ldr	x17, [x16, #72]
  400b88:	add	x16, x16, #0x48
  400b8c:	br	x17

0000000000400b90 <__strcpy_chk@plt>:
  400b90:	adrp	x16, 414000 <ferror@plt+0x13370>
  400b94:	ldr	x17, [x16, #80]
  400b98:	add	x16, x16, #0x50
  400b9c:	br	x17

0000000000400ba0 <strncmp@plt>:
  400ba0:	adrp	x16, 414000 <ferror@plt+0x13370>
  400ba4:	ldr	x17, [x16, #88]
  400ba8:	add	x16, x16, #0x58
  400bac:	br	x17

0000000000400bb0 <__libc_start_main@plt>:
  400bb0:	adrp	x16, 414000 <ferror@plt+0x13370>
  400bb4:	ldr	x17, [x16, #96]
  400bb8:	add	x16, x16, #0x60
  400bbc:	br	x17

0000000000400bc0 <fdopen@plt>:
  400bc0:	adrp	x16, 414000 <ferror@plt+0x13370>
  400bc4:	ldr	x17, [x16, #104]
  400bc8:	add	x16, x16, #0x68
  400bcc:	br	x17

0000000000400bd0 <__ctype_toupper_loc@plt>:
  400bd0:	adrp	x16, 414000 <ferror@plt+0x13370>
  400bd4:	ldr	x17, [x16, #112]
  400bd8:	add	x16, x16, #0x70
  400bdc:	br	x17

0000000000400be0 <rewind@plt>:
  400be0:	adrp	x16, 414000 <ferror@plt+0x13370>
  400be4:	ldr	x17, [x16, #120]
  400be8:	add	x16, x16, #0x78
  400bec:	br	x17

0000000000400bf0 <getc@plt>:
  400bf0:	adrp	x16, 414000 <ferror@plt+0x13370>
  400bf4:	ldr	x17, [x16, #128]
  400bf8:	add	x16, x16, #0x80
  400bfc:	br	x17

0000000000400c00 <__gmon_start__@plt>:
  400c00:	adrp	x16, 414000 <ferror@plt+0x13370>
  400c04:	ldr	x17, [x16, #136]
  400c08:	add	x16, x16, #0x88
  400c0c:	br	x17

0000000000400c10 <fseek@plt>:
  400c10:	adrp	x16, 414000 <ferror@plt+0x13370>
  400c14:	ldr	x17, [x16, #144]
  400c18:	add	x16, x16, #0x90
  400c1c:	br	x17

0000000000400c20 <abort@plt>:
  400c20:	adrp	x16, 414000 <ferror@plt+0x13370>
  400c24:	ldr	x17, [x16, #152]
  400c28:	add	x16, x16, #0x98
  400c2c:	br	x17

0000000000400c30 <strcmp@plt>:
  400c30:	adrp	x16, 414000 <ferror@plt+0x13370>
  400c34:	ldr	x17, [x16, #160]
  400c38:	add	x16, x16, #0xa0
  400c3c:	br	x17

0000000000400c40 <__ctype_b_loc@plt>:
  400c40:	adrp	x16, 414000 <ferror@plt+0x13370>
  400c44:	ldr	x17, [x16, #168]
  400c48:	add	x16, x16, #0xa8
  400c4c:	br	x17

0000000000400c50 <strtol@plt>:
  400c50:	adrp	x16, 414000 <ferror@plt+0x13370>
  400c54:	ldr	x17, [x16, #176]
  400c58:	add	x16, x16, #0xb0
  400c5c:	br	x17

0000000000400c60 <fwrite@plt>:
  400c60:	adrp	x16, 414000 <ferror@plt+0x13370>
  400c64:	ldr	x17, [x16, #184]
  400c68:	add	x16, x16, #0xb8
  400c6c:	br	x17

0000000000400c70 <fflush@plt>:
  400c70:	adrp	x16, 414000 <ferror@plt+0x13370>
  400c74:	ldr	x17, [x16, #192]
  400c78:	add	x16, x16, #0xc0
  400c7c:	br	x17

0000000000400c80 <fprintf@plt>:
  400c80:	adrp	x16, 414000 <ferror@plt+0x13370>
  400c84:	ldr	x17, [x16, #200]
  400c88:	add	x16, x16, #0xc8
  400c8c:	br	x17

0000000000400c90 <ferror@plt>:
  400c90:	adrp	x16, 414000 <ferror@plt+0x13370>
  400c94:	ldr	x17, [x16, #208]
  400c98:	add	x16, x16, #0xd0
  400c9c:	br	x17

Disassembly of section .text:

0000000000400ca0 <.text>:
  400ca0:	stp	x29, x30, [sp, #-176]!
  400ca4:	mov	x29, sp
  400ca8:	stp	x25, x26, [sp, #64]
  400cac:	mov	w26, w0
  400cb0:	ldr	x0, [x1]
  400cb4:	stp	x19, x20, [sp, #16]
  400cb8:	stp	x21, x22, [sp, #32]
  400cbc:	mov	x21, x1
  400cc0:	adrp	x1, 414000 <ferror@plt+0x13370>
  400cc4:	stp	x23, x24, [sp, #48]
  400cc8:	stp	x27, x28, [sp, #80]
  400ccc:	str	x0, [x1, #352]
  400cd0:	ldrb	w1, [x0]
  400cd4:	cbz	w1, 400d0c <ferror@plt+0x7c>
  400cd8:	mov	x3, x0
  400cdc:	mov	w2, #0x0                   	// #0
  400ce0:	mov	w6, #0x1                   	// #1
  400ce4:	nop
  400ce8:	add	x0, x0, #0x1
  400cec:	cmp	w1, #0x2f
  400cf0:	csel	x3, x3, x0, ne  // ne = any
  400cf4:	csel	w2, w2, w6, ne  // ne = any
  400cf8:	ldrb	w1, [x0]
  400cfc:	cbnz	w1, 400ce8 <ferror@plt+0x58>
  400d00:	cbz	w2, 400d0c <ferror@plt+0x7c>
  400d04:	adrp	x0, 414000 <ferror@plt+0x13370>
  400d08:	str	x3, [x0, #352]
  400d0c:	cmp	w26, #0x1
  400d10:	b.le	401c4c <ferror@plt+0xfbc>
  400d14:	adrp	x7, 414000 <ferror@plt+0x13370>
  400d18:	add	x7, x7, #0xe8
  400d1c:	mov	x19, #0xffffffffffffffff    	// #-1
  400d20:	adrp	x22, 402000 <ferror@plt+0x1370>
  400d24:	add	x23, x7, #0x40
  400d28:	mov	w20, w19
  400d2c:	add	x22, x22, #0xa60
  400d30:	mov	w0, #0x1                   	// #1
  400d34:	mov	w24, #0x0                   	// #0
  400d38:	mov	w27, #0x0                   	// #0
  400d3c:	mov	w28, #0x0                   	// #0
  400d40:	str	wzr, [sp, #96]
  400d44:	str	xzr, [sp, #104]
  400d48:	stp	wzr, w0, [sp, #124]
  400d4c:	str	wzr, [sp, #136]
  400d50:	str	xzr, [sp, #144]
  400d54:	str	wzr, [sp, #152]
  400d58:	ldr	x25, [x21, #8]
  400d5c:	ldrb	w0, [x25]
  400d60:	cmp	w0, #0x2d
  400d64:	b.ne	400d80 <ferror@plt+0xf0>  // b.any
  400d68:	ldrb	w0, [x25, #1]
  400d6c:	cmp	w0, #0x2d
  400d70:	b.ne	400d80 <ferror@plt+0xf0>  // b.any
  400d74:	ldrb	w0, [x25, #2]
  400d78:	cmp	w0, #0x0
  400d7c:	cinc	x25, x25, ne  // ne = any
  400d80:	ldrb	w0, [x25]
  400d84:	cmp	w0, #0x2d
  400d88:	b.eq	400dd8 <ferror@plt+0x148>  // b.none
  400d8c:	mov	x1, x22
  400d90:	mov	x0, x25
  400d94:	mov	x2, #0x2                   	// #2
  400d98:	bl	400ba0 <strncmp@plt>
  400d9c:	adrp	x1, 414000 <ferror@plt+0x13370>
  400da0:	add	x7, x1, #0xe8
  400da4:	cbz	w0, 401480 <ferror@plt+0x7f0>
  400da8:	mov	x0, x25
  400dac:	adrp	x1, 402000 <ferror@plt+0x1370>
  400db0:	mov	x2, #0x2                   	// #2
  400db4:	add	x1, x1, #0xa68
  400db8:	bl	400ba0 <strncmp@plt>
  400dbc:	adrp	x1, 414000 <ferror@plt+0x13370>
  400dc0:	add	x7, x1, #0xe8
  400dc4:	cbnz	w0, 4018d0 <ferror@plt+0xc40>
  400dc8:	ldr	w0, [sp, #152]
  400dcc:	add	w0, w0, #0x1
  400dd0:	str	w0, [sp, #152]
  400dd4:	b	400dec <ferror@plt+0x15c>
  400dd8:	ldrb	w1, [x25, #1]
  400ddc:	cmp	w1, #0x61
  400de0:	b.ne	401f30 <ferror@plt+0x12a0>  // b.any
  400de4:	mov	w0, #0x1                   	// #1
  400de8:	sub	w27, w0, w27
  400dec:	sub	w26, w26, #0x1
  400df0:	add	x21, x21, #0x8
  400df4:	cmp	w26, #0x1
  400df8:	b.gt	400d58 <ferror@plt+0xc8>
  400dfc:	cbz	w28, 400fac <ferror@plt+0x31c>
  400e00:	tbnz	w20, #31, 400fc8 <ferror@plt+0x338>
  400e04:	cmp	w28, #0x0
  400e08:	b.le	401f6c <ferror@plt+0x12dc>
  400e0c:	cmp	w24, #0x0
  400e10:	sub	w0, w24, #0x3
  400e14:	cset	w1, eq  // eq = none
  400e18:	cmp	w0, #0x1
  400e1c:	cset	w0, ls  // ls = plast
  400e20:	orr	w0, w1, w0
  400e24:	str	w0, [sp, #112]
  400e28:	cbz	w0, 400e38 <ferror@plt+0x1a8>
  400e2c:	cmp	w28, #0x100
  400e30:	b.gt	401f6c <ferror@plt+0x12dc>
  400e34:	str	w1, [sp, #112]
  400e38:	cmp	w20, #0x0
  400e3c:	ccmp	w28, w20, #0x1, gt
  400e40:	b.lt	400fa4 <ferror@plt+0x314>  // b.tstop
  400e44:	cmp	w24, #0x4
  400e48:	b.eq	4015dc <ferror@plt+0x94c>  // b.none
  400e4c:	cmp	w26, #0x3
  400e50:	b.gt	401f24 <ferror@plt+0x1294>
  400e54:	cmp	w26, #0x1
  400e58:	b.eq	400e74 <ferror@plt+0x1e4>  // b.none
  400e5c:	ldr	x0, [x21, #8]
  400e60:	ldrb	w1, [x0]
  400e64:	cmp	w1, #0x2d
  400e68:	b.ne	400fe0 <ferror@plt+0x350>  // b.any
  400e6c:	ldrb	w1, [x0, #1]
  400e70:	cbnz	w1, 400fe0 <ferror@plt+0x350>
  400e74:	adrp	x0, 414000 <ferror@plt+0x13370>
  400e78:	ldr	x25, [x0, #336]
  400e7c:	cmp	w26, #0x3
  400e80:	b.eq	4013b0 <ferror@plt+0x720>  // b.none
  400e84:	adrp	x0, 414000 <ferror@plt+0x13370>
  400e88:	ldr	x22, [x0, #328]
  400e8c:	ldr	w0, [sp, #96]
  400e90:	cbz	w0, 4011e4 <ferror@plt+0x554>
  400e94:	adrp	x0, 414000 <ferror@plt+0x13370>
  400e98:	cmp	w24, #0x1
  400e9c:	ldr	x0, [x0, #320]
  400ea0:	str	x0, [sp, #128]
  400ea4:	b.gt	401e5c <ferror@plt+0x11cc>
  400ea8:	ldr	w0, [sp, #124]
  400eac:	cbz	w0, 400ebc <ferror@plt+0x22c>
  400eb0:	ldr	x0, [sp, #104]
  400eb4:	neg	x0, x0
  400eb8:	str	x0, [sp, #104]
  400ebc:	mov	w26, w28
  400ec0:	mov	x0, x25
  400ec4:	mov	x27, #0x0                   	// #0
  400ec8:	bl	400be0 <rewind@plt>
  400ecc:	mov	x19, #0x0                   	// #0
  400ed0:	mov	w21, #0xffffffff            	// #-1
  400ed4:	mov	w20, #0x1                   	// #1
  400ed8:	str	wzr, [sp, #96]
  400edc:	nop
  400ee0:	mov	x0, x25
  400ee4:	bl	400bf0 <getc@plt>
  400ee8:	cmn	w0, #0x1
  400eec:	b.eq	400f50 <ferror@plt+0x2c0>  // b.none
  400ef0:	cmp	w0, #0xd
  400ef4:	b.eq	400ee0 <ferror@plt+0x250>  // b.none
  400ef8:	cmp	w24, #0x1
  400efc:	b.eq	401048 <ferror@plt+0x3b8>  // b.none
  400f00:	sub	w23, w0, #0x30
  400f04:	cmp	w23, #0x9
  400f08:	b.ls	400f1c <ferror@plt+0x28c>  // b.plast
  400f0c:	sub	w1, w0, #0x61
  400f10:	cmp	w1, #0x5
  400f14:	b.hi	40105c <ferror@plt+0x3cc>  // b.pmore
  400f18:	sub	w23, w0, #0x57
  400f1c:	cmp	w28, w26
  400f20:	b.gt	401024 <ferror@plt+0x394>
  400f24:	ldr	w0, [sp, #112]
  400f28:	cbz	w0, 401020 <ferror@plt+0x390>
  400f2c:	sxtw	x0, w23
  400f30:	mov	w20, #0x0                   	// #0
  400f34:	orr	x27, x0, x27, lsl #4
  400f38:	mov	x0, x25
  400f3c:	str	w21, [sp, #96]
  400f40:	bl	400bf0 <getc@plt>
  400f44:	mov	w21, w23
  400f48:	cmn	w0, #0x1
  400f4c:	b.ne	400ef0 <ferror@plt+0x260>  // b.any
  400f50:	mov	x0, x22
  400f54:	bl	400c70 <fflush@plt>
  400f58:	cbnz	w0, 401a84 <ferror@plt+0xdf4>
  400f5c:	mov	w2, #0x2                   	// #2
  400f60:	mov	x1, #0x0                   	// #0
  400f64:	mov	x0, x22
  400f68:	bl	400c10 <fseek@plt>
  400f6c:	mov	x0, x22
  400f70:	bl	400b60 <fclose@plt>
  400f74:	cbnz	w0, 401a84 <ferror@plt+0xdf4>
  400f78:	mov	x0, x25
  400f7c:	bl	400b60 <fclose@plt>
  400f80:	cbnz	w0, 401c88 <ferror@plt+0xff8>
  400f84:	mov	w0, #0x0                   	// #0
  400f88:	ldp	x19, x20, [sp, #16]
  400f8c:	ldp	x21, x22, [sp, #32]
  400f90:	ldp	x23, x24, [sp, #48]
  400f94:	ldp	x25, x26, [sp, #64]
  400f98:	ldp	x27, x28, [sp, #80]
  400f9c:	ldp	x29, x30, [sp], #176
  400fa0:	ret
  400fa4:	mov	w20, w28
  400fa8:	b	400e4c <ferror@plt+0x1bc>
  400fac:	sub	w0, w24, #0x1
  400fb0:	cmp	w0, #0x2
  400fb4:	b.hi	401468 <ferror@plt+0x7d8>  // b.pmore
  400fb8:	adrp	x1, 402000 <ferror@plt+0x1370>
  400fbc:	add	x1, x1, #0xc38
  400fc0:	ldr	w28, [x1, w0, uxtw #2]
  400fc4:	tbz	w20, #31, 400e04 <ferror@plt+0x174>
  400fc8:	adrp	x0, 402000 <ferror@plt+0x1370>
  400fcc:	add	x0, x0, #0xc38
  400fd0:	add	x0, x0, #0xd0
  400fd4:	mov	w1, w24
  400fd8:	ldr	w20, [x0, x1, lsl #2]
  400fdc:	b	400e04 <ferror@plt+0x174>
  400fe0:	adrp	x1, 402000 <ferror@plt+0x1370>
  400fe4:	add	x1, x1, #0xb60
  400fe8:	bl	400b70 <fopen@plt>
  400fec:	mov	x25, x0
  400ff0:	cbnz	x0, 400e7c <ferror@plt+0x1ec>
  400ff4:	adrp	x0, 414000 <ferror@plt+0x13370>
  400ff8:	adrp	x2, 414000 <ferror@plt+0x13370>
  400ffc:	adrp	x1, 402000 <ferror@plt+0x1370>
  401000:	add	x1, x1, #0x508
  401004:	ldr	x2, [x2, #352]
  401008:	ldr	x0, [x0, #320]
  40100c:	bl	400c80 <fprintf@plt>
  401010:	ldr	x0, [x21, #8]
  401014:	bl	400b30 <perror@plt>
  401018:	mov	w0, #0x2                   	// #2
  40101c:	b	400f88 <ferror@plt+0x2f8>
  401020:	mov	w26, #0x0                   	// #0
  401024:	ldr	x0, [sp, #104]
  401028:	add	x20, x0, x27
  40102c:	cmp	x20, x19
  401030:	b.ne	401110 <ferror@plt+0x480>  // b.any
  401034:	tbz	w21, #31, 401070 <ferror@plt+0x3e0>
  401038:	mov	w20, #0x0                   	// #0
  40103c:	str	w21, [sp, #96]
  401040:	mov	w21, w23
  401044:	b	400ee0 <ferror@plt+0x250>
  401048:	cmp	w0, #0x20
  40104c:	sub	w1, w0, #0x9
  401050:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  401054:	b.hi	400f00 <ferror@plt+0x270>  // b.pmore
  401058:	b	400ee0 <ferror@plt+0x250>
  40105c:	sub	w1, w0, #0x41
  401060:	cmp	w1, #0x5
  401064:	b.hi	4010e0 <ferror@plt+0x450>  // b.pmore
  401068:	sub	w23, w0, #0x37
  40106c:	b	400f1c <ferror@plt+0x28c>
  401070:	orr	w0, w23, w21, lsl #4
  401074:	mov	x1, x22
  401078:	bl	400b50 <putc@plt>
  40107c:	cmn	w0, #0x1
  401080:	b.eq	401a84 <ferror@plt+0xdf4>  // b.none
  401084:	ldr	w0, [sp, #112]
  401088:	add	w26, w26, #0x1
  40108c:	add	x19, x19, #0x1
  401090:	add	x27, x27, #0x1
  401094:	cmp	w0, #0x0
  401098:	ccmp	w28, w26, #0x0, ne  // ne = any
  40109c:	b.le	4010b8 <ferror@plt+0x428>
  4010a0:	mov	w20, #0x0                   	// #0
  4010a4:	str	w21, [sp, #96]
  4010a8:	mov	w21, #0xffffffff            	// #-1
  4010ac:	b	400ee0 <ferror@plt+0x250>
  4010b0:	cmn	w0, #0x1
  4010b4:	b.eq	4019a8 <ferror@plt+0xd18>  // b.none
  4010b8:	mov	x0, x25
  4010bc:	bl	400bf0 <getc@plt>
  4010c0:	mov	w20, w0
  4010c4:	cmp	w0, #0xa
  4010c8:	b.ne	4010b0 <ferror@plt+0x420>  // b.any
  4010cc:	mov	x27, #0x0                   	// #0
  4010d0:	mov	w20, #0x1                   	// #1
  4010d4:	str	w21, [sp, #96]
  4010d8:	mov	w21, #0xffffffff            	// #-1
  4010dc:	b	400ee0 <ferror@plt+0x250>
  4010e0:	cbnz	w20, 4011d8 <ferror@plt+0x548>
  4010e4:	cmp	w28, w26
  4010e8:	b.gt	4010f8 <ferror@plt+0x468>
  4010ec:	ldr	w0, [sp, #112]
  4010f0:	cbnz	w0, 4013fc <ferror@plt+0x76c>
  4010f4:	mov	w26, #0x0                   	// #0
  4010f8:	ldr	x0, [sp, #104]
  4010fc:	mov	w23, #0xffffffff            	// #-1
  401100:	add	x20, x0, x27
  401104:	cmp	x20, x19
  401108:	b.eq	401140 <ferror@plt+0x4b0>  // b.none
  40110c:	nop
  401110:	mov	x0, x22
  401114:	bl	400c70 <fflush@plt>
  401118:	cbnz	w0, 401a84 <ferror@plt+0xdf4>
  40111c:	sub	x1, x20, x19
  401120:	mov	x0, x22
  401124:	mov	w2, #0x1                   	// #1
  401128:	bl	400c10 <fseek@plt>
  40112c:	tbnz	w0, #31, 40116c <ferror@plt+0x4dc>
  401130:	cmp	w21, #0x0
  401134:	mov	x19, x20
  401138:	ccmp	w23, #0x0, #0x1, ge  // ge = tcont
  40113c:	b.ge	401070 <ferror@plt+0x3e0>  // b.tcont
  401140:	cmp	w23, #0x0
  401144:	ccmp	w21, #0x0, #0x0, lt  // lt = tstop
  401148:	b.ge	401038 <ferror@plt+0x3a8>  // b.tcont
  40114c:	ldr	w0, [sp, #96]
  401150:	cmn	w0, #0x1
  401154:	b.eq	4011a0 <ferror@plt+0x510>  // b.none
  401158:	mov	w0, #0xffffffff            	// #-1
  40115c:	mov	w20, #0x0                   	// #0
  401160:	mov	w21, w0
  401164:	str	w0, [sp, #96]
  401168:	b	400ee0 <ferror@plt+0x250>
  40116c:	cmp	x19, x20
  401170:	b.gt	401b7c <ferror@plt+0xeec>
  401174:	b.lt	401188 <ferror@plt+0x4f8>  // b.tstop
  401178:	b	401f4c <ferror@plt+0x12bc>
  40117c:	add	x19, x19, #0x1
  401180:	cmp	x19, x20
  401184:	b.eq	401130 <ferror@plt+0x4a0>  // b.none
  401188:	mov	x1, x22
  40118c:	mov	w0, #0x0                   	// #0
  401190:	bl	400b50 <putc@plt>
  401194:	cmn	w0, #0x1
  401198:	b.ne	40117c <ferror@plt+0x4ec>  // b.any
  40119c:	b	401a84 <ferror@plt+0xdf4>
  4011a0:	ldr	w0, [sp, #112]
  4011a4:	cmp	w0, #0x0
  4011a8:	csel	x27, x27, xzr, eq  // eq = none
  4011ac:	b	4011b8 <ferror@plt+0x528>
  4011b0:	cmn	w0, #0x1
  4011b4:	b.eq	40164c <ferror@plt+0x9bc>  // b.none
  4011b8:	mov	x0, x25
  4011bc:	bl	400bf0 <getc@plt>
  4011c0:	mov	w21, w0
  4011c4:	cmp	w0, #0xa
  4011c8:	b.ne	4011b0 <ferror@plt+0x520>  // b.any
  4011cc:	mov	w21, #0xffffffff            	// #-1
  4011d0:	mov	w20, #0x1                   	// #1
  4011d4:	b	400ee0 <ferror@plt+0x250>
  4011d8:	str	w21, [sp, #96]
  4011dc:	mov	w21, #0xffffffff            	// #-1
  4011e0:	b	400ee0 <ferror@plt+0x250>
  4011e4:	ldr	x0, [sp, #104]
  4011e8:	ldr	w23, [sp, #124]
  4011ec:	cmp	x0, #0x0
  4011f0:	ldr	w0, [sp, #128]
  4011f4:	ccmp	w23, #0x0, #0x0, eq  // eq = none
  4011f8:	b.ne	40140c <ferror@plt+0x77c>  // b.any
  4011fc:	cbz	w0, 401490 <ferror@plt+0x800>
  401200:	str	xzr, [sp, #104]
  401204:	cmp	w24, #0x2
  401208:	b.eq	401670 <ferror@plt+0x9e0>  // b.none
  40120c:	cmp	w24, #0x1
  401210:	b.eq	4019c8 <ferror@plt+0xd38>  // b.none
  401214:	lsl	w26, w20, #3
  401218:	cmp	w24, #0x3
  40121c:	add	w26, w26, #0x1
  401220:	lsl	w0, w20, #1
  401224:	csinc	w0, w26, w0, eq  // eq = none
  401228:	str	w0, [sp, #124]
  40122c:	cbz	x19, 401390 <ferror@plt+0x700>
  401230:	mul	w2, w28, w0
  401234:	adrp	x0, 402000 <ferror@plt+0x1370>
  401238:	add	x0, x0, #0xc38
  40123c:	mov	w26, #0x0                   	// #0
  401240:	add	x0, x0, #0x10
  401244:	mov	x23, #0x0                   	// #0
  401248:	adrp	x1, 414000 <ferror@plt+0x13370>
  40124c:	add	x1, x1, #0x160
  401250:	str	w24, [sp, #128]
  401254:	mov	x24, x19
  401258:	ldr	w19, [sp, #112]
  40125c:	mov	w21, #0x9                   	// #9
  401260:	str	x0, [sp, #160]
  401264:	sub	w0, w2, #0x1
  401268:	str	x1, [sp, #96]
  40126c:	mov	w1, #0x0                   	// #0
  401270:	str	x22, [sp, #136]
  401274:	mov	w22, w26
  401278:	mov	x26, x23
  40127c:	mov	w23, w0
  401280:	str	w27, [sp, #156]
  401284:	mov	w27, w1
  401288:	str	w2, [sp, #172]
  40128c:	nop
  401290:	mov	x0, x25
  401294:	bl	400bf0 <getc@plt>
  401298:	mov	w5, w0
  40129c:	cmn	w0, #0x1
  4012a0:	b.eq	401a8c <ferror@plt+0xdfc>  // b.none
  4012a4:	ldr	x7, [sp, #96]
  4012a8:	cbz	w22, 401570 <ferror@plt+0x8e0>
  4012ac:	add	w2, w21, #0x1
  4012b0:	cbz	w19, 4014f4 <ferror@plt+0x864>
  4012b4:	ldr	w0, [sp, #124]
  4012b8:	adrp	x3, 414000 <ferror@plt+0x13370>
  4012bc:	ubfx	x4, x5, #4, #4
  4012c0:	add	x1, x7, #0x10
  4012c4:	ldr	x9, [x3, #272]
  4012c8:	and	x3, x5, #0xf
  4012cc:	mul	w0, w0, w22
  4012d0:	ldrb	w4, [x9, x4]
  4012d4:	sdiv	w0, w0, w20
  4012d8:	add	w0, w0, w2
  4012dc:	add	w2, w0, #0x1
  4012e0:	strb	w4, [x1, w0, sxtw]
  4012e4:	ldrb	w0, [x9, x3]
  4012e8:	strb	w0, [x1, w2, sxtw]
  4012ec:	cbz	w5, 4014ec <ferror@plt+0x85c>
  4012f0:	ldr	w0, [sp, #152]
  4012f4:	add	w27, w27, #0x1
  4012f8:	cbz	w0, 401310 <ferror@plt+0x680>
  4012fc:	cmp	w5, #0x3f
  401300:	b.le	4014ec <ferror@plt+0x85c>
  401304:	ldr	x0, [sp, #160]
  401308:	sub	w5, w5, #0x40
  40130c:	ldrb	w5, [x0, w5, sxtw]
  401310:	sub	w1, w5, #0x20
  401314:	mov	w0, #0x2e                  	// #46
  401318:	cmp	w1, #0x5f
  40131c:	csel	w5, w5, w0, cc  // cc = lo, ul, last
  401320:	sdiv	w2, w23, w20
  401324:	add	w0, w21, #0x3
  401328:	add	x7, x7, #0x10
  40132c:	add	x26, x26, #0x1
  401330:	add	w0, w0, w2
  401334:	add	w1, w0, w22
  401338:	add	w22, w22, #0x1
  40133c:	cmp	w28, w22
  401340:	strb	w5, [x7, w1, sxtw]
  401344:	b.ne	401378 <ferror@plt+0x6e8>  // b.any
  401348:	add	w0, w28, w0
  40134c:	ldr	w1, [sp, #156]
  401350:	add	w2, w0, #0x1
  401354:	mov	w3, #0xa                   	// #10
  401358:	cmp	w1, #0x0
  40135c:	mov	w22, #0x0                   	// #0
  401360:	strb	w3, [x7, w0, sxtw]
  401364:	csinc	w1, w27, wzr, ne  // ne = any
  401368:	ldr	x0, [sp, #136]
  40136c:	mov	w27, #0x0                   	// #0
  401370:	strb	wzr, [x7, w2, sxtw]
  401374:	bl	402338 <ferror@plt+0x16a8>
  401378:	cmp	x24, x26
  40137c:	b.ne	401290 <ferror@plt+0x600>  // b.any
  401380:	mov	w26, w22
  401384:	ldr	w27, [sp, #156]
  401388:	ldr	x22, [sp, #136]
  40138c:	cbnz	w26, 401b14 <ferror@plt+0xe84>
  401390:	cbnz	w27, 401bb8 <ferror@plt+0xf28>
  401394:	mov	x0, x25
  401398:	bl	400b60 <fclose@plt>
  40139c:	cbnz	w0, 401c88 <ferror@plt+0xff8>
  4013a0:	mov	x0, x22
  4013a4:	bl	400b60 <fclose@plt>
  4013a8:	cbz	w0, 400f84 <ferror@plt+0x2f4>
  4013ac:	b	401a84 <ferror@plt+0xdf4>
  4013b0:	ldr	x0, [x21, #16]
  4013b4:	ldrb	w1, [x0]
  4013b8:	cmp	w1, #0x2d
  4013bc:	b.eq	401664 <ferror@plt+0x9d4>  // b.none
  4013c0:	ldr	w1, [sp, #96]
  4013c4:	mov	w2, #0x1b6                 	// #438
  4013c8:	cmp	w1, #0x0
  4013cc:	mov	w1, #0x201                 	// #513
  4013d0:	csinc	w1, w1, wzr, eq  // eq = none
  4013d4:	orr	w1, w1, #0x40
  4013d8:	bl	400b80 <open@plt>
  4013dc:	tbnz	w0, #31, 4014c0 <ferror@plt+0x830>
  4013e0:	adrp	x1, 402000 <ferror@plt+0x1370>
  4013e4:	add	x1, x1, #0xb68
  4013e8:	bl	400bc0 <fdopen@plt>
  4013ec:	mov	x22, x0
  4013f0:	cbz	x0, 4014c0 <ferror@plt+0x830>
  4013f4:	bl	400be0 <rewind@plt>
  4013f8:	b	400e8c <ferror@plt+0x1fc>
  4013fc:	mov	w26, #0x0                   	// #0
  401400:	str	w21, [sp, #96]
  401404:	mov	w21, #0xffffffff            	// #-1
  401408:	b	400ee0 <ferror@plt+0x250>
  40140c:	cbz	w0, 4014a4 <ferror@plt+0x814>
  401410:	ldr	w0, [sp, #124]
  401414:	mov	w2, #0x1                   	// #1
  401418:	cmp	w0, #0x0
  40141c:	ldr	x0, [sp, #104]
  401420:	cneg	x1, x0, ne  // ne = any
  401424:	mov	x0, x25
  401428:	bl	400c10 <fseek@plt>
  40142c:	cmp	w0, #0x0
  401430:	ccmp	w23, #0x0, #0x4, lt  // lt = tstop
  401434:	b.ne	401618 <ferror@plt+0x988>  // b.any
  401438:	tbz	w0, #31, 40163c <ferror@plt+0x9ac>
  40143c:	mov	x23, #0x0                   	// #0
  401440:	ldr	x26, [sp, #104]
  401444:	b	40145c <ferror@plt+0x7cc>
  401448:	mov	x0, x25
  40144c:	add	x23, x23, #0x1
  401450:	bl	400bf0 <getc@plt>
  401454:	cmn	w0, #0x1
  401458:	b.eq	40160c <ferror@plt+0x97c>  // b.none
  40145c:	cmp	x26, x23
  401460:	b.ne	401448 <ferror@plt+0x7b8>  // b.any
  401464:	b	401204 <ferror@plt+0x574>
  401468:	tbnz	w20, #31, 401b58 <ferror@plt+0xec8>
  40146c:	cmp	w24, #0x0
  401470:	mov	w28, #0x10                  	// #16
  401474:	cset	w0, eq  // eq = none
  401478:	str	w0, [sp, #112]
  40147c:	b	400e38 <ferror@plt+0x1a8>
  401480:	ldr	w0, [sp, #96]
  401484:	add	w0, w0, #0x1
  401488:	str	w0, [sp, #96]
  40148c:	b	400dec <ferror@plt+0x15c>
  401490:	mov	x1, #0x0                   	// #0
  401494:	ldr	w2, [sp, #128]
  401498:	mov	x0, x25
  40149c:	bl	400c10 <fseek@plt>
  4014a0:	b	40142c <ferror@plt+0x79c>
  4014a4:	ldr	w0, [sp, #124]
  4014a8:	cbz	w0, 401f28 <ferror@plt+0x1298>
  4014ac:	ldr	x0, [sp, #104]
  4014b0:	neg	x1, x0
  4014b4:	mov	w0, #0x2                   	// #2
  4014b8:	str	w0, [sp, #128]
  4014bc:	b	401494 <ferror@plt+0x804>
  4014c0:	adrp	x0, 414000 <ferror@plt+0x13370>
  4014c4:	adrp	x2, 414000 <ferror@plt+0x13370>
  4014c8:	adrp	x1, 402000 <ferror@plt+0x1370>
  4014cc:	add	x1, x1, #0x508
  4014d0:	ldr	x2, [x2, #352]
  4014d4:	ldr	x0, [x0, #320]
  4014d8:	bl	400c80 <fprintf@plt>
  4014dc:	ldr	x0, [x21, #16]
  4014e0:	bl	400b30 <perror@plt>
  4014e4:	mov	w0, #0x3                   	// #3
  4014e8:	b	400f88 <ferror@plt+0x2f8>
  4014ec:	mov	w5, #0x2e                  	// #46
  4014f0:	b	401320 <ferror@plt+0x690>
  4014f4:	ldr	w0, [sp, #128]
  4014f8:	cmp	w0, #0x4
  4014fc:	b.ne	401530 <ferror@plt+0x8a0>  // b.any
  401500:	ldr	w3, [sp, #124]
  401504:	sub	w0, w20, #0x1
  401508:	eor	w0, w0, w22
  40150c:	adrp	x1, 414000 <ferror@plt+0x13370>
  401510:	ubfx	x4, x5, #4, #4
  401514:	ldr	x9, [x1, #272]
  401518:	mul	w0, w0, w3
  40151c:	add	x1, x7, #0x10
  401520:	and	x3, x5, #0xf
  401524:	ldrb	w4, [x9, x4]
  401528:	sdiv	w0, w0, w20
  40152c:	b	4012d8 <ferror@plt+0x648>
  401530:	ldr	w0, [sp, #124]
  401534:	add	x3, x7, #0x10
  401538:	mov	w1, #0x7                   	// #7
  40153c:	mul	w0, w0, w22
  401540:	sdiv	w0, w0, w20
  401544:	add	w0, w0, w2
  401548:	add	x2, x3, w0, sxtw
  40154c:	nop
  401550:	asr	w0, w5, w1
  401554:	and	w0, w0, #0x1
  401558:	add	w0, w0, #0x30
  40155c:	strb	w0, [x2], #1
  401560:	sub	w1, w1, #0x1
  401564:	cmn	w1, #0x1
  401568:	b.ne	401550 <ferror@plt+0x8c0>  // b.any
  40156c:	b	4012ec <ferror@plt+0x65c>
  401570:	adrp	x0, 414000 <ferror@plt+0x13370>
  401574:	add	x7, x0, #0x160
  401578:	ldr	x0, [sp, #104]
  40157c:	add	x21, x7, #0x10
  401580:	ldr	x1, [sp, #144]
  401584:	mov	x2, #0xa16                 	// #2582
  401588:	adrp	x3, 402000 <ferror@plt+0x1370>
  40158c:	add	x3, x3, #0xc30
  401590:	add	x4, x0, x1
  401594:	mov	x0, x21
  401598:	mov	w1, #0x0                   	// #0
  40159c:	add	x4, x4, x26
  4015a0:	str	x7, [sp, #112]
  4015a4:	str	w5, [sp, #168]
  4015a8:	bl	400b10 <__sprintf_chk@plt>
  4015ac:	ldr	w5, [sp, #168]
  4015b0:	sxtw	x0, w0
  4015b4:	ldr	x7, [sp, #112]
  4015b8:	mov	x1, x21
  4015bc:	mov	x21, x0
  4015c0:	mov	w2, #0x20                  	// #32
  4015c4:	nop
  4015c8:	strb	w2, [x0, x1]
  4015cc:	add	x0, x0, #0x1
  4015d0:	cmp	w0, #0xa14
  4015d4:	b.le	4015c8 <ferror@plt+0x938>
  4015d8:	b	4012ac <ferror@plt+0x61c>
  4015dc:	sub	w0, w20, #0x1
  4015e0:	tst	w0, w20
  4015e4:	b.eq	400e4c <ferror@plt+0x1bc>  // b.none
  4015e8:	adrp	x0, 414000 <ferror@plt+0x13370>
  4015ec:	adrp	x2, 414000 <ferror@plt+0x13370>
  4015f0:	adrp	x1, 402000 <ferror@plt+0x1370>
  4015f4:	add	x1, x1, #0xb20
  4015f8:	ldr	x2, [x2, #352]
  4015fc:	ldr	x0, [x0, #320]
  401600:	bl	400c80 <fprintf@plt>
  401604:	mov	w0, #0x1                   	// #1
  401608:	bl	400b20 <exit@plt>
  40160c:	mov	x0, x25
  401610:	bl	400c90 <ferror@plt>
  401614:	cbnz	w0, 401c88 <ferror@plt+0xff8>
  401618:	adrp	x0, 414000 <ferror@plt+0x13370>
  40161c:	adrp	x2, 414000 <ferror@plt+0x13370>
  401620:	adrp	x1, 402000 <ferror@plt+0x1370>
  401624:	add	x1, x1, #0xbc8
  401628:	ldr	x2, [x2, #352]
  40162c:	ldr	x0, [x0, #320]
  401630:	bl	400c80 <fprintf@plt>
  401634:	mov	w0, #0x4                   	// #4
  401638:	b	400f88 <ferror@plt+0x2f8>
  40163c:	mov	x0, x25
  401640:	bl	400b40 <ftell@plt>
  401644:	str	x0, [sp, #104]
  401648:	b	401204 <ferror@plt+0x574>
  40164c:	mov	x0, x25
  401650:	bl	400c90 <ferror@plt>
  401654:	cbnz	w0, 401c88 <ferror@plt+0xff8>
  401658:	mov	w20, #0x1                   	// #1
  40165c:	str	w21, [sp, #96]
  401660:	b	400ee0 <ferror@plt+0x250>
  401664:	ldrb	w1, [x0, #1]
  401668:	cbnz	w1, 4013c0 <ferror@plt+0x730>
  40166c:	b	400e84 <ferror@plt+0x1f4>
  401670:	adrp	x0, 414000 <ferror@plt+0x13370>
  401674:	ldr	x0, [x0, #336]
  401678:	cmp	x0, x25
  40167c:	b.eq	401748 <ferror@plt+0xab8>  // b.none
  401680:	bl	400c40 <__ctype_b_loc@plt>
  401684:	mov	x20, x0
  401688:	ldr	x1, [x21, #8]
  40168c:	adrp	x3, 402000 <ferror@plt+0x1370>
  401690:	ldr	x5, [x20]
  401694:	add	x3, x3, #0xa20
  401698:	ldrb	w6, [x1]
  40169c:	adrp	x2, 402000 <ferror@plt+0x1370>
  4016a0:	add	x2, x2, #0x7b0
  4016a4:	adrp	x1, 402000 <ferror@plt+0x1370>
  4016a8:	mov	x0, x22
  4016ac:	add	x1, x1, #0xbe0
  4016b0:	ldrh	w5, [x5, x6, lsl #1]
  4016b4:	tst	x5, #0x800
  4016b8:	csel	x2, x3, x2, ne  // ne = any
  4016bc:	bl	400c80 <fprintf@plt>
  4016c0:	tbnz	w0, #31, 401a84 <ferror@plt+0xdf4>
  4016c4:	ldr	x0, [x21, #8]
  4016c8:	mov	x24, #0x1                   	// #1
  4016cc:	ldr	w26, [sp, #136]
  4016d0:	ldrb	w1, [x0]
  4016d4:	mov	w0, w1
  4016d8:	cbnz	w1, 401714 <ferror@plt+0xa84>
  4016dc:	b	401730 <ferror@plt+0xaa0>
  4016e0:	cbz	w26, 4016f0 <ferror@plt+0xa60>
  4016e4:	bl	400bd0 <__ctype_toupper_loc@plt>
  4016e8:	ldr	x0, [x0]
  4016ec:	ldr	w0, [x0, x23, lsl #2]
  4016f0:	mov	x1, x22
  4016f4:	bl	400b50 <putc@plt>
  4016f8:	cmn	w0, #0x1
  4016fc:	b.eq	401a84 <ferror@plt+0xdf4>  // b.none
  401700:	ldr	x0, [x21, #8]
  401704:	ldrb	w0, [x0, x24]
  401708:	add	x24, x24, #0x1
  40170c:	mov	w1, w0
  401710:	cbz	w0, 401730 <ferror@plt+0xaa0>
  401714:	ldr	x3, [x20]
  401718:	ubfiz	x2, x1, #1, #8
  40171c:	mov	w23, w1
  401720:	ldrh	w1, [x3, x2]
  401724:	tbnz	w1, #3, 4016e0 <ferror@plt+0xa50>
  401728:	mov	w0, #0x5f                  	// #95
  40172c:	b	4016f0 <ferror@plt+0xa60>
  401730:	mov	x1, x22
  401734:	adrp	x0, 402000 <ferror@plt+0x1370>
  401738:	add	x0, x0, #0xbf8
  40173c:	bl	400b00 <fputs@plt>
  401740:	cmn	w0, #0x1
  401744:	b.eq	401a84 <ferror@plt+0xdf4>  // b.none
  401748:	adrp	x23, 414000 <ferror@plt+0x13370>
  40174c:	add	x23, x23, #0xe8
  401750:	adrp	x24, 402000 <ferror@plt+0x1370>
  401754:	add	x27, x23, #0x30
  401758:	add	x24, x24, #0xa38
  40175c:	mov	x26, #0x0                   	// #0
  401760:	b	40178c <ferror@plt+0xafc>
  401764:	cmp	x26, #0x0
  401768:	mov	w2, #0x2                   	// #2
  40176c:	csel	w2, wzr, w2, ne  // ne = any
  401770:	adrp	x0, 402000 <ferror@plt+0x1370>
  401774:	add	x0, x0, #0xc00
  401778:	add	x2, x0, w2, sxtw
  40177c:	add	x26, x26, #0x1
  401780:	mov	x0, x22
  401784:	bl	400c80 <fprintf@plt>
  401788:	tbnz	w0, #31, 401a84 <ferror@plt+0xdf4>
  40178c:	mov	w20, w26
  401790:	tbnz	x19, #63, 40179c <ferror@plt+0xb0c>
  401794:	cmp	x19, x26
  401798:	b.le	4017dc <ferror@plt+0xb4c>
  40179c:	mov	x0, x25
  4017a0:	bl	400bf0 <getc@plt>
  4017a4:	mov	w3, w0
  4017a8:	cmn	w0, #0x1
  4017ac:	b.eq	401c7c <ferror@plt+0xfec>  // b.none
  4017b0:	udiv	w2, w20, w28
  4017b4:	adrp	x1, 402000 <ferror@plt+0x1370>
  4017b8:	ldr	x0, [x23, #40]
  4017bc:	add	x1, x1, #0xa28
  4017c0:	msub	w2, w2, w28, w20
  4017c4:	cmp	x0, x27
  4017c8:	csel	x1, x1, x24, eq  // eq = none
  4017cc:	cbz	w2, 401764 <ferror@plt+0xad4>
  4017d0:	adrp	x2, 402000 <ferror@plt+0x1370>
  4017d4:	add	x2, x2, #0xa48
  4017d8:	b	40177c <ferror@plt+0xaec>
  4017dc:	cbnz	w20, 401b9c <ferror@plt+0xf0c>
  4017e0:	adrp	x0, 414000 <ferror@plt+0x13370>
  4017e4:	mov	w23, #0x3                   	// #3
  4017e8:	ldr	x1, [x0, #336]
  4017ec:	adrp	x0, 402000 <ferror@plt+0x1370>
  4017f0:	add	x0, x0, #0xc08
  4017f4:	cmp	x25, x1
  4017f8:	mov	x1, x22
  4017fc:	csel	w2, wzr, w23, ne  // ne = any
  401800:	add	x0, x0, w2, sxtw
  401804:	bl	400b00 <fputs@plt>
  401808:	cmn	w0, #0x1
  40180c:	b.eq	401a84 <ferror@plt+0xdf4>  // b.none
  401810:	adrp	x0, 414000 <ferror@plt+0x13370>
  401814:	ldr	x0, [x0, #336]
  401818:	cmp	x25, x0
  40181c:	b.eq	401394 <ferror@plt+0x704>  // b.none
  401820:	bl	400c40 <__ctype_b_loc@plt>
  401824:	mov	x24, x0
  401828:	ldr	x1, [x21, #8]
  40182c:	adrp	x3, 402000 <ferror@plt+0x1370>
  401830:	ldr	x5, [x24]
  401834:	add	x3, x3, #0xa20
  401838:	ldrb	w6, [x1]
  40183c:	adrp	x2, 402000 <ferror@plt+0x1370>
  401840:	add	x2, x2, #0x7b0
  401844:	adrp	x1, 402000 <ferror@plt+0x1370>
  401848:	mov	x0, x22
  40184c:	add	x1, x1, #0xc10
  401850:	ldrh	w5, [x5, x6, lsl #1]
  401854:	tst	x5, #0x800
  401858:	csel	x2, x3, x2, ne  // ne = any
  40185c:	bl	400c80 <fprintf@plt>
  401860:	tbnz	w0, #31, 401a84 <ferror@plt+0xdf4>
  401864:	ldr	x0, [x21, #8]
  401868:	mov	x23, #0x1                   	// #1
  40186c:	ldr	w26, [sp, #136]
  401870:	ldrb	w1, [x0]
  401874:	mov	w0, w1
  401878:	cbnz	w1, 4018b4 <ferror@plt+0xc24>
  40187c:	b	401970 <ferror@plt+0xce0>
  401880:	cbz	w26, 401890 <ferror@plt+0xc00>
  401884:	bl	400bd0 <__ctype_toupper_loc@plt>
  401888:	ldr	x0, [x0]
  40188c:	ldr	w0, [x0, x19, lsl #2]
  401890:	mov	x1, x22
  401894:	bl	400b50 <putc@plt>
  401898:	cmn	w0, #0x1
  40189c:	b.eq	401a84 <ferror@plt+0xdf4>  // b.none
  4018a0:	ldr	x0, [x21, #8]
  4018a4:	ldrb	w0, [x0, x23]
  4018a8:	add	x23, x23, #0x1
  4018ac:	mov	w1, w0
  4018b0:	cbz	w0, 401970 <ferror@plt+0xce0>
  4018b4:	ldr	x3, [x24]
  4018b8:	ubfiz	x2, x1, #1, #8
  4018bc:	mov	w19, w1
  4018c0:	ldrh	w1, [x3, x2]
  4018c4:	tbnz	w1, #3, 401880 <ferror@plt+0xbf0>
  4018c8:	mov	w0, #0x5f                  	// #95
  4018cc:	b	401890 <ferror@plt+0xc00>
  4018d0:	adrp	x1, 402000 <ferror@plt+0x1370>
  4018d4:	mov	x0, x25
  4018d8:	add	x1, x1, #0xa70
  4018dc:	mov	x2, #0x2                   	// #2
  4018e0:	bl	400ba0 <strncmp@plt>
  4018e4:	cbz	w0, 401ee0 <ferror@plt+0x1250>
  4018e8:	adrp	x1, 402000 <ferror@plt+0x1370>
  4018ec:	mov	x0, x25
  4018f0:	add	x1, x1, #0xa80
  4018f4:	mov	x2, #0x2                   	// #2
  4018f8:	bl	400ba0 <strncmp@plt>
  4018fc:	cbnz	w0, 401aac <ferror@plt+0xe1c>
  401900:	ldrb	w0, [x25, #2]
  401904:	cbz	w0, 401944 <ferror@plt+0xcb4>
  401908:	add	x25, x25, #0x2
  40190c:	adrp	x0, 402000 <ferror@plt+0x1370>
  401910:	mov	x1, x25
  401914:	add	x0, x0, #0xa88
  401918:	mov	x2, #0x9                   	// #9
  40191c:	bl	400ba0 <strncmp@plt>
  401920:	adrp	x1, 414000 <ferror@plt+0x13370>
  401924:	add	x7, x1, #0xe8
  401928:	cbz	w0, 401b70 <ferror@plt+0xee0>
  40192c:	adrp	x0, 402000 <ferror@plt+0x1370>
  401930:	mov	x1, x25
  401934:	add	x0, x0, #0xa98
  401938:	mov	x2, #0x3                   	// #3
  40193c:	bl	400ba0 <strncmp@plt>
  401940:	cbnz	w0, 401d34 <ferror@plt+0x10a4>
  401944:	ldr	x0, [x21, #16]
  401948:	cbz	x0, 401f24 <ferror@plt+0x1294>
  40194c:	mov	w2, #0x0                   	// #0
  401950:	mov	x1, #0x0                   	// #0
  401954:	bl	400c50 <strtol@plt>
  401958:	add	x21, x21, #0x8
  40195c:	mov	w28, w0
  401960:	sub	w26, w26, #0x1
  401964:	adrp	x0, 414000 <ferror@plt+0x13370>
  401968:	add	x7, x0, #0xe8
  40196c:	b	400dec <ferror@plt+0x15c>
  401970:	ldr	w0, [sp, #136]
  401974:	adrp	x2, 402000 <ferror@plt+0x1370>
  401978:	add	x2, x2, #0xa50
  40197c:	adrp	x1, 402000 <ferror@plt+0x1370>
  401980:	cmp	w0, #0x0
  401984:	adrp	x0, 402000 <ferror@plt+0x1370>
  401988:	add	x0, x0, #0xa58
  40198c:	mov	w3, w20
  401990:	csel	x2, x2, x0, ne  // ne = any
  401994:	add	x1, x1, #0xc20
  401998:	mov	x0, x22
  40199c:	bl	400c80 <fprintf@plt>
  4019a0:	tbz	w0, #31, 401394 <ferror@plt+0x704>
  4019a4:	b	401a84 <ferror@plt+0xdf4>
  4019a8:	mov	x0, x25
  4019ac:	bl	400c90 <ferror@plt>
  4019b0:	cbnz	w0, 401c88 <ferror@plt+0xff8>
  4019b4:	mov	x27, #0x0                   	// #0
  4019b8:	str	w21, [sp, #96]
  4019bc:	mov	w21, w20
  4019c0:	mov	w20, #0x1                   	// #1
  4019c4:	b	400ee0 <ferror@plt+0x250>
  4019c8:	cbz	x19, 401394 <ferror@plt+0x704>
  4019cc:	adrp	x24, 414000 <ferror@plt+0x13370>
  4019d0:	mov	w21, w28
  4019d4:	add	x24, x24, #0xe8
  4019d8:	mov	x23, #0x0                   	// #0
  4019dc:	b	4019e8 <ferror@plt+0xd58>
  4019e0:	cmp	x19, x23
  4019e4:	b.eq	401a68 <ferror@plt+0xdd8>  // b.none
  4019e8:	mov	x0, x25
  4019ec:	bl	400bf0 <getc@plt>
  4019f0:	mov	w20, w0
  4019f4:	cmn	w0, #0x1
  4019f8:	b.eq	401a5c <ferror@plt+0xdcc>  // b.none
  4019fc:	ldr	x2, [x24, #40]
  401a00:	ubfx	x0, x20, #4, #4
  401a04:	mov	x1, x22
  401a08:	ldrb	w0, [x0, x2]
  401a0c:	bl	400b50 <putc@plt>
  401a10:	cmn	w0, #0x1
  401a14:	b.eq	401a84 <ferror@plt+0xdf4>  // b.none
  401a18:	ldr	x0, [x24, #40]
  401a1c:	and	x20, x20, #0xf
  401a20:	mov	x1, x22
  401a24:	ldrb	w0, [x20, x0]
  401a28:	bl	400b50 <putc@plt>
  401a2c:	cmn	w0, #0x1
  401a30:	b.eq	401a84 <ferror@plt+0xdf4>  // b.none
  401a34:	add	x23, x23, #0x1
  401a38:	subs	w21, w21, #0x1
  401a3c:	b.ne	4019e0 <ferror@plt+0xd50>  // b.any
  401a40:	mov	x1, x22
  401a44:	mov	w0, #0xa                   	// #10
  401a48:	bl	400b50 <putc@plt>
  401a4c:	cmn	w0, #0x1
  401a50:	b.eq	401a84 <ferror@plt+0xdf4>  // b.none
  401a54:	mov	w21, w28
  401a58:	b	4019e0 <ferror@plt+0xd50>
  401a5c:	mov	x0, x25
  401a60:	bl	400c90 <ferror@plt>
  401a64:	cbnz	w0, 401c88 <ferror@plt+0xff8>
  401a68:	cmp	w28, w21
  401a6c:	b.le	401394 <ferror@plt+0x704>
  401a70:	mov	x1, x22
  401a74:	mov	w0, #0xa                   	// #10
  401a78:	bl	400b50 <putc@plt>
  401a7c:	cmn	w0, #0x1
  401a80:	b.ne	401394 <ferror@plt+0x704>  // b.any
  401a84:	mov	w0, #0x3                   	// #3
  401a88:	bl	4020f0 <ferror@plt+0x1460>
  401a8c:	mov	w26, w22
  401a90:	ldr	w27, [sp, #156]
  401a94:	mov	x0, x25
  401a98:	ldr	x22, [sp, #136]
  401a9c:	bl	400c90 <ferror@plt>
  401aa0:	cbnz	w0, 401c88 <ferror@plt+0xff8>
  401aa4:	cbz	w26, 401390 <ferror@plt+0x700>
  401aa8:	b	401b14 <ferror@plt+0xe84>
  401aac:	adrp	x1, 402000 <ferror@plt+0x1370>
  401ab0:	mov	x0, x25
  401ab4:	add	x1, x1, #0xaa0
  401ab8:	mov	x2, #0x2                   	// #2
  401abc:	bl	400ba0 <strncmp@plt>
  401ac0:	cbnz	w0, 401bc8 <ferror@plt+0xf38>
  401ac4:	ldrb	w0, [x25, #2]
  401ac8:	cbz	w0, 401ae8 <ferror@plt+0xe58>
  401acc:	add	x25, x25, #0x2
  401ad0:	adrp	x0, 402000 <ferror@plt+0x1370>
  401ad4:	mov	x1, x25
  401ad8:	add	x0, x0, #0xaa8
  401adc:	mov	x2, #0x4                   	// #4
  401ae0:	bl	400ba0 <strncmp@plt>
  401ae4:	cbnz	w0, 401d54 <ferror@plt+0x10c4>
  401ae8:	ldr	x0, [x21, #16]
  401aec:	cbz	x0, 401f24 <ferror@plt+0x1294>
  401af0:	mov	w2, #0x0                   	// #0
  401af4:	mov	x1, #0x0                   	// #0
  401af8:	bl	400c50 <strtol@plt>
  401afc:	add	x21, x21, #0x8
  401b00:	mov	w20, w0
  401b04:	sub	w26, w26, #0x1
  401b08:	adrp	x0, 414000 <ferror@plt+0x13370>
  401b0c:	add	x7, x0, #0xe8
  401b10:	b	400dec <ferror@plt+0x15c>
  401b14:	ldr	w0, [sp, #172]
  401b18:	add	w21, w21, #0x3
  401b1c:	mov	w1, #0x1                   	// #1
  401b20:	mov	w4, #0xa                   	// #10
  401b24:	sub	w2, w0, #0x1
  401b28:	adrp	x0, 414000 <ferror@plt+0x13370>
  401b2c:	add	x3, x0, #0x160
  401b30:	mov	x0, x22
  401b34:	add	x3, x3, #0x10
  401b38:	udiv	w2, w2, w20
  401b3c:	add	w2, w2, w21
  401b40:	add	w7, w2, w26
  401b44:	add	w2, w7, w1
  401b48:	strb	w4, [x3, w7, sxtw]
  401b4c:	strb	wzr, [x3, w2, sxtw]
  401b50:	bl	402338 <ferror@plt+0x16a8>
  401b54:	b	401394 <ferror@plt+0x704>
  401b58:	mov	w28, #0x10                  	// #16
  401b5c:	b	400fc8 <ferror@plt+0x338>
  401b60:	cmp	w0, #0x2d
  401b64:	b.ne	400d8c <ferror@plt+0xfc>  // b.any
  401b68:	cmp	w1, #0x43
  401b6c:	b.ne	400d8c <ferror@plt+0xfc>  // b.any
  401b70:	mov	w0, #0x1                   	// #1
  401b74:	str	w0, [sp, #136]
  401b78:	b	400dec <ferror@plt+0x15c>
  401b7c:	adrp	x0, 414000 <ferror@plt+0x13370>
  401b80:	adrp	x1, 402000 <ferror@plt+0x1370>
  401b84:	add	x1, x1, #0xba0
  401b88:	ldr	x2, [x0, #352]
  401b8c:	ldr	x0, [sp, #128]
  401b90:	bl	400c80 <fprintf@plt>
  401b94:	mov	w0, #0x5                   	// #5
  401b98:	b	400f88 <ferror@plt+0x2f8>
  401b9c:	mov	x1, x22
  401ba0:	adrp	x0, 402000 <ferror@plt+0x1370>
  401ba4:	add	x0, x0, #0xb18
  401ba8:	bl	400b00 <fputs@plt>
  401bac:	cmn	w0, #0x1
  401bb0:	b.ne	4017e0 <ferror@plt+0xb50>  // b.any
  401bb4:	b	401a84 <ferror@plt+0xdf4>
  401bb8:	mov	x0, x22
  401bbc:	mov	w1, #0xffffffff            	// #-1
  401bc0:	bl	402338 <ferror@plt+0x16a8>
  401bc4:	b	401394 <ferror@plt+0x704>
  401bc8:	adrp	x1, 402000 <ferror@plt+0x1370>
  401bcc:	mov	x0, x25
  401bd0:	add	x1, x1, #0xab0
  401bd4:	mov	x2, #0x2                   	// #2
  401bd8:	bl	400ba0 <strncmp@plt>
  401bdc:	cbnz	w0, 401c90 <ferror@plt+0x1000>
  401be0:	ldrb	w0, [x25, #2]
  401be4:	cbz	w0, 401c04 <ferror@plt+0xf74>
  401be8:	add	x25, x25, #0x2
  401bec:	adrp	x0, 402000 <ferror@plt+0x1370>
  401bf0:	mov	x1, x25
  401bf4:	add	x0, x0, #0xab8
  401bf8:	mov	x2, #0x5                   	// #5
  401bfc:	bl	400ba0 <strncmp@plt>
  401c00:	cbnz	w0, 401e7c <ferror@plt+0x11ec>
  401c04:	ldr	x1, [x21, #16]
  401c08:	cbz	x1, 401f24 <ferror@plt+0x1294>
  401c0c:	ldrb	w0, [x1]
  401c10:	cmp	w0, #0x2b
  401c14:	cset	x2, eq  // eq = none
  401c18:	cinc	x0, x1, eq  // eq = none
  401c1c:	ldrb	w3, [x1, x2]
  401c20:	cmp	w3, #0x2d
  401c24:	b.eq	401e34 <ferror@plt+0x11a4>  // b.none
  401c28:	mov	w2, #0x0                   	// #0
  401c2c:	mov	x1, #0x0                   	// #0
  401c30:	bl	400af0 <strtoul@plt>
  401c34:	str	x0, [sp, #144]
  401c38:	adrp	x0, 414000 <ferror@plt+0x13370>
  401c3c:	add	x7, x0, #0xe8
  401c40:	add	x21, x21, #0x8
  401c44:	sub	w26, w26, #0x1
  401c48:	b	400dec <ferror@plt+0x15c>
  401c4c:	mov	w0, #0x1                   	// #1
  401c50:	mov	w28, #0x10                  	// #16
  401c54:	mov	x19, #0xffffffffffffffff    	// #-1
  401c58:	mov	w27, #0x0                   	// #0
  401c5c:	mov	w24, #0x0                   	// #0
  401c60:	str	wzr, [sp, #96]
  401c64:	str	xzr, [sp, #104]
  401c68:	stp	wzr, w0, [sp, #124]
  401c6c:	str	wzr, [sp, #136]
  401c70:	str	xzr, [sp, #144]
  401c74:	str	wzr, [sp, #152]
  401c78:	b	400fc8 <ferror@plt+0x338>
  401c7c:	mov	x0, x25
  401c80:	bl	400c90 <ferror@plt>
  401c84:	cbz	w0, 4017dc <ferror@plt+0xb4c>
  401c88:	mov	w0, #0x2                   	// #2
  401c8c:	bl	4020f0 <ferror@plt+0x1460>
  401c90:	adrp	x1, 402000 <ferror@plt+0x1370>
  401c94:	mov	x0, x25
  401c98:	add	x1, x1, #0xac0
  401c9c:	mov	x2, #0x2                   	// #2
  401ca0:	bl	400ba0 <strncmp@plt>
  401ca4:	cbnz	w0, 401dcc <ferror@plt+0x113c>
  401ca8:	ldrb	w0, [x25, #2]
  401cac:	str	w0, [sp, #104]
  401cb0:	cbz	w0, 401d74 <ferror@plt+0x10e4>
  401cb4:	add	x1, x25, #0x2
  401cb8:	adrp	x0, 402000 <ferror@plt+0x1370>
  401cbc:	mov	x2, #0x3                   	// #3
  401cc0:	add	x0, x0, #0xac8
  401cc4:	str	x1, [sp, #112]
  401cc8:	bl	400ba0 <strncmp@plt>
  401ccc:	cbz	w0, 401d74 <ferror@plt+0x10e4>
  401cd0:	ldr	x1, [sp, #112]
  401cd4:	adrp	x0, 402000 <ferror@plt+0x1370>
  401cd8:	mov	x2, #0x3                   	// #3
  401cdc:	add	x0, x0, #0xad0
  401ce0:	bl	400ba0 <strncmp@plt>
  401ce4:	cbz	w0, 401d74 <ferror@plt+0x10e4>
  401ce8:	ldr	w0, [sp, #104]
  401cec:	mov	w2, #0x0                   	// #0
  401cf0:	mov	x1, #0x0                   	// #0
  401cf4:	cmp	w0, #0x2b
  401cf8:	cset	w0, eq  // eq = none
  401cfc:	add	w3, w0, #0x2
  401d00:	ldrb	w3, [x25, w3, sxtw]
  401d04:	cmp	w3, #0x2d
  401d08:	cset	w3, eq  // eq = none
  401d0c:	stp	w3, w0, [sp, #124]
  401d10:	and	x0, x0, #0xff
  401d14:	add	x0, x0, #0x2
  401d18:	cinc	x0, x0, eq  // eq = none
  401d1c:	add	x0, x25, x0
  401d20:	bl	400c50 <strtol@plt>
  401d24:	str	x0, [sp, #104]
  401d28:	adrp	x0, 414000 <ferror@plt+0x13370>
  401d2c:	add	x7, x0, #0xe8
  401d30:	b	400dec <ferror@plt+0x15c>
  401d34:	mov	x0, x25
  401d38:	mov	w2, #0x0                   	// #0
  401d3c:	mov	x1, #0x0                   	// #0
  401d40:	bl	400c50 <strtol@plt>
  401d44:	mov	w28, w0
  401d48:	adrp	x0, 414000 <ferror@plt+0x13370>
  401d4c:	add	x7, x0, #0xe8
  401d50:	b	400dec <ferror@plt+0x15c>
  401d54:	mov	x0, x25
  401d58:	mov	w2, #0x0                   	// #0
  401d5c:	mov	x1, #0x0                   	// #0
  401d60:	bl	400c50 <strtol@plt>
  401d64:	mov	w20, w0
  401d68:	adrp	x0, 414000 <ferror@plt+0x13370>
  401d6c:	add	x7, x0, #0xe8
  401d70:	b	400dec <ferror@plt+0x15c>
  401d74:	ldr	x0, [x21, #16]
  401d78:	cbz	x0, 401f24 <ferror@plt+0x1294>
  401d7c:	ldrb	w1, [x0]
  401d80:	mov	w2, #0x0                   	// #0
  401d84:	add	x21, x21, #0x8
  401d88:	sub	w26, w26, #0x1
  401d8c:	cmp	w1, #0x2b
  401d90:	mov	x1, #0x0                   	// #0
  401d94:	cset	x3, eq  // eq = none
  401d98:	cset	w4, eq  // eq = none
  401d9c:	str	w4, [sp, #128]
  401da0:	ldrb	w4, [x0, x3]
  401da4:	cmp	w4, #0x2d
  401da8:	cinc	x3, x3, eq  // eq = none
  401dac:	cset	w4, eq  // eq = none
  401db0:	add	x0, x0, x3
  401db4:	str	w4, [sp, #124]
  401db8:	bl	400c50 <strtol@plt>
  401dbc:	str	x0, [sp, #104]
  401dc0:	adrp	x0, 414000 <ferror@plt+0x13370>
  401dc4:	add	x7, x0, #0xe8
  401dc8:	b	400dec <ferror@plt+0x15c>
  401dcc:	adrp	x1, 402000 <ferror@plt+0x1370>
  401dd0:	mov	x0, x25
  401dd4:	add	x1, x1, #0xad8
  401dd8:	mov	x2, #0x2                   	// #2
  401ddc:	bl	400ba0 <strncmp@plt>
  401de0:	cbnz	w0, 401ebc <ferror@plt+0x122c>
  401de4:	ldrb	w0, [x25, #2]
  401de8:	cbz	w0, 401e08 <ferror@plt+0x1178>
  401dec:	add	x25, x25, #0x2
  401df0:	adrp	x0, 402000 <ferror@plt+0x1370>
  401df4:	mov	x1, x25
  401df8:	add	x0, x0, #0xae0
  401dfc:	mov	x2, #0x2                   	// #2
  401e00:	bl	400ba0 <strncmp@plt>
  401e04:	cbnz	w0, 401e9c <ferror@plt+0x120c>
  401e08:	ldr	x0, [x21, #16]
  401e0c:	cbz	x0, 401f24 <ferror@plt+0x1294>
  401e10:	mov	w2, #0x0                   	// #0
  401e14:	mov	x1, #0x0                   	// #0
  401e18:	bl	400c50 <strtol@plt>
  401e1c:	add	x21, x21, #0x8
  401e20:	mov	x19, x0
  401e24:	sub	w26, w26, #0x1
  401e28:	adrp	x0, 414000 <ferror@plt+0x13370>
  401e2c:	add	x7, x0, #0xe8
  401e30:	b	400dec <ferror@plt+0x15c>
  401e34:	add	x0, x2, #0x1
  401e38:	mov	w2, #0x0                   	// #0
  401e3c:	add	x0, x1, x0
  401e40:	mov	x1, #0x0                   	// #0
  401e44:	bl	400af0 <strtoul@plt>
  401e48:	neg	x0, x0
  401e4c:	str	x0, [sp, #144]
  401e50:	adrp	x0, 414000 <ferror@plt+0x13370>
  401e54:	add	x7, x0, #0xe8
  401e58:	b	401c40 <ferror@plt+0xfb0>
  401e5c:	adrp	x0, 414000 <ferror@plt+0x13370>
  401e60:	adrp	x1, 402000 <ferror@plt+0x1370>
  401e64:	add	x1, x1, #0xb70
  401e68:	ldr	x2, [x0, #352]
  401e6c:	ldr	x0, [sp, #128]
  401e70:	bl	400c80 <fprintf@plt>
  401e74:	mov	w0, #0xffffffff            	// #-1
  401e78:	b	400f88 <ferror@plt+0x2f8>
  401e7c:	mov	x0, x25
  401e80:	mov	w2, #0x0                   	// #0
  401e84:	mov	x1, #0x0                   	// #0
  401e88:	bl	400af0 <strtoul@plt>
  401e8c:	str	x0, [sp, #144]
  401e90:	adrp	x0, 414000 <ferror@plt+0x13370>
  401e94:	add	x7, x0, #0xe8
  401e98:	b	400dec <ferror@plt+0x15c>
  401e9c:	mov	x0, x25
  401ea0:	mov	w2, #0x0                   	// #0
  401ea4:	mov	x1, #0x0                   	// #0
  401ea8:	bl	400c50 <strtol@plt>
  401eac:	mov	x19, x0
  401eb0:	adrp	x0, 414000 <ferror@plt+0x13370>
  401eb4:	add	x7, x0, #0xe8
  401eb8:	b	400dec <ferror@plt+0x15c>
  401ebc:	adrp	x1, 402000 <ferror@plt+0x1370>
  401ec0:	mov	x0, x25
  401ec4:	add	x1, x1, #0xae8
  401ec8:	bl	400c30 <strcmp@plt>
  401ecc:	cbnz	w0, 401f10 <ferror@plt+0x1280>
  401ed0:	add	x21, x21, #0x8
  401ed4:	sub	w26, w26, #0x1
  401ed8:	cbnz	w28, 400e00 <ferror@plt+0x170>
  401edc:	b	400fac <ferror@plt+0x31c>
  401ee0:	adrp	x0, 414000 <ferror@plt+0x13370>
  401ee4:	adrp	x1, 414000 <ferror@plt+0x13370>
  401ee8:	add	x3, x1, #0x160
  401eec:	adrp	x2, 414000 <ferror@plt+0x13370>
  401ef0:	ldr	x0, [x0, #320]
  401ef4:	add	x3, x3, #0x8
  401ef8:	add	x2, x2, #0xe8
  401efc:	adrp	x1, 402000 <ferror@plt+0x1370>
  401f00:	add	x1, x1, #0xa78
  401f04:	bl	400c80 <fprintf@plt>
  401f08:	mov	w0, #0x0                   	// #0
  401f0c:	bl	400b20 <exit@plt>
  401f10:	ldrb	w0, [x25]
  401f14:	cmp	w0, #0x2d
  401f18:	b.ne	400dfc <ferror@plt+0x16c>  // b.any
  401f1c:	ldrb	w0, [x25, #1]
  401f20:	cbz	w0, 400dfc <ferror@plt+0x16c>
  401f24:	bl	402130 <ferror@plt+0x14a0>
  401f28:	ldr	x1, [sp, #104]
  401f2c:	b	401494 <ferror@plt+0x804>
  401f30:	cmp	w0, #0x2d
  401f34:	b.ne	400d8c <ferror@plt+0xfc>  // b.any
  401f38:	ldrb	w1, [x25, #1]
  401f3c:	cmp	w1, #0x62
  401f40:	b.ne	401f54 <ferror@plt+0x12c4>  // b.any
  401f44:	mov	w24, #0x3                   	// #3
  401f48:	b	400dec <ferror@plt+0x15c>
  401f4c:	mov	x20, x19
  401f50:	b	401130 <ferror@plt+0x4a0>
  401f54:	cmp	w0, #0x2d
  401f58:	b.ne	400d8c <ferror@plt+0xfc>  // b.any
  401f5c:	cmp	w1, #0x65
  401f60:	b.ne	401f94 <ferror@plt+0x1304>  // b.any
  401f64:	mov	w24, #0x4                   	// #4
  401f68:	b	400dec <ferror@plt+0x15c>
  401f6c:	adrp	x0, 414000 <ferror@plt+0x13370>
  401f70:	adrp	x2, 414000 <ferror@plt+0x13370>
  401f74:	adrp	x1, 402000 <ferror@plt+0x1370>
  401f78:	add	x1, x1, #0xaf0
  401f7c:	ldr	x2, [x2, #352]
  401f80:	mov	w3, #0x100                 	// #256
  401f84:	ldr	x0, [x0, #320]
  401f88:	bl	400c80 <fprintf@plt>
  401f8c:	mov	w0, #0x1                   	// #1
  401f90:	bl	400b20 <exit@plt>
  401f94:	cmp	w0, #0x2d
  401f98:	b.ne	400d8c <ferror@plt+0xfc>  // b.any
  401f9c:	cmp	w1, #0x75
  401fa0:	b.ne	401fac <ferror@plt+0x131c>  // b.any
  401fa4:	str	x23, [x7, #40]
  401fa8:	b	400dec <ferror@plt+0x15c>
  401fac:	cmp	w0, #0x2d
  401fb0:	b.ne	400d8c <ferror@plt+0xfc>  // b.any
  401fb4:	ldrb	w1, [x25, #1]
  401fb8:	cmp	w1, #0x70
  401fbc:	b.ne	401fc8 <ferror@plt+0x1338>  // b.any
  401fc0:	mov	w24, #0x1                   	// #1
  401fc4:	b	400dec <ferror@plt+0x15c>
  401fc8:	cmp	w0, #0x2d
  401fcc:	b.ne	400d8c <ferror@plt+0xfc>  // b.any
  401fd0:	cmp	w1, #0x69
  401fd4:	b.ne	401b60 <ferror@plt+0xed0>  // b.any
  401fd8:	mov	w24, #0x2                   	// #2
  401fdc:	b	400dec <ferror@plt+0x15c>
  401fe0:	mov	x29, #0x0                   	// #0
  401fe4:	mov	x30, #0x0                   	// #0
  401fe8:	mov	x5, x0
  401fec:	ldr	x1, [sp]
  401ff0:	add	x2, sp, #0x8
  401ff4:	mov	x6, sp
  401ff8:	movz	x0, #0x0, lsl #48
  401ffc:	movk	x0, #0x0, lsl #32
  402000:	movk	x0, #0x40, lsl #16
  402004:	movk	x0, #0xca0
  402008:	movz	x3, #0x0, lsl #48
  40200c:	movk	x3, #0x0, lsl #32
  402010:	movk	x3, #0x40, lsl #16
  402014:	movk	x3, #0x2458
  402018:	movz	x4, #0x0, lsl #48
  40201c:	movk	x4, #0x0, lsl #32
  402020:	movk	x4, #0x40, lsl #16
  402024:	movk	x4, #0x24d8
  402028:	bl	400bb0 <__libc_start_main@plt>
  40202c:	bl	400c20 <abort@plt>
  402030:	adrp	x0, 413000 <ferror@plt+0x12370>
  402034:	ldr	x0, [x0, #4064]
  402038:	cbz	x0, 402040 <ferror@plt+0x13b0>
  40203c:	b	400c00 <__gmon_start__@plt>
  402040:	ret
  402044:	nop
  402048:	adrp	x0, 414000 <ferror@plt+0x13370>
  40204c:	add	x0, x0, #0x140
  402050:	adrp	x1, 414000 <ferror@plt+0x13370>
  402054:	add	x1, x1, #0x140
  402058:	cmp	x1, x0
  40205c:	b.eq	402074 <ferror@plt+0x13e4>  // b.none
  402060:	adrp	x1, 402000 <ferror@plt+0x1370>
  402064:	ldr	x1, [x1, #1272]
  402068:	cbz	x1, 402074 <ferror@plt+0x13e4>
  40206c:	mov	x16, x1
  402070:	br	x16
  402074:	ret
  402078:	adrp	x0, 414000 <ferror@plt+0x13370>
  40207c:	add	x0, x0, #0x140
  402080:	adrp	x1, 414000 <ferror@plt+0x13370>
  402084:	add	x1, x1, #0x140
  402088:	sub	x1, x1, x0
  40208c:	lsr	x2, x1, #63
  402090:	add	x1, x2, x1, asr #3
  402094:	cmp	xzr, x1, asr #1
  402098:	asr	x1, x1, #1
  40209c:	b.eq	4020b4 <ferror@plt+0x1424>  // b.none
  4020a0:	adrp	x2, 402000 <ferror@plt+0x1370>
  4020a4:	ldr	x2, [x2, #1280]
  4020a8:	cbz	x2, 4020b4 <ferror@plt+0x1424>
  4020ac:	mov	x16, x2
  4020b0:	br	x16
  4020b4:	ret
  4020b8:	stp	x29, x30, [sp, #-32]!
  4020bc:	mov	x29, sp
  4020c0:	str	x19, [sp, #16]
  4020c4:	adrp	x19, 414000 <ferror@plt+0x13370>
  4020c8:	ldrb	w0, [x19, #344]
  4020cc:	cbnz	w0, 4020dc <ferror@plt+0x144c>
  4020d0:	bl	402048 <ferror@plt+0x13b8>
  4020d4:	mov	w0, #0x1                   	// #1
  4020d8:	strb	w0, [x19, #344]
  4020dc:	ldr	x19, [sp, #16]
  4020e0:	ldp	x29, x30, [sp], #32
  4020e4:	ret
  4020e8:	b	402078 <ferror@plt+0x13e8>
  4020ec:	nop
  4020f0:	stp	x29, x30, [sp, #-32]!
  4020f4:	adrp	x3, 414000 <ferror@plt+0x13370>
  4020f8:	adrp	x2, 414000 <ferror@plt+0x13370>
  4020fc:	mov	x29, sp
  402100:	ldr	x2, [x2, #352]
  402104:	str	x19, [sp, #16]
  402108:	mov	w19, w0
  40210c:	adrp	x1, 402000 <ferror@plt+0x1370>
  402110:	ldr	x0, [x3, #320]
  402114:	add	x1, x1, #0x508
  402118:	bl	400c80 <fprintf@plt>
  40211c:	mov	x0, #0x0                   	// #0
  402120:	bl	400b30 <perror@plt>
  402124:	mov	w0, w19
  402128:	bl	400b20 <exit@plt>
  40212c:	nop
  402130:	stp	x29, x30, [sp, #-48]!
  402134:	adrp	x1, 402000 <ferror@plt+0x1370>
  402138:	add	x1, x1, #0x510
  40213c:	mov	x29, sp
  402140:	stp	x19, x20, [sp, #16]
  402144:	adrp	x19, 414000 <ferror@plt+0x13370>
  402148:	adrp	x20, 414000 <ferror@plt+0x13370>
  40214c:	ldr	x0, [x19, #320]
  402150:	str	x21, [sp, #32]
  402154:	ldr	x2, [x20, #352]
  402158:	add	x21, x20, #0x160
  40215c:	bl	400c80 <fprintf@plt>
  402160:	ldr	x2, [x20, #352]
  402164:	adrp	x1, 402000 <ferror@plt+0x1370>
  402168:	ldr	x0, [x19, #320]
  40216c:	add	x1, x1, #0x540
  402170:	bl	400c80 <fprintf@plt>
  402174:	ldr	x3, [x19, #320]
  402178:	mov	x2, #0x9                   	// #9
  40217c:	mov	x1, #0x1                   	// #1
  402180:	adrp	x0, 402000 <ferror@plt+0x1370>
  402184:	add	x0, x0, #0x588
  402188:	bl	400c60 <fwrite@plt>
  40218c:	ldr	x3, [x19, #320]
  402190:	mov	x2, #0x4f                  	// #79
  402194:	mov	x1, #0x1                   	// #1
  402198:	adrp	x0, 402000 <ferror@plt+0x1370>
  40219c:	add	x0, x0, #0x598
  4021a0:	bl	400c60 <fwrite@plt>
  4021a4:	ldr	x3, [x19, #320]
  4021a8:	mov	x2, #0x4e                  	// #78
  4021ac:	mov	x1, #0x1                   	// #1
  4021b0:	adrp	x0, 402000 <ferror@plt+0x1370>
  4021b4:	add	x0, x0, #0x5e8
  4021b8:	bl	400c60 <fwrite@plt>
  4021bc:	ldr	x3, [x19, #320]
  4021c0:	mov	x2, #0x48                  	// #72
  4021c4:	mov	x1, #0x1                   	// #1
  4021c8:	adrp	x0, 402000 <ferror@plt+0x1370>
  4021cc:	add	x0, x0, #0x638
  4021d0:	bl	400c60 <fwrite@plt>
  4021d4:	ldr	x3, [x19, #320]
  4021d8:	mov	x2, #0x4d                  	// #77
  4021dc:	mov	x1, #0x1                   	// #1
  4021e0:	adrp	x0, 402000 <ferror@plt+0x1370>
  4021e4:	add	x0, x0, #0x688
  4021e8:	bl	400c60 <fwrite@plt>
  4021ec:	ldr	x3, [x19, #320]
  4021f0:	mov	x2, #0x3a                  	// #58
  4021f4:	mov	x1, #0x1                   	// #1
  4021f8:	adrp	x0, 402000 <ferror@plt+0x1370>
  4021fc:	add	x0, x0, #0x6d8
  402200:	bl	400c60 <fwrite@plt>
  402204:	ldr	x3, [x19, #320]
  402208:	mov	x2, #0x42                  	// #66
  40220c:	mov	x1, #0x1                   	// #1
  402210:	adrp	x0, 402000 <ferror@plt+0x1370>
  402214:	add	x0, x0, #0x718
  402218:	bl	400c60 <fwrite@plt>
  40221c:	ldr	x3, [x19, #320]
  402220:	mov	x2, #0x50                  	// #80
  402224:	mov	x1, #0x1                   	// #1
  402228:	adrp	x0, 402000 <ferror@plt+0x1370>
  40222c:	add	x0, x0, #0x760
  402230:	bl	400c60 <fwrite@plt>
  402234:	ldr	x3, [x19, #320]
  402238:	mov	x2, #0x24                  	// #36
  40223c:	mov	x1, #0x1                   	// #1
  402240:	adrp	x0, 402000 <ferror@plt+0x1370>
  402244:	add	x0, x0, #0x7b8
  402248:	bl	400c60 <fwrite@plt>
  40224c:	ldr	x3, [x19, #320]
  402250:	mov	x2, #0x30                  	// #48
  402254:	mov	x1, #0x1                   	// #1
  402258:	adrp	x0, 402000 <ferror@plt+0x1370>
  40225c:	add	x0, x0, #0x7e0
  402260:	bl	400c60 <fwrite@plt>
  402264:	ldr	x3, [x19, #320]
  402268:	mov	x2, #0x29                  	// #41
  40226c:	mov	x1, #0x1                   	// #1
  402270:	adrp	x0, 402000 <ferror@plt+0x1370>
  402274:	add	x0, x0, #0x818
  402278:	bl	400c60 <fwrite@plt>
  40227c:	ldr	x3, [x19, #320]
  402280:	mov	x2, #0x3a                  	// #58
  402284:	mov	x1, #0x1                   	// #1
  402288:	adrp	x0, 402000 <ferror@plt+0x1370>
  40228c:	add	x0, x0, #0x848
  402290:	bl	400c60 <fwrite@plt>
  402294:	ldr	x3, [x19, #320]
  402298:	mov	x2, #0x3a                  	// #58
  40229c:	mov	x1, #0x1                   	// #1
  4022a0:	adrp	x0, 402000 <ferror@plt+0x1370>
  4022a4:	add	x0, x0, #0x888
  4022a8:	bl	400c60 <fwrite@plt>
  4022ac:	ldr	x3, [x19, #320]
  4022b0:	mov	x2, #0x4b                  	// #75
  4022b4:	mov	x1, #0x1                   	// #1
  4022b8:	adrp	x0, 402000 <ferror@plt+0x1370>
  4022bc:	add	x0, x0, #0x8c8
  4022c0:	bl	400c60 <fwrite@plt>
  4022c4:	ldr	x3, [x19, #320]
  4022c8:	mov	x2, #0x4c                  	// #76
  4022cc:	mov	x1, #0x1                   	// #1
  4022d0:	adrp	x0, 402000 <ferror@plt+0x1370>
  4022d4:	add	x0, x0, #0x918
  4022d8:	bl	400c60 <fwrite@plt>
  4022dc:	ldr	x0, [x19, #320]
  4022e0:	adrp	x3, 402000 <ferror@plt+0x1370>
  4022e4:	adrp	x2, 402000 <ferror@plt+0x1370>
  4022e8:	add	x3, x3, #0x968
  4022ec:	add	x2, x2, #0x978
  4022f0:	adrp	x1, 402000 <ferror@plt+0x1370>
  4022f4:	add	x1, x1, #0x980
  4022f8:	bl	400c80 <fprintf@plt>
  4022fc:	ldr	x3, [x19, #320]
  402300:	mov	x2, #0x2c                  	// #44
  402304:	mov	x1, #0x1                   	// #1
  402308:	adrp	x0, 402000 <ferror@plt+0x1370>
  40230c:	add	x0, x0, #0x9c0
  402310:	bl	400c60 <fwrite@plt>
  402314:	ldr	x0, [x19, #320]
  402318:	add	x3, x21, #0x8
  40231c:	adrp	x2, 414000 <ferror@plt+0x13370>
  402320:	adrp	x1, 402000 <ferror@plt+0x1370>
  402324:	add	x2, x2, #0xe8
  402328:	add	x1, x1, #0x9f0
  40232c:	bl	400c80 <fprintf@plt>
  402330:	mov	w0, #0x1                   	// #1
  402334:	bl	400b20 <exit@plt>
  402338:	stp	x29, x30, [sp, #-48]!
  40233c:	mov	x29, sp
  402340:	stp	x19, x20, [sp, #16]
  402344:	adrp	x19, 414000 <ferror@plt+0x13370>
  402348:	add	x19, x19, #0x160
  40234c:	str	x21, [sp, #32]
  402350:	mov	x21, x0
  402354:	ldr	w0, [x19, #12]
  402358:	cbnz	w1, 402394 <ferror@plt+0x1704>
  40235c:	cmp	w0, #0x1
  402360:	add	w1, w0, #0x1
  402364:	b.eq	402414 <ferror@plt+0x1784>  // b.none
  402368:	str	w1, [x19, #12]
  40236c:	cbnz	w0, 402384 <ferror@plt+0x16f4>
  402370:	mov	x1, x21
  402374:	add	x0, x19, #0x10
  402378:	bl	400b00 <fputs@plt>
  40237c:	cmn	w0, #0x1
  402380:	b.eq	40240c <ferror@plt+0x177c>  // b.none
  402384:	ldp	x19, x20, [sp, #16]
  402388:	ldr	x21, [sp, #32]
  40238c:	ldp	x29, x30, [sp], #48
  402390:	ret
  402394:	mov	w20, w1
  402398:	cmp	w1, #0x0
  40239c:	b.lt	4023e8 <ferror@plt+0x1758>  // b.tstop
  4023a0:	cmp	w0, #0x2
  4023a4:	b.eq	40243c <ferror@plt+0x17ac>  // b.none
  4023a8:	cmp	w0, #0x2
  4023ac:	b.gt	4023f4 <ferror@plt+0x1764>
  4023b0:	tbz	w20, #31, 4023c0 <ferror@plt+0x1730>
  4023b4:	ldr	w0, [x19, #12]
  4023b8:	cmp	w0, #0x0
  4023bc:	b.le	4023d4 <ferror@plt+0x1744>
  4023c0:	mov	x1, x21
  4023c4:	add	x0, x19, #0x10
  4023c8:	bl	400b00 <fputs@plt>
  4023cc:	cmn	w0, #0x1
  4023d0:	b.eq	40240c <ferror@plt+0x177c>  // b.none
  4023d4:	str	wzr, [x19, #12]
  4023d8:	ldp	x19, x20, [sp, #16]
  4023dc:	ldr	x21, [sp, #32]
  4023e0:	ldp	x29, x30, [sp], #48
  4023e4:	ret
  4023e8:	sub	w0, w0, #0x1
  4023ec:	str	w0, [x19, #12]
  4023f0:	b	4023a0 <ferror@plt+0x1710>
  4023f4:	mov	x1, x21
  4023f8:	adrp	x0, 402000 <ferror@plt+0x1370>
  4023fc:	add	x0, x0, #0xa18
  402400:	bl	400b00 <fputs@plt>
  402404:	cmn	w0, #0x1
  402408:	b.ne	4023b0 <ferror@plt+0x1720>  // b.any
  40240c:	mov	w0, #0x3                   	// #3
  402410:	bl	4020f0 <ferror@plt+0x1460>
  402414:	add	x1, x19, #0x10
  402418:	add	x0, x19, #0xa28
  40241c:	mov	x2, #0xa16                 	// #2582
  402420:	bl	400b90 <__strcpy_chk@plt>
  402424:	mov	w0, #0x2                   	// #2
  402428:	str	w0, [x19, #12]
  40242c:	ldp	x19, x20, [sp, #16]
  402430:	ldr	x21, [sp, #32]
  402434:	ldp	x29, x30, [sp], #48
  402438:	ret
  40243c:	mov	x1, x21
  402440:	add	x0, x19, #0xa28
  402444:	bl	400b00 <fputs@plt>
  402448:	cmn	w0, #0x1
  40244c:	b.eq	40240c <ferror@plt+0x177c>  // b.none
  402450:	ldr	w0, [x19, #12]
  402454:	b	4023a8 <ferror@plt+0x1718>
  402458:	stp	x29, x30, [sp, #-64]!
  40245c:	mov	x29, sp
  402460:	stp	x19, x20, [sp, #16]
  402464:	adrp	x20, 413000 <ferror@plt+0x12370>
  402468:	add	x20, x20, #0xdf0
  40246c:	stp	x21, x22, [sp, #32]
  402470:	adrp	x21, 413000 <ferror@plt+0x12370>
  402474:	add	x21, x21, #0xde8
  402478:	sub	x20, x20, x21
  40247c:	mov	w22, w0
  402480:	stp	x23, x24, [sp, #48]
  402484:	mov	x23, x1
  402488:	mov	x24, x2
  40248c:	bl	400ab0 <strtoul@plt-0x40>
  402490:	cmp	xzr, x20, asr #3
  402494:	b.eq	4024c0 <ferror@plt+0x1830>  // b.none
  402498:	asr	x20, x20, #3
  40249c:	mov	x19, #0x0                   	// #0
  4024a0:	ldr	x3, [x21, x19, lsl #3]
  4024a4:	mov	x2, x24
  4024a8:	add	x19, x19, #0x1
  4024ac:	mov	x1, x23
  4024b0:	mov	w0, w22
  4024b4:	blr	x3
  4024b8:	cmp	x20, x19
  4024bc:	b.ne	4024a0 <ferror@plt+0x1810>  // b.any
  4024c0:	ldp	x19, x20, [sp, #16]
  4024c4:	ldp	x21, x22, [sp, #32]
  4024c8:	ldp	x23, x24, [sp, #48]
  4024cc:	ldp	x29, x30, [sp], #64
  4024d0:	ret
  4024d4:	nop
  4024d8:	ret

Disassembly of section .fini:

00000000004024dc <.fini>:
  4024dc:	stp	x29, x30, [sp, #-16]!
  4024e0:	mov	x29, sp
  4024e4:	ldp	x29, x30, [sp], #16
  4024e8:	ret
