

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
fea80b11d51f4d438cb681b10108c167  /home/vishwesh/Desktop/Register_Sharing_Pbm/rodinia_2.4/cuda/lud/cuda/lud_cuda
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=lud.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/rodinia_2.4/cuda/lud/cuda/lud_cuda
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/rodinia_2.4/cuda/lud/cuda/lud_cuda "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/rodinia_2.4/cuda/lud/cuda/lud_cuda > _cuobjdump_complete_output_4yCMhA"
Parsing file _cuobjdump_complete_output_4yCMhA
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_13
Adding identifier: lud.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: lud.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: lud_kernel.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: lud_kernel.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=lud_kernel.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x401ea0, fat_cubin_handle = 2
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_2.elf
()





Finished parsing .elf file _cuobjdump_2.elf
Parsing .ptx file _cuobjdump_2.ptx
Finished parsing .ptx file _cuobjdump_2.ptx
Parsing .sass file _cuobjdump_2.sass
Finished parsing .sass file _cuobjdump_2.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_2.ptx _cuobjdump_2.sass _cuobjdump_2.elf _ptxplus_yI2jIE
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z12lud_diagonalPfii" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "constant1_Z12lud_internalPfii" from 0x108 to 0x110 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "constant1_Z13lud_perimeterPfii" from 0x110 to 0x118 (global memory space) 3
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x028 (_2.ptx:44) @$p1.eq bra l0x000004d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (_2.ptx:404) l0x000009a8: nop;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4c8 (_2.ptx:221) bra l0x000009a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (_2.ptx:404) l0x000009a8: nop;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9c0 (_2.ptx:407) @$p0.eq bra l0x00000a88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc30 (_2.ptx:485) l0x00000c30: nop;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9d8 (_2.ptx:410) @$p1.ne bra l0x00000a68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_2.ptx:428) l0x00000a68: add.u32 $r3, $r3, 0x00000001;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa60 (_2.ptx:427) @$p1.ne bra l0x00000a38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_2.ptx:428) l0x00000a68: add.u32 $r3, $r3, 0x00000001;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa78 (_2.ptx:430) @$p1.ne bra l0x000009d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (_2.ptx:431) bra l0x00000c30;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa80 (_2.ptx:431) bra l0x00000c30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc30 (_2.ptx:485) l0x00000c30: nop;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xac0 (_2.ptx:439) @$p1.ne bra l0x00000b98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc8 (_2.ptx:472) l0x00000bc8: shl.b32 $ofs1, $r8, 0x0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xb88 (_2.ptx:464) @$p1.ne bra l0x00000b20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb90 (_2.ptx:465) bra l0x00000bc8;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xb90 (_2.ptx:465) bra l0x00000bc8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc8 (_2.ptx:472) l0x00000bc8: shl.b32 $ofs1, $r8, 0x0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xc28 (_2.ptx:484) @$p1.ne bra l0x00000ab8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc30 (_2.ptx:485) l0x00000c30: nop;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xc40 (_2.ptx:487) @$p0.eq bra l0x00000fe0;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1920 (_2.ptx:981) @$p1.eq bra l0x00000440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a38 (_2.ptx:1018) l0x00000440: nop;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1930 (_2.ptx:983) @$p1.ne bra l0x000003e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a10 (_2.ptx:1012) l0x00000418: mul24.lo.u32 $r2, $r2, 0x00000044;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x19d0 (_2.ptx:1003) @$p1.ne bra l0x000003a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d8 (_2.ptx:1004) bra l0x00000418;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x19d8 (_2.ptx:1004) bra l0x00000418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a10 (_2.ptx:1012) l0x00000418: mul24.lo.u32 $r2, $r2, 0x00000044;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a50 (_2.ptx:1021) @$p0.eq bra l0x00000500;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_2.ptx:1042) l0x00000500: nop;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a68 (_2.ptx:1024) @$p0.ne bra l0x00000500;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_2.ptx:1042) l0x00000500: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1af0 (_2.ptx:1041) @$p0.ne bra l0x000004c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_2.ptx:1042) l0x00000500: nop;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1b18 (_2.ptx:1046) @$p0.ne bra l0x00000310;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b20 (_2.ptx:1047) add.u32 $r2, s[0x001c], 0x00000001;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_2.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Ld0zdJ"
Running: cat _ptx_Ld0zdJ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_O91QIN
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_O91QIN --output-file  /dev/null 2> _ptx_Ld0zdJinfo"
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=32, lmem=0, smem=3072, cmem=56
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=15, lmem=0, smem=2048, cmem=48
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=22, lmem=0, smem=1024, cmem=48
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Ld0zdJ _ptx2_O91QIN _ptx_Ld0zdJinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x401f20, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x401fa0, fat_cubin_handle = 2
Generate input matrix internally, size =256
Creating matrix internally size=256
Before LUD

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim PTX: WARNING (_2.ptx:977) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15366,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 1.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
gpu_sim_cycle = 15367
gpu_sim_insn = 19237
gpu_ipc =       1.2518
gpu_tot_sim_cycle = 15367
gpu_tot_sim_insn = 19237
gpu_tot_ipc =       1.2518
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=19237

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1501
	L1I_total_cache_misses = 17
	L1I_total_cache_miss_rate = 0.0113
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 31, Miss = 16, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31
	L1D_total_cache_misses = 16
	L1D_total_cache_miss_rate = 0.5161
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1484
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 83552
gpgpu_n_tot_w_icount = 2611
gpgpu_n_stall_shd_mem = 504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 3504
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 504
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:21736	W0_Scoreboard:6413	W1:252	W2:237	W3:222	W4:207	W5:192	W6:177	W7:162	W8:147	W9:132	W10:117	W11:102	W12:87	W13:72	W14:57	W15:35	W16:413	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1080 {72:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 136 {8:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2176 {136:16,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 2312 {136:17,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20043 n_nop=20027 n_act=2 n_pre=0 n_req=7 n_rd=14 n_write=0 bw_util=0.001397
n_activity=155 dram_eff=0.1806
bk0: 4a 20023i bk1: 0a 20043i bk2: 0a 20043i bk3: 0a 20043i bk4: 10a 20010i bk5: 0a 20041i bk6: 0a 20041i bk7: 0a 20041i bk8: 0a 20042i bk9: 0a 20043i bk10: 0a 20044i bk11: 0a 20044i bk12: 0a 20044i bk13: 0a 20044i bk14: 0a 20044i bk15: 0a 20044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20043 n_nop=20038 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=0.0003991
n_activity=55 dram_eff=0.1455
bk0: 4a 20023i bk1: 0a 20043i bk2: 0a 20043i bk3: 0a 20043i bk4: 0a 20043i bk5: 0a 20043i bk6: 0a 20043i bk7: 0a 20043i bk8: 0a 20043i bk9: 0a 20043i bk10: 0a 20043i bk11: 0a 20043i bk12: 0a 20043i bk13: 0a 20043i bk14: 0a 20043i bk15: 0a 20043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20043 n_nop=20025 n_act=2 n_pre=0 n_req=8 n_rd=16 n_write=0 bw_util=0.001597
n_activity=170 dram_eff=0.1882
bk0: 4a 20023i bk1: 0a 20043i bk2: 0a 20043i bk3: 0a 20043i bk4: 0a 20043i bk5: 12a 20006i bk6: 0a 20042i bk7: 0a 20042i bk8: 0a 20042i bk9: 0a 20042i bk10: 0a 20042i bk11: 0a 20043i bk12: 0a 20044i bk13: 0a 20044i bk14: 0a 20044i bk15: 0a 20044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20043 n_nop=20035 n_act=2 n_pre=0 n_req=3 n_rd=6 n_write=0 bw_util=0.0005987
n_activity=95 dram_eff=0.1263
bk0: 4a 20023i bk1: 2a 20026i bk2: 0a 20041i bk3: 0a 20043i bk4: 0a 20043i bk5: 0a 20043i bk6: 0a 20043i bk7: 0a 20043i bk8: 0a 20043i bk9: 0a 20043i bk10: 0a 20043i bk11: 0a 20043i bk12: 0a 20043i bk13: 0a 20043i bk14: 0a 20043i bk15: 0a 20044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20043 n_nop=20022 n_act=3 n_pre=0 n_req=9 n_rd=18 n_write=0 bw_util=0.001796
n_activity=210 dram_eff=0.1714
bk0: 4a 20023i bk1: 4a 20022i bk2: 0a 20041i bk3: 0a 20042i bk4: 10a 20010i bk5: 0a 20041i bk6: 0a 20042i bk7: 0a 20042i bk8: 0a 20043i bk9: 0a 20043i bk10: 0a 20044i bk11: 0a 20044i bk12: 0a 20044i bk13: 0a 20044i bk14: 0a 20044i bk15: 0a 20044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20043 n_nop=20033 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0007983
n_activity=110 dram_eff=0.1455
bk0: 4a 20023i bk1: 4a 20022i bk2: 0a 20041i bk3: 0a 20042i bk4: 0a 20043i bk5: 0a 20043i bk6: 0a 20043i bk7: 0a 20043i bk8: 0a 20043i bk9: 0a 20043i bk10: 0a 20043i bk11: 0a 20043i bk12: 0a 20043i bk13: 0a 20043i bk14: 0a 20044i bk15: 0a 20044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 11, Miss = 6, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 48
L2_total_cache_misses = 33
L2_total_cache_miss_rate = 0.6875
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=180
icnt_total_pkts_simt_to_mem=78
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78125
	minimum = 6
	maximum = 14
Network latency average = 7.77083
	minimum = 6
	maximum = 14
Slowest packet = 13
Flit latency average = 6.12403
	minimum = 6
	maximum = 10
Slowest flit = 37
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000240275
	minimum = 0 (at node 0)
	maximum = 0.00312358 (at node 1)
Accepted packet rate average = 0.000240275
	minimum = 0 (at node 0)
	maximum = 0.00312358 (at node 1)
Injected flit rate average = 0.000645739
	minimum = 0 (at node 0)
	maximum = 0.00507581 (at node 1)
Accepted flit rate average= 0.000645739
	minimum = 0 (at node 0)
	maximum = 0.0117134 (at node 1)
Injected packet length average = 2.6875
Accepted packet length average = 2.6875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.78125 (1 samples)
	minimum = 6 (1 samples)
	maximum = 14 (1 samples)
Network latency average = 7.77083 (1 samples)
	minimum = 6 (1 samples)
	maximum = 14 (1 samples)
Flit latency average = 6.12403 (1 samples)
	minimum = 6 (1 samples)
	maximum = 10 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000240275 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00312358 (1 samples)
Accepted packet rate average = 0.000240275 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00312358 (1 samples)
Injected flit rate average = 0.000645739 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00507581 (1 samples)
Accepted flit rate average = 0.000645739 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0117134 (1 samples)
Injected packet size average = 2.6875 (1 samples)
Accepted packet size average = 2.6875 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 19237 (inst/sec)
gpgpu_simulation_rate = 15367 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (15,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,15367)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,15367)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,15367)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,15367)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,15367)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,15367)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,15367)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,15367)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,15367)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,15367)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,15367)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,15367)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,15367)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,15367)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,15367)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28444,15367), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28448,15367), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28456,15367), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28466,15367), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28470,15367), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28472,15367), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (28478,15367), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28480,15367), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28488,15367), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28492,15367), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28496,15367), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28502,15367), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28508,15367), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28514,15367), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28520,15367), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 0.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
gpu_sim_cycle = 28521
gpu_sim_insn = 878160
gpu_ipc =      30.7899
gpu_tot_sim_cycle = 43888
gpu_tot_sim_insn = 897397
gpu_tot_ipc =      20.4474
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1926
gpu_stall_icnt2sh    = 2642
gpu_total_sim_rate=224349

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 33225
	L1I_total_cache_misses = 601
	L1I_total_cache_miss_rate = 0.0181
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 110, Miss = 63, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 95, Miss_rate = 0.601, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[3]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1216
	L1D_total_cache_misses = 734
	L1D_total_cache_miss_rate = 0.6036
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 32624
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 601
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
3711, 
gpgpu_n_tot_thrd_icount = 1864832
gpgpu_n_tot_w_icount = 58276
gpgpu_n_stall_shd_mem = 29064
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 703
gpgpu_n_mem_write_global = 480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11776
gpgpu_n_store_insn = 7680
gpgpu_n_shmem_insn = 154224
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 29064
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33	W0_Idle:571043	W0_Scoreboard:198960	W1:252	W2:237	W3:222	W4:207	W5:192	W6:177	W7:162	W8:147	W9:132	W10:117	W11:102	W12:87	W13:72	W14:57	W15:35	W16:55883	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:195
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5624 {8:703,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34560 {72:480,}
traffic_breakdown_coretomem[INST_ACC_R] = 4504 {8:563,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95608 {136:703,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3840 {8:480,}
traffic_breakdown_memtocore[INST_ACC_R] = 76568 {136:563,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57243 n_nop=57014 n_act=9 n_pre=0 n_req=110 n_rd=220 n_write=0 bw_util=0.007687
n_activity=1217 dram_eff=0.3615
bk0: 12a 57206i bk1: 8a 57213i bk2: 0a 57241i bk3: 0a 57241i bk4: 20a 57193i bk5: 20a 57189i bk6: 32a 57143i bk7: 0a 57241i bk8: 32a 57140i bk9: 0a 57243i bk10: 32a 57141i bk11: 0a 57244i bk12: 32a 57109i bk13: 0a 57242i bk14: 32a 57074i bk15: 0a 57242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000925877
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57243 n_nop=57181 n_act=4 n_pre=0 n_req=29 n_rd=58 n_write=0 bw_util=0.002026
n_activity=486 dram_eff=0.2387
bk0: 12a 57208i bk1: 6a 57219i bk2: 0a 57242i bk3: 0a 57242i bk4: 20a 57188i bk5: 20a 57186i bk6: 0a 57242i bk7: 0a 57242i bk8: 0a 57242i bk9: 0a 57243i bk10: 0a 57243i bk11: 0a 57244i bk12: 0a 57244i bk13: 0a 57244i bk14: 0a 57244i bk15: 0a 57244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57243 n_nop=57014 n_act=9 n_pre=0 n_req=110 n_rd=220 n_write=0 bw_util=0.007687
n_activity=1185 dram_eff=0.3713
bk0: 12a 57206i bk1: 4a 57221i bk2: 0a 57241i bk3: 0a 57244i bk4: 20a 57190i bk5: 24a 57179i bk6: 0a 57242i bk7: 32a 57147i bk8: 0a 57242i bk9: 32a 57143i bk10: 0a 57241i bk11: 32a 57126i bk12: 0a 57244i bk13: 32a 57114i bk14: 0a 57244i bk15: 32a 57130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00239331
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57243 n_nop=57177 n_act=4 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.002166
n_activity=505 dram_eff=0.2455
bk0: 12a 57207i bk1: 6a 57218i bk2: 0a 57241i bk3: 0a 57245i bk4: 20a 57192i bk5: 24a 57169i bk6: 0a 57241i bk7: 0a 57242i bk8: 0a 57242i bk9: 0a 57243i bk10: 0a 57243i bk11: 0a 57243i bk12: 0a 57243i bk13: 0a 57243i bk14: 0a 57243i bk15: 0a 57244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.49388e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57243 n_nop=57010 n_act=9 n_pre=0 n_req=112 n_rd=224 n_write=0 bw_util=0.007826
n_activity=1225 dram_eff=0.3657
bk0: 12a 57206i bk1: 8a 57213i bk2: 0a 57241i bk3: 0a 57242i bk4: 20a 57192i bk5: 24a 57180i bk6: 32a 57147i bk7: 0a 57241i bk8: 32a 57158i bk9: 0a 57242i bk10: 32a 57145i bk11: 0a 57244i bk12: 32a 57131i bk13: 0a 57243i bk14: 32a 57094i bk15: 0a 57241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00162465
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57243 n_nop=57175 n_act=4 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.002236
n_activity=538 dram_eff=0.2379
bk0: 12a 57207i bk1: 8a 57214i bk2: 0a 57241i bk3: 0a 57244i bk4: 20a 57192i bk5: 24a 57179i bk6: 0a 57241i bk7: 0a 57242i bk8: 0a 57242i bk9: 0a 57243i bk10: 0a 57243i bk11: 0a 57243i bk12: 0a 57243i bk13: 0a 57243i bk14: 0a 57244i bk15: 0a 57244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 323, Miss = 96, Miss_rate = 0.297, Pending_hits = 17, Reservation_fails = 376
L2_cache_bank[1]: Access = 96, Miss = 14, Miss_rate = 0.146, Pending_hits = 20, Reservation_fails = 273
L2_cache_bank[2]: Access = 98, Miss = 16, Miss_rate = 0.163, Pending_hits = 22, Reservation_fails = 335
L2_cache_bank[3]: Access = 82, Miss = 13, Miss_rate = 0.159, Pending_hits = 18, Reservation_fails = 258
L2_cache_bank[4]: Access = 98, Miss = 16, Miss_rate = 0.163, Pending_hits = 19, Reservation_fails = 273
L2_cache_bank[5]: Access = 309, Miss = 94, Miss_rate = 0.304, Pending_hits = 12, Reservation_fails = 191
L2_cache_bank[6]: Access = 98, Miss = 16, Miss_rate = 0.163, Pending_hits = 15, Reservation_fails = 182
L2_cache_bank[7]: Access = 73, Miss = 15, Miss_rate = 0.205, Pending_hits = 18, Reservation_fails = 165
L2_cache_bank[8]: Access = 323, Miss = 96, Miss_rate = 0.297, Pending_hits = 14, Reservation_fails = 270
L2_cache_bank[9]: Access = 74, Miss = 16, Miss_rate = 0.216, Pending_hits = 18, Reservation_fails = 176
L2_cache_bank[10]: Access = 98, Miss = 16, Miss_rate = 0.163, Pending_hits = 20, Reservation_fails = 267
L2_cache_bank[11]: Access = 74, Miss = 16, Miss_rate = 0.216, Pending_hits = 17, Reservation_fails = 188
L2_total_cache_accesses = 1746
L2_total_cache_misses = 424
L2_total_cache_miss_rate = 0.2428
L2_total_cache_pending_hits = 210
L2_total_cache_reservation_fails = 2954
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 480
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 405
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2954
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=6810
icnt_total_pkts_simt_to_mem=2706
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1914
	minimum = 6
	maximum = 42
Network latency average = 9.07538
	minimum = 6
	maximum = 33
Slowest packet = 1346
Flit latency average = 8.04807
	minimum = 6
	maximum = 32
Slowest flit = 259
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00457962
	minimum = 0.00252446 (at node 21)
	maximum = 0.0109042 (at node 14)
Accepted packet rate average = 0.00457962
	minimum = 0.00252446 (at node 21)
	maximum = 0.0109042 (at node 14)
Injected flit rate average = 0.0124847
	minimum = 0.00627608 (at node 1)
	maximum = 0.0411977 (at node 14)
Accepted flit rate average= 0.0124847
	minimum = 0.00392693 (at node 21)
	maximum = 0.0202307 (at node 2)
Injected packet length average = 2.72615
Accepted packet length average = 2.72615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.98633 (2 samples)
	minimum = 6 (2 samples)
	maximum = 28 (2 samples)
Network latency average = 8.42311 (2 samples)
	minimum = 6 (2 samples)
	maximum = 23.5 (2 samples)
Flit latency average = 7.08605 (2 samples)
	minimum = 6 (2 samples)
	maximum = 21 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00240995 (2 samples)
	minimum = 0.00126223 (2 samples)
	maximum = 0.00701391 (2 samples)
Accepted packet rate average = 0.00240995 (2 samples)
	minimum = 0.00126223 (2 samples)
	maximum = 0.00701391 (2 samples)
Injected flit rate average = 0.00656523 (2 samples)
	minimum = 0.00313804 (2 samples)
	maximum = 0.0231368 (2 samples)
Accepted flit rate average = 0.00656523 (2 samples)
	minimum = 0.00196347 (2 samples)
	maximum = 0.0159721 (2 samples)
Injected packet size average = 2.72422 (2 samples)
Accepted packet size average = 2.72422 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 224349 (inst/sec)
gpgpu_simulation_rate = 10972 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (15,15,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,43888)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,43888)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,43888)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,43888)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,43888)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,43888)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,43888)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,43888)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,43888)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,43888)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,43888)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,43888)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,43888)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,43888)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,43888)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,43888)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,43888)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,43888)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,43888)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,43888)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,43888)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,43888)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,43888)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,43888)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,43888)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,43888)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,43888)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,43888)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,43888)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,43888)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,43888)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,43888)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,43888)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,43888)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,43888)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,43888)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,43888)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,43888)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,43888)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,43888)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,43888)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,43888)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,43888)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,43888)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,43888)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,43888)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,43888)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,43888)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,43888)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,43888)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,43888)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,43888)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,43888)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,43888)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,43888)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,43888)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,43888)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,43888)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,43888)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,43888)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,43888)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,43888)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,43888)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,43888)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,43888)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,43888)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,43888)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,43888)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,43888)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,43888)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,43888)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,43888)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,43888)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,43888)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,43888)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,43888)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,43888)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,43888)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,43888)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,43888)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,43888)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,43888)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,43888)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,43888)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5117,43888), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5118,43888)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5134,43888), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5135,43888)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5160,43888), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5161,43888)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5206,43888), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5207,43888)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5231,43888), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5232,43888)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5234,43888), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5235,43888)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5244,43888), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5245,43888)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5253,43888), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5254,43888)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5254,43888), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5255,43888)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5270,43888), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5271,43888)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5305,43888), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5306,43888)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5336,43888), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5337,43888)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5367,43888), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5368,43888)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5464,43888), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5465,43888)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5470,43888), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5471,43888)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5477,43888), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5478,43888)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5490,43888), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5491,43888)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5496,43888), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5497,43888)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5552,43888), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5553,43888)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5590,43888), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5591,43888)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5602,43888), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5603,43888)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5611,43888), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5612,43888)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5632,43888), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5633,43888)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5658,43888), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5659,43888)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5672,43888), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5673,43888)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5680,43888), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5681,43888)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5790,43888), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5791,43888)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5794,43888), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5795,43888)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5822,43888), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5823,43888)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5825,43888), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5826,43888)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5838,43888), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5839,43888)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5841,43888), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5842,43888)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5853,43888), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5854,43888)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5861,43888), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5862,43888)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5905,43888), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5906,43888)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5924,43888), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5925,43888)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (6014,43888), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(6015,43888)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6018,43888), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6019,43888)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6065,43888), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6066,43888)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6071,43888), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(6072,43888)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6133,43888), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(6134,43888)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6140,43888), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6141,43888)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6195,43888), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(6196,43888)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6269,43888), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(6270,43888)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6298,43888), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(6299,43888)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6352,43888), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(6353,43888)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6358,43888), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(6359,43888)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6360,43888), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(6361,43888)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6367,43888), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(6368,43888)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6383,43888), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6384,43888)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6395,43888), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(6396,43888)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6403,43888), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(6404,43888)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6436,43888), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(6437,43888)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (6462,43888), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(6463,43888)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (6625,43888), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(6626,43888)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6640,43888), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(6641,43888)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6799,43888), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6800,43888)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6987,43888), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6988,43888)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7031,43888), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7032,43888)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (7033,43888), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(7034,43888)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (7127,43888), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(7128,43888)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (7140,43888), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(7141,43888)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7283,43888), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(7284,43888)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7292,43888), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7293,43888)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (7379,43888), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(7380,43888)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7382,43888), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(7383,43888)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7385,43888), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(7386,43888)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (7514,43888), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(7515,43888)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7522,43888), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(7523,43888)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (7602,43888), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(7603,43888)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7611,43888), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(7612,43888)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7627,43888), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(7628,43888)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7905,43888), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7906,43888)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7962,43888), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(7963,43888)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7980,43888), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(7981,43888)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7988,43888), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(7989,43888)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (8120,43888), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(8121,43888)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8124,43888), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8125,43888)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (8136,43888), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(8137,43888)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8168,43888), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8169,43888)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8226,43888), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(8227,43888)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (8422,43888), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(8423,43888)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8536,43888), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8537,43888)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8566,43888), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8567,43888)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8580,43888), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8581,43888)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8604,43888), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8605,43888)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (8648,43888), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(8649,43888)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (8666,43888), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(8667,43888)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8800,43888), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8801,43888)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (8815,43888), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(8816,43888)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8964,43888), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8965,43888)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8966,43888), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8967,43888)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8992,43888), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8993,43888)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9002,43888), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9003,43888)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9171,43888), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9172,43888)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9174,43888), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9175,43888)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9175,43888), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9176,43888)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (9324,43888), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(9325,43888)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9359,43888), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9360,43888)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9518,43888), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9519,43888)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9539,43888), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9540,43888)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9549,43888), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9550,43888)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9575,43888), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9576,43888)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9587,43888), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9588,43888)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9636,43888), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9637,43888)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9735,43888), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9736,43888)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (9748,43888), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(9749,43888)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9774,43888), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9775,43888)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9805,43888), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(9806,43888)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9844,43888), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9845,43888)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9902,43888), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(9903,43888)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9918,43888), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9919,43888)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (9995,43888), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(9996,43888)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10009,43888), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(10010,43888)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10078,43888), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10079,43888)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10087,43888), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(10088,43888)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10117,43888), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10118,43888)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10128,43888), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(10129,43888)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10224,43888), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10225,43888)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (10303,43888), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(10304,43888)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (10335,43888), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(10336,43888)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (10417,43888), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(10418,43888)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (10477,43888), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(10478,43888)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10721,43888), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(10722,43888)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10936,43888), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10937,43888)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10982,43888), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(10983,43888)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11042,43888), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11043,43888)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11132,43888), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11133,43888)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (11156,43888), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(11157,43888)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (11157,43888), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(11158,43888)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (11189,43888), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(11190,43888)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (11216,43888), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(11217,43888)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (11220,43888), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(11221,43888)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (11241,43888), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(11242,43888)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11275,43888), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11276,43888)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (11352,43888), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(11353,43888)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11367,43888), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(11368,43888)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11434,43888), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(11435,43888)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (11441,43888), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(11442,43888)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (11570,43888), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(11571,43888)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (11595,43888), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(11596,43888)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (11609,43888), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (11661,43888), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (11664,43888), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (11679,43888), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (11694,43888), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (11750,43888), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11824,43888), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (11824,43888), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11848,43888), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (11856,43888), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (11912,43888), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11962,43888), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (12035,43888), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (12064,43888), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (12098,43888), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (12099,43888), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12199,43888), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12232,43888), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (12330,43888), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (12358,43888), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (12373,43888), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (12406,43888), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12411,43888), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12556,43888), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (12591,43888), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12596,43888), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (12605,43888), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (12728,43888), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12745,43888), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (12748,43888), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12754,43888), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12776,43888), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12784,43888), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12848,43888), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12902,43888), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12936,43888), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (12949,43888), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12974,43888), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12990,43888), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13113,43888), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13166,43888), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (13207,43888), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (13344,43888), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13365,43888), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (13372,43888), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13384,43888), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13390,43888), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13412,43888), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (13413,43888), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13468,43888), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13533,43888), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13583,43888), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13629,43888), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13647,43888), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13654,43888), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13667,43888), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (13676,43888), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (13700,43888), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (13706,43888), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13728,43888), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13731,43888), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13734,43888), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13739,43888), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13739,43888), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (13753,43888), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (13766,43888), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (13797,43888), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13839,43888), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (13854,43888), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (13903,43888), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13911,43888), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13915,43888), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13917,43888), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13919,43888), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (13923,43888), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13984,43888), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (13992,43888), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13994,43888), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14016,43888), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (14048,43888), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14056,43888), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14225,43888), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (14297,43888), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14811,43888), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 2.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
gpu_sim_cycle = 14812
gpu_sim_insn = 5011200
gpu_ipc =     338.3203
gpu_tot_sim_cycle = 58700
gpu_tot_sim_insn = 5908597
gpu_tot_ipc =     100.6575
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20873
gpu_stall_icnt2sh    = 49962
gpu_total_sim_rate=590859

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 114016
	L1I_total_cache_misses = 2192
	L1I_total_cache_miss_rate = 0.0192
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3643
L1D_cache:
	L1D_cache_core[0]: Access = 1103, Miss = 727, Miss_rate = 0.659, Pending_hits = 22, Reservation_fails = 7248
	L1D_cache_core[1]: Access = 1198, Miss = 793, Miss_rate = 0.662, Pending_hits = 23, Reservation_fails = 6771
	L1D_cache_core[2]: Access = 1118, Miss = 773, Miss_rate = 0.691, Pending_hits = 14, Reservation_fails = 8329
	L1D_cache_core[3]: Access = 1231, Miss = 817, Miss_rate = 0.664, Pending_hits = 26, Reservation_fails = 6482
	L1D_cache_core[4]: Access = 1231, Miss = 807, Miss_rate = 0.656, Pending_hits = 35, Reservation_fails = 6722
	L1D_cache_core[5]: Access = 1039, Miss = 725, Miss_rate = 0.698, Pending_hits = 16, Reservation_fails = 7888
	L1D_cache_core[6]: Access = 1103, Miss = 715, Miss_rate = 0.648, Pending_hits = 35, Reservation_fails = 7171
	L1D_cache_core[7]: Access = 975, Miss = 658, Miss_rate = 0.675, Pending_hits = 18, Reservation_fails = 7669
	L1D_cache_core[8]: Access = 1039, Miss = 714, Miss_rate = 0.687, Pending_hits = 20, Reservation_fails = 7335
	L1D_cache_core[9]: Access = 1103, Miss = 723, Miss_rate = 0.655, Pending_hits = 31, Reservation_fails = 7204
	L1D_cache_core[10]: Access = 1167, Miss = 791, Miss_rate = 0.678, Pending_hits = 20, Reservation_fails = 6883
	L1D_cache_core[11]: Access = 1039, Miss = 700, Miss_rate = 0.674, Pending_hits = 21, Reservation_fails = 6892
	L1D_cache_core[12]: Access = 1103, Miss = 747, Miss_rate = 0.677, Pending_hits = 10, Reservation_fails = 7063
	L1D_cache_core[13]: Access = 1167, Miss = 760, Miss_rate = 0.651, Pending_hits = 29, Reservation_fails = 6524
	L1D_total_cache_accesses = 15616
	L1D_total_cache_misses = 10450
	L1D_total_cache_miss_rate = 0.6692
	L1D_total_cache_pending_hits = 320
	L1D_total_cache_reservation_fails = 100181
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 91944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8237
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 111824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2192
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3643
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3972, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 
gpgpu_n_tot_thrd_icount = 6876032
gpgpu_n_tot_w_icount = 214876
gpgpu_n_stall_shd_mem = 136445
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10027
gpgpu_n_mem_write_global = 4080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 184576
gpgpu_n_store_insn = 65280
gpgpu_n_shmem_insn = 1306224
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 29064
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 107381
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:187399	W0_Idle:589899	W0_Scoreboard:228478	W1:252	W2:237	W3:222	W4:207	W5:192	W6:177	W7:162	W8:147	W9:132	W10:117	W11:102	W12:87	W13:72	W14:57	W15:35	W16:55883	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:156795
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 80216 {8:10027,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 293760 {72:4080,}
traffic_breakdown_coretomem[INST_ACC_R] = 5064 {8:633,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1363672 {136:10027,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32640 {8:4080,}
traffic_breakdown_memtocore[INST_ACC_R] = 86088 {136:633,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76562 n_nop=75848 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01829
n_activity=4151 dram_eff=0.3373
bk0: 12a 76523i bk1: 8a 76530i bk2: 0a 76558i bk3: 0a 76559i bk4: 20a 76512i bk5: 20a 76509i bk6: 64a 76384i bk7: 64a 76383i bk8: 64a 76386i bk9: 64a 76404i bk10: 64a 76395i bk11: 64a 76399i bk12: 64a 76364i bk13: 64a 76407i bk14: 64a 76316i bk15: 64a 76397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00258614
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76562 n_nop=75848 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01829
n_activity=4309 dram_eff=0.3249
bk0: 12a 76523i bk1: 8a 76530i bk2: 0a 76558i bk3: 0a 76558i bk4: 20a 76504i bk5: 20a 76504i bk6: 64a 76394i bk7: 64a 76351i bk8: 64a 76421i bk9: 64a 76407i bk10: 64a 76421i bk11: 64a 76413i bk12: 64a 76416i bk13: 64a 76399i bk14: 64a 76413i bk15: 64a 76390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00225961
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76562 n_nop=75844 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01839
n_activity=4167 dram_eff=0.3379
bk0: 12a 76523i bk1: 8a 76531i bk2: 0a 76560i bk3: 0a 76564i bk4: 20a 76510i bk5: 24a 76501i bk6: 64a 76395i bk7: 64a 76391i bk8: 64a 76415i bk9: 64a 76374i bk10: 64a 76402i bk11: 64a 76362i bk12: 64a 76413i bk13: 64a 76367i bk14: 64a 76412i bk15: 64a 76371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00293879
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76562 n_nop=75844 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01839
n_activity=4363 dram_eff=0.3227
bk0: 12a 76522i bk1: 8a 76530i bk2: 0a 76557i bk3: 0a 76563i bk4: 20a 76511i bk5: 24a 76488i bk6: 64a 76401i bk7: 64a 76386i bk8: 64a 76416i bk9: 64a 76404i bk10: 64a 76409i bk11: 64a 76402i bk12: 64a 76406i bk13: 64a 76398i bk14: 64a 76414i bk15: 64a 76400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00353961
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76562 n_nop=75844 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01839
n_activity=4115 dram_eff=0.3422
bk0: 12a 76523i bk1: 8a 76530i bk2: 0a 76558i bk3: 0a 76559i bk4: 20a 76511i bk5: 24a 76501i bk6: 64a 76395i bk7: 64a 76396i bk8: 64a 76400i bk9: 64a 76373i bk10: 64a 76397i bk11: 64a 76403i bk12: 64a 76382i bk13: 64a 76410i bk14: 64a 76337i bk15: 64a 76405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00258614
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76562 n_nop=75844 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01839
n_activity=4379 dram_eff=0.3215
bk0: 12a 76523i bk1: 8a 76530i bk2: 0a 76558i bk3: 0a 76561i bk4: 20a 76509i bk5: 24a 76497i bk6: 64a 76410i bk7: 64a 76379i bk8: 64a 76414i bk9: 64a 76396i bk10: 64a 76416i bk11: 64a 76401i bk12: 64a 76411i bk13: 64a 76384i bk14: 64a 76408i bk15: 64a 76393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00252083

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1990, Miss = 176, Miss_rate = 0.088, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 962, Miss = 174, Miss_rate = 0.181, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 949, Miss = 176, Miss_rate = 0.185, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 971, Miss = 174, Miss_rate = 0.179, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 960, Miss = 176, Miss_rate = 0.183, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 2034, Miss = 176, Miss_rate = 0.087, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 968, Miss = 176, Miss_rate = 0.182, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 992, Miss = 176, Miss_rate = 0.177, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 1988, Miss = 176, Miss_rate = 0.089, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 980, Miss = 176, Miss_rate = 0.180, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 956, Miss = 176, Miss_rate = 0.184, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 990, Miss = 176, Miss_rate = 0.178, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 14740
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.1430
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4080
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 463
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=57380
icnt_total_pkts_simt_to_mem=22900
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 33.451
	minimum = 6
	maximum = 459
Network latency average = 24.6003
	minimum = 6
	maximum = 381
Slowest packet = 13645
Flit latency average = 18.279
	minimum = 6
	maximum = 379
Slowest flit = 55913
Fragmentation average = 0.0654148
	minimum = 0
	maximum = 247
Injected packet rate average = 0.0674817
	minimum = 0.0536727 (at node 7)
	maximum = 0.11646 (at node 19)
Accepted packet rate average = 0.0674817
	minimum = 0.0536727 (at node 7)
	maximum = 0.11646 (at node 19)
Injected flit rate average = 0.183749
	minimum = 0.0839184 (at node 7)
	maximum = 0.517486 (at node 19)
Accepted flit rate average= 0.183749
	minimum = 0.100662 (at node 16)
	maximum = 0.273629 (at node 3)
Injected packet length average = 2.72295
Accepted packet length average = 2.72295
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.1412 (3 samples)
	minimum = 6 (3 samples)
	maximum = 171.667 (3 samples)
Network latency average = 13.8155 (3 samples)
	minimum = 6 (3 samples)
	maximum = 142.667 (3 samples)
Flit latency average = 10.817 (3 samples)
	minimum = 6 (3 samples)
	maximum = 140.333 (3 samples)
Fragmentation average = 0.0218049 (3 samples)
	minimum = 0 (3 samples)
	maximum = 82.3333 (3 samples)
Injected packet rate average = 0.0241005 (3 samples)
	minimum = 0.0187324 (3 samples)
	maximum = 0.0434958 (3 samples)
Accepted packet rate average = 0.0241005 (3 samples)
	minimum = 0.0187324 (3 samples)
	maximum = 0.0434958 (3 samples)
Injected flit rate average = 0.0656265 (3 samples)
	minimum = 0.0300648 (3 samples)
	maximum = 0.18792 (3 samples)
Accepted flit rate average = 0.0656265 (3 samples)
	minimum = 0.0348629 (3 samples)
	maximum = 0.101858 (3 samples)
Injected packet size average = 2.72303 (3 samples)
Accepted packet size average = 2.72303 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 590859 (inst/sec)
gpgpu_simulation_rate = 5870 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,58700)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12701,58700), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 11.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 71402
gpu_tot_sim_insn = 5927834
gpu_tot_ipc =      83.0206
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20873
gpu_stall_icnt2sh    = 49962
gpu_total_sim_rate=538894

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 115516
	L1I_total_cache_misses = 2208
	L1I_total_cache_miss_rate = 0.0191
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3643
L1D_cache:
	L1D_cache_core[0]: Access = 1103, Miss = 727, Miss_rate = 0.659, Pending_hits = 22, Reservation_fails = 7248
	L1D_cache_core[1]: Access = 1198, Miss = 793, Miss_rate = 0.662, Pending_hits = 23, Reservation_fails = 6771
	L1D_cache_core[2]: Access = 1118, Miss = 773, Miss_rate = 0.691, Pending_hits = 14, Reservation_fails = 8329
	L1D_cache_core[3]: Access = 1231, Miss = 817, Miss_rate = 0.664, Pending_hits = 26, Reservation_fails = 6482
	L1D_cache_core[4]: Access = 1231, Miss = 807, Miss_rate = 0.656, Pending_hits = 35, Reservation_fails = 6722
	L1D_cache_core[5]: Access = 1039, Miss = 725, Miss_rate = 0.698, Pending_hits = 16, Reservation_fails = 7888
	L1D_cache_core[6]: Access = 1103, Miss = 715, Miss_rate = 0.648, Pending_hits = 35, Reservation_fails = 7171
	L1D_cache_core[7]: Access = 975, Miss = 658, Miss_rate = 0.675, Pending_hits = 18, Reservation_fails = 7669
	L1D_cache_core[8]: Access = 1039, Miss = 714, Miss_rate = 0.687, Pending_hits = 20, Reservation_fails = 7335
	L1D_cache_core[9]: Access = 1103, Miss = 723, Miss_rate = 0.655, Pending_hits = 31, Reservation_fails = 7204
	L1D_cache_core[10]: Access = 1167, Miss = 791, Miss_rate = 0.678, Pending_hits = 20, Reservation_fails = 6883
	L1D_cache_core[11]: Access = 1070, Miss = 716, Miss_rate = 0.669, Pending_hits = 21, Reservation_fails = 6892
	L1D_cache_core[12]: Access = 1103, Miss = 747, Miss_rate = 0.677, Pending_hits = 10, Reservation_fails = 7063
	L1D_cache_core[13]: Access = 1167, Miss = 760, Miss_rate = 0.651, Pending_hits = 29, Reservation_fails = 6524
	L1D_total_cache_accesses = 15647
	L1D_total_cache_misses = 10466
	L1D_total_cache_miss_rate = 0.6689
	L1D_total_cache_pending_hits = 320
	L1D_total_cache_reservation_fails = 100181
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 91944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8237
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 113308
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2208
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3643
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3972, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 
gpgpu_n_tot_thrd_icount = 6959584
gpgpu_n_tot_w_icount = 217487
gpgpu_n_stall_shd_mem = 136949
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10043
gpgpu_n_mem_write_global = 4095
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 184832
gpgpu_n_store_insn = 65520
gpgpu_n_shmem_insn = 1309728
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 29568
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 107381
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:187399	W0_Idle:606773	W0_Scoreboard:234423	W1:504	W2:474	W3:444	W4:414	W5:384	W6:354	W7:324	W8:294	W9:264	W10:234	W11:204	W12:174	W13:144	W14:114	W15:70	W16:56296	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:156795
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 80344 {8:10043,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 294840 {72:4095,}
traffic_breakdown_coretomem[INST_ACC_R] = 5192 {8:649,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1365848 {136:10043,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32760 {8:4095,}
traffic_breakdown_memtocore[INST_ACC_R] = 88264 {136:649,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93129 n_nop=92415 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01503
n_activity=4151 dram_eff=0.3373
bk0: 12a 93090i bk1: 8a 93097i bk2: 0a 93125i bk3: 0a 93126i bk4: 20a 93079i bk5: 20a 93076i bk6: 64a 92951i bk7: 64a 92950i bk8: 64a 92953i bk9: 64a 92971i bk10: 64a 92962i bk11: 64a 92966i bk12: 64a 92931i bk13: 64a 92974i bk14: 64a 92883i bk15: 64a 92964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00212608
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93129 n_nop=92415 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01503
n_activity=4309 dram_eff=0.3249
bk0: 12a 93090i bk1: 8a 93097i bk2: 0a 93125i bk3: 0a 93125i bk4: 20a 93071i bk5: 20a 93071i bk6: 64a 92961i bk7: 64a 92918i bk8: 64a 92988i bk9: 64a 92974i bk10: 64a 92988i bk11: 64a 92980i bk12: 64a 92983i bk13: 64a 92966i bk14: 64a 92980i bk15: 64a 92957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00185764
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93129 n_nop=92411 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01512
n_activity=4167 dram_eff=0.3379
bk0: 12a 93090i bk1: 8a 93098i bk2: 0a 93127i bk3: 0a 93131i bk4: 20a 93077i bk5: 24a 93068i bk6: 64a 92962i bk7: 64a 92958i bk8: 64a 92982i bk9: 64a 92941i bk10: 64a 92969i bk11: 64a 92929i bk12: 64a 92980i bk13: 64a 92934i bk14: 64a 92979i bk15: 64a 92938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.002416
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93129 n_nop=92411 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01512
n_activity=4363 dram_eff=0.3227
bk0: 12a 93089i bk1: 8a 93097i bk2: 0a 93124i bk3: 0a 93130i bk4: 20a 93078i bk5: 24a 93055i bk6: 64a 92968i bk7: 64a 92953i bk8: 64a 92983i bk9: 64a 92971i bk10: 64a 92976i bk11: 64a 92969i bk12: 64a 92973i bk13: 64a 92965i bk14: 64a 92981i bk15: 64a 92967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00290994
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93129 n_nop=92411 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01512
n_activity=4115 dram_eff=0.3422
bk0: 12a 93090i bk1: 8a 93097i bk2: 0a 93125i bk3: 0a 93126i bk4: 20a 93078i bk5: 24a 93068i bk6: 64a 92962i bk7: 64a 92963i bk8: 64a 92967i bk9: 64a 92940i bk10: 64a 92964i bk11: 64a 92970i bk12: 64a 92949i bk13: 64a 92977i bk14: 64a 92904i bk15: 64a 92972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00212608
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93129 n_nop=92411 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01512
n_activity=4379 dram_eff=0.3215
bk0: 12a 93090i bk1: 8a 93097i bk2: 0a 93125i bk3: 0a 93128i bk4: 20a 93076i bk5: 24a 93064i bk6: 64a 92977i bk7: 64a 92946i bk8: 64a 92981i bk9: 64a 92963i bk10: 64a 92983i bk11: 64a 92968i bk12: 64a 92978i bk13: 64a 92951i bk14: 64a 92975i bk15: 64a 92960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00207239

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2003, Miss = 176, Miss_rate = 0.088, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 962, Miss = 174, Miss_rate = 0.181, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 951, Miss = 176, Miss_rate = 0.185, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 971, Miss = 174, Miss_rate = 0.179, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 962, Miss = 176, Miss_rate = 0.183, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 2044, Miss = 176, Miss_rate = 0.086, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 970, Miss = 176, Miss_rate = 0.181, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 992, Miss = 176, Miss_rate = 0.177, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 2000, Miss = 176, Miss_rate = 0.088, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 982, Miss = 176, Miss_rate = 0.179, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 958, Miss = 176, Miss_rate = 0.184, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 992, Miss = 176, Miss_rate = 0.177, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 14787
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.1426
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7579
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4095
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 479
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=57555
icnt_total_pkts_simt_to_mem=22977
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 29507
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 80359
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 11)
Accepted packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 11)
Injected flit rate average = 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 11)
Accepted flit rate average= 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 11)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8027 (4 samples)
	minimum = 6 (4 samples)
	maximum = 131.75 (4 samples)
Network latency average = 12.3058 (4 samples)
	minimum = 6 (4 samples)
	maximum = 110 (4 samples)
Flit latency average = 9.6336 (4 samples)
	minimum = 6 (4 samples)
	maximum = 107.25 (4 samples)
Fragmentation average = 0.0163537 (4 samples)
	minimum = 0 (4 samples)
	maximum = 61.75 (4 samples)
Injected packet rate average = 0.0181465 (4 samples)
	minimum = 0.0140493 (4 samples)
	maximum = 0.0335469 (4 samples)
Accepted packet rate average = 0.0181465 (4 samples)
	minimum = 0.0140493 (4 samples)
	maximum = 0.0335469 (4 samples)
Injected flit rate average = 0.0494107 (4 samples)
	minimum = 0.0225486 (4 samples)
	maximum = 0.142455 (4 samples)
Accepted flit rate average = 0.0494107 (4 samples)
	minimum = 0.0261471 (4 samples)
	maximum = 0.0798377 (4 samples)
Injected packet size average = 2.72287 (4 samples)
Accepted packet size average = 2.72287 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 538894 (inst/sec)
gpgpu_simulation_rate = 6491 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (14,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,71402)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,71402)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,71402)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,71402)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,71402)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,71402)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,71402)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,71402)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,71402)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,71402)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,71402)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,71402)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,71402)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,71402)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23718,71402), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23737,71402), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23740,71402), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23769,71402), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23773,71402), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23796,71402), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23806,71402), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23814,71402), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23824,71402), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23833,71402), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23861,71402), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23868,71402), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23888,71402), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23896,71402), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 10.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
gpu_sim_cycle = 23897
gpu_sim_insn = 819616
gpu_ipc =      34.2979
gpu_tot_sim_cycle = 95299
gpu_tot_sim_insn = 6747450
gpu_tot_ipc =      70.8029
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20873
gpu_stall_icnt2sh    = 50294
gpu_total_sim_rate=481960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 145126
	L1I_total_cache_misses = 2754
	L1I_total_cache_miss_rate = 0.0190
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3643
L1D_cache:
	L1D_cache_core[0]: Access = 1182, Miss = 775, Miss_rate = 0.656, Pending_hits = 22, Reservation_fails = 7248
	L1D_cache_core[1]: Access = 1277, Miss = 841, Miss_rate = 0.659, Pending_hits = 23, Reservation_fails = 6771
	L1D_cache_core[2]: Access = 1197, Miss = 821, Miss_rate = 0.686, Pending_hits = 14, Reservation_fails = 8329
	L1D_cache_core[3]: Access = 1310, Miss = 865, Miss_rate = 0.660, Pending_hits = 26, Reservation_fails = 6482
	L1D_cache_core[4]: Access = 1310, Miss = 855, Miss_rate = 0.653, Pending_hits = 35, Reservation_fails = 6722
	L1D_cache_core[5]: Access = 1118, Miss = 773, Miss_rate = 0.691, Pending_hits = 16, Reservation_fails = 7888
	L1D_cache_core[6]: Access = 1182, Miss = 763, Miss_rate = 0.646, Pending_hits = 35, Reservation_fails = 7171
	L1D_cache_core[7]: Access = 1054, Miss = 706, Miss_rate = 0.670, Pending_hits = 18, Reservation_fails = 7669
	L1D_cache_core[8]: Access = 1118, Miss = 762, Miss_rate = 0.682, Pending_hits = 20, Reservation_fails = 7335
	L1D_cache_core[9]: Access = 1182, Miss = 771, Miss_rate = 0.652, Pending_hits = 31, Reservation_fails = 7204
	L1D_cache_core[10]: Access = 1246, Miss = 839, Miss_rate = 0.673, Pending_hits = 20, Reservation_fails = 6883
	L1D_cache_core[11]: Access = 1149, Miss = 763, Miss_rate = 0.664, Pending_hits = 21, Reservation_fails = 6892
	L1D_cache_core[12]: Access = 1182, Miss = 795, Miss_rate = 0.673, Pending_hits = 10, Reservation_fails = 7063
	L1D_cache_core[13]: Access = 1246, Miss = 808, Miss_rate = 0.648, Pending_hits = 29, Reservation_fails = 6524
	L1D_total_cache_accesses = 16753
	L1D_total_cache_misses = 11137
	L1D_total_cache_miss_rate = 0.6648
	L1D_total_cache_pending_hits = 320
	L1D_total_cache_reservation_fails = 100181
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 91944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8237
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 142372
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3643
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
7683, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 
gpgpu_n_tot_thrd_icount = 8622112
gpgpu_n_tot_w_icount = 269441
gpgpu_n_stall_shd_mem = 163605
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10714
gpgpu_n_mem_write_global = 4529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 195584
gpgpu_n_store_insn = 72464
gpgpu_n_shmem_insn = 1450400
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 56224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 107381
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:187399	W0_Idle:1054152	W0_Scoreboard:401764	W1:504	W2:474	W3:444	W4:414	W5:384	W6:354	W7:324	W8:294	W9:264	W10:234	W11:204	W12:174	W13:144	W14:114	W15:70	W16:108068	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:156977
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 85712 {8:10714,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 326088 {72:4529,}
traffic_breakdown_coretomem[INST_ACC_R] = 9560 {8:1195,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1457104 {136:10714,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 36232 {8:4529,}
traffic_breakdown_memtocore[INST_ACC_R] = 162520 {136:1195,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124298 n_nop=123584 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01126
n_activity=4151 dram_eff=0.3373
bk0: 12a 124259i bk1: 8a 124266i bk2: 0a 124294i bk3: 0a 124295i bk4: 20a 124248i bk5: 20a 124245i bk6: 64a 124120i bk7: 64a 124119i bk8: 64a 124122i bk9: 64a 124140i bk10: 64a 124131i bk11: 64a 124135i bk12: 64a 124100i bk13: 64a 124143i bk14: 64a 124052i bk15: 64a 124133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00159295
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124298 n_nop=123584 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01126
n_activity=4309 dram_eff=0.3249
bk0: 12a 124259i bk1: 8a 124266i bk2: 0a 124294i bk3: 0a 124294i bk4: 20a 124240i bk5: 20a 124240i bk6: 64a 124130i bk7: 64a 124087i bk8: 64a 124157i bk9: 64a 124143i bk10: 64a 124157i bk11: 64a 124149i bk12: 64a 124152i bk13: 64a 124135i bk14: 64a 124149i bk15: 64a 124126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00139182
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124298 n_nop=123580 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01133
n_activity=4167 dram_eff=0.3379
bk0: 12a 124259i bk1: 8a 124267i bk2: 0a 124296i bk3: 0a 124300i bk4: 20a 124246i bk5: 24a 124237i bk6: 64a 124131i bk7: 64a 124127i bk8: 64a 124151i bk9: 64a 124110i bk10: 64a 124138i bk11: 64a 124098i bk12: 64a 124149i bk13: 64a 124103i bk14: 64a 124148i bk15: 64a 124107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00181017
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124298 n_nop=123580 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01133
n_activity=4363 dram_eff=0.3227
bk0: 12a 124258i bk1: 8a 124266i bk2: 0a 124293i bk3: 0a 124299i bk4: 20a 124247i bk5: 24a 124224i bk6: 64a 124137i bk7: 64a 124122i bk8: 64a 124152i bk9: 64a 124140i bk10: 64a 124145i bk11: 64a 124138i bk12: 64a 124142i bk13: 64a 124134i bk14: 64a 124150i bk15: 64a 124136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00218024
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124298 n_nop=123580 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01133
n_activity=4115 dram_eff=0.3422
bk0: 12a 124259i bk1: 8a 124266i bk2: 0a 124294i bk3: 0a 124295i bk4: 20a 124247i bk5: 24a 124237i bk6: 64a 124131i bk7: 64a 124132i bk8: 64a 124136i bk9: 64a 124109i bk10: 64a 124133i bk11: 64a 124139i bk12: 64a 124118i bk13: 64a 124146i bk14: 64a 124073i bk15: 64a 124141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00159295
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124298 n_nop=123580 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01133
n_activity=4379 dram_eff=0.3215
bk0: 12a 124259i bk1: 8a 124266i bk2: 0a 124294i bk3: 0a 124297i bk4: 20a 124245i bk5: 24a 124233i bk6: 64a 124146i bk7: 64a 124115i bk8: 64a 124150i bk9: 64a 124132i bk10: 64a 124152i bk11: 64a 124137i bk12: 64a 124147i bk13: 64a 124120i bk14: 64a 124144i bk15: 64a 124129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00155272

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2312, Miss = 176, Miss_rate = 0.076, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 1058, Miss = 174, Miss_rate = 0.164, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 1051, Miss = 176, Miss_rate = 0.167, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 1053, Miss = 174, Miss_rate = 0.165, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 1062, Miss = 176, Miss_rate = 0.166, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 2312, Miss = 176, Miss_rate = 0.076, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 1070, Miss = 176, Miss_rate = 0.164, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 1060, Miss = 176, Miss_rate = 0.166, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 2296, Miss = 176, Miss_rate = 0.077, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 1050, Miss = 176, Miss_rate = 0.168, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 1054, Miss = 176, Miss_rate = 0.167, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 1060, Miss = 176, Miss_rate = 0.166, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 16438
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.1282
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4529
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1025
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=64074
icnt_total_pkts_simt_to_mem=25496
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.38098
	minimum = 6
	maximum = 32
Network latency average = 8.1811
	minimum = 6
	maximum = 32
Slowest packet = 29585
Flit latency average = 6.59394
	minimum = 6
	maximum = 32
Slowest flit = 80543
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00531447
	minimum = 0.00284555 (at node 21)
	maximum = 0.0129305 (at node 14)
Accepted packet rate average = 0.00531447
	minimum = 0.00284555 (at node 21)
	maximum = 0.0129305 (at node 14)
Injected flit rate average = 0.0145464
	minimum = 0.00749048 (at node 11)
	maximum = 0.0505921 (at node 14)
Accepted flit rate average= 0.0145464
	minimum = 0.0045194 (at node 21)
	maximum = 0.0199607 (at node 14)
Injected packet length average = 2.73713
Accepted packet length average = 2.73713
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5184 (5 samples)
	minimum = 6 (5 samples)
	maximum = 111.8 (5 samples)
Network latency average = 11.4808 (5 samples)
	minimum = 6 (5 samples)
	maximum = 94.4 (5 samples)
Flit latency average = 9.02567 (5 samples)
	minimum = 6 (5 samples)
	maximum = 92.2 (5 samples)
Fragmentation average = 0.013083 (5 samples)
	minimum = 0 (5 samples)
	maximum = 49.4 (5 samples)
Injected packet rate average = 0.0155801 (5 samples)
	minimum = 0.0118085 (5 samples)
	maximum = 0.0294236 (5 samples)
Accepted packet rate average = 0.0155801 (5 samples)
	minimum = 0.0118085 (5 samples)
	maximum = 0.0294236 (5 samples)
Injected flit rate average = 0.0424378 (5 samples)
	minimum = 0.019537 (5 samples)
	maximum = 0.124083 (5 samples)
Accepted flit rate average = 0.0424378 (5 samples)
	minimum = 0.0218216 (5 samples)
	maximum = 0.0678623 (5 samples)
Injected packet size average = 2.72384 (5 samples)
Accepted packet size average = 2.72384 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 481960 (inst/sec)
gpgpu_simulation_rate = 6807 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (14,14,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,95299)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,95299)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,95299)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,95299)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,95299)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,95299)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,95299)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,95299)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,95299)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,95299)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,95299)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,95299)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,95299)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,95299)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,95299)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,95299)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,95299)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,95299)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,95299)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,95299)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,95299)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,95299)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,95299)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,95299)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,95299)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,95299)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,95299)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,95299)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,95299)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,95299)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,95299)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,95299)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,95299)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,95299)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,95299)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,95299)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,95299)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,95299)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,95299)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,95299)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,95299)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,95299)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,95299)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,95299)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,95299)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,95299)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,95299)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,95299)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,95299)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,95299)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,95299)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,95299)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,95299)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,95299)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,95299)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,95299)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,95299)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,95299)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,95299)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,95299)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,95299)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,95299)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,95299)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,95299)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,95299)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,95299)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,95299)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,95299)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,95299)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,95299)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,95299)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,95299)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,95299)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,95299)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,95299)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,95299)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,95299)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,95299)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,95299)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,95299)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,95299)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,95299)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,95299)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,95299)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3754,95299), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3755,95299)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3817,95299), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3818,95299)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3904,95299), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3905,95299)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4034,95299), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4035,95299)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4109,95299), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4110,95299)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4145,95299), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4146,95299)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4228,95299), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4229,95299)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4430,95299), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4431,95299)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4463,95299), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4464,95299)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4468,95299), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4469,95299)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4509,95299), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4510,95299)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4583,95299), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4584,95299)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4611,95299), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4612,95299)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4620,95299), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4621,95299)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4632,95299), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4633,95299)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4657,95299), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4658,95299)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4691,95299), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4692,95299)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4723,95299), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4724,95299)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4733,95299), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4734,95299)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4765,95299), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4766,95299)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4767,95299), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4768,95299)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4771,95299), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4772,95299)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4822,95299), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4823,95299)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4832,95299), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4833,95299)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4846,95299), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4847,95299)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4847,95299), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4848,95299)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4848,95299), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4848,95299), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4849,95299)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4849,95299)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4887,95299), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4888,95299)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4953,95299), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4954,95299)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4962,95299), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4963,95299)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5033,95299), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5034,95299)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5043,95299), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5044,95299)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5081,95299), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5082,95299)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5097,95299), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(5098,95299)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5099,95299), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5100,95299)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5115,95299), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(5116,95299)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5125,95299), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5126,95299)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5129,95299), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5130,95299)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5133,95299), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5134,95299)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5251,95299), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5252,95299)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5285,95299), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5286,95299)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5289,95299), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5290,95299)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5390,95299), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5391,95299)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5542,95299), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5543,95299)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5554,95299), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5555,95299)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5578,95299), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(5579,95299)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5596,95299), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5596,95299), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(5597,95299)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5597,95299)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5635,95299), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5636,95299)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5660,95299), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5661,95299)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5730,95299), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5731,95299)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5746,95299), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5747,95299)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5833,95299), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5834,95299)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5864,95299), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5865,95299)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5946,95299), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5947,95299)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5979,95299), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5980,95299)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6009,95299), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(6010,95299)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6043,95299), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6044,95299)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6065,95299), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(6066,95299)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6089,95299), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(6090,95299)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6129,95299), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(6130,95299)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6235,95299), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(6236,95299)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (6259,95299), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(6260,95299)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6269,95299), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(6270,95299)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6323,95299), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(6324,95299)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6335,95299), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(6336,95299)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6539,95299), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(6540,95299)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6562,95299), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(6563,95299)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (6648,95299), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6649,95299)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6786,95299), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(6787,95299)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6846,95299), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6847,95299)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6922,95299), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6923,95299)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6994,95299), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6995,95299)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (7019,95299), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(7020,95299)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7049,95299), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(7050,95299)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (7076,95299), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7076,95299), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(7077,95299)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7077,95299)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7164,95299), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(7165,95299)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7182,95299), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(7183,95299)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7240,95299), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(7241,95299)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7309,95299), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(7310,95299)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7353,95299), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7354,95299)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7391,95299), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7392,95299)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7415,95299), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(7416,95299)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (7479,95299), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(7480,95299)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7557,95299), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7558,95299)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (7564,95299), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(7565,95299)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7594,95299), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7595,95299)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7647,95299), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7648,95299)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7789,95299), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7790,95299)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7827,95299), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7828,95299)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7863,95299), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7864,95299)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7934,95299), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(7935,95299)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7937,95299), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7938,95299)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7942,95299), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7943,95299)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7985,95299), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7986,95299)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8000,95299), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(8001,95299)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8183,95299), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(8184,95299)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8185,95299), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8186,95299)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8248,95299), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8249,95299)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8260,95299), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8261,95299)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8333,95299), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8334,95299)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8359,95299), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8360,95299)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8382,95299), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8383,95299)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8390,95299), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8391,95299)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8439,95299), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8440,95299)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8460,95299), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8461,95299)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8497,95299), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8498,95299)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8508,95299), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(8509,95299)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8607,95299), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8608,95299)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8763,95299), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8764,95299)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8828,95299), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8863,95299), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9018,95299), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9036,95299), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9082,95299), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9118,95299), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9188,95299), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9216,95299), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9256,95299), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9336,95299), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9392,95299), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9573,95299), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9579,95299), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9581,95299), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9608,95299), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9634,95299), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (9641,95299), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9663,95299), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (9676,95299), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9746,95299), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9756,95299), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9766,95299), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9846,95299), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9848,95299), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9941,95299), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9964,95299), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (9986,95299), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (10000,95299), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (10028,95299), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10045,95299), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (10056,95299), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (10094,95299), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (10155,95299), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (10158,95299), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (10212,95299), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (10222,95299), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (10274,95299), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10277,95299), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (10311,95299), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (10324,95299), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (10336,95299), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (10430,95299), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (10442,95299), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (10484,95299), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (10524,95299), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (10555,95299), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (10586,95299), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (10594,95299), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (10594,95299), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10598,95299), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10659,95299), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (10679,95299), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (10732,95299), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (10750,95299), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10764,95299), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10771,95299), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10780,95299), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (10808,95299), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (10878,95299), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10884,95299), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (10885,95299), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10911,95299), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (10924,95299), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10960,95299), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11020,95299), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11031,95299), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11076,95299), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11094,95299), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (11099,95299), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11136,95299), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11193,95299), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11214,95299), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (11222,95299), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11222,95299), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11234,95299), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11245,95299), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11303,95299), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11307,95299), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11315,95299), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (11375,95299), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11381,95299), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11387,95299), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11389,95299), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11397,95299), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 9.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
gpu_sim_cycle = 11398
gpu_sim_insn = 4365312
gpu_ipc =     382.9893
gpu_tot_sim_cycle = 106697
gpu_tot_sim_insn = 11112762
gpu_tot_ipc =     104.1525
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 34608
gpu_stall_icnt2sh    = 93335
gpu_total_sim_rate=555638

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 215459
	L1I_total_cache_misses = 4095
	L1I_total_cache_miss_rate = 0.0190
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5617
L1D_cache:
	L1D_cache_core[0]: Access = 2078, Miss = 1360, Miss_rate = 0.654, Pending_hits = 42, Reservation_fails = 12573
	L1D_cache_core[1]: Access = 2109, Miss = 1392, Miss_rate = 0.660, Pending_hits = 32, Reservation_fails = 11846
	L1D_cache_core[2]: Access = 2093, Miss = 1450, Miss_rate = 0.693, Pending_hits = 17, Reservation_fails = 14032
	L1D_cache_core[3]: Access = 2206, Miss = 1451, Miss_rate = 0.658, Pending_hits = 49, Reservation_fails = 11922
	L1D_cache_core[4]: Access = 2270, Miss = 1474, Miss_rate = 0.649, Pending_hits = 64, Reservation_fails = 11909
	L1D_cache_core[5]: Access = 2014, Miss = 1350, Miss_rate = 0.670, Pending_hits = 54, Reservation_fails = 12755
	L1D_cache_core[6]: Access = 2142, Miss = 1370, Miss_rate = 0.640, Pending_hits = 62, Reservation_fails = 12328
	L1D_cache_core[7]: Access = 1886, Miss = 1240, Miss_rate = 0.657, Pending_hits = 27, Reservation_fails = 13372
	L1D_cache_core[8]: Access = 1950, Miss = 1335, Miss_rate = 0.685, Pending_hits = 28, Reservation_fails = 13352
	L1D_cache_core[9]: Access = 2078, Miss = 1358, Miss_rate = 0.654, Pending_hits = 51, Reservation_fails = 12765
	L1D_cache_core[10]: Access = 2142, Miss = 1422, Miss_rate = 0.664, Pending_hits = 46, Reservation_fails = 12276
	L1D_cache_core[11]: Access = 2173, Miss = 1420, Miss_rate = 0.653, Pending_hits = 48, Reservation_fails = 11684
	L1D_cache_core[12]: Access = 2014, Miss = 1344, Miss_rate = 0.667, Pending_hits = 25, Reservation_fails = 12843
	L1D_cache_core[13]: Access = 2142, Miss = 1412, Miss_rate = 0.659, Pending_hits = 47, Reservation_fails = 12194
	L1D_total_cache_accesses = 29297
	L1D_total_cache_misses = 19378
	L1D_total_cache_miss_rate = 0.6614
	L1D_total_cache_pending_hits = 592
	L1D_total_cache_reservation_fails = 175851
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 159029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16822
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 211364
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4095
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5617
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
7944, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 
gpgpu_n_tot_thrd_icount = 12987424
gpgpu_n_tot_w_icount = 405857
gpgpu_n_stall_shd_mem = 245547
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18416
gpgpu_n_mem_write_global = 7665
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 346112
gpgpu_n_store_insn = 122640
gpgpu_n_shmem_insn = 2453920
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 56224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 189323
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:325501	W0_Idle:1067861	W0_Scoreboard:427955	W1:504	W2:474	W3:444	W4:414	W5:384	W6:354	W7:324	W8:294	W9:264	W10:234	W11:204	W12:174	W13:144	W14:114	W15:70	W16:108068	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:293393
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 147328 {8:18416,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 551880 {72:7665,}
traffic_breakdown_coretomem[INST_ACC_R] = 10120 {8:1265,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2504576 {136:18416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61320 {8:7665,}
traffic_breakdown_memtocore[INST_ACC_R] = 172040 {136:1265,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139164 n_nop=138450 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01006
n_activity=4151 dram_eff=0.3373
bk0: 12a 139125i bk1: 8a 139132i bk2: 0a 139160i bk3: 0a 139161i bk4: 20a 139114i bk5: 20a 139111i bk6: 64a 138986i bk7: 64a 138985i bk8: 64a 138988i bk9: 64a 139006i bk10: 64a 138997i bk11: 64a 139001i bk12: 64a 138966i bk13: 64a 139009i bk14: 64a 138918i bk15: 64a 138999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00142278
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139164 n_nop=138450 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01006
n_activity=4309 dram_eff=0.3249
bk0: 12a 139125i bk1: 8a 139132i bk2: 0a 139160i bk3: 0a 139160i bk4: 20a 139106i bk5: 20a 139106i bk6: 64a 138996i bk7: 64a 138953i bk8: 64a 139023i bk9: 64a 139009i bk10: 64a 139023i bk11: 64a 139015i bk12: 64a 139018i bk13: 64a 139001i bk14: 64a 139015i bk15: 64a 138992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00124314
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139164 n_nop=138446 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01012
n_activity=4167 dram_eff=0.3379
bk0: 12a 139125i bk1: 8a 139133i bk2: 0a 139162i bk3: 0a 139166i bk4: 20a 139112i bk5: 24a 139103i bk6: 64a 138997i bk7: 64a 138993i bk8: 64a 139017i bk9: 64a 138976i bk10: 64a 139004i bk11: 64a 138964i bk12: 64a 139015i bk13: 64a 138969i bk14: 64a 139014i bk15: 64a 138973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0016168
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139164 n_nop=138446 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01012
n_activity=4363 dram_eff=0.3227
bk0: 12a 139124i bk1: 8a 139132i bk2: 0a 139159i bk3: 0a 139165i bk4: 20a 139113i bk5: 24a 139090i bk6: 64a 139003i bk7: 64a 138988i bk8: 64a 139018i bk9: 64a 139006i bk10: 64a 139011i bk11: 64a 139004i bk12: 64a 139008i bk13: 64a 139000i bk14: 64a 139016i bk15: 64a 139002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00194734
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139164 n_nop=138446 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01012
n_activity=4115 dram_eff=0.3422
bk0: 12a 139125i bk1: 8a 139132i bk2: 0a 139160i bk3: 0a 139161i bk4: 20a 139113i bk5: 24a 139103i bk6: 64a 138997i bk7: 64a 138998i bk8: 64a 139002i bk9: 64a 138975i bk10: 64a 138999i bk11: 64a 139005i bk12: 64a 138984i bk13: 64a 139012i bk14: 64a 138939i bk15: 64a 139007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00142278
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139164 n_nop=138446 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01012
n_activity=4379 dram_eff=0.3215
bk0: 12a 139125i bk1: 8a 139132i bk2: 0a 139160i bk3: 0a 139163i bk4: 20a 139111i bk5: 24a 139099i bk6: 64a 139012i bk7: 64a 138981i bk8: 64a 139016i bk9: 64a 138998i bk10: 64a 139018i bk11: 64a 139003i bk12: 64a 139013i bk13: 64a 138986i bk14: 64a 139010i bk15: 64a 138995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00138685

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3618, Miss = 176, Miss_rate = 0.049, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 1810, Miss = 174, Miss_rate = 0.096, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 1848, Miss = 176, Miss_rate = 0.095, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 1819, Miss = 174, Miss_rate = 0.096, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 1838, Miss = 176, Miss_rate = 0.096, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 3645, Miss = 176, Miss_rate = 0.048, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 1845, Miss = 176, Miss_rate = 0.095, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 1868, Miss = 176, Miss_rate = 0.094, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 3596, Miss = 176, Miss_rate = 0.049, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 1812, Miss = 176, Miss_rate = 0.097, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 1826, Miss = 176, Miss_rate = 0.096, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 1821, Miss = 176, Miss_rate = 0.097, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 27346
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0771
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7665
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1095
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=106070
icnt_total_pkts_simt_to_mem=42676
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 32.7612
	minimum = 6
	maximum = 409
Network latency average = 24.1566
	minimum = 6
	maximum = 323
Slowest packet = 40065
Flit latency average = 18.0843
	minimum = 6
	maximum = 323
Slowest flit = 118305
Fragmentation average = 0.0355244
	minimum = 0
	maximum = 224
Injected packet rate average = 0.0736162
	minimum = 0.0622916 (at node 7)
	maximum = 0.11695 (at node 19)
Accepted packet rate average = 0.0736162
	minimum = 0.0622916 (at node 7)
	maximum = 0.11695 (at node 19)
Injected flit rate average = 0.199684
	minimum = 0.0987893 (at node 7)
	maximum = 0.532111 (at node 19)
Accepted flit rate average= 0.199684
	minimum = 0.118617 (at node 15)
	maximum = 0.294438 (at node 11)
Injected packet length average = 2.7125
Accepted packet length average = 2.7125
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.7255 (6 samples)
	minimum = 6 (6 samples)
	maximum = 161.333 (6 samples)
Network latency average = 13.5935 (6 samples)
	minimum = 6 (6 samples)
	maximum = 132.5 (6 samples)
Flit latency average = 10.5354 (6 samples)
	minimum = 6 (6 samples)
	maximum = 130.667 (6 samples)
Fragmentation average = 0.0168232 (6 samples)
	minimum = 0 (6 samples)
	maximum = 78.5 (6 samples)
Injected packet rate average = 0.0252528 (6 samples)
	minimum = 0.0202224 (6 samples)
	maximum = 0.0440114 (6 samples)
Accepted packet rate average = 0.0252528 (6 samples)
	minimum = 0.0202224 (6 samples)
	maximum = 0.0440114 (6 samples)
Injected flit rate average = 0.0686455 (6 samples)
	minimum = 0.0327457 (6 samples)
	maximum = 0.192087 (6 samples)
Accepted flit rate average = 0.0686455 (6 samples)
	minimum = 0.0379542 (6 samples)
	maximum = 0.105625 (6 samples)
Injected packet size average = 2.71833 (6 samples)
Accepted packet size average = 2.71833 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 555638 (inst/sec)
gpgpu_simulation_rate = 5334 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,106697)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12701,106697), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 4.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 119399
gpu_tot_sim_insn = 11131999
gpu_tot_ipc =      93.2336
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 34608
gpu_stall_icnt2sh    = 93335
gpu_total_sim_rate=556599

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 216959
	L1I_total_cache_misses = 4111
	L1I_total_cache_miss_rate = 0.0189
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5617
L1D_cache:
	L1D_cache_core[0]: Access = 2078, Miss = 1360, Miss_rate = 0.654, Pending_hits = 42, Reservation_fails = 12573
	L1D_cache_core[1]: Access = 2109, Miss = 1392, Miss_rate = 0.660, Pending_hits = 32, Reservation_fails = 11846
	L1D_cache_core[2]: Access = 2093, Miss = 1450, Miss_rate = 0.693, Pending_hits = 17, Reservation_fails = 14032
	L1D_cache_core[3]: Access = 2206, Miss = 1451, Miss_rate = 0.658, Pending_hits = 49, Reservation_fails = 11922
	L1D_cache_core[4]: Access = 2301, Miss = 1490, Miss_rate = 0.648, Pending_hits = 64, Reservation_fails = 11909
	L1D_cache_core[5]: Access = 2014, Miss = 1350, Miss_rate = 0.670, Pending_hits = 54, Reservation_fails = 12755
	L1D_cache_core[6]: Access = 2142, Miss = 1370, Miss_rate = 0.640, Pending_hits = 62, Reservation_fails = 12328
	L1D_cache_core[7]: Access = 1886, Miss = 1240, Miss_rate = 0.657, Pending_hits = 27, Reservation_fails = 13372
	L1D_cache_core[8]: Access = 1950, Miss = 1335, Miss_rate = 0.685, Pending_hits = 28, Reservation_fails = 13352
	L1D_cache_core[9]: Access = 2078, Miss = 1358, Miss_rate = 0.654, Pending_hits = 51, Reservation_fails = 12765
	L1D_cache_core[10]: Access = 2142, Miss = 1422, Miss_rate = 0.664, Pending_hits = 46, Reservation_fails = 12276
	L1D_cache_core[11]: Access = 2173, Miss = 1420, Miss_rate = 0.653, Pending_hits = 48, Reservation_fails = 11684
	L1D_cache_core[12]: Access = 2014, Miss = 1344, Miss_rate = 0.667, Pending_hits = 25, Reservation_fails = 12843
	L1D_cache_core[13]: Access = 2142, Miss = 1412, Miss_rate = 0.659, Pending_hits = 47, Reservation_fails = 12194
	L1D_total_cache_accesses = 29328
	L1D_total_cache_misses = 19394
	L1D_total_cache_miss_rate = 0.6613
	L1D_total_cache_pending_hits = 592
	L1D_total_cache_reservation_fails = 175851
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 159029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6718
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16822
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 212848
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4111
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5617
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
7944, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 
gpgpu_n_tot_thrd_icount = 13070976
gpgpu_n_tot_w_icount = 408468
gpgpu_n_stall_shd_mem = 246051
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18432
gpgpu_n_mem_write_global = 7680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 346368
gpgpu_n_store_insn = 122880
gpgpu_n_shmem_insn = 2457424
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 56728
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 189323
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:325501	W0_Idle:1084735	W0_Scoreboard:433900	W1:756	W2:711	W3:666	W4:621	W5:576	W6:531	W7:486	W8:441	W9:396	W10:351	W11:306	W12:261	W13:216	W14:171	W15:105	W16:108481	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:293393
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 147456 {8:18432,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 552960 {72:7680,}
traffic_breakdown_coretomem[INST_ACC_R] = 10248 {8:1281,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2506752 {136:18432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61440 {8:7680,}
traffic_breakdown_memtocore[INST_ACC_R] = 174216 {136:1281,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155731 n_nop=155017 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00899
n_activity=4151 dram_eff=0.3373
bk0: 12a 155692i bk1: 8a 155699i bk2: 0a 155727i bk3: 0a 155728i bk4: 20a 155681i bk5: 20a 155678i bk6: 64a 155553i bk7: 64a 155552i bk8: 64a 155555i bk9: 64a 155573i bk10: 64a 155564i bk11: 64a 155568i bk12: 64a 155533i bk13: 64a 155576i bk14: 64a 155485i bk15: 64a 155566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00127142
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155731 n_nop=155017 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00899
n_activity=4309 dram_eff=0.3249
bk0: 12a 155692i bk1: 8a 155699i bk2: 0a 155727i bk3: 0a 155727i bk4: 20a 155673i bk5: 20a 155673i bk6: 64a 155563i bk7: 64a 155520i bk8: 64a 155590i bk9: 64a 155576i bk10: 64a 155590i bk11: 64a 155582i bk12: 64a 155585i bk13: 64a 155568i bk14: 64a 155582i bk15: 64a 155559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00111089
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155731 n_nop=155013 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.009041
n_activity=4167 dram_eff=0.3379
bk0: 12a 155692i bk1: 8a 155700i bk2: 0a 155729i bk3: 0a 155733i bk4: 20a 155679i bk5: 24a 155670i bk6: 64a 155564i bk7: 64a 155560i bk8: 64a 155584i bk9: 64a 155543i bk10: 64a 155571i bk11: 64a 155531i bk12: 64a 155582i bk13: 64a 155536i bk14: 64a 155581i bk15: 64a 155540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0014448
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155731 n_nop=155013 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.009041
n_activity=4363 dram_eff=0.3227
bk0: 12a 155691i bk1: 8a 155699i bk2: 0a 155726i bk3: 0a 155732i bk4: 20a 155680i bk5: 24a 155657i bk6: 64a 155570i bk7: 64a 155555i bk8: 64a 155585i bk9: 64a 155573i bk10: 64a 155578i bk11: 64a 155571i bk12: 64a 155575i bk13: 64a 155567i bk14: 64a 155583i bk15: 64a 155569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00174018
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155731 n_nop=155013 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.009041
n_activity=4115 dram_eff=0.3422
bk0: 12a 155692i bk1: 8a 155699i bk2: 0a 155727i bk3: 0a 155728i bk4: 20a 155680i bk5: 24a 155670i bk6: 64a 155564i bk7: 64a 155565i bk8: 64a 155569i bk9: 64a 155542i bk10: 64a 155566i bk11: 64a 155572i bk12: 64a 155551i bk13: 64a 155579i bk14: 64a 155506i bk15: 64a 155574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00127142
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=155731 n_nop=155013 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.009041
n_activity=4379 dram_eff=0.3215
bk0: 12a 155692i bk1: 8a 155699i bk2: 0a 155727i bk3: 0a 155730i bk4: 20a 155678i bk5: 24a 155666i bk6: 64a 155579i bk7: 64a 155548i bk8: 64a 155583i bk9: 64a 155565i bk10: 64a 155585i bk11: 64a 155570i bk12: 64a 155580i bk13: 64a 155553i bk14: 64a 155577i bk15: 64a 155562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00123932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3630, Miss = 176, Miss_rate = 0.048, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 1810, Miss = 174, Miss_rate = 0.096, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 1850, Miss = 176, Miss_rate = 0.095, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 1819, Miss = 174, Miss_rate = 0.096, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 1840, Miss = 176, Miss_rate = 0.096, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 3655, Miss = 176, Miss_rate = 0.048, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 1847, Miss = 176, Miss_rate = 0.095, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 1868, Miss = 176, Miss_rate = 0.094, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 3609, Miss = 176, Miss_rate = 0.049, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 1814, Miss = 176, Miss_rate = 0.097, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 1828, Miss = 176, Miss_rate = 0.096, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 1823, Miss = 176, Miss_rate = 0.097, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 27393
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0770
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1111
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=106245
icnt_total_pkts_simt_to_mem=42753
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.75532
	minimum = 6
	maximum = 11
Slowest packet = 54719
Flit latency average = 6.05952
	minimum = 6
	maximum = 8
Slowest flit = 148967
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 4)
Accepted packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 4)
Injected flit rate average = 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 4)
Accepted flit rate average= 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 4)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.4486 (7 samples)
	minimum = 6 (7 samples)
	maximum = 140 (7 samples)
Network latency average = 12.7594 (7 samples)
	minimum = 6 (7 samples)
	maximum = 115.143 (7 samples)
Flit latency average = 9.89602 (7 samples)
	minimum = 6 (7 samples)
	maximum = 113.143 (7 samples)
Fragmentation average = 0.0144199 (7 samples)
	minimum = 0 (7 samples)
	maximum = 67.2857 (7 samples)
Injected packet rate average = 0.0216859 (7 samples)
	minimum = 0.0173335 (7 samples)
	maximum = 0.0382527 (7 samples)
Accepted packet rate average = 0.0216859 (7 samples)
	minimum = 0.0173335 (7 samples)
	maximum = 0.0382527 (7 samples)
Injected flit rate average = 0.058948 (7 samples)
	minimum = 0.0280678 (7 samples)
	maximum = 0.165512 (7 samples)
Accepted flit rate average = 0.058948 (7 samples)
	minimum = 0.0325322 (7 samples)
	maximum = 0.0925038 (7 samples)
Injected packet size average = 2.71826 (7 samples)
Accepted packet size average = 2.71826 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 556599 (inst/sec)
gpgpu_simulation_rate = 5969 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (13,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,119399)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,119399)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,119399)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,119399)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,119399)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,119399)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,119399)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,119399)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,119399)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,119399)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,119399)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,119399)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,119399)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23487,119399), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23730,119399), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23748,119399), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23756,119399), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23766,119399), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23779,119399), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23791,119399), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23807,119399), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23820,119399), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23825,119399), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23844,119399), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23854,119399), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23870,119399), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 2.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
gpu_sim_cycle = 23871
gpu_sim_insn = 761072
gpu_ipc =      31.8827
gpu_tot_sim_cycle = 143270
gpu_tot_sim_insn = 11893071
gpu_tot_ipc =      83.0116
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 34608
gpu_stall_icnt2sh    = 93519
gpu_total_sim_rate=517090

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 244454
	L1I_total_cache_misses = 4618
	L1I_total_cache_miss_rate = 0.0189
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5617
L1D_cache:
	L1D_cache_core[0]: Access = 2157, Miss = 1408, Miss_rate = 0.653, Pending_hits = 42, Reservation_fails = 12573
	L1D_cache_core[1]: Access = 2188, Miss = 1440, Miss_rate = 0.658, Pending_hits = 32, Reservation_fails = 11846
	L1D_cache_core[2]: Access = 2172, Miss = 1498, Miss_rate = 0.690, Pending_hits = 17, Reservation_fails = 14032
	L1D_cache_core[3]: Access = 2285, Miss = 1499, Miss_rate = 0.656, Pending_hits = 49, Reservation_fails = 11922
	L1D_cache_core[4]: Access = 2301, Miss = 1490, Miss_rate = 0.648, Pending_hits = 64, Reservation_fails = 11909
	L1D_cache_core[5]: Access = 2093, Miss = 1397, Miss_rate = 0.667, Pending_hits = 54, Reservation_fails = 12755
	L1D_cache_core[6]: Access = 2221, Miss = 1418, Miss_rate = 0.638, Pending_hits = 62, Reservation_fails = 12328
	L1D_cache_core[7]: Access = 1965, Miss = 1288, Miss_rate = 0.655, Pending_hits = 27, Reservation_fails = 13372
	L1D_cache_core[8]: Access = 2029, Miss = 1383, Miss_rate = 0.682, Pending_hits = 28, Reservation_fails = 13352
	L1D_cache_core[9]: Access = 2157, Miss = 1406, Miss_rate = 0.652, Pending_hits = 51, Reservation_fails = 12765
	L1D_cache_core[10]: Access = 2221, Miss = 1470, Miss_rate = 0.662, Pending_hits = 46, Reservation_fails = 12276
	L1D_cache_core[11]: Access = 2252, Miss = 1468, Miss_rate = 0.652, Pending_hits = 48, Reservation_fails = 11684
	L1D_cache_core[12]: Access = 2093, Miss = 1392, Miss_rate = 0.665, Pending_hits = 25, Reservation_fails = 12843
	L1D_cache_core[13]: Access = 2221, Miss = 1460, Miss_rate = 0.657, Pending_hits = 47, Reservation_fails = 12194
	L1D_total_cache_accesses = 30355
	L1D_total_cache_misses = 20017
	L1D_total_cache_miss_rate = 0.6594
	L1D_total_cache_pending_hits = 592
	L1D_total_cache_reservation_fails = 175851
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 159029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16822
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 239836
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4618
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5617
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
11655, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 522, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 348, 
gpgpu_n_tot_thrd_icount = 14614752
gpgpu_n_tot_w_icount = 456711
gpgpu_n_stall_shd_mem = 270803
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 19040
gpgpu_n_mem_write_global = 8083
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 356352
gpgpu_n_store_insn = 129328
gpgpu_n_shmem_insn = 2588048
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 81480
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 189323
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:325501	W0_Idle:1499489	W0_Scoreboard:589085	W1:756	W2:711	W3:666	W4:621	W5:576	W6:531	W7:486	W8:441	W9:396	W10:351	W11:306	W12:261	W13:216	W14:171	W15:105	W16:156555	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:293562
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 152320 {8:19040,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 581976 {72:8083,}
traffic_breakdown_coretomem[INST_ACC_R] = 14304 {8:1788,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2589440 {136:19040,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 64664 {8:8083,}
traffic_breakdown_memtocore[INST_ACC_R] = 243168 {136:1788,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=186866 n_nop=186152 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.007492
n_activity=4151 dram_eff=0.3373
bk0: 12a 186827i bk1: 8a 186834i bk2: 0a 186862i bk3: 0a 186863i bk4: 20a 186816i bk5: 20a 186813i bk6: 64a 186688i bk7: 64a 186687i bk8: 64a 186690i bk9: 64a 186708i bk10: 64a 186699i bk11: 64a 186703i bk12: 64a 186668i bk13: 64a 186711i bk14: 64a 186620i bk15: 64a 186701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00105958
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=186866 n_nop=186152 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.007492
n_activity=4309 dram_eff=0.3249
bk0: 12a 186827i bk1: 8a 186834i bk2: 0a 186862i bk3: 0a 186862i bk4: 20a 186808i bk5: 20a 186808i bk6: 64a 186698i bk7: 64a 186655i bk8: 64a 186725i bk9: 64a 186711i bk10: 64a 186725i bk11: 64a 186717i bk12: 64a 186720i bk13: 64a 186703i bk14: 64a 186717i bk15: 64a 186694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000925797
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=186866 n_nop=186148 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.007535
n_activity=4167 dram_eff=0.3379
bk0: 12a 186827i bk1: 8a 186835i bk2: 0a 186864i bk3: 0a 186868i bk4: 20a 186814i bk5: 24a 186805i bk6: 64a 186699i bk7: 64a 186695i bk8: 64a 186719i bk9: 64a 186678i bk10: 64a 186706i bk11: 64a 186666i bk12: 64a 186717i bk13: 64a 186671i bk14: 64a 186716i bk15: 64a 186675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00120407
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=186866 n_nop=186148 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.007535
n_activity=4363 dram_eff=0.3227
bk0: 12a 186826i bk1: 8a 186834i bk2: 0a 186861i bk3: 0a 186867i bk4: 20a 186815i bk5: 24a 186792i bk6: 64a 186705i bk7: 64a 186690i bk8: 64a 186720i bk9: 64a 186708i bk10: 64a 186713i bk11: 64a 186706i bk12: 64a 186710i bk13: 64a 186702i bk14: 64a 186718i bk15: 64a 186704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00145024
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=186866 n_nop=186148 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.007535
n_activity=4115 dram_eff=0.3422
bk0: 12a 186827i bk1: 8a 186834i bk2: 0a 186862i bk3: 0a 186863i bk4: 20a 186815i bk5: 24a 186805i bk6: 64a 186699i bk7: 64a 186700i bk8: 64a 186704i bk9: 64a 186677i bk10: 64a 186701i bk11: 64a 186707i bk12: 64a 186686i bk13: 64a 186714i bk14: 64a 186641i bk15: 64a 186709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00105958
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=186866 n_nop=186148 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.007535
n_activity=4379 dram_eff=0.3215
bk0: 12a 186827i bk1: 8a 186834i bk2: 0a 186862i bk3: 0a 186865i bk4: 20a 186813i bk5: 24a 186801i bk6: 64a 186714i bk7: 64a 186683i bk8: 64a 186718i bk9: 64a 186700i bk10: 64a 186720i bk11: 64a 186705i bk12: 64a 186715i bk13: 64a 186688i bk14: 64a 186712i bk15: 64a 186697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00103283

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3890, Miss = 176, Miss_rate = 0.045, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 1906, Miss = 174, Miss_rate = 0.091, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 1942, Miss = 176, Miss_rate = 0.091, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 1902, Miss = 174, Miss_rate = 0.091, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 1932, Miss = 176, Miss_rate = 0.091, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 3891, Miss = 176, Miss_rate = 0.045, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 1939, Miss = 176, Miss_rate = 0.091, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 1934, Miss = 176, Miss_rate = 0.091, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 3882, Miss = 176, Miss_rate = 0.045, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 1880, Miss = 176, Miss_rate = 0.094, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 1924, Miss = 176, Miss_rate = 0.091, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 1889, Miss = 176, Miss_rate = 0.093, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 28911
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0729
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8083
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1618
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=112223
icnt_total_pkts_simt_to_mem=45077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.31686
	minimum = 6
	maximum = 30
Network latency average = 8.14789
	minimum = 6
	maximum = 30
Slowest packet = 54789
Flit latency average = 6.53662
	minimum = 6
	maximum = 30
Slowest flit = 149001
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00489168
	minimum = 0 (at node 4)
	maximum = 0.0114365 (at node 22)
Accepted packet rate average = 0.00489168
	minimum = 0 (at node 4)
	maximum = 0.0114365 (at node 22)
Injected flit rate average = 0.0133764
	minimum = 0 (at node 4)
	maximum = 0.0447824 (at node 22)
Accepted flit rate average= 0.0133764
	minimum = 0 (at node 4)
	maximum = 0.0195216 (at node 0)
Injected packet length average = 2.73452
Accepted packet length average = 2.73452
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5572 (8 samples)
	minimum = 6 (8 samples)
	maximum = 126.25 (8 samples)
Network latency average = 12.183 (8 samples)
	minimum = 6 (8 samples)
	maximum = 104.5 (8 samples)
Flit latency average = 9.47609 (8 samples)
	minimum = 6 (8 samples)
	maximum = 102.75 (8 samples)
Fragmentation average = 0.0126174 (8 samples)
	minimum = 0 (8 samples)
	maximum = 58.875 (8 samples)
Injected packet rate average = 0.0195866 (8 samples)
	minimum = 0.0151668 (8 samples)
	maximum = 0.0349006 (8 samples)
Accepted packet rate average = 0.0195866 (8 samples)
	minimum = 0.0151668 (8 samples)
	maximum = 0.0349006 (8 samples)
Injected flit rate average = 0.0532516 (8 samples)
	minimum = 0.0245593 (8 samples)
	maximum = 0.150421 (8 samples)
Accepted flit rate average = 0.0532516 (8 samples)
	minimum = 0.0284657 (8 samples)
	maximum = 0.083381 (8 samples)
Injected packet size average = 2.71877 (8 samples)
Accepted packet size average = 2.71877 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 517090 (inst/sec)
gpgpu_simulation_rate = 6229 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (13,13,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,143270)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,143270)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,143270)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,143270)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,143270)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,143270)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,143270)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,143270)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,143270)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,143270)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,143270)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,143270)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,143270)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,143270)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,143270)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,143270)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,143270)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,143270)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,143270)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,143270)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,143270)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,143270)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,143270)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,143270)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,143270)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,143270)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,143270)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,143270)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,143270)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,143270)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,143270)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,143270)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,143270)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,143270)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,143270)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,143270)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,143270)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,143270)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,143270)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,143270)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,143270)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,143270)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,143270)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,143270)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,143270)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,143270)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,143270)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,143270)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,143270)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,143270)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,143270)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,143270)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,143270)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,143270)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,143270)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,143270)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,143270)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,143270)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,143270)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,143270)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,143270)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,143270)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,143270)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,143270)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,143270)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,143270)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,143270)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,143270)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,143270)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,143270)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,143270)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,143270)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,143270)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,143270)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,143270)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,143270)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,143270)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,143270)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,143270)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,143270)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,143270)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,143270)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,143270)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,143270)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3906,143270), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3907,143270)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4015,143270), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4016,143270)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4135,143270), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4136,143270)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4233,143270), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4234,143270)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4237,143270), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4238,143270)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4274,143270), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4275,143270)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4469,143270), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4470,143270)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4481,143270), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4482,143270)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4483,143270), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4484,143270)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4530,143270), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4531,143270)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4642,143270), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4643,143270)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4810,143270), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4811,143270)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4815,143270), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4816,143270)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4819,143270), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4820,143270)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4949,143270), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4950,143270)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5060,143270), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5061,143270)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5157,143270), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5158,143270)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5169,143270), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5170,143270)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5188,143270), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5189,143270)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5195,143270), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5196,143270)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5215,143270), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5216,143270)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5239,143270), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5239,143270), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5240,143270)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5240,143270)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5246,143270), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5247,143270)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5305,143270), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5306,143270)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5311,143270), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5312,143270)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5336,143270), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5337,143270)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5340,143270), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5341,143270)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5361,143270), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5362,143270)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5473,143270), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5474,143270)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5512,143270), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5513,143270)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5535,143270), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5536,143270)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5569,143270), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5570,143270)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5584,143270), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5585,143270)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5589,143270), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(5590,143270)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5590,143270), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5591,143270)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5642,143270), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5643,143270)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5670,143270), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(5671,143270)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5755,143270), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5756,143270)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5759,143270), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5760,143270)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5761,143270), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5762,143270)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5803,143270), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5804,143270)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5821,143270), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5822,143270)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5885,143270), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5886,143270)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5913,143270), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(5914,143270)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5923,143270), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5924,143270)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5941,143270), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5942,143270)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5999,143270), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(6000,143270)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6025,143270), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(6026,143270)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6066,143270), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6067,143270)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6077,143270), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6078,143270)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6189,143270), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6190,143270)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6193,143270), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6194,143270)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6209,143270), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6210,143270)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6220,143270), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6221,143270)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6223,143270), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(6224,143270)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6248,143270), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(6249,143270)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6328,143270), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(6329,143270)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (6346,143270), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6347,143270)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6421,143270), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(6422,143270)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6431,143270), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6432,143270)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6435,143270), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(6436,143270)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6470,143270), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(6471,143270)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6486,143270), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(6487,143270)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6583,143270), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6584,143270)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6636,143270), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(6637,143270)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6668,143270), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6669,143270)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6707,143270), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6708,143270)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6736,143270), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(6737,143270)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6792,143270), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6793,143270)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6800,143270), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6801,143270)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6833,143270), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(6834,143270)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6934,143270), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6935,143270)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (6951,143270), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6952,143270)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6981,143270), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6982,143270)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7028,143270), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(7029,143270)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7051,143270), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7052,143270)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7071,143270), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7072,143270)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7140,143270), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7141,143270)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7151,143270), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(7152,143270)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7220,143270), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(7221,143270)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7297,143270), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(7298,143270)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (7326,143270), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(7327,143270)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7328,143270), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(7329,143270)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7404,143270), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(7405,143270)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7477,143270), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7480,143270), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7626,143270), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (7659,143270), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7674,143270), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7683,143270), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7712,143270), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7757,143270), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7865,143270), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7916,143270), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7917,143270), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7941,143270), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8030,143270), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8119,143270), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (8157,143270), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8187,143270), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8307,143270), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (8332,143270), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (8350,143270), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (8484,143270), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8680,143270), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8697,143270), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8715,143270), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8723,143270), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8846,143270), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8846,143270), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8868,143270), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8887,143270), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8955,143270), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (8960,143270), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (8966,143270), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8977,143270), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9056,143270), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9069,143270), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9086,143270), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (9135,143270), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9178,143270), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9199,143270), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9275,143270), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9297,143270), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9321,143270), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9407,143270), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9431,143270), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9451,143270), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9455,143270), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9464,143270), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9491,143270), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (9557,143270), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9562,143270), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (9604,143270), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9615,143270), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9619,143270), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9677,143270), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (9699,143270), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9709,143270), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9713,143270), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9744,143270), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9750,143270), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9772,143270), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9801,143270), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (9820,143270), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (9822,143270), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9832,143270), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9870,143270), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9873,143270), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (9885,143270), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9917,143270), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (9958,143270), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9990,143270), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10000,143270), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10011,143270), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (10011,143270), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10050,143270), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10151,143270), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (10172,143270), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (10344,143270), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (10369,143270), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (10441,143270), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (10475,143270), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10604,143270), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (10640,143270), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (10753,143270), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (10811,143270), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (11013,143270), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 1.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
gpu_sim_cycle = 11014
gpu_sim_insn = 3763968
gpu_ipc =     341.7440
gpu_tot_sim_cycle = 154284
gpu_tot_sim_insn = 15657039
gpu_tot_ipc =     101.4819
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 48353
gpu_stall_icnt2sh    = 138729
gpu_total_sim_rate=559179

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 305361
	L1I_total_cache_misses = 6037
	L1I_total_cache_miss_rate = 0.0198
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7621
L1D_cache:
	L1D_cache_core[0]: Access = 2861, Miss = 1897, Miss_rate = 0.663, Pending_hits = 47, Reservation_fails = 18066
	L1D_cache_core[1]: Access = 2956, Miss = 1971, Miss_rate = 0.667, Pending_hits = 44, Reservation_fails = 17736
	L1D_cache_core[2]: Access = 2940, Miss = 2023, Miss_rate = 0.688, Pending_hits = 32, Reservation_fails = 19643
	L1D_cache_core[3]: Access = 3053, Miss = 2031, Miss_rate = 0.665, Pending_hits = 58, Reservation_fails = 16403
	L1D_cache_core[4]: Access = 3069, Miss = 2008, Miss_rate = 0.654, Pending_hits = 79, Reservation_fails = 16592
	L1D_cache_core[5]: Access = 2989, Miss = 2002, Miss_rate = 0.670, Pending_hits = 79, Reservation_fails = 16728
	L1D_cache_core[6]: Access = 3053, Miss = 1992, Miss_rate = 0.652, Pending_hits = 71, Reservation_fails = 16570
	L1D_cache_core[7]: Access = 2797, Miss = 1868, Miss_rate = 0.668, Pending_hits = 36, Reservation_fails = 18236
	L1D_cache_core[8]: Access = 2797, Miss = 1917, Miss_rate = 0.685, Pending_hits = 36, Reservation_fails = 18522
	L1D_cache_core[9]: Access = 3053, Miss = 2030, Miss_rate = 0.665, Pending_hits = 61, Reservation_fails = 16906
	L1D_cache_core[10]: Access = 2989, Miss = 1981, Miss_rate = 0.663, Pending_hits = 66, Reservation_fails = 16929
	L1D_cache_core[11]: Access = 2956, Miss = 1968, Miss_rate = 0.666, Pending_hits = 52, Reservation_fails = 17863
	L1D_cache_core[12]: Access = 2797, Miss = 1876, Miss_rate = 0.671, Pending_hits = 43, Reservation_fails = 18275
	L1D_cache_core[13]: Access = 2861, Miss = 1922, Miss_rate = 0.672, Pending_hits = 51, Reservation_fails = 17715
	L1D_total_cache_accesses = 41171
	L1D_total_cache_misses = 27486
	L1D_total_cache_miss_rate = 0.6676
	L1D_total_cache_pending_hits = 755
	L1D_total_cache_reservation_fails = 246184
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 223814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22370
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 299324
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6037
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7621
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
11829, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 522, 522, 522, 522, 522, 522, 522, 522, 435, 435, 435, 435, 435, 435, 435, 435, 
gpgpu_n_tot_thrd_icount = 18378720
gpgpu_n_tot_w_icount = 574335
gpgpu_n_stall_shd_mem = 346544
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26142
gpgpu_n_mem_write_global = 10787
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 486144
gpgpu_n_store_insn = 172592
gpgpu_n_shmem_insn = 3453328
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 81480
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265064
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:453564	W0_Idle:1514291	W0_Scoreboard:613258	W1:756	W2:711	W3:666	W4:621	W5:576	W6:531	W7:486	W8:441	W9:396	W10:351	W11:306	W12:261	W13:216	W14:171	W15:105	W16:156555	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:411186
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 209136 {8:26142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 776664 {72:10787,}
traffic_breakdown_coretomem[INST_ACC_R] = 14872 {8:1859,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3555312 {136:26142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86296 {8:10787,}
traffic_breakdown_memtocore[INST_ACC_R] = 252824 {136:1859,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201231 n_nop=200517 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006957
n_activity=4151 dram_eff=0.3373
bk0: 12a 201192i bk1: 8a 201199i bk2: 0a 201227i bk3: 0a 201228i bk4: 20a 201181i bk5: 20a 201178i bk6: 64a 201053i bk7: 64a 201052i bk8: 64a 201055i bk9: 64a 201073i bk10: 64a 201064i bk11: 64a 201068i bk12: 64a 201033i bk13: 64a 201076i bk14: 64a 200985i bk15: 64a 201066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000983944
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201231 n_nop=200517 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006957
n_activity=4309 dram_eff=0.3249
bk0: 12a 201192i bk1: 8a 201199i bk2: 0a 201227i bk3: 0a 201227i bk4: 20a 201173i bk5: 20a 201173i bk6: 64a 201063i bk7: 64a 201020i bk8: 64a 201090i bk9: 64a 201076i bk10: 64a 201090i bk11: 64a 201082i bk12: 64a 201085i bk13: 64a 201068i bk14: 64a 201082i bk15: 64a 201059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000859708
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201231 n_nop=200513 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.006997
n_activity=4167 dram_eff=0.3379
bk0: 12a 201192i bk1: 8a 201200i bk2: 0a 201229i bk3: 0a 201233i bk4: 20a 201179i bk5: 24a 201170i bk6: 64a 201064i bk7: 64a 201060i bk8: 64a 201084i bk9: 64a 201043i bk10: 64a 201071i bk11: 64a 201031i bk12: 64a 201082i bk13: 64a 201036i bk14: 64a 201081i bk15: 64a 201040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201231 n_nop=200513 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.006997
n_activity=4363 dram_eff=0.3227
bk0: 12a 201191i bk1: 8a 201199i bk2: 0a 201226i bk3: 0a 201232i bk4: 20a 201180i bk5: 24a 201157i bk6: 64a 201070i bk7: 64a 201055i bk8: 64a 201085i bk9: 64a 201073i bk10: 64a 201078i bk11: 64a 201071i bk12: 64a 201075i bk13: 64a 201067i bk14: 64a 201083i bk15: 64a 201069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00134671
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201231 n_nop=200513 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.006997
n_activity=4115 dram_eff=0.3422
bk0: 12a 201192i bk1: 8a 201199i bk2: 0a 201227i bk3: 0a 201228i bk4: 20a 201180i bk5: 24a 201170i bk6: 64a 201064i bk7: 64a 201065i bk8: 64a 201069i bk9: 64a 201042i bk10: 64a 201066i bk11: 64a 201072i bk12: 64a 201051i bk13: 64a 201079i bk14: 64a 201006i bk15: 64a 201074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000983944
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=201231 n_nop=200513 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.006997
n_activity=4379 dram_eff=0.3215
bk0: 12a 201192i bk1: 8a 201199i bk2: 0a 201227i bk3: 0a 201230i bk4: 20a 201178i bk5: 24a 201166i bk6: 64a 201079i bk7: 64a 201048i bk8: 64a 201083i bk9: 64a 201065i bk10: 64a 201085i bk11: 64a 201070i bk12: 64a 201080i bk13: 64a 201053i bk14: 64a 201077i bk15: 64a 201062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000959097

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4914, Miss = 176, Miss_rate = 0.036, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 2679, Miss = 174, Miss_rate = 0.065, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 2673, Miss = 176, Miss_rate = 0.066, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 2678, Miss = 174, Miss_rate = 0.065, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 2672, Miss = 176, Miss_rate = 0.066, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 4958, Miss = 176, Miss_rate = 0.035, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 2669, Miss = 176, Miss_rate = 0.066, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 2697, Miss = 176, Miss_rate = 0.065, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 4919, Miss = 176, Miss_rate = 0.036, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 2625, Miss = 176, Miss_rate = 0.067, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 2683, Miss = 176, Miss_rate = 0.066, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 2621, Miss = 176, Miss_rate = 0.067, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 38788
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0543
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23678
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10787
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1689
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=150792
icnt_total_pkts_simt_to_mem=60362
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 27.5272
	minimum = 6
	maximum = 243
Network latency average = 20.5663
	minimum = 6
	maximum = 219
Slowest packet = 64569
Flit latency average = 16.7814
	minimum = 6
	maximum = 219
Slowest flit = 196405
Fragmentation average = 0.0496102
	minimum = 0
	maximum = 148
Injected packet rate average = 0.0689821
	minimum = 0.0543853 (at node 13)
	maximum = 0.0968767 (at node 19)
Accepted packet rate average = 0.0689821
	minimum = 0.0543853 (at node 13)
	maximum = 0.0968767 (at node 19)
Injected flit rate average = 0.188061
	minimum = 0.0834393 (at node 13)
	maximum = 0.458961 (at node 19)
Accepted flit rate average= 0.188061
	minimum = 0.105502 (at node 14)
	maximum = 0.293172 (at node 9)
Injected packet length average = 2.72623
Accepted packet length average = 2.72623
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.9983 (9 samples)
	minimum = 6 (9 samples)
	maximum = 139.222 (9 samples)
Network latency average = 13.1145 (9 samples)
	minimum = 6 (9 samples)
	maximum = 117.222 (9 samples)
Flit latency average = 10.2878 (9 samples)
	minimum = 6 (9 samples)
	maximum = 115.667 (9 samples)
Fragmentation average = 0.0167277 (9 samples)
	minimum = 0 (9 samples)
	maximum = 68.7778 (9 samples)
Injected packet rate average = 0.025075 (9 samples)
	minimum = 0.0195244 (9 samples)
	maximum = 0.0417869 (9 samples)
Accepted packet rate average = 0.025075 (9 samples)
	minimum = 0.0195244 (9 samples)
	maximum = 0.0417869 (9 samples)
Injected flit rate average = 0.0682304 (9 samples)
	minimum = 0.0311015 (9 samples)
	maximum = 0.184703 (9 samples)
Accepted flit rate average = 0.0682304 (9 samples)
	minimum = 0.0370253 (9 samples)
	maximum = 0.106691 (9 samples)
Injected packet size average = 2.72105 (9 samples)
Accepted packet size average = 2.72105 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 559179 (inst/sec)
gpgpu_simulation_rate = 5510 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,154284)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12701,154284), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 11.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 10 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 166986
gpu_tot_sim_insn = 15676276
gpu_tot_ipc =      93.8778
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 48353
gpu_stall_icnt2sh    = 138729
gpu_total_sim_rate=540561

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 306861
	L1I_total_cache_misses = 6053
	L1I_total_cache_miss_rate = 0.0197
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7621
L1D_cache:
	L1D_cache_core[0]: Access = 2861, Miss = 1897, Miss_rate = 0.663, Pending_hits = 47, Reservation_fails = 18066
	L1D_cache_core[1]: Access = 2956, Miss = 1971, Miss_rate = 0.667, Pending_hits = 44, Reservation_fails = 17736
	L1D_cache_core[2]: Access = 2940, Miss = 2023, Miss_rate = 0.688, Pending_hits = 32, Reservation_fails = 19643
	L1D_cache_core[3]: Access = 3053, Miss = 2031, Miss_rate = 0.665, Pending_hits = 58, Reservation_fails = 16403
	L1D_cache_core[4]: Access = 3069, Miss = 2008, Miss_rate = 0.654, Pending_hits = 79, Reservation_fails = 16592
	L1D_cache_core[5]: Access = 2989, Miss = 2002, Miss_rate = 0.670, Pending_hits = 79, Reservation_fails = 16728
	L1D_cache_core[6]: Access = 3053, Miss = 1992, Miss_rate = 0.652, Pending_hits = 71, Reservation_fails = 16570
	L1D_cache_core[7]: Access = 2797, Miss = 1868, Miss_rate = 0.668, Pending_hits = 36, Reservation_fails = 18236
	L1D_cache_core[8]: Access = 2797, Miss = 1917, Miss_rate = 0.685, Pending_hits = 36, Reservation_fails = 18522
	L1D_cache_core[9]: Access = 3053, Miss = 2030, Miss_rate = 0.665, Pending_hits = 61, Reservation_fails = 16906
	L1D_cache_core[10]: Access = 2989, Miss = 1981, Miss_rate = 0.663, Pending_hits = 66, Reservation_fails = 16929
	L1D_cache_core[11]: Access = 2987, Miss = 1984, Miss_rate = 0.664, Pending_hits = 52, Reservation_fails = 17863
	L1D_cache_core[12]: Access = 2797, Miss = 1876, Miss_rate = 0.671, Pending_hits = 43, Reservation_fails = 18275
	L1D_cache_core[13]: Access = 2861, Miss = 1922, Miss_rate = 0.672, Pending_hits = 51, Reservation_fails = 17715
	L1D_total_cache_accesses = 41202
	L1D_total_cache_misses = 27502
	L1D_total_cache_miss_rate = 0.6675
	L1D_total_cache_pending_hits = 755
	L1D_total_cache_reservation_fails = 246184
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 223814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22370
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 300808
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6053
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7621
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
11829, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 522, 522, 522, 522, 522, 522, 522, 522, 435, 435, 435, 435, 435, 435, 435, 435, 
gpgpu_n_tot_thrd_icount = 18462272
gpgpu_n_tot_w_icount = 576946
gpgpu_n_stall_shd_mem = 347048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26158
gpgpu_n_mem_write_global = 10802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 486400
gpgpu_n_store_insn = 172832
gpgpu_n_shmem_insn = 3456832
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 81984
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265064
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:453564	W0_Idle:1531165	W0_Scoreboard:619203	W1:1008	W2:948	W3:888	W4:828	W5:768	W6:708	W7:648	W8:588	W9:528	W10:468	W11:408	W12:348	W13:288	W14:228	W15:140	W16:156968	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:411186
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 209264 {8:26158,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 777744 {72:10802,}
traffic_breakdown_coretomem[INST_ACC_R] = 15000 {8:1875,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3557488 {136:26158,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86416 {8:10802,}
traffic_breakdown_memtocore[INST_ACC_R] = 255000 {136:1875,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=217798 n_nop=217084 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006428
n_activity=4151 dram_eff=0.3373
bk0: 12a 217759i bk1: 8a 217766i bk2: 0a 217794i bk3: 0a 217795i bk4: 20a 217748i bk5: 20a 217745i bk6: 64a 217620i bk7: 64a 217619i bk8: 64a 217622i bk9: 64a 217640i bk10: 64a 217631i bk11: 64a 217635i bk12: 64a 217600i bk13: 64a 217643i bk14: 64a 217552i bk15: 64a 217633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000909099
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=217798 n_nop=217084 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006428
n_activity=4309 dram_eff=0.3249
bk0: 12a 217759i bk1: 8a 217766i bk2: 0a 217794i bk3: 0a 217794i bk4: 20a 217740i bk5: 20a 217740i bk6: 64a 217630i bk7: 64a 217587i bk8: 64a 217657i bk9: 64a 217643i bk10: 64a 217657i bk11: 64a 217649i bk12: 64a 217652i bk13: 64a 217635i bk14: 64a 217649i bk15: 64a 217626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000794314
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=217798 n_nop=217080 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.006465
n_activity=4167 dram_eff=0.3379
bk0: 12a 217759i bk1: 8a 217767i bk2: 0a 217796i bk3: 0a 217800i bk4: 20a 217746i bk5: 24a 217737i bk6: 64a 217631i bk7: 64a 217627i bk8: 64a 217651i bk9: 64a 217610i bk10: 64a 217638i bk11: 64a 217598i bk12: 64a 217649i bk13: 64a 217603i bk14: 64a 217648i bk15: 64a 217607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00103307
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=217798 n_nop=217080 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.006465
n_activity=4363 dram_eff=0.3227
bk0: 12a 217758i bk1: 8a 217766i bk2: 0a 217793i bk3: 0a 217799i bk4: 20a 217747i bk5: 24a 217724i bk6: 64a 217637i bk7: 64a 217622i bk8: 64a 217652i bk9: 64a 217640i bk10: 64a 217645i bk11: 64a 217638i bk12: 64a 217642i bk13: 64a 217634i bk14: 64a 217650i bk15: 64a 217636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00124427
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=217798 n_nop=217080 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.006465
n_activity=4115 dram_eff=0.3422
bk0: 12a 217759i bk1: 8a 217766i bk2: 0a 217794i bk3: 0a 217795i bk4: 20a 217747i bk5: 24a 217737i bk6: 64a 217631i bk7: 64a 217632i bk8: 64a 217636i bk9: 64a 217609i bk10: 64a 217633i bk11: 64a 217639i bk12: 64a 217618i bk13: 64a 217646i bk14: 64a 217573i bk15: 64a 217641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000909099
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=217798 n_nop=217080 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.006465
n_activity=4379 dram_eff=0.3215
bk0: 12a 217759i bk1: 8a 217766i bk2: 0a 217794i bk3: 0a 217797i bk4: 20a 217745i bk5: 24a 217733i bk6: 64a 217646i bk7: 64a 217615i bk8: 64a 217650i bk9: 64a 217632i bk10: 64a 217652i bk11: 64a 217637i bk12: 64a 217647i bk13: 64a 217620i bk14: 64a 217644i bk15: 64a 217629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000886142

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4926, Miss = 176, Miss_rate = 0.036, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 2679, Miss = 174, Miss_rate = 0.065, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 2675, Miss = 176, Miss_rate = 0.066, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 2678, Miss = 174, Miss_rate = 0.065, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 2674, Miss = 176, Miss_rate = 0.066, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 4969, Miss = 176, Miss_rate = 0.035, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 2671, Miss = 176, Miss_rate = 0.066, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 2697, Miss = 176, Miss_rate = 0.065, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 4931, Miss = 176, Miss_rate = 0.036, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 2627, Miss = 176, Miss_rate = 0.067, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 2685, Miss = 176, Miss_rate = 0.066, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 2623, Miss = 176, Miss_rate = 0.067, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 38835
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0543
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23694
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10802
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1705
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=150967
icnt_total_pkts_simt_to_mem=60439
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 77603
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 211233
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 11)
Accepted packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 11)
Injected flit rate average = 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 11)
Accepted flit rate average= 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 11)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.1772 (10 samples)
	minimum = 6 (10 samples)
	maximum = 126.5 (10 samples)
Network latency average = 12.5807 (10 samples)
	minimum = 6 (10 samples)
	maximum = 106.7 (10 samples)
Flit latency average = 9.86734 (10 samples)
	minimum = 6 (10 samples)
	maximum = 104.9 (10 samples)
Fragmentation average = 0.0150549 (10 samples)
	minimum = 0 (10 samples)
	maximum = 61.9 (10 samples)
Injected packet rate average = 0.022596 (10 samples)
	minimum = 0.017572 (10 samples)
	maximum = 0.0379782 (10 samples)
Accepted packet rate average = 0.022596 (10 samples)
	minimum = 0.017572 (10 samples)
	maximum = 0.0379782 (10 samples)
Injected flit rate average = 0.0614837 (10 samples)
	minimum = 0.0279914 (10 samples)
	maximum = 0.166839 (10 samples)
Accepted flit rate average = 0.0614837 (10 samples)
	minimum = 0.0333227 (10 samples)
	maximum = 0.0973998 (10 samples)
Injected packet size average = 2.721 (10 samples)
Accepted packet size average = 2.721 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 29 sec (29 sec)
gpgpu_simulation_rate = 540561 (inst/sec)
gpgpu_simulation_rate = 5758 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (12,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,166986)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,166986)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,166986)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,166986)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,166986)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,166986)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,166986)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,166986)
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,166986)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,166986)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,166986)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,166986)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23721,166986), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23743,166986), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23747,166986), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23761,166986), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23769,166986), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23779,166986), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23787,166986), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23801,166986), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23807,166986), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23837,166986), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23845,166986), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23851,166986), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 9.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 11 
gpu_sim_cycle = 23852
gpu_sim_insn = 702528
gpu_ipc =      29.4536
gpu_tot_sim_cycle = 190838
gpu_tot_sim_insn = 16378804
gpu_tot_ipc =      85.8257
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 48353
gpu_stall_icnt2sh    = 138928
gpu_total_sim_rate=528348

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 332241
	L1I_total_cache_misses = 6521
	L1I_total_cache_miss_rate = 0.0196
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7621
L1D_cache:
	L1D_cache_core[0]: Access = 2940, Miss = 1945, Miss_rate = 0.662, Pending_hits = 47, Reservation_fails = 18066
	L1D_cache_core[1]: Access = 3035, Miss = 2019, Miss_rate = 0.665, Pending_hits = 44, Reservation_fails = 17736
	L1D_cache_core[2]: Access = 3019, Miss = 2071, Miss_rate = 0.686, Pending_hits = 32, Reservation_fails = 19643
	L1D_cache_core[3]: Access = 3132, Miss = 2079, Miss_rate = 0.664, Pending_hits = 58, Reservation_fails = 16403
	L1D_cache_core[4]: Access = 3148, Miss = 2056, Miss_rate = 0.653, Pending_hits = 79, Reservation_fails = 16592
	L1D_cache_core[5]: Access = 3068, Miss = 2050, Miss_rate = 0.668, Pending_hits = 79, Reservation_fails = 16728
	L1D_cache_core[6]: Access = 3132, Miss = 2040, Miss_rate = 0.651, Pending_hits = 71, Reservation_fails = 16570
	L1D_cache_core[7]: Access = 2876, Miss = 1916, Miss_rate = 0.666, Pending_hits = 36, Reservation_fails = 18236
	L1D_cache_core[8]: Access = 2876, Miss = 1965, Miss_rate = 0.683, Pending_hits = 36, Reservation_fails = 18522
	L1D_cache_core[9]: Access = 3132, Miss = 2078, Miss_rate = 0.663, Pending_hits = 61, Reservation_fails = 16906
	L1D_cache_core[10]: Access = 2989, Miss = 1981, Miss_rate = 0.663, Pending_hits = 66, Reservation_fails = 16929
	L1D_cache_core[11]: Access = 2987, Miss = 1984, Miss_rate = 0.664, Pending_hits = 52, Reservation_fails = 17863
	L1D_cache_core[12]: Access = 2876, Miss = 1924, Miss_rate = 0.669, Pending_hits = 43, Reservation_fails = 18275
	L1D_cache_core[13]: Access = 2940, Miss = 1970, Miss_rate = 0.670, Pending_hits = 51, Reservation_fails = 17715
	L1D_total_cache_accesses = 42150
	L1D_total_cache_misses = 28078
	L1D_total_cache_miss_rate = 0.6661
	L1D_total_cache_pending_hits = 755
	L1D_total_cache_reservation_fails = 246184
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 223814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22370
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 325720
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6521
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7621
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
15540, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 522, 522, 522, 522, 522, 522, 522, 522, 435, 435, 435, 435, 435, 435, 435, 435, 
gpgpu_n_tot_thrd_icount = 19887296
gpgpu_n_tot_w_icount = 621478
gpgpu_n_stall_shd_mem = 369896
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26734
gpgpu_n_mem_write_global = 11174
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 495616
gpgpu_n_store_insn = 178784
gpgpu_n_shmem_insn = 3577408
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 104832
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265064
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:453564	W0_Idle:1914141	W0_Scoreboard:762619	W1:1008	W2:948	W3:888	W4:828	W5:768	W6:708	W7:648	W8:588	W9:528	W10:468	W11:408	W12:348	W13:288	W14:228	W15:140	W16:201344	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:411342
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 213872 {8:26734,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 804528 {72:11174,}
traffic_breakdown_coretomem[INST_ACC_R] = 18744 {8:2343,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3635824 {136:26734,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 89392 {8:11174,}
traffic_breakdown_memtocore[INST_ACC_R] = 318648 {136:2343,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248908 n_nop=248194 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005625
n_activity=4151 dram_eff=0.3373
bk0: 12a 248869i bk1: 8a 248876i bk2: 0a 248904i bk3: 0a 248905i bk4: 20a 248858i bk5: 20a 248855i bk6: 64a 248730i bk7: 64a 248729i bk8: 64a 248732i bk9: 64a 248750i bk10: 64a 248741i bk11: 64a 248745i bk12: 64a 248710i bk13: 64a 248753i bk14: 64a 248662i bk15: 64a 248743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000795475
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248908 n_nop=248194 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005625
n_activity=4309 dram_eff=0.3249
bk0: 12a 248869i bk1: 8a 248876i bk2: 0a 248904i bk3: 0a 248904i bk4: 20a 248850i bk5: 20a 248850i bk6: 64a 248740i bk7: 64a 248697i bk8: 64a 248767i bk9: 64a 248753i bk10: 64a 248767i bk11: 64a 248759i bk12: 64a 248762i bk13: 64a 248745i bk14: 64a 248759i bk15: 64a 248736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000695036
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248908 n_nop=248190 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005657
n_activity=4167 dram_eff=0.3379
bk0: 12a 248869i bk1: 8a 248877i bk2: 0a 248906i bk3: 0a 248910i bk4: 20a 248856i bk5: 24a 248847i bk6: 64a 248741i bk7: 64a 248737i bk8: 64a 248761i bk9: 64a 248720i bk10: 64a 248748i bk11: 64a 248708i bk12: 64a 248759i bk13: 64a 248713i bk14: 64a 248758i bk15: 64a 248717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000903948
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248908 n_nop=248190 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005657
n_activity=4363 dram_eff=0.3227
bk0: 12a 248868i bk1: 8a 248876i bk2: 0a 248903i bk3: 0a 248909i bk4: 20a 248857i bk5: 24a 248834i bk6: 64a 248747i bk7: 64a 248732i bk8: 64a 248762i bk9: 64a 248750i bk10: 64a 248755i bk11: 64a 248748i bk12: 64a 248752i bk13: 64a 248744i bk14: 64a 248760i bk15: 64a 248746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00108876
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248908 n_nop=248190 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005657
n_activity=4115 dram_eff=0.3422
bk0: 12a 248869i bk1: 8a 248876i bk2: 0a 248904i bk3: 0a 248905i bk4: 20a 248857i bk5: 24a 248847i bk6: 64a 248741i bk7: 64a 248742i bk8: 64a 248746i bk9: 64a 248719i bk10: 64a 248743i bk11: 64a 248749i bk12: 64a 248728i bk13: 64a 248756i bk14: 64a 248683i bk15: 64a 248751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000795475
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248908 n_nop=248190 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005657
n_activity=4379 dram_eff=0.3215
bk0: 12a 248869i bk1: 8a 248876i bk2: 0a 248904i bk3: 0a 248907i bk4: 20a 248855i bk5: 24a 248843i bk6: 64a 248756i bk7: 64a 248725i bk8: 64a 248760i bk9: 64a 248742i bk10: 64a 248762i bk11: 64a 248747i bk12: 64a 248757i bk13: 64a 248730i bk14: 64a 248754i bk15: 64a 248739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000775387

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5162, Miss = 176, Miss_rate = 0.034, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 2767, Miss = 174, Miss_rate = 0.063, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 2763, Miss = 176, Miss_rate = 0.064, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 2754, Miss = 174, Miss_rate = 0.063, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 2762, Miss = 176, Miss_rate = 0.064, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 5193, Miss = 176, Miss_rate = 0.034, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 2759, Miss = 176, Miss_rate = 0.064, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 2765, Miss = 176, Miss_rate = 0.064, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 5167, Miss = 176, Miss_rate = 0.034, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 2695, Miss = 176, Miss_rate = 0.065, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 2773, Miss = 176, Miss_rate = 0.063, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 2691, Miss = 176, Miss_rate = 0.065, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 40251
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0524
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11174
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2173
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=156559
icnt_total_pkts_simt_to_mem=62599
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.26801
	minimum = 6
	maximum = 28
Network latency average = 8.10381
	minimum = 6
	maximum = 28
Slowest packet = 77679
Flit latency average = 6.48426
	minimum = 6
	maximum = 28
Slowest flit = 211415
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00456662
	minimum = 0 (at node 10)
	maximum = 0.00989435 (at node 14)
Accepted packet rate average = 0.00456662
	minimum = 0 (at node 10)
	maximum = 0.00989435 (at node 14)
Injected flit rate average = 0.0125002
	minimum = 0 (at node 10)
	maximum = 0.0387389 (at node 14)
Accepted flit rate average= 0.0125002
	minimum = 0 (at node 10)
	maximum = 0.0195371 (at node 0)
Injected packet length average = 2.73729
Accepted packet length average = 2.73729
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5491 (11 samples)
	minimum = 6 (11 samples)
	maximum = 117.545 (11 samples)
Network latency average = 12.1737 (11 samples)
	minimum = 6 (11 samples)
	maximum = 99.5455 (11 samples)
Flit latency average = 9.55979 (11 samples)
	minimum = 6 (11 samples)
	maximum = 97.9091 (11 samples)
Fragmentation average = 0.0136863 (11 samples)
	minimum = 0 (11 samples)
	maximum = 56.2727 (11 samples)
Injected packet rate average = 0.020957 (11 samples)
	minimum = 0.0159745 (11 samples)
	maximum = 0.0354251 (11 samples)
Accepted packet rate average = 0.020957 (11 samples)
	minimum = 0.0159745 (11 samples)
	maximum = 0.0354251 (11 samples)
Injected flit rate average = 0.0570307 (11 samples)
	minimum = 0.0254467 (11 samples)
	maximum = 0.155194 (11 samples)
Accepted flit rate average = 0.0570307 (11 samples)
	minimum = 0.0302934 (11 samples)
	maximum = 0.0903214 (11 samples)
Injected packet size average = 2.72132 (11 samples)
Accepted packet size average = 2.72132 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 31 sec (31 sec)
gpgpu_simulation_rate = 528348 (inst/sec)
gpgpu_simulation_rate = 6156 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (12,12,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,190838)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,190838)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,190838)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,190838)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,190838)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,190838)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,190838)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,190838)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,190838)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,190838)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,190838)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,190838)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,190838)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,190838)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,190838)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,190838)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,190838)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,190838)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,190838)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,190838)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,190838)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,190838)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,190838)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,190838)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,190838)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,190838)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,190838)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,190838)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,190838)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,190838)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,190838)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,190838)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,190838)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,190838)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,190838)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,190838)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,190838)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,190838)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,190838)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,190838)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,190838)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,190838)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,190838)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,190838)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,190838)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,190838)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,190838)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,190838)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,190838)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,190838)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,190838)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,190838)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,190838)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,190838)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,190838)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,190838)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,190838)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,190838)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,190838)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,190838)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,190838)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,190838)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,190838)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,190838)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,190838)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,190838)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,190838)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,190838)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,190838)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,190838)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,190838)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,190838)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,190838)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,190838)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,190838)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,190838)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,190838)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,190838)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,190838)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,190838)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,190838)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,190838)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,190838)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,190838)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2871,190838), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2872,190838)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3403,190838), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3404,190838)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3917,190838), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3918,190838)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4035,190838), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4036,190838)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4036,190838), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4037,190838)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4263,190838), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4264,190838)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4481,190838), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4482,190838)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4616,190838), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4617,190838)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4632,190838), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4633,190838)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4662,190838), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4663,190838)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4687,190838), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4688,190838)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4704,190838), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4705,190838)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4735,190838), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4736,190838)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4756,190838), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4757,190838)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4773,190838), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4774,190838)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4796,190838), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4797,190838)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4799,190838), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4800,190838)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4827,190838), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4828,190838)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4860,190838), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4861,190838)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4865,190838), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4866,190838)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4876,190838), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4877,190838)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4913,190838), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4914,190838)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4931,190838), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4932,190838)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4936,190838), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4937,190838)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5007,190838), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5008,190838)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5013,190838), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5014,190838)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5025,190838), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5026,190838)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5099,190838), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5100,190838)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5100,190838), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5101,190838)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5114,190838), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5115,190838)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5124,190838), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5125,190838)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5126,190838), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5127,190838)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5133,190838), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5134,190838)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5141,190838), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5142,190838)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5223,190838), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5224,190838)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5234,190838), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5235,190838)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5299,190838), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5300,190838)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5323,190838), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5324,190838)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5325,190838), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5326,190838)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5363,190838), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5364,190838)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5398,190838), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5399,190838)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5409,190838), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5410,190838)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5457,190838), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(5458,190838)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5490,190838), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5491,190838)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5539,190838), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(5540,190838)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5546,190838), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5547,190838)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5555,190838), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(5556,190838)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5557,190838), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5558,190838)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5562,190838), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5563,190838)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5610,190838), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5611,190838)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5737,190838), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(5738,190838)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5739,190838), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5740,190838)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5744,190838), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5744,190838), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5745,190838)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(5745,190838)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5757,190838), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5758,190838)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5820,190838), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5821,190838)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5901,190838), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5902,190838)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5935,190838), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5936,190838)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5980,190838), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5981,190838)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5999,190838), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(6000,190838)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6005,190838), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6157,190838), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6209,190838), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (6215,190838), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6303,190838), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6319,190838), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6341,190838), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6343,190838), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6360,190838), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6429,190838), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6491,190838), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (6578,190838), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6585,190838), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6606,190838), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6652,190838), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6716,190838), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6718,190838), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (6744,190838), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (6800,190838), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6810,190838), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6987,190838), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6997,190838), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7020,190838), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7031,190838), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7078,190838), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7138,190838), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7248,190838), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7272,190838), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7285,190838), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (7306,190838), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7312,190838), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7318,190838), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7356,190838), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7404,190838), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (7443,190838), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7486,190838), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7580,190838), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (7582,190838), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7590,190838), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7648,190838), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7660,190838), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7674,190838), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7704,190838), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (7735,190838), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7759,190838), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7881,190838), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7931,190838), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7974,190838), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7981,190838), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8019,190838), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8037,190838), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8056,190838), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8088,190838), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8105,190838), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8127,190838), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8141,190838), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8195,190838), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8195,190838), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (8208,190838), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8212,190838), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8225,190838), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8229,190838), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (8267,190838), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (8271,190838), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8277,190838), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8281,190838), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8315,190838), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8327,190838), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8335,190838), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8337,190838), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8341,190838), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8358,190838), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8360,190838), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (8374,190838), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8429,190838), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8458,190838), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8482,190838), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8540,190838), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (8552,190838), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8610,190838), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8633,190838), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8729,190838), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8743,190838), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9002,190838), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 1.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 12 
gpu_sim_cycle = 9003
gpu_sim_insn = 3207168
gpu_ipc =     356.2332
gpu_tot_sim_cycle = 199841
gpu_tot_sim_insn = 19585972
gpu_tot_ipc =      98.0078
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 62885
gpu_stall_icnt2sh    = 181085
gpu_total_sim_rate=544054

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 384162
	L1I_total_cache_misses = 7754
	L1I_total_cache_miss_rate = 0.0202
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9451
L1D_cache:
	L1D_cache_core[0]: Access = 3580, Miss = 2408, Miss_rate = 0.673, Pending_hits = 53, Reservation_fails = 22049
	L1D_cache_core[1]: Access = 3675, Miss = 2495, Miss_rate = 0.679, Pending_hits = 50, Reservation_fails = 22323
	L1D_cache_core[2]: Access = 3723, Miss = 2552, Miss_rate = 0.685, Pending_hits = 48, Reservation_fails = 23249
	L1D_cache_core[3]: Access = 3772, Miss = 2562, Miss_rate = 0.679, Pending_hits = 58, Reservation_fails = 20865
	L1D_cache_core[4]: Access = 3852, Miss = 2541, Miss_rate = 0.660, Pending_hits = 114, Reservation_fails = 19554
	L1D_cache_core[5]: Access = 3708, Miss = 2515, Miss_rate = 0.678, Pending_hits = 79, Reservation_fails = 20585
	L1D_cache_core[6]: Access = 3772, Miss = 2501, Miss_rate = 0.663, Pending_hits = 85, Reservation_fails = 20818
	L1D_cache_core[7]: Access = 3516, Miss = 2397, Miss_rate = 0.682, Pending_hits = 36, Reservation_fails = 21940
	L1D_cache_core[8]: Access = 3516, Miss = 2432, Miss_rate = 0.692, Pending_hits = 36, Reservation_fails = 22515
	L1D_cache_core[9]: Access = 3772, Miss = 2539, Miss_rate = 0.673, Pending_hits = 64, Reservation_fails = 20501
	L1D_cache_core[10]: Access = 3757, Miss = 2499, Miss_rate = 0.665, Pending_hits = 97, Reservation_fails = 20105
	L1D_cache_core[11]: Access = 3563, Miss = 2399, Miss_rate = 0.673, Pending_hits = 52, Reservation_fails = 21523
	L1D_cache_core[12]: Access = 3580, Miss = 2411, Miss_rate = 0.673, Pending_hits = 47, Reservation_fails = 21673
	L1D_cache_core[13]: Access = 3580, Miss = 2424, Miss_rate = 0.677, Pending_hits = 52, Reservation_fails = 21605
	L1D_total_cache_accesses = 51366
	L1D_total_cache_misses = 34675
	L1D_total_cache_miss_rate = 0.6751
	L1D_total_cache_pending_hits = 871
	L1D_total_cache_reservation_fails = 299305
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 271639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11995
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27666
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 376408
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9451
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
15714, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 609, 609, 609, 609, 609, 609, 609, 609, 522, 522, 522, 522, 522, 522, 522, 522, 
gpgpu_n_tot_thrd_icount = 23094464
gpgpu_n_tot_w_icount = 721702
gpgpu_n_stall_shd_mem = 427625
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33192
gpgpu_n_mem_write_global = 13478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 606208
gpgpu_n_store_insn = 215648
gpgpu_n_shmem_insn = 4314688
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 104832
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 322793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:551299	W0_Idle:1928525	W0_Scoreboard:787646	W1:1008	W2:948	W3:888	W4:828	W5:768	W6:708	W7:648	W8:588	W9:528	W10:468	W11:408	W12:348	W13:288	W14:228	W15:140	W16:201344	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:511566
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 265536 {8:33192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 970416 {72:13478,}
traffic_breakdown_coretomem[INST_ACC_R] = 19272 {8:2409,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4514112 {136:33192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 107824 {8:13478,}
traffic_breakdown_memtocore[INST_ACC_R] = 327624 {136:2409,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260650 n_nop=259936 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005371
n_activity=4151 dram_eff=0.3373
bk0: 12a 260611i bk1: 8a 260618i bk2: 0a 260646i bk3: 0a 260647i bk4: 20a 260600i bk5: 20a 260597i bk6: 64a 260472i bk7: 64a 260471i bk8: 64a 260474i bk9: 64a 260492i bk10: 64a 260483i bk11: 64a 260487i bk12: 64a 260452i bk13: 64a 260495i bk14: 64a 260404i bk15: 64a 260485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000759639
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260650 n_nop=259936 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005371
n_activity=4309 dram_eff=0.3249
bk0: 12a 260611i bk1: 8a 260618i bk2: 0a 260646i bk3: 0a 260646i bk4: 20a 260592i bk5: 20a 260592i bk6: 64a 260482i bk7: 64a 260439i bk8: 64a 260509i bk9: 64a 260495i bk10: 64a 260509i bk11: 64a 260501i bk12: 64a 260504i bk13: 64a 260487i bk14: 64a 260501i bk15: 64a 260478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000663725
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260650 n_nop=259932 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005402
n_activity=4167 dram_eff=0.3379
bk0: 12a 260611i bk1: 8a 260619i bk2: 0a 260648i bk3: 0a 260652i bk4: 20a 260598i bk5: 24a 260589i bk6: 64a 260483i bk7: 64a 260479i bk8: 64a 260503i bk9: 64a 260462i bk10: 64a 260490i bk11: 64a 260450i bk12: 64a 260501i bk13: 64a 260455i bk14: 64a 260500i bk15: 64a 260459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000863227
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260650 n_nop=259932 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005402
n_activity=4363 dram_eff=0.3227
bk0: 12a 260610i bk1: 8a 260618i bk2: 0a 260645i bk3: 0a 260651i bk4: 20a 260599i bk5: 24a 260576i bk6: 64a 260489i bk7: 64a 260474i bk8: 64a 260504i bk9: 64a 260492i bk10: 64a 260497i bk11: 64a 260490i bk12: 64a 260494i bk13: 64a 260486i bk14: 64a 260502i bk15: 64a 260488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00103971
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260650 n_nop=259932 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005402
n_activity=4115 dram_eff=0.3422
bk0: 12a 260611i bk1: 8a 260618i bk2: 0a 260646i bk3: 0a 260647i bk4: 20a 260599i bk5: 24a 260589i bk6: 64a 260483i bk7: 64a 260484i bk8: 64a 260488i bk9: 64a 260461i bk10: 64a 260485i bk11: 64a 260491i bk12: 64a 260470i bk13: 64a 260498i bk14: 64a 260425i bk15: 64a 260493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000759639
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260650 n_nop=259932 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005402
n_activity=4379 dram_eff=0.3215
bk0: 12a 260611i bk1: 8a 260618i bk2: 0a 260646i bk3: 0a 260649i bk4: 20a 260597i bk5: 24a 260585i bk6: 64a 260498i bk7: 64a 260467i bk8: 64a 260502i bk9: 64a 260484i bk10: 64a 260504i bk11: 64a 260489i bk12: 64a 260499i bk13: 64a 260472i bk14: 64a 260496i bk15: 64a 260481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000740457

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5860, Miss = 176, Miss_rate = 0.030, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 3504, Miss = 174, Miss_rate = 0.050, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 3477, Miss = 176, Miss_rate = 0.051, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 3502, Miss = 174, Miss_rate = 0.050, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 3499, Miss = 176, Miss_rate = 0.050, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 5915, Miss = 176, Miss_rate = 0.030, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 3492, Miss = 176, Miss_rate = 0.050, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 3545, Miss = 176, Miss_rate = 0.050, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 5861, Miss = 176, Miss_rate = 0.030, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 3471, Miss = 176, Miss_rate = 0.051, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 3489, Miss = 176, Miss_rate = 0.050, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 3464, Miss = 176, Miss_rate = 0.051, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 49079
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0430
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2239
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=191483
icnt_total_pkts_simt_to_mem=76035
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 31.3576
	minimum = 6
	maximum = 460
Network latency average = 22.4976
	minimum = 6
	maximum = 324
Slowest packet = 86213
Flit latency average = 18.0709
	minimum = 6
	maximum = 324
Slowest flit = 237888
Fragmentation average = 0.145503
	minimum = 0
	maximum = 245
Injected packet rate average = 0.0754278
	minimum = 0.0617572 (at node 11)
	maximum = 0.0866378 (at node 21)
Accepted packet rate average = 0.0754278
	minimum = 0.0617572 (at node 11)
	maximum = 0.0866378 (at node 21)
Injected flit rate average = 0.206598
	minimum = 0.0937465 (at node 11)
	maximum = 0.400977 (at node 19)
Accepted flit rate average= 0.206598
	minimum = 0.0770854 (at node 22)
	maximum = 0.295679 (at node 10)
Injected packet length average = 2.73901
Accepted packet length average = 2.73901
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.9498 (12 samples)
	minimum = 6 (12 samples)
	maximum = 146.083 (12 samples)
Network latency average = 13.034 (12 samples)
	minimum = 6 (12 samples)
	maximum = 118.25 (12 samples)
Flit latency average = 10.269 (12 samples)
	minimum = 6 (12 samples)
	maximum = 116.75 (12 samples)
Fragmentation average = 0.024671 (12 samples)
	minimum = 0 (12 samples)
	maximum = 72 (12 samples)
Injected packet rate average = 0.0254962 (12 samples)
	minimum = 0.0197897 (12 samples)
	maximum = 0.0396929 (12 samples)
Accepted packet rate average = 0.0254962 (12 samples)
	minimum = 0.0197897 (12 samples)
	maximum = 0.0396929 (12 samples)
Injected flit rate average = 0.0694946 (12 samples)
	minimum = 0.0311383 (12 samples)
	maximum = 0.175676 (12 samples)
Accepted flit rate average = 0.0694946 (12 samples)
	minimum = 0.0341927 (12 samples)
	maximum = 0.107435 (12 samples)
Injected packet size average = 2.72568 (12 samples)
Accepted packet size average = 2.72568 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 36 sec (36 sec)
gpgpu_simulation_rate = 544054 (inst/sec)
gpgpu_simulation_rate = 5551 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,199841)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12701,199841), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 13 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 5.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 13 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 212543
gpu_tot_sim_insn = 19605209
gpu_tot_ipc =      92.2411
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 62885
gpu_stall_icnt2sh    = 181085
gpu_total_sim_rate=529870

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 385662
	L1I_total_cache_misses = 7770
	L1I_total_cache_miss_rate = 0.0201
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9451
L1D_cache:
	L1D_cache_core[0]: Access = 3580, Miss = 2408, Miss_rate = 0.673, Pending_hits = 53, Reservation_fails = 22049
	L1D_cache_core[1]: Access = 3675, Miss = 2495, Miss_rate = 0.679, Pending_hits = 50, Reservation_fails = 22323
	L1D_cache_core[2]: Access = 3723, Miss = 2552, Miss_rate = 0.685, Pending_hits = 48, Reservation_fails = 23249
	L1D_cache_core[3]: Access = 3772, Miss = 2562, Miss_rate = 0.679, Pending_hits = 58, Reservation_fails = 20865
	L1D_cache_core[4]: Access = 3852, Miss = 2541, Miss_rate = 0.660, Pending_hits = 114, Reservation_fails = 19554
	L1D_cache_core[5]: Access = 3739, Miss = 2531, Miss_rate = 0.677, Pending_hits = 79, Reservation_fails = 20585
	L1D_cache_core[6]: Access = 3772, Miss = 2501, Miss_rate = 0.663, Pending_hits = 85, Reservation_fails = 20818
	L1D_cache_core[7]: Access = 3516, Miss = 2397, Miss_rate = 0.682, Pending_hits = 36, Reservation_fails = 21940
	L1D_cache_core[8]: Access = 3516, Miss = 2432, Miss_rate = 0.692, Pending_hits = 36, Reservation_fails = 22515
	L1D_cache_core[9]: Access = 3772, Miss = 2539, Miss_rate = 0.673, Pending_hits = 64, Reservation_fails = 20501
	L1D_cache_core[10]: Access = 3757, Miss = 2499, Miss_rate = 0.665, Pending_hits = 97, Reservation_fails = 20105
	L1D_cache_core[11]: Access = 3563, Miss = 2399, Miss_rate = 0.673, Pending_hits = 52, Reservation_fails = 21523
	L1D_cache_core[12]: Access = 3580, Miss = 2411, Miss_rate = 0.673, Pending_hits = 47, Reservation_fails = 21673
	L1D_cache_core[13]: Access = 3580, Miss = 2424, Miss_rate = 0.677, Pending_hits = 52, Reservation_fails = 21605
	L1D_total_cache_accesses = 51397
	L1D_total_cache_misses = 34691
	L1D_total_cache_miss_rate = 0.6750
	L1D_total_cache_pending_hits = 871
	L1D_total_cache_reservation_fails = 299305
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 271639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27666
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 377892
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7770
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9451
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
15714, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 609, 609, 609, 609, 609, 609, 609, 609, 522, 522, 522, 522, 522, 522, 522, 522, 
gpgpu_n_tot_thrd_icount = 23178016
gpgpu_n_tot_w_icount = 724313
gpgpu_n_stall_shd_mem = 428129
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33208
gpgpu_n_mem_write_global = 13493
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 606464
gpgpu_n_store_insn = 215888
gpgpu_n_shmem_insn = 4318192
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 105336
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 322793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:551299	W0_Idle:1945399	W0_Scoreboard:793591	W1:1260	W2:1185	W3:1110	W4:1035	W5:960	W6:885	W7:810	W8:735	W9:660	W10:585	W11:510	W12:435	W13:360	W14:285	W15:175	W16:201757	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:511566
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 265664 {8:33208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 971496 {72:13493,}
traffic_breakdown_coretomem[INST_ACC_R] = 19400 {8:2425,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4516288 {136:33208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 107944 {8:13493,}
traffic_breakdown_memtocore[INST_ACC_R] = 329800 {136:2425,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277217 n_nop=276503 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00505
n_activity=4151 dram_eff=0.3373
bk0: 12a 277178i bk1: 8a 277185i bk2: 0a 277213i bk3: 0a 277214i bk4: 20a 277167i bk5: 20a 277164i bk6: 64a 277039i bk7: 64a 277038i bk8: 64a 277041i bk9: 64a 277059i bk10: 64a 277050i bk11: 64a 277054i bk12: 64a 277019i bk13: 64a 277062i bk14: 64a 276971i bk15: 64a 277052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000714242
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277217 n_nop=276503 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00505
n_activity=4309 dram_eff=0.3249
bk0: 12a 277178i bk1: 8a 277185i bk2: 0a 277213i bk3: 0a 277213i bk4: 20a 277159i bk5: 20a 277159i bk6: 64a 277049i bk7: 64a 277006i bk8: 64a 277076i bk9: 64a 277062i bk10: 64a 277076i bk11: 64a 277068i bk12: 64a 277071i bk13: 64a 277054i bk14: 64a 277068i bk15: 64a 277045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00062406
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277217 n_nop=276499 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005079
n_activity=4167 dram_eff=0.3379
bk0: 12a 277178i bk1: 8a 277186i bk2: 0a 277215i bk3: 0a 277219i bk4: 20a 277165i bk5: 24a 277156i bk6: 64a 277050i bk7: 64a 277046i bk8: 64a 277070i bk9: 64a 277029i bk10: 64a 277057i bk11: 64a 277017i bk12: 64a 277068i bk13: 64a 277022i bk14: 64a 277067i bk15: 64a 277026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000811639
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277217 n_nop=276499 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005079
n_activity=4363 dram_eff=0.3227
bk0: 12a 277177i bk1: 8a 277185i bk2: 0a 277212i bk3: 0a 277218i bk4: 20a 277166i bk5: 24a 277143i bk6: 64a 277056i bk7: 64a 277041i bk8: 64a 277071i bk9: 64a 277059i bk10: 64a 277064i bk11: 64a 277057i bk12: 64a 277061i bk13: 64a 277053i bk14: 64a 277069i bk15: 64a 277055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000977574
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277217 n_nop=276499 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005079
n_activity=4115 dram_eff=0.3422
bk0: 12a 277178i bk1: 8a 277185i bk2: 0a 277213i bk3: 0a 277214i bk4: 20a 277166i bk5: 24a 277156i bk6: 64a 277050i bk7: 64a 277051i bk8: 64a 277055i bk9: 64a 277028i bk10: 64a 277052i bk11: 64a 277058i bk12: 64a 277037i bk13: 64a 277065i bk14: 64a 276992i bk15: 64a 277060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000714242
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277217 n_nop=276499 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005079
n_activity=4379 dram_eff=0.3215
bk0: 12a 277178i bk1: 8a 277185i bk2: 0a 277213i bk3: 0a 277216i bk4: 20a 277164i bk5: 24a 277152i bk6: 64a 277065i bk7: 64a 277034i bk8: 64a 277069i bk9: 64a 277051i bk10: 64a 277071i bk11: 64a 277056i bk12: 64a 277066i bk13: 64a 277039i bk14: 64a 277063i bk15: 64a 277048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000696205

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5862, Miss = 176, Miss_rate = 0.030, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 3504, Miss = 174, Miss_rate = 0.050, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 3490, Miss = 176, Miss_rate = 0.050, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 3502, Miss = 174, Miss_rate = 0.050, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 3501, Miss = 176, Miss_rate = 0.050, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 5915, Miss = 176, Miss_rate = 0.030, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 3494, Miss = 176, Miss_rate = 0.050, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 3555, Miss = 176, Miss_rate = 0.050, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 5863, Miss = 176, Miss_rate = 0.030, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 3473, Miss = 176, Miss_rate = 0.051, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 3501, Miss = 176, Miss_rate = 0.050, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 3466, Miss = 176, Miss_rate = 0.051, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 49126
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0429
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13493
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2255
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.062
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=191658
icnt_total_pkts_simt_to_mem=76112
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 98185
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 267597
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 5)
Accepted packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 5)
Injected flit rate average = 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 5)
Accepted flit rate average= 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 5)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.3219 (13 samples)
	minimum = 6 (13 samples)
	maximum = 135.769 (13 samples)
Network latency average = 12.6296 (13 samples)
	minimum = 6 (13 samples)
	maximum = 110.077 (13 samples)
Flit latency average = 9.94707 (13 samples)
	minimum = 6 (13 samples)
	maximum = 108.385 (13 samples)
Fragmentation average = 0.0227733 (13 samples)
	minimum = 0 (13 samples)
	maximum = 66.4615 (13 samples)
Injected packet rate average = 0.0235568 (13 samples)
	minimum = 0.0182674 (13 samples)
	maximum = 0.0369242 (13 samples)
Accepted packet rate average = 0.0235568 (13 samples)
	minimum = 0.0182674 (13 samples)
	maximum = 0.0369242 (13 samples)
Injected flit rate average = 0.0642075 (13 samples)
	minimum = 0.0287431 (13 samples)
	maximum = 0.162629 (13 samples)
Accepted flit rate average = 0.0642075 (13 samples)
	minimum = 0.0315625 (13 samples)
	maximum = 0.10023 (13 samples)
Injected packet size average = 2.72564 (13 samples)
Accepted packet size average = 2.72564 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 37 sec (37 sec)
gpgpu_simulation_rate = 529870 (inst/sec)
gpgpu_simulation_rate = 5744 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (11,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,212543)
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,212543)
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,212543)
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,212543)
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,212543)
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,212543)
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,212543)
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,212543)
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,212543)
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,212543)
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,212543)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23454,212543), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23733,212543), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23741,212543), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23756,212543), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23766,212543), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23777,212543), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23783,212543), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23805,212543), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23809,212543), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23831,212543), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23837,212543), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 2.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 14 
gpu_sim_cycle = 23838
gpu_sim_insn = 643984
gpu_ipc =      27.0150
gpu_tot_sim_cycle = 236381
gpu_tot_sim_insn = 20249193
gpu_tot_ipc =      85.6634
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 62885
gpu_stall_icnt2sh    = 181216
gpu_total_sim_rate=519210

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 408927
	L1I_total_cache_misses = 8199
	L1I_total_cache_miss_rate = 0.0201
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9451
L1D_cache:
	L1D_cache_core[0]: Access = 3659, Miss = 2456, Miss_rate = 0.671, Pending_hits = 53, Reservation_fails = 22049
	L1D_cache_core[1]: Access = 3754, Miss = 2543, Miss_rate = 0.677, Pending_hits = 50, Reservation_fails = 22323
	L1D_cache_core[2]: Access = 3802, Miss = 2600, Miss_rate = 0.684, Pending_hits = 48, Reservation_fails = 23249
	L1D_cache_core[3]: Access = 3772, Miss = 2562, Miss_rate = 0.679, Pending_hits = 58, Reservation_fails = 20865
	L1D_cache_core[4]: Access = 3852, Miss = 2541, Miss_rate = 0.660, Pending_hits = 114, Reservation_fails = 19554
	L1D_cache_core[5]: Access = 3739, Miss = 2531, Miss_rate = 0.677, Pending_hits = 79, Reservation_fails = 20585
	L1D_cache_core[6]: Access = 3851, Miss = 2548, Miss_rate = 0.662, Pending_hits = 85, Reservation_fails = 20818
	L1D_cache_core[7]: Access = 3595, Miss = 2445, Miss_rate = 0.680, Pending_hits = 36, Reservation_fails = 21940
	L1D_cache_core[8]: Access = 3595, Miss = 2480, Miss_rate = 0.690, Pending_hits = 36, Reservation_fails = 22515
	L1D_cache_core[9]: Access = 3851, Miss = 2587, Miss_rate = 0.672, Pending_hits = 64, Reservation_fails = 20501
	L1D_cache_core[10]: Access = 3836, Miss = 2547, Miss_rate = 0.664, Pending_hits = 97, Reservation_fails = 20105
	L1D_cache_core[11]: Access = 3642, Miss = 2447, Miss_rate = 0.672, Pending_hits = 52, Reservation_fails = 21523
	L1D_cache_core[12]: Access = 3659, Miss = 2459, Miss_rate = 0.672, Pending_hits = 47, Reservation_fails = 21673
	L1D_cache_core[13]: Access = 3659, Miss = 2472, Miss_rate = 0.676, Pending_hits = 52, Reservation_fails = 21605
	L1D_total_cache_accesses = 52266
	L1D_total_cache_misses = 35218
	L1D_total_cache_miss_rate = 0.6738
	L1D_total_cache_pending_hits = 871
	L1D_total_cache_reservation_fails = 299305
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 271639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27666
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 400728
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8199
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9451
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
19425, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 609, 609, 609, 609, 609, 609, 609, 609, 522, 522, 522, 522, 522, 522, 522, 522, 
gpgpu_n_tot_thrd_icount = 24484288
gpgpu_n_tot_w_icount = 765134
gpgpu_n_stall_shd_mem = 449073
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33720
gpgpu_n_mem_write_global = 13834
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 614912
gpgpu_n_store_insn = 221344
gpgpu_n_shmem_insn = 4428720
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126280
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 322793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:551299	W0_Idle:2296021	W0_Scoreboard:924760	W1:1260	W2:1185	W3:1110	W4:1035	W5:960	W6:885	W7:810	W8:735	W9:660	W10:585	W11:510	W12:435	W13:360	W14:285	W15:175	W16:242435	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:511709
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 269760 {8:33720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 996048 {72:13834,}
traffic_breakdown_coretomem[INST_ACC_R] = 22832 {8:2854,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4585920 {136:33720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 110672 {8:13834,}
traffic_breakdown_memtocore[INST_ACC_R] = 388144 {136:2854,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308309 n_nop=307595 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004541
n_activity=4151 dram_eff=0.3373
bk0: 12a 308270i bk1: 8a 308277i bk2: 0a 308305i bk3: 0a 308306i bk4: 20a 308259i bk5: 20a 308256i bk6: 64a 308131i bk7: 64a 308130i bk8: 64a 308133i bk9: 64a 308151i bk10: 64a 308142i bk11: 64a 308146i bk12: 64a 308111i bk13: 64a 308154i bk14: 64a 308063i bk15: 64a 308144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000642213
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308309 n_nop=307595 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004541
n_activity=4309 dram_eff=0.3249
bk0: 12a 308270i bk1: 8a 308277i bk2: 0a 308305i bk3: 0a 308305i bk4: 20a 308251i bk5: 20a 308251i bk6: 64a 308141i bk7: 64a 308098i bk8: 64a 308168i bk9: 64a 308154i bk10: 64a 308168i bk11: 64a 308160i bk12: 64a 308163i bk13: 64a 308146i bk14: 64a 308160i bk15: 64a 308137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000561125
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308309 n_nop=307591 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004567
n_activity=4167 dram_eff=0.3379
bk0: 12a 308270i bk1: 8a 308278i bk2: 0a 308307i bk3: 0a 308311i bk4: 20a 308257i bk5: 24a 308248i bk6: 64a 308142i bk7: 64a 308138i bk8: 64a 308162i bk9: 64a 308121i bk10: 64a 308149i bk11: 64a 308109i bk12: 64a 308160i bk13: 64a 308114i bk14: 64a 308159i bk15: 64a 308118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000729787
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308309 n_nop=307591 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004567
n_activity=4363 dram_eff=0.3227
bk0: 12a 308269i bk1: 8a 308277i bk2: 0a 308304i bk3: 0a 308310i bk4: 20a 308258i bk5: 24a 308235i bk6: 64a 308148i bk7: 64a 308133i bk8: 64a 308163i bk9: 64a 308151i bk10: 64a 308156i bk11: 64a 308149i bk12: 64a 308153i bk13: 64a 308145i bk14: 64a 308161i bk15: 64a 308147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000878988
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308309 n_nop=307591 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004567
n_activity=4115 dram_eff=0.3422
bk0: 12a 308270i bk1: 8a 308277i bk2: 0a 308305i bk3: 0a 308306i bk4: 20a 308258i bk5: 24a 308248i bk6: 64a 308142i bk7: 64a 308143i bk8: 64a 308147i bk9: 64a 308120i bk10: 64a 308144i bk11: 64a 308150i bk12: 64a 308129i bk13: 64a 308157i bk14: 64a 308084i bk15: 64a 308152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000642213
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308309 n_nop=307591 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004567
n_activity=4379 dram_eff=0.3215
bk0: 12a 308270i bk1: 8a 308277i bk2: 0a 308305i bk3: 0a 308308i bk4: 20a 308256i bk5: 24a 308244i bk6: 64a 308157i bk7: 64a 308126i bk8: 64a 308161i bk9: 64a 308143i bk10: 64a 308163i bk11: 64a 308148i bk12: 64a 308158i bk13: 64a 308131i bk14: 64a 308155i bk15: 64a 308140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000625995

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5906, Miss = 176, Miss_rate = 0.030, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 3588, Miss = 174, Miss_rate = 0.048, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 3743, Miss = 176, Miss_rate = 0.047, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 3575, Miss = 174, Miss_rate = 0.049, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 3589, Miss = 176, Miss_rate = 0.049, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 5937, Miss = 176, Miss_rate = 0.030, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 3582, Miss = 176, Miss_rate = 0.049, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 3775, Miss = 176, Miss_rate = 0.047, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 5907, Miss = 176, Miss_rate = 0.030, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 3535, Miss = 176, Miss_rate = 0.050, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 3743, Miss = 176, Miss_rate = 0.047, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 3528, Miss = 176, Miss_rate = 0.050, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 50408
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0418
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13834
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2684
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=196704
icnt_total_pkts_simt_to_mem=78076
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.20281
	minimum = 6
	maximum = 26
Network latency average = 8.07527
	minimum = 6
	maximum = 26
Slowest packet = 98254
Flit latency average = 6.45093
	minimum = 6
	maximum = 26
Slowest flit = 267772
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0041369
	minimum = 0 (at node 3)
	maximum = 0.0106133 (at node 16)
Accepted packet rate average = 0.0041369
	minimum = 0 (at node 3)
	maximum = 0.0106133 (at node 16)
Injected flit rate average = 0.0113103
	minimum = 0 (at node 3)
	maximum = 0.0408172 (at node 16)
Accepted flit rate average= 0.0113103
	minimum = 0 (at node 3)
	maximum = 0.0195486 (at node 0)
Injected packet length average = 2.73401
Accepted packet length average = 2.73401
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8134 (14 samples)
	minimum = 6 (14 samples)
	maximum = 127.929 (14 samples)
Network latency average = 12.3043 (14 samples)
	minimum = 6 (14 samples)
	maximum = 104.071 (14 samples)
Flit latency average = 9.69735 (14 samples)
	minimum = 6 (14 samples)
	maximum = 102.5 (14 samples)
Fragmentation average = 0.0211466 (14 samples)
	minimum = 0 (14 samples)
	maximum = 61.7143 (14 samples)
Injected packet rate average = 0.0221697 (14 samples)
	minimum = 0.0169626 (14 samples)
	maximum = 0.0350448 (14 samples)
Accepted packet rate average = 0.0221697 (14 samples)
	minimum = 0.0169626 (14 samples)
	maximum = 0.0350448 (14 samples)
Injected flit rate average = 0.0604292 (14 samples)
	minimum = 0.02669 (14 samples)
	maximum = 0.153928 (14 samples)
Accepted flit rate average = 0.0604292 (14 samples)
	minimum = 0.0293081 (14 samples)
	maximum = 0.0944672 (14 samples)
Injected packet size average = 2.72575 (14 samples)
Accepted packet size average = 2.72575 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 39 sec (39 sec)
gpgpu_simulation_rate = 519210 (inst/sec)
gpgpu_simulation_rate = 6061 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (11,11,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,236381)
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,236381)
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,236381)
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,236381)
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,236381)
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,236381)
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,236381)
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,236381)
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,236381)
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,236381)
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,236381)
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,236381)
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,236381)
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,236381)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,236381)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,236381)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,236381)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,236381)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,236381)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,236381)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,236381)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,236381)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,236381)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,236381)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,236381)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,236381)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,236381)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,236381)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,236381)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,236381)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,236381)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,236381)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,236381)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,236381)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,236381)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,236381)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,236381)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,236381)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,236381)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,236381)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,236381)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,236381)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,236381)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,236381)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,236381)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,236381)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,236381)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,236381)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,236381)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,236381)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,236381)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,236381)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,236381)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,236381)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,236381)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,236381)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,236381)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,236381)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,236381)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,236381)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,236381)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,236381)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,236381)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,236381)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,236381)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,236381)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,236381)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,236381)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,236381)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,236381)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,236381)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,236381)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,236381)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,236381)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,236381)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,236381)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,236381)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,236381)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,236381)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,236381)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,236381)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,236381)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,236381)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,236381)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3742,236381), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3743,236381)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3764,236381), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3765,236381)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4373,236381), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4374,236381)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4451,236381), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4452,236381)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4651,236381), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4652,236381)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4768,236381), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4769,236381)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4835,236381), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4836,236381)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4861,236381), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4862,236381)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4881,236381), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4882,236381)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5216,236381), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5217,236381)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5299,236381), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5300,236381)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5355,236381), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5356,236381)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5403,236381), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5404,236381)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5423,236381), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5424,236381)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5424,236381), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5425,236381)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5454,236381), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5455,236381)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5546,236381), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5547,236381)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5560,236381), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5561,236381)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5606,236381), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5607,236381)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5630,236381), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5631,236381)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5638,236381), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5639,236381)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5670,236381), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5671,236381)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5802,236381), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5803,236381)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5812,236381), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5813,236381)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5816,236381), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5817,236381)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5882,236381), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5883,236381)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5916,236381), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5917,236381)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5995,236381), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5996,236381)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6034,236381), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(6035,236381)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6066,236381), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6067,236381)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6070,236381), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6071,236381)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6072,236381), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6073,236381)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6084,236381), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6085,236381)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6094,236381), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(6095,236381)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6129,236381), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6130,236381)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6146,236381), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6147,236381)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6164,236381), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6165,236381)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6177,236381), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6182,236381), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6212,236381), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6234,236381), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6268,236381), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6336,236381), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6340,236381), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6344,236381), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6490,236381), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6490,236381), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6501,236381), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6531,236381), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (6589,236381), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6589,236381), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6601,236381), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6633,236381), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6718,236381), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6770,236381), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6838,236381), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6920,236381), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6937,236381), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6958,236381), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6993,236381), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (7012,236381), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (7044,236381), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (7054,236381), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7060,236381), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7183,236381), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7257,236381), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7376,236381), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7529,236381), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7549,236381), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (7550,236381), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (7553,236381), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7575,236381), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (7619,236381), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7640,236381), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7644,236381), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7646,236381), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (7739,236381), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (7765,236381), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7768,236381), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (7829,236381), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7856,236381), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7861,236381), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (7907,236381), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8065,236381), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8102,236381), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (8107,236381), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8172,236381), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (8280,236381), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (8281,236381), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8289,236381), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8297,236381), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (8309,236381), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8381,236381), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8383,236381), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (8407,236381), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (8409,236381), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (8424,236381), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8432,236381), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8450,236381), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8492,236381), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8512,236381), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8600,236381), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8610,236381), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (8619,236381), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8704,236381), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8712,236381), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (8742,236381), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8764,236381), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8802,236381), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8848,236381), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8866,236381), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8959,236381), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8965,236381), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9103,236381), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9210,236381), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9252,236381), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (9289,236381), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9349,236381), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9395,236381), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9508,236381), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9771,236381), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 9.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 15 
gpu_sim_cycle = 9772
gpu_sim_insn = 2694912
gpu_ipc =     275.7790
gpu_tot_sim_cycle = 246153
gpu_tot_sim_insn = 22944105
gpu_tot_ipc =      93.2107
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 77178
gpu_stall_icnt2sh    = 212853
gpu_total_sim_rate=533583

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 452726
	L1I_total_cache_misses = 9406
	L1I_total_cache_miss_rate = 0.0208
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11113
L1D_cache:
	L1D_cache_core[0]: Access = 4107, Miss = 2780, Miss_rate = 0.677, Pending_hits = 53, Reservation_fails = 26832
	L1D_cache_core[1]: Access = 4394, Miss = 2941, Miss_rate = 0.669, Pending_hits = 81, Reservation_fails = 25951
	L1D_cache_core[2]: Access = 4186, Miss = 2872, Miss_rate = 0.686, Pending_hits = 50, Reservation_fails = 28045
	L1D_cache_core[3]: Access = 4412, Miss = 3040, Miss_rate = 0.689, Pending_hits = 58, Reservation_fails = 26036
	L1D_cache_core[4]: Access = 4684, Miss = 3069, Miss_rate = 0.655, Pending_hits = 137, Reservation_fails = 23329
	L1D_cache_core[5]: Access = 4123, Miss = 2813, Miss_rate = 0.682, Pending_hits = 81, Reservation_fails = 25398
	L1D_cache_core[6]: Access = 4555, Miss = 3012, Miss_rate = 0.661, Pending_hits = 99, Reservation_fails = 25411
	L1D_cache_core[7]: Access = 4171, Miss = 2853, Miss_rate = 0.684, Pending_hits = 52, Reservation_fails = 26072
	L1D_cache_core[8]: Access = 4107, Miss = 2857, Miss_rate = 0.696, Pending_hits = 36, Reservation_fails = 27354
	L1D_cache_core[9]: Access = 4491, Miss = 3032, Miss_rate = 0.675, Pending_hits = 71, Reservation_fails = 25974
	L1D_cache_core[10]: Access = 4284, Miss = 2867, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 25208
	L1D_cache_core[11]: Access = 4218, Miss = 2869, Miss_rate = 0.680, Pending_hits = 63, Reservation_fails = 26389
	L1D_cache_core[12]: Access = 4107, Miss = 2762, Miss_rate = 0.673, Pending_hits = 49, Reservation_fails = 25914
	L1D_cache_core[13]: Access = 4171, Miss = 2857, Miss_rate = 0.685, Pending_hits = 52, Reservation_fails = 27304
	L1D_total_cache_accesses = 60010
	L1D_total_cache_misses = 40624
	L1D_total_cache_miss_rate = 0.6770
	L1D_total_cache_pending_hits = 979
	L1D_total_cache_reservation_fails = 365217
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 332714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32503
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 443320
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9406
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11113
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
19512, 957, 957, 957, 957, 957, 957, 957, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 696, 696, 696, 696, 696, 696, 696, 696, 609, 609, 609, 609, 609, 609, 609, 609, 
gpgpu_n_tot_thrd_icount = 27179200
gpgpu_n_tot_w_icount = 849350
gpgpu_n_stall_shd_mem = 518857
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 39043
gpgpu_n_mem_write_global = 15770
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 707840
gpgpu_n_store_insn = 252320
gpgpu_n_shmem_insn = 5048240
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126280
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 392577
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:673844	W0_Idle:2309516	W0_Scoreboard:949658	W1:1260	W2:1185	W3:1110	W4:1035	W5:960	W6:885	W7:810	W8:735	W9:660	W10:585	W11:510	W12:435	W13:360	W14:285	W15:175	W16:242435	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:595925
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 312344 {8:39043,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1135440 {72:15770,}
traffic_breakdown_coretomem[INST_ACC_R] = 23320 {8:2915,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5309848 {136:39043,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126160 {8:15770,}
traffic_breakdown_memtocore[INST_ACC_R] = 396440 {136:2915,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=321054 n_nop=320340 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004361
n_activity=4151 dram_eff=0.3373
bk0: 12a 321015i bk1: 8a 321022i bk2: 0a 321050i bk3: 0a 321051i bk4: 20a 321004i bk5: 20a 321001i bk6: 64a 320876i bk7: 64a 320875i bk8: 64a 320878i bk9: 64a 320896i bk10: 64a 320887i bk11: 64a 320891i bk12: 64a 320856i bk13: 64a 320899i bk14: 64a 320808i bk15: 64a 320889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000616719
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=321054 n_nop=320340 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004361
n_activity=4309 dram_eff=0.3249
bk0: 12a 321015i bk1: 8a 321022i bk2: 0a 321050i bk3: 0a 321050i bk4: 20a 320996i bk5: 20a 320996i bk6: 64a 320886i bk7: 64a 320843i bk8: 64a 320913i bk9: 64a 320899i bk10: 64a 320913i bk11: 64a 320905i bk12: 64a 320908i bk13: 64a 320891i bk14: 64a 320905i bk15: 64a 320882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00053885
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=321054 n_nop=320336 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004386
n_activity=4167 dram_eff=0.3379
bk0: 12a 321015i bk1: 8a 321023i bk2: 0a 321052i bk3: 0a 321056i bk4: 20a 321002i bk5: 24a 320993i bk6: 64a 320887i bk7: 64a 320883i bk8: 64a 320907i bk9: 64a 320866i bk10: 64a 320894i bk11: 64a 320854i bk12: 64a 320905i bk13: 64a 320859i bk14: 64a 320904i bk15: 64a 320863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000700817
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=321054 n_nop=320336 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004386
n_activity=4363 dram_eff=0.3227
bk0: 12a 321014i bk1: 8a 321022i bk2: 0a 321049i bk3: 0a 321055i bk4: 20a 321003i bk5: 24a 320980i bk6: 64a 320893i bk7: 64a 320878i bk8: 64a 320908i bk9: 64a 320896i bk10: 64a 320901i bk11: 64a 320894i bk12: 64a 320898i bk13: 64a 320890i bk14: 64a 320906i bk15: 64a 320892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000844095
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=321054 n_nop=320336 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004386
n_activity=4115 dram_eff=0.3422
bk0: 12a 321015i bk1: 8a 321022i bk2: 0a 321050i bk3: 0a 321051i bk4: 20a 321003i bk5: 24a 320993i bk6: 64a 320887i bk7: 64a 320888i bk8: 64a 320892i bk9: 64a 320865i bk10: 64a 320889i bk11: 64a 320895i bk12: 64a 320874i bk13: 64a 320902i bk14: 64a 320829i bk15: 64a 320897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000616719
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=321054 n_nop=320336 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004386
n_activity=4379 dram_eff=0.3215
bk0: 12a 321015i bk1: 8a 321022i bk2: 0a 321050i bk3: 0a 321053i bk4: 20a 321001i bk5: 24a 320989i bk6: 64a 320902i bk7: 64a 320871i bk8: 64a 320906i bk9: 64a 320888i bk10: 64a 320908i bk11: 64a 320893i bk12: 64a 320903i bk13: 64a 320876i bk14: 64a 320900i bk15: 64a 320885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000601145

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5906, Miss = 176, Miss_rate = 0.030, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 4245, Miss = 174, Miss_rate = 0.041, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 4845, Miss = 176, Miss_rate = 0.036, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 4235, Miss = 174, Miss_rate = 0.041, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 4272, Miss = 176, Miss_rate = 0.041, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 5961, Miss = 176, Miss_rate = 0.030, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 4254, Miss = 176, Miss_rate = 0.041, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 4894, Miss = 176, Miss_rate = 0.036, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 5907, Miss = 176, Miss_rate = 0.030, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 4196, Miss = 176, Miss_rate = 0.042, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 4840, Miss = 176, Miss_rate = 0.036, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 4173, Miss = 176, Miss_rate = 0.042, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 57728
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0365
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36579
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15770
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2745
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=225560
icnt_total_pkts_simt_to_mem=89268
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.6661
	minimum = 6
	maximum = 396
Network latency average = 27.9634
	minimum = 6
	maximum = 337
Slowest packet = 111200
Flit latency average = 19.836
	minimum = 6
	maximum = 337
Slowest flit = 303400
Fragmentation average = 0.118306
	minimum = 0
	maximum = 215
Injected packet rate average = 0.0576215
	minimum = 0 (at node 14)
	maximum = 0.114511 (at node 21)
Accepted packet rate average = 0.0576215
	minimum = 0 (at node 14)
	maximum = 0.114511 (at node 21)
Injected flit rate average = 0.157625
	minimum = 0 (at node 14)
	maximum = 0.500102 (at node 21)
Accepted flit rate average= 0.157625
	minimum = 0 (at node 14)
	maximum = 0.283258 (at node 4)
Injected packet length average = 2.73552
Accepted packet length average = 2.73552
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4036 (15 samples)
	minimum = 6 (15 samples)
	maximum = 145.8 (15 samples)
Network latency average = 13.3482 (15 samples)
	minimum = 6 (15 samples)
	maximum = 119.6 (15 samples)
Flit latency average = 10.3733 (15 samples)
	minimum = 6 (15 samples)
	maximum = 118.133 (15 samples)
Fragmentation average = 0.0276239 (15 samples)
	minimum = 0 (15 samples)
	maximum = 71.9333 (15 samples)
Injected packet rate average = 0.0245332 (15 samples)
	minimum = 0.0158318 (15 samples)
	maximum = 0.0403426 (15 samples)
Accepted packet rate average = 0.0245332 (15 samples)
	minimum = 0.0158318 (15 samples)
	maximum = 0.0403426 (15 samples)
Injected flit rate average = 0.0669089 (15 samples)
	minimum = 0.0249107 (15 samples)
	maximum = 0.177006 (15 samples)
Accepted flit rate average = 0.0669089 (15 samples)
	minimum = 0.0273542 (15 samples)
	maximum = 0.107053 (15 samples)
Injected packet size average = 2.72728 (15 samples)
Accepted packet size average = 2.72728 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 43 sec (43 sec)
gpgpu_simulation_rate = 533583 (inst/sec)
gpgpu_simulation_rate = 5724 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,246153)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12701,246153), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 16 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 1.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 16 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 258855
gpu_tot_sim_insn = 22963342
gpu_tot_ipc =      88.7112
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 77178
gpu_stall_icnt2sh    = 212853
gpu_total_sim_rate=521894

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 454226
	L1I_total_cache_misses = 9422
	L1I_total_cache_miss_rate = 0.0207
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11113
L1D_cache:
	L1D_cache_core[0]: Access = 4107, Miss = 2780, Miss_rate = 0.677, Pending_hits = 53, Reservation_fails = 26832
	L1D_cache_core[1]: Access = 4425, Miss = 2957, Miss_rate = 0.668, Pending_hits = 81, Reservation_fails = 25951
	L1D_cache_core[2]: Access = 4186, Miss = 2872, Miss_rate = 0.686, Pending_hits = 50, Reservation_fails = 28045
	L1D_cache_core[3]: Access = 4412, Miss = 3040, Miss_rate = 0.689, Pending_hits = 58, Reservation_fails = 26036
	L1D_cache_core[4]: Access = 4684, Miss = 3069, Miss_rate = 0.655, Pending_hits = 137, Reservation_fails = 23329
	L1D_cache_core[5]: Access = 4123, Miss = 2813, Miss_rate = 0.682, Pending_hits = 81, Reservation_fails = 25398
	L1D_cache_core[6]: Access = 4555, Miss = 3012, Miss_rate = 0.661, Pending_hits = 99, Reservation_fails = 25411
	L1D_cache_core[7]: Access = 4171, Miss = 2853, Miss_rate = 0.684, Pending_hits = 52, Reservation_fails = 26072
	L1D_cache_core[8]: Access = 4107, Miss = 2857, Miss_rate = 0.696, Pending_hits = 36, Reservation_fails = 27354
	L1D_cache_core[9]: Access = 4491, Miss = 3032, Miss_rate = 0.675, Pending_hits = 71, Reservation_fails = 25974
	L1D_cache_core[10]: Access = 4284, Miss = 2867, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 25208
	L1D_cache_core[11]: Access = 4218, Miss = 2869, Miss_rate = 0.680, Pending_hits = 63, Reservation_fails = 26389
	L1D_cache_core[12]: Access = 4107, Miss = 2762, Miss_rate = 0.673, Pending_hits = 49, Reservation_fails = 25914
	L1D_cache_core[13]: Access = 4171, Miss = 2857, Miss_rate = 0.685, Pending_hits = 52, Reservation_fails = 27304
	L1D_total_cache_accesses = 60041
	L1D_total_cache_misses = 40640
	L1D_total_cache_miss_rate = 0.6769
	L1D_total_cache_pending_hits = 979
	L1D_total_cache_reservation_fails = 365217
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 332714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32503
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 444804
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9422
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11113
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
19512, 957, 957, 957, 957, 957, 957, 957, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 696, 696, 696, 696, 696, 696, 696, 696, 609, 609, 609, 609, 609, 609, 609, 609, 
gpgpu_n_tot_thrd_icount = 27262752
gpgpu_n_tot_w_icount = 851961
gpgpu_n_stall_shd_mem = 519361
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 39059
gpgpu_n_mem_write_global = 15785
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 708096
gpgpu_n_store_insn = 252560
gpgpu_n_shmem_insn = 5051744
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126784
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 392577
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:673844	W0_Idle:2326390	W0_Scoreboard:955603	W1:1512	W2:1422	W3:1332	W4:1242	W5:1152	W6:1062	W7:972	W8:882	W9:792	W10:702	W11:612	W12:522	W13:432	W14:342	W15:210	W16:242848	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:595925
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 312472 {8:39059,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1136520 {72:15785,}
traffic_breakdown_coretomem[INST_ACC_R] = 23448 {8:2931,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5312024 {136:39059,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126280 {8:15785,}
traffic_breakdown_memtocore[INST_ACC_R] = 398616 {136:2931,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337621 n_nop=336907 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004147
n_activity=4151 dram_eff=0.3373
bk0: 12a 337582i bk1: 8a 337589i bk2: 0a 337617i bk3: 0a 337618i bk4: 20a 337571i bk5: 20a 337568i bk6: 64a 337443i bk7: 64a 337442i bk8: 64a 337445i bk9: 64a 337463i bk10: 64a 337454i bk11: 64a 337458i bk12: 64a 337423i bk13: 64a 337466i bk14: 64a 337375i bk15: 64a 337456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000586456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337621 n_nop=336907 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004147
n_activity=4309 dram_eff=0.3249
bk0: 12a 337582i bk1: 8a 337589i bk2: 0a 337617i bk3: 0a 337617i bk4: 20a 337563i bk5: 20a 337563i bk6: 64a 337453i bk7: 64a 337410i bk8: 64a 337480i bk9: 64a 337466i bk10: 64a 337480i bk11: 64a 337472i bk12: 64a 337475i bk13: 64a 337458i bk14: 64a 337472i bk15: 64a 337449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000512409
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337621 n_nop=336903 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00417
n_activity=4167 dram_eff=0.3379
bk0: 12a 337582i bk1: 8a 337590i bk2: 0a 337619i bk3: 0a 337623i bk4: 20a 337569i bk5: 24a 337560i bk6: 64a 337454i bk7: 64a 337450i bk8: 64a 337474i bk9: 64a 337433i bk10: 64a 337461i bk11: 64a 337421i bk12: 64a 337472i bk13: 64a 337426i bk14: 64a 337471i bk15: 64a 337430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000666428
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337621 n_nop=336903 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00417
n_activity=4363 dram_eff=0.3227
bk0: 12a 337581i bk1: 8a 337589i bk2: 0a 337616i bk3: 0a 337622i bk4: 20a 337570i bk5: 24a 337547i bk6: 64a 337460i bk7: 64a 337445i bk8: 64a 337475i bk9: 64a 337463i bk10: 64a 337468i bk11: 64a 337461i bk12: 64a 337465i bk13: 64a 337457i bk14: 64a 337473i bk15: 64a 337459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000802675
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337621 n_nop=336903 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00417
n_activity=4115 dram_eff=0.3422
bk0: 12a 337582i bk1: 8a 337589i bk2: 0a 337617i bk3: 0a 337618i bk4: 20a 337570i bk5: 24a 337560i bk6: 64a 337454i bk7: 64a 337455i bk8: 64a 337459i bk9: 64a 337432i bk10: 64a 337456i bk11: 64a 337462i bk12: 64a 337441i bk13: 64a 337469i bk14: 64a 337396i bk15: 64a 337464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000586456
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337621 n_nop=336903 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00417
n_activity=4379 dram_eff=0.3215
bk0: 12a 337582i bk1: 8a 337589i bk2: 0a 337617i bk3: 0a 337620i bk4: 20a 337568i bk5: 24a 337556i bk6: 64a 337469i bk7: 64a 337438i bk8: 64a 337473i bk9: 64a 337455i bk10: 64a 337475i bk11: 64a 337460i bk12: 64a 337470i bk13: 64a 337443i bk14: 64a 337467i bk15: 64a 337452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000571647

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5908, Miss = 176, Miss_rate = 0.030, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 4245, Miss = 174, Miss_rate = 0.041, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 4857, Miss = 176, Miss_rate = 0.036, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 4235, Miss = 174, Miss_rate = 0.041, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 4274, Miss = 176, Miss_rate = 0.041, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 5961, Miss = 176, Miss_rate = 0.030, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 4256, Miss = 176, Miss_rate = 0.041, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 4904, Miss = 176, Miss_rate = 0.036, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 5909, Miss = 176, Miss_rate = 0.030, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 4198, Miss = 176, Miss_rate = 0.042, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 4853, Miss = 176, Miss_rate = 0.036, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 4175, Miss = 176, Miss_rate = 0.042, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 57775
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0365
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36595
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15785
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2761
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=225735
icnt_total_pkts_simt_to_mem=89345
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.76596
	minimum = 6
	maximum = 12
Slowest packet = 115483
Flit latency average = 6.07937
	minimum = 6
	maximum = 8
Slowest flit = 314907
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 1)
Accepted packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 1)
Injected flit rate average = 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 1)
Accepted flit rate average= 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 1)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.865 (16 samples)
	minimum = 6 (16 samples)
	maximum = 137.438 (16 samples)
Network latency average = 12.9993 (16 samples)
	minimum = 6 (16 samples)
	maximum = 112.875 (16 samples)
Flit latency average = 10.1049 (16 samples)
	minimum = 6 (16 samples)
	maximum = 111.25 (16 samples)
Fragmentation average = 0.0258974 (16 samples)
	minimum = 0 (16 samples)
	maximum = 67.4375 (16 samples)
Injected packet rate average = 0.0230176 (16 samples)
	minimum = 0.0148423 (16 samples)
	maximum = 0.0380524 (16 samples)
Accepted packet rate average = 0.0230176 (16 samples)
	minimum = 0.0148423 (16 samples)
	maximum = 0.0380524 (16 samples)
Injected flit rate average = 0.0627748 (16 samples)
	minimum = 0.0233538 (16 samples)
	maximum = 0.166322 (16 samples)
Accepted flit rate average = 0.0627748 (16 samples)
	minimum = 0.0256445 (16 samples)
	maximum = 0.101223 (16 samples)
Injected packet size average = 2.72725 (16 samples)
Accepted packet size average = 2.72725 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 44 sec (44 sec)
gpgpu_simulation_rate = 521894 (inst/sec)
gpgpu_simulation_rate = 5883 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (10,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,258855)
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,258855)
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,258855)
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,258855)
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,258855)
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,258855)
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,258855)
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,258855)
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,258855)
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,258855)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23713,258855), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23725,258855), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23759,258855), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23772,258855), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23792,258855), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23809,258855), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23819,258855), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23827,258855), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23853,258855), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23859,258855), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 11.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 17 
gpu_sim_cycle = 23860
gpu_sim_insn = 585440
gpu_ipc =      24.5365
gpu_tot_sim_cycle = 282715
gpu_tot_sim_insn = 23548782
gpu_tot_ipc =      83.2951
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 77178
gpu_stall_icnt2sh    = 212982
gpu_total_sim_rate=511930

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 475376
	L1I_total_cache_misses = 9812
	L1I_total_cache_miss_rate = 0.0206
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11113
L1D_cache:
	L1D_cache_core[0]: Access = 4107, Miss = 2780, Miss_rate = 0.677, Pending_hits = 53, Reservation_fails = 26832
	L1D_cache_core[1]: Access = 4425, Miss = 2957, Miss_rate = 0.668, Pending_hits = 81, Reservation_fails = 25951
	L1D_cache_core[2]: Access = 4265, Miss = 2920, Miss_rate = 0.685, Pending_hits = 50, Reservation_fails = 28045
	L1D_cache_core[3]: Access = 4491, Miss = 3088, Miss_rate = 0.688, Pending_hits = 58, Reservation_fails = 26036
	L1D_cache_core[4]: Access = 4763, Miss = 3117, Miss_rate = 0.654, Pending_hits = 137, Reservation_fails = 23329
	L1D_cache_core[5]: Access = 4202, Miss = 2861, Miss_rate = 0.681, Pending_hits = 81, Reservation_fails = 25398
	L1D_cache_core[6]: Access = 4634, Miss = 3060, Miss_rate = 0.660, Pending_hits = 99, Reservation_fails = 25411
	L1D_cache_core[7]: Access = 4250, Miss = 2901, Miss_rate = 0.683, Pending_hits = 52, Reservation_fails = 26072
	L1D_cache_core[8]: Access = 4186, Miss = 2905, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 27354
	L1D_cache_core[9]: Access = 4570, Miss = 3080, Miss_rate = 0.674, Pending_hits = 71, Reservation_fails = 25974
	L1D_cache_core[10]: Access = 4363, Miss = 2915, Miss_rate = 0.668, Pending_hits = 97, Reservation_fails = 25208
	L1D_cache_core[11]: Access = 4297, Miss = 2917, Miss_rate = 0.679, Pending_hits = 63, Reservation_fails = 26389
	L1D_cache_core[12]: Access = 4107, Miss = 2762, Miss_rate = 0.673, Pending_hits = 49, Reservation_fails = 25914
	L1D_cache_core[13]: Access = 4171, Miss = 2857, Miss_rate = 0.685, Pending_hits = 52, Reservation_fails = 27304
	L1D_total_cache_accesses = 60831
	L1D_total_cache_misses = 41120
	L1D_total_cache_miss_rate = 0.6760
	L1D_total_cache_pending_hits = 979
	L1D_total_cache_reservation_fails = 365217
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 332714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32503
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 465564
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9812
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11113
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
19512, 957, 957, 957, 957, 957, 957, 957, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 696, 696, 696, 696, 696, 696, 696, 696, 609, 609, 609, 609, 609, 609, 609, 609, 
gpgpu_n_tot_thrd_icount = 28450272
gpgpu_n_tot_w_icount = 889071
gpgpu_n_stall_shd_mem = 538401
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 39539
gpgpu_n_mem_write_global = 16095
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 715776
gpgpu_n_store_insn = 257520
gpgpu_n_shmem_insn = 5152224
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 145824
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 392577
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:673844	W0_Idle:2645674	W0_Scoreboard:1075093	W1:1512	W2:1422	W3:1332	W4:1242	W5:1152	W6:1062	W7:972	W8:882	W9:792	W10:702	W11:612	W12:522	W13:432	W14:342	W15:210	W16:279828	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:596055
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 316312 {8:39539,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1158840 {72:16095,}
traffic_breakdown_coretomem[INST_ACC_R] = 26568 {8:3321,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5377304 {136:39539,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 128760 {8:16095,}
traffic_breakdown_memtocore[INST_ACC_R] = 451656 {136:3321,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368742 n_nop=368028 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003797
n_activity=4151 dram_eff=0.3373
bk0: 12a 368703i bk1: 8a 368710i bk2: 0a 368738i bk3: 0a 368739i bk4: 20a 368692i bk5: 20a 368689i bk6: 64a 368564i bk7: 64a 368563i bk8: 64a 368566i bk9: 64a 368584i bk10: 64a 368575i bk11: 64a 368579i bk12: 64a 368544i bk13: 64a 368587i bk14: 64a 368496i bk15: 64a 368577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000536961
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368742 n_nop=368028 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003797
n_activity=4309 dram_eff=0.3249
bk0: 12a 368703i bk1: 8a 368710i bk2: 0a 368738i bk3: 0a 368738i bk4: 20a 368684i bk5: 20a 368684i bk6: 64a 368574i bk7: 64a 368531i bk8: 64a 368601i bk9: 64a 368587i bk10: 64a 368601i bk11: 64a 368593i bk12: 64a 368596i bk13: 64a 368579i bk14: 64a 368593i bk15: 64a 368570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000469163
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368742 n_nop=368024 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003818
n_activity=4167 dram_eff=0.3379
bk0: 12a 368703i bk1: 8a 368711i bk2: 0a 368740i bk3: 0a 368744i bk4: 20a 368690i bk5: 24a 368681i bk6: 64a 368575i bk7: 64a 368571i bk8: 64a 368595i bk9: 64a 368554i bk10: 64a 368582i bk11: 64a 368542i bk12: 64a 368593i bk13: 64a 368547i bk14: 64a 368592i bk15: 64a 368551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000610183
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368742 n_nop=368024 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003818
n_activity=4363 dram_eff=0.3227
bk0: 12a 368702i bk1: 8a 368710i bk2: 0a 368737i bk3: 0a 368743i bk4: 20a 368691i bk5: 24a 368668i bk6: 64a 368581i bk7: 64a 368566i bk8: 64a 368596i bk9: 64a 368584i bk10: 64a 368589i bk11: 64a 368582i bk12: 64a 368586i bk13: 64a 368578i bk14: 64a 368594i bk15: 64a 368580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000734931
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368742 n_nop=368024 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003818
n_activity=4115 dram_eff=0.3422
bk0: 12a 368703i bk1: 8a 368710i bk2: 0a 368738i bk3: 0a 368739i bk4: 20a 368691i bk5: 24a 368681i bk6: 64a 368575i bk7: 64a 368576i bk8: 64a 368580i bk9: 64a 368553i bk10: 64a 368577i bk11: 64a 368583i bk12: 64a 368562i bk13: 64a 368590i bk14: 64a 368517i bk15: 64a 368585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000536961
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368742 n_nop=368024 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003818
n_activity=4379 dram_eff=0.3215
bk0: 12a 368703i bk1: 8a 368710i bk2: 0a 368738i bk3: 0a 368741i bk4: 20a 368689i bk5: 24a 368677i bk6: 64a 368590i bk7: 64a 368559i bk8: 64a 368594i bk9: 64a 368576i bk10: 64a 368596i bk11: 64a 368581i bk12: 64a 368591i bk13: 64a 368564i bk14: 64a 368588i bk15: 64a 368573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000523401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5948, Miss = 176, Miss_rate = 0.030, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 4329, Miss = 174, Miss_rate = 0.040, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 5073, Miss = 176, Miss_rate = 0.035, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 4309, Miss = 174, Miss_rate = 0.040, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 4354, Miss = 176, Miss_rate = 0.040, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 5981, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 4336, Miss = 176, Miss_rate = 0.041, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 5102, Miss = 176, Miss_rate = 0.034, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 5949, Miss = 176, Miss_rate = 0.030, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 4258, Miss = 176, Miss_rate = 0.041, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 5081, Miss = 176, Miss_rate = 0.035, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 4235, Miss = 176, Miss_rate = 0.042, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 58955
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0358
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37075
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16095
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3151
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=230395
icnt_total_pkts_simt_to_mem=91145
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.40212
	minimum = 6
	maximum = 34
Network latency average = 8.2161
	minimum = 6
	maximum = 27
Slowest packet = 115559
Flit latency average = 6.64489
	minimum = 6
	maximum = 24
Slowest flit = 315089
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00380424
	minimum = 0 (at node 0)
	maximum = 0.00955574 (at node 24)
Accepted packet rate average = 0.00380424
	minimum = 0 (at node 0)
	maximum = 0.00955574 (at node 24)
Injected flit rate average = 0.0104133
	minimum = 0 (at node 0)
	maximum = 0.0372171 (at node 24)
Accepted flit rate average= 0.0104133
	minimum = 0 (at node 0)
	maximum = 0.0195306 (at node 2)
Injected packet length average = 2.73729
Accepted packet length average = 2.73729
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.426 (17 samples)
	minimum = 6 (17 samples)
	maximum = 131.353 (17 samples)
Network latency average = 12.718 (17 samples)
	minimum = 6 (17 samples)
	maximum = 107.824 (17 samples)
Flit latency average = 9.90136 (17 samples)
	minimum = 6 (17 samples)
	maximum = 106.118 (17 samples)
Fragmentation average = 0.024374 (17 samples)
	minimum = 0 (17 samples)
	maximum = 63.4706 (17 samples)
Injected packet rate average = 0.0218874 (17 samples)
	minimum = 0.0139692 (17 samples)
	maximum = 0.0363761 (17 samples)
Accepted packet rate average = 0.0218874 (17 samples)
	minimum = 0.0139692 (17 samples)
	maximum = 0.0363761 (17 samples)
Injected flit rate average = 0.0596947 (17 samples)
	minimum = 0.02198 (17 samples)
	maximum = 0.158728 (17 samples)
Accepted flit rate average = 0.0596947 (17 samples)
	minimum = 0.024136 (17 samples)
	maximum = 0.096418 (17 samples)
Injected packet size average = 2.72735 (17 samples)
Accepted packet size average = 2.72735 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 46 sec (46 sec)
gpgpu_simulation_rate = 511930 (inst/sec)
gpgpu_simulation_rate = 6145 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (10,10,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,282715)
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,282715)
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,282715)
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,282715)
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,282715)
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,282715)
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,282715)
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,282715)
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,282715)
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,282715)
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,282715)
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,282715)
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,282715)
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,282715)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,282715)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,282715)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,282715)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,282715)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,282715)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,282715)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,282715)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,282715)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,282715)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,282715)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,282715)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,282715)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,282715)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,282715)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,282715)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,282715)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,282715)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,282715)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,282715)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,282715)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,282715)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,282715)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,282715)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,282715)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,282715)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,282715)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,282715)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,282715)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,282715)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,282715)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,282715)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,282715)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,282715)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,282715)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,282715)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,282715)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,282715)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,282715)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,282715)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,282715)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,282715)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,282715)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,282715)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,282715)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,282715)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,282715)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,282715)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,282715)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,282715)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,282715)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,282715)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,282715)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,282715)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,282715)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,282715)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,282715)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,282715)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,282715)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,282715)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,282715)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,282715)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,282715)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,282715)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,282715)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,282715)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,282715)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,282715)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,282715)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,282715)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,282715)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3211,282715), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3212,282715)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3687,282715), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3688,282715)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3821,282715), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3822,282715)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3847,282715), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3848,282715)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4065,282715), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4066,282715)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4186,282715), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4187,282715)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4271,282715), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4272,282715)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4563,282715), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4564,282715)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4603,282715), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4604,282715)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4685,282715), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4686,282715)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4740,282715), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4741,282715)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5234,282715), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5235,282715)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5318,282715), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5319,282715)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5361,282715), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5362,282715)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5383,282715), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5384,282715)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5435,282715), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5436,282715)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5563,282715), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5611,282715), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5622,282715), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5661,282715), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5819,282715), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5828,282715), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5855,282715), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5865,282715), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5889,282715), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5925,282715), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5939,282715), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5941,282715), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5945,282715), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5967,282715), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5979,282715), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6019,282715), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6031,282715), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6048,282715), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6071,282715), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6102,282715), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6103,282715), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6105,282715), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6139,282715), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6145,282715), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6150,282715), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6153,282715), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6158,282715), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6164,282715), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6255,282715), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6345,282715), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6358,282715), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6359,282715), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6392,282715), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6400,282715), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6422,282715), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6428,282715), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6430,282715), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6432,282715), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6476,282715), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6603,282715), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6605,282715), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6612,282715), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6634,282715), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6658,282715), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (6665,282715), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6680,282715), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6740,282715), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6798,282715), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6801,282715), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6812,282715), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6836,282715), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6863,282715), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6874,282715), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (6913,282715), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6921,282715), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6925,282715), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6939,282715), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6939,282715), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6949,282715), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6959,282715), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6975,282715), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (6979,282715), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6990,282715), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (6992,282715), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7011,282715), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7023,282715), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (7049,282715), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7050,282715), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7084,282715), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7121,282715), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7160,282715), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7171,282715), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7185,282715), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7186,282715), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7192,282715), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7307,282715), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7321,282715), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7338,282715), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7399,282715), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7532,282715), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7557,282715), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (7577,282715), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (7694,282715), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7865,282715), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 12.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 18 
gpu_sim_cycle = 7866
gpu_sim_insn = 2227200
gpu_ipc =     283.1426
gpu_tot_sim_cycle = 290581
gpu_tot_sim_insn = 25775982
gpu_tot_ipc =      88.7050
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 88668
gpu_stall_icnt2sh    = 236392
gpu_total_sim_rate=526040

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 511718
	L1I_total_cache_misses = 10954
	L1I_total_cache_miss_rate = 0.0214
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12613
L1D_cache:
	L1D_cache_core[0]: Access = 4811, Miss = 3232, Miss_rate = 0.672, Pending_hits = 65, Reservation_fails = 29966
	L1D_cache_core[1]: Access = 4809, Miss = 3229, Miss_rate = 0.671, Pending_hits = 81, Reservation_fails = 29715
	L1D_cache_core[2]: Access = 4713, Miss = 3245, Miss_rate = 0.689, Pending_hits = 50, Reservation_fails = 32224
	L1D_cache_core[3]: Access = 4875, Miss = 3359, Miss_rate = 0.689, Pending_hits = 58, Reservation_fails = 29985
	L1D_cache_core[4]: Access = 5147, Miss = 3388, Miss_rate = 0.658, Pending_hits = 139, Reservation_fails = 27242
	L1D_cache_core[5]: Access = 4586, Miss = 3132, Miss_rate = 0.683, Pending_hits = 81, Reservation_fails = 29310
	L1D_cache_core[6]: Access = 5018, Miss = 3333, Miss_rate = 0.664, Pending_hits = 99, Reservation_fails = 29442
	L1D_cache_core[7]: Access = 4634, Miss = 3176, Miss_rate = 0.685, Pending_hits = 52, Reservation_fails = 30023
	L1D_cache_core[8]: Access = 4634, Miss = 3214, Miss_rate = 0.694, Pending_hits = 37, Reservation_fails = 31200
	L1D_cache_core[9]: Access = 4954, Miss = 3357, Miss_rate = 0.678, Pending_hits = 72, Reservation_fails = 30212
	L1D_cache_core[10]: Access = 4747, Miss = 3192, Miss_rate = 0.672, Pending_hits = 97, Reservation_fails = 29321
	L1D_cache_core[11]: Access = 4681, Miss = 3188, Miss_rate = 0.681, Pending_hits = 63, Reservation_fails = 30284
	L1D_cache_core[12]: Access = 4747, Miss = 3212, Miss_rate = 0.677, Pending_hits = 57, Reservation_fails = 29763
	L1D_cache_core[13]: Access = 4875, Miss = 3316, Miss_rate = 0.680, Pending_hits = 55, Reservation_fails = 30330
	L1D_total_cache_accesses = 67231
	L1D_total_cache_misses = 45573
	L1D_total_cache_miss_rate = 0.6779
	L1D_total_cache_pending_hits = 1006
	L1D_total_cache_reservation_fails = 419017
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 380748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38269
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 500764
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10954
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
19686, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 870, 870, 870, 870, 870, 870, 870, 870, 696, 696, 696, 696, 696, 696, 696, 696, 
gpgpu_n_tot_thrd_icount = 30677472
gpgpu_n_tot_w_icount = 958671
gpgpu_n_stall_shd_mem = 595401
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 43944
gpgpu_n_mem_write_global = 17695
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 792576
gpgpu_n_store_insn = 283120
gpgpu_n_shmem_insn = 5664224
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 145824
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 449577
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:773354	W0_Idle:2658247	W0_Scoreboard:1097198	W1:1512	W2:1422	W3:1332	W4:1242	W5:1152	W6:1062	W7:972	W8:882	W9:792	W10:702	W11:612	W12:522	W13:432	W14:342	W15:210	W16:279828	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:665655
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 351552 {8:43944,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1274040 {72:17695,}
traffic_breakdown_coretomem[INST_ACC_R] = 27016 {8:3377,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5976384 {136:43944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 141560 {8:17695,}
traffic_breakdown_memtocore[INST_ACC_R] = 459272 {136:3377,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=379001 n_nop=378287 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003694
n_activity=4151 dram_eff=0.3373
bk0: 12a 378962i bk1: 8a 378969i bk2: 0a 378997i bk3: 0a 378998i bk4: 20a 378951i bk5: 20a 378948i bk6: 64a 378823i bk7: 64a 378822i bk8: 64a 378825i bk9: 64a 378843i bk10: 64a 378834i bk11: 64a 378838i bk12: 64a 378803i bk13: 64a 378846i bk14: 64a 378755i bk15: 64a 378836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000522426
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=379001 n_nop=378287 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003694
n_activity=4309 dram_eff=0.3249
bk0: 12a 378962i bk1: 8a 378969i bk2: 0a 378997i bk3: 0a 378997i bk4: 20a 378943i bk5: 20a 378943i bk6: 64a 378833i bk7: 64a 378790i bk8: 64a 378860i bk9: 64a 378846i bk10: 64a 378860i bk11: 64a 378852i bk12: 64a 378855i bk13: 64a 378838i bk14: 64a 378852i bk15: 64a 378829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000456463
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=379001 n_nop=378283 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003715
n_activity=4167 dram_eff=0.3379
bk0: 12a 378962i bk1: 8a 378970i bk2: 0a 378999i bk3: 0a 379003i bk4: 20a 378949i bk5: 24a 378940i bk6: 64a 378834i bk7: 64a 378830i bk8: 64a 378854i bk9: 64a 378813i bk10: 64a 378841i bk11: 64a 378801i bk12: 64a 378852i bk13: 64a 378806i bk14: 64a 378851i bk15: 64a 378810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000593666
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=379001 n_nop=378283 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003715
n_activity=4363 dram_eff=0.3227
bk0: 12a 378961i bk1: 8a 378969i bk2: 0a 378996i bk3: 0a 379002i bk4: 20a 378950i bk5: 24a 378927i bk6: 64a 378840i bk7: 64a 378825i bk8: 64a 378855i bk9: 64a 378843i bk10: 64a 378848i bk11: 64a 378841i bk12: 64a 378845i bk13: 64a 378837i bk14: 64a 378853i bk15: 64a 378839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000715038
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=379001 n_nop=378283 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003715
n_activity=4115 dram_eff=0.3422
bk0: 12a 378962i bk1: 8a 378969i bk2: 0a 378997i bk3: 0a 378998i bk4: 20a 378950i bk5: 24a 378940i bk6: 64a 378834i bk7: 64a 378835i bk8: 64a 378839i bk9: 64a 378812i bk10: 64a 378836i bk11: 64a 378842i bk12: 64a 378821i bk13: 64a 378849i bk14: 64a 378776i bk15: 64a 378844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000522426
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=379001 n_nop=378283 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003715
n_activity=4379 dram_eff=0.3215
bk0: 12a 378962i bk1: 8a 378969i bk2: 0a 378997i bk3: 0a 379000i bk4: 20a 378948i bk5: 24a 378936i bk6: 64a 378849i bk7: 64a 378818i bk8: 64a 378853i bk9: 64a 378835i bk10: 64a 378855i bk11: 64a 378840i bk12: 64a 378850i bk13: 64a 378823i bk14: 64a 378847i bk15: 64a 378832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000509234

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5948, Miss = 176, Miss_rate = 0.030, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 4944, Miss = 174, Miss_rate = 0.035, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 5864, Miss = 176, Miss_rate = 0.030, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 4942, Miss = 174, Miss_rate = 0.035, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 4941, Miss = 176, Miss_rate = 0.036, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 6003, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 4930, Miss = 176, Miss_rate = 0.036, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 5924, Miss = 176, Miss_rate = 0.030, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 5949, Miss = 176, Miss_rate = 0.030, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 4851, Miss = 176, Miss_rate = 0.036, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 5884, Miss = 176, Miss_rate = 0.030, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 4836, Miss = 176, Miss_rate = 0.036, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 65016
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0324
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17695
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3207
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=254300
icnt_total_pkts_simt_to_mem=100406
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 35.7227
	minimum = 6
	maximum = 413
Network latency average = 25.9936
	minimum = 6
	maximum = 400
Slowest packet = 124428
Flit latency average = 18.9692
	minimum = 6
	maximum = 400
Slowest flit = 340096
Fragmentation average = 0.122092
	minimum = 0
	maximum = 189
Injected packet rate average = 0.0592716
	minimum = 0 (at node 14)
	maximum = 0.1045 (at node 21)
Accepted packet rate average = 0.0592716
	minimum = 0 (at node 14)
	maximum = 0.1045 (at node 21)
Injected flit rate average = 0.162168
	minimum = 0 (at node 14)
	maximum = 0.467582 (at node 21)
Accepted flit rate average= 0.162168
	minimum = 0 (at node 14)
	maximum = 0.304602 (at node 13)
Injected packet length average = 2.73602
Accepted packet length average = 2.73602
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5536 (18 samples)
	minimum = 6 (18 samples)
	maximum = 147 (18 samples)
Network latency average = 13.4555 (18 samples)
	minimum = 6 (18 samples)
	maximum = 124.056 (18 samples)
Flit latency average = 10.4051 (18 samples)
	minimum = 6 (18 samples)
	maximum = 122.444 (18 samples)
Fragmentation average = 0.0298028 (18 samples)
	minimum = 0 (18 samples)
	maximum = 70.4444 (18 samples)
Injected packet rate average = 0.0239643 (18 samples)
	minimum = 0.0131932 (18 samples)
	maximum = 0.0401608 (18 samples)
Accepted packet rate average = 0.0239643 (18 samples)
	minimum = 0.0131932 (18 samples)
	maximum = 0.0401608 (18 samples)
Injected flit rate average = 0.0653876 (18 samples)
	minimum = 0.0207589 (18 samples)
	maximum = 0.175886 (18 samples)
Accepted flit rate average = 0.0653876 (18 samples)
	minimum = 0.0227952 (18 samples)
	maximum = 0.107984 (18 samples)
Injected packet size average = 2.72854 (18 samples)
Accepted packet size average = 2.72854 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 49 sec (49 sec)
gpgpu_simulation_rate = 526040 (inst/sec)
gpgpu_simulation_rate = 5930 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,290581)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12701,290581), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 19 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 1.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 19 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 303283
gpu_tot_sim_insn = 25795219
gpu_tot_ipc =      85.0533
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 88668
gpu_stall_icnt2sh    = 236392
gpu_total_sim_rate=515904

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 513218
	L1I_total_cache_misses = 10970
	L1I_total_cache_miss_rate = 0.0214
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12613
L1D_cache:
	L1D_cache_core[0]: Access = 4811, Miss = 3232, Miss_rate = 0.672, Pending_hits = 65, Reservation_fails = 29966
	L1D_cache_core[1]: Access = 4840, Miss = 3245, Miss_rate = 0.670, Pending_hits = 81, Reservation_fails = 29715
	L1D_cache_core[2]: Access = 4713, Miss = 3245, Miss_rate = 0.689, Pending_hits = 50, Reservation_fails = 32224
	L1D_cache_core[3]: Access = 4875, Miss = 3359, Miss_rate = 0.689, Pending_hits = 58, Reservation_fails = 29985
	L1D_cache_core[4]: Access = 5147, Miss = 3388, Miss_rate = 0.658, Pending_hits = 139, Reservation_fails = 27242
	L1D_cache_core[5]: Access = 4586, Miss = 3132, Miss_rate = 0.683, Pending_hits = 81, Reservation_fails = 29310
	L1D_cache_core[6]: Access = 5018, Miss = 3333, Miss_rate = 0.664, Pending_hits = 99, Reservation_fails = 29442
	L1D_cache_core[7]: Access = 4634, Miss = 3176, Miss_rate = 0.685, Pending_hits = 52, Reservation_fails = 30023
	L1D_cache_core[8]: Access = 4634, Miss = 3214, Miss_rate = 0.694, Pending_hits = 37, Reservation_fails = 31200
	L1D_cache_core[9]: Access = 4954, Miss = 3357, Miss_rate = 0.678, Pending_hits = 72, Reservation_fails = 30212
	L1D_cache_core[10]: Access = 4747, Miss = 3192, Miss_rate = 0.672, Pending_hits = 97, Reservation_fails = 29321
	L1D_cache_core[11]: Access = 4681, Miss = 3188, Miss_rate = 0.681, Pending_hits = 63, Reservation_fails = 30284
	L1D_cache_core[12]: Access = 4747, Miss = 3212, Miss_rate = 0.677, Pending_hits = 57, Reservation_fails = 29763
	L1D_cache_core[13]: Access = 4875, Miss = 3316, Miss_rate = 0.680, Pending_hits = 55, Reservation_fails = 30330
	L1D_total_cache_accesses = 67262
	L1D_total_cache_misses = 45589
	L1D_total_cache_miss_rate = 0.6778
	L1D_total_cache_pending_hits = 1006
	L1D_total_cache_reservation_fails = 419017
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 380748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38269
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 502248
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10970
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
19686, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 870, 870, 870, 870, 870, 870, 870, 870, 696, 696, 696, 696, 696, 696, 696, 696, 
gpgpu_n_tot_thrd_icount = 30761024
gpgpu_n_tot_w_icount = 961282
gpgpu_n_stall_shd_mem = 595905
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 43960
gpgpu_n_mem_write_global = 17710
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 792832
gpgpu_n_store_insn = 283360
gpgpu_n_shmem_insn = 5667728
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 146328
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 449577
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:773354	W0_Idle:2675121	W0_Scoreboard:1103143	W1:1764	W2:1659	W3:1554	W4:1449	W5:1344	W6:1239	W7:1134	W8:1029	W9:924	W10:819	W11:714	W12:609	W13:504	W14:399	W15:245	W16:280241	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:665655
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 351680 {8:43960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1275120 {72:17710,}
traffic_breakdown_coretomem[INST_ACC_R] = 27144 {8:3393,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5978560 {136:43960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 141680 {8:17710,}
traffic_breakdown_memtocore[INST_ACC_R] = 461448 {136:3393,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395568 n_nop=394854 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003539
n_activity=4151 dram_eff=0.3373
bk0: 12a 395529i bk1: 8a 395536i bk2: 0a 395564i bk3: 0a 395565i bk4: 20a 395518i bk5: 20a 395515i bk6: 64a 395390i bk7: 64a 395389i bk8: 64a 395392i bk9: 64a 395410i bk10: 64a 395401i bk11: 64a 395405i bk12: 64a 395370i bk13: 64a 395413i bk14: 64a 395322i bk15: 64a 395403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000500546
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395568 n_nop=394854 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003539
n_activity=4309 dram_eff=0.3249
bk0: 12a 395529i bk1: 8a 395536i bk2: 0a 395564i bk3: 0a 395564i bk4: 20a 395510i bk5: 20a 395510i bk6: 64a 395400i bk7: 64a 395357i bk8: 64a 395427i bk9: 64a 395413i bk10: 64a 395427i bk11: 64a 395419i bk12: 64a 395422i bk13: 64a 395405i bk14: 64a 395419i bk15: 64a 395396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000437346
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395568 n_nop=394850 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003559
n_activity=4167 dram_eff=0.3379
bk0: 12a 395529i bk1: 8a 395537i bk2: 0a 395566i bk3: 0a 395570i bk4: 20a 395516i bk5: 24a 395507i bk6: 64a 395401i bk7: 64a 395397i bk8: 64a 395421i bk9: 64a 395380i bk10: 64a 395408i bk11: 64a 395368i bk12: 64a 395419i bk13: 64a 395373i bk14: 64a 395418i bk15: 64a 395377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000568802
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395568 n_nop=394850 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003559
n_activity=4363 dram_eff=0.3227
bk0: 12a 395528i bk1: 8a 395536i bk2: 0a 395563i bk3: 0a 395569i bk4: 20a 395517i bk5: 24a 395494i bk6: 64a 395407i bk7: 64a 395392i bk8: 64a 395422i bk9: 64a 395410i bk10: 64a 395415i bk11: 64a 395408i bk12: 64a 395412i bk13: 64a 395404i bk14: 64a 395420i bk15: 64a 395406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000685091
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395568 n_nop=394850 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003559
n_activity=4115 dram_eff=0.3422
bk0: 12a 395529i bk1: 8a 395536i bk2: 0a 395564i bk3: 0a 395565i bk4: 20a 395517i bk5: 24a 395507i bk6: 64a 395401i bk7: 64a 395402i bk8: 64a 395406i bk9: 64a 395379i bk10: 64a 395403i bk11: 64a 395409i bk12: 64a 395388i bk13: 64a 395416i bk14: 64a 395343i bk15: 64a 395411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000500546
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395568 n_nop=394850 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003559
n_activity=4379 dram_eff=0.3215
bk0: 12a 395529i bk1: 8a 395536i bk2: 0a 395564i bk3: 0a 395567i bk4: 20a 395515i bk5: 24a 395503i bk6: 64a 395416i bk7: 64a 395385i bk8: 64a 395420i bk9: 64a 395402i bk10: 64a 395422i bk11: 64a 395407i bk12: 64a 395417i bk13: 64a 395390i bk14: 64a 395414i bk15: 64a 395399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000487906

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5950, Miss = 176, Miss_rate = 0.030, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 4944, Miss = 174, Miss_rate = 0.035, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 5876, Miss = 176, Miss_rate = 0.030, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 4942, Miss = 174, Miss_rate = 0.035, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 4943, Miss = 176, Miss_rate = 0.036, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 6003, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 4932, Miss = 176, Miss_rate = 0.036, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 5935, Miss = 176, Miss_rate = 0.030, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 5951, Miss = 176, Miss_rate = 0.030, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 4853, Miss = 176, Miss_rate = 0.036, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 5896, Miss = 176, Miss_rate = 0.030, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 4838, Miss = 176, Miss_rate = 0.036, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 65063
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0324
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17710
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3223
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.059
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=254475
icnt_total_pkts_simt_to_mem=100483
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 130059
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 354785
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 1)
Accepted packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 1)
Injected flit rate average = 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 1)
Accepted flit rate average= 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 1)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.0922 (19 samples)
	minimum = 6 (19 samples)
	maximum = 139.895 (19 samples)
Network latency average = 13.1566 (19 samples)
	minimum = 6 (19 samples)
	maximum = 118.158 (19 samples)
Flit latency average = 10.1777 (19 samples)
	minimum = 6 (19 samples)
	maximum = 116.421 (19 samples)
Fragmentation average = 0.0282342 (19 samples)
	minimum = 0 (19 samples)
	maximum = 66.7368 (19 samples)
Injected packet rate average = 0.022718 (19 samples)
	minimum = 0.0124988 (19 samples)
	maximum = 0.0382418 (19 samples)
Accepted packet rate average = 0.022718 (19 samples)
	minimum = 0.0124988 (19 samples)
	maximum = 0.0382418 (19 samples)
Injected flit rate average = 0.0619864 (19 samples)
	minimum = 0.0196663 (19 samples)
	maximum = 0.166948 (19 samples)
Accepted flit rate average = 0.0619864 (19 samples)
	minimum = 0.0215954 (19 samples)
	maximum = 0.103026 (19 samples)
Injected packet size average = 2.72851 (19 samples)
Accepted packet size average = 2.72851 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 50 sec (50 sec)
gpgpu_simulation_rate = 515904 (inst/sec)
gpgpu_simulation_rate = 6065 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (9,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,303283)
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,303283)
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,303283)
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,303283)
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,303283)
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,303283)
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,303283)
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,303283)
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,303283)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23483,303283), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23763,303283), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23775,303283), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23793,303283), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23808,303283), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23828,303283), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23872,303283), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23886,303283), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23892,303283), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 10.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 20 
gpu_sim_cycle = 23893
gpu_sim_insn = 526896
gpu_ipc =      22.0523
gpu_tot_sim_cycle = 327176
gpu_tot_sim_insn = 26322115
gpu_tot_ipc =      80.4525
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 88668
gpu_stall_icnt2sh    = 236552
gpu_total_sim_rate=506194

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 532253
	L1I_total_cache_misses = 11321
	L1I_total_cache_miss_rate = 0.0213
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12613
L1D_cache:
	L1D_cache_core[0]: Access = 4811, Miss = 3232, Miss_rate = 0.672, Pending_hits = 65, Reservation_fails = 29966
	L1D_cache_core[1]: Access = 4840, Miss = 3245, Miss_rate = 0.670, Pending_hits = 81, Reservation_fails = 29715
	L1D_cache_core[2]: Access = 4792, Miss = 3292, Miss_rate = 0.687, Pending_hits = 50, Reservation_fails = 32224
	L1D_cache_core[3]: Access = 4954, Miss = 3407, Miss_rate = 0.688, Pending_hits = 58, Reservation_fails = 29985
	L1D_cache_core[4]: Access = 5226, Miss = 3436, Miss_rate = 0.657, Pending_hits = 139, Reservation_fails = 27242
	L1D_cache_core[5]: Access = 4665, Miss = 3180, Miss_rate = 0.682, Pending_hits = 81, Reservation_fails = 29310
	L1D_cache_core[6]: Access = 5097, Miss = 3381, Miss_rate = 0.663, Pending_hits = 99, Reservation_fails = 29442
	L1D_cache_core[7]: Access = 4713, Miss = 3224, Miss_rate = 0.684, Pending_hits = 52, Reservation_fails = 30023
	L1D_cache_core[8]: Access = 4713, Miss = 3262, Miss_rate = 0.692, Pending_hits = 37, Reservation_fails = 31200
	L1D_cache_core[9]: Access = 5033, Miss = 3405, Miss_rate = 0.677, Pending_hits = 72, Reservation_fails = 30212
	L1D_cache_core[10]: Access = 4826, Miss = 3240, Miss_rate = 0.671, Pending_hits = 97, Reservation_fails = 29321
	L1D_cache_core[11]: Access = 4681, Miss = 3188, Miss_rate = 0.681, Pending_hits = 63, Reservation_fails = 30284
	L1D_cache_core[12]: Access = 4747, Miss = 3212, Miss_rate = 0.677, Pending_hits = 57, Reservation_fails = 29763
	L1D_cache_core[13]: Access = 4875, Miss = 3316, Miss_rate = 0.680, Pending_hits = 55, Reservation_fails = 30330
	L1D_total_cache_accesses = 67973
	L1D_total_cache_misses = 46020
	L1D_total_cache_miss_rate = 0.6770
	L1D_total_cache_pending_hits = 1006
	L1D_total_cache_reservation_fails = 419017
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 380748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38269
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 520932
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11321
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
19686, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 870, 870, 870, 870, 870, 870, 870, 870, 696, 696, 696, 696, 696, 696, 696, 696, 
gpgpu_n_tot_thrd_icount = 31829792
gpgpu_n_tot_w_icount = 994681
gpgpu_n_stall_shd_mem = 613041
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 44376
gpgpu_n_mem_write_global = 17989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 799744
gpgpu_n_store_insn = 287824
gpgpu_n_shmem_insn = 5758160
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 163464
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 449577
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:773354	W0_Idle:2962670	W0_Scoreboard:1210423	W1:1764	W2:1659	W3:1554	W4:1449	W5:1344	W6:1239	W7:1134	W8:1029	W9:924	W10:819	W11:714	W12:609	W13:504	W14:399	W15:245	W16:313523	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:665772
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 355008 {8:44376,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1295208 {72:17989,}
traffic_breakdown_coretomem[INST_ACC_R] = 29952 {8:3744,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6035136 {136:44376,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143912 {8:17989,}
traffic_breakdown_memtocore[INST_ACC_R] = 509184 {136:3744,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=426732 n_nop=426018 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003281
n_activity=4151 dram_eff=0.3373
bk0: 12a 426693i bk1: 8a 426700i bk2: 0a 426728i bk3: 0a 426729i bk4: 20a 426682i bk5: 20a 426679i bk6: 64a 426554i bk7: 64a 426553i bk8: 64a 426556i bk9: 64a 426574i bk10: 64a 426565i bk11: 64a 426569i bk12: 64a 426534i bk13: 64a 426577i bk14: 64a 426486i bk15: 64a 426567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000463991
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=426732 n_nop=426018 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003281
n_activity=4309 dram_eff=0.3249
bk0: 12a 426693i bk1: 8a 426700i bk2: 0a 426728i bk3: 0a 426728i bk4: 20a 426674i bk5: 20a 426674i bk6: 64a 426564i bk7: 64a 426521i bk8: 64a 426591i bk9: 64a 426577i bk10: 64a 426591i bk11: 64a 426583i bk12: 64a 426586i bk13: 64a 426569i bk14: 64a 426583i bk15: 64a 426560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000405407
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=426732 n_nop=426014 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003299
n_activity=4167 dram_eff=0.3379
bk0: 12a 426693i bk1: 8a 426701i bk2: 0a 426730i bk3: 0a 426734i bk4: 20a 426680i bk5: 24a 426671i bk6: 64a 426565i bk7: 64a 426561i bk8: 64a 426585i bk9: 64a 426544i bk10: 64a 426572i bk11: 64a 426532i bk12: 64a 426583i bk13: 64a 426537i bk14: 64a 426582i bk15: 64a 426541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000527263
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=426732 n_nop=426014 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003299
n_activity=4363 dram_eff=0.3227
bk0: 12a 426692i bk1: 8a 426700i bk2: 0a 426727i bk3: 0a 426733i bk4: 20a 426681i bk5: 24a 426658i bk6: 64a 426571i bk7: 64a 426556i bk8: 64a 426586i bk9: 64a 426574i bk10: 64a 426579i bk11: 64a 426572i bk12: 64a 426576i bk13: 64a 426568i bk14: 64a 426584i bk15: 64a 426570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000635059
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=426732 n_nop=426014 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003299
n_activity=4115 dram_eff=0.3422
bk0: 12a 426693i bk1: 8a 426700i bk2: 0a 426728i bk3: 0a 426729i bk4: 20a 426681i bk5: 24a 426671i bk6: 64a 426565i bk7: 64a 426566i bk8: 64a 426570i bk9: 64a 426543i bk10: 64a 426567i bk11: 64a 426573i bk12: 64a 426552i bk13: 64a 426580i bk14: 64a 426507i bk15: 64a 426575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000463991
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=426732 n_nop=426014 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003299
n_activity=4379 dram_eff=0.3215
bk0: 12a 426693i bk1: 8a 426700i bk2: 0a 426728i bk3: 0a 426731i bk4: 20a 426679i bk5: 24a 426667i bk6: 64a 426580i bk7: 64a 426549i bk8: 64a 426584i bk9: 64a 426566i bk10: 64a 426586i bk11: 64a 426571i bk12: 64a 426581i bk13: 64a 426554i bk14: 64a 426578i bk15: 64a 426563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000452274

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5986, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 5020, Miss = 174, Miss_rate = 0.035, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 6058, Miss = 176, Miss_rate = 0.029, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 5009, Miss = 174, Miss_rate = 0.035, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 5019, Miss = 176, Miss_rate = 0.035, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 6021, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 5008, Miss = 176, Miss_rate = 0.035, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 6108, Miss = 176, Miss_rate = 0.029, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 5987, Miss = 176, Miss_rate = 0.029, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 4915, Miss = 176, Miss_rate = 0.036, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 6078, Miss = 176, Miss_rate = 0.029, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 4900, Miss = 176, Miss_rate = 0.036, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 66109
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0319
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41912
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17989
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3574
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=258589
icnt_total_pkts_simt_to_mem=102087
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.33031
	minimum = 6
	maximum = 28
Network latency average = 8.14579
	minimum = 6
	maximum = 26
Slowest packet = 130134
Flit latency average = 6.55806
	minimum = 6
	maximum = 22
Slowest flit = 354966
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00336758
	minimum = 0 (at node 0)
	maximum = 0.00761729 (at node 16)
Accepted packet rate average = 0.00336758
	minimum = 0 (at node 0)
	maximum = 0.00761729 (at node 16)
Injected flit rate average = 0.0092045
	minimum = 0 (at node 0)
	maximum = 0.0292136 (at node 16)
Accepted flit rate average= 0.0092045
	minimum = 0 (at node 0)
	maximum = 0.0195036 (at node 3)
Injected packet length average = 2.73327
Accepted packet length average = 2.73327
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.7041 (20 samples)
	minimum = 6 (20 samples)
	maximum = 134.3 (20 samples)
Network latency average = 12.9061 (20 samples)
	minimum = 6 (20 samples)
	maximum = 113.55 (20 samples)
Flit latency average = 9.99669 (20 samples)
	minimum = 6 (20 samples)
	maximum = 111.7 (20 samples)
Fragmentation average = 0.0268225 (20 samples)
	minimum = 0 (20 samples)
	maximum = 63.4 (20 samples)
Injected packet rate average = 0.0217505 (20 samples)
	minimum = 0.0118738 (20 samples)
	maximum = 0.0367106 (20 samples)
Accepted packet rate average = 0.0217505 (20 samples)
	minimum = 0.0118738 (20 samples)
	maximum = 0.0367106 (20 samples)
Injected flit rate average = 0.0593473 (20 samples)
	minimum = 0.018683 (20 samples)
	maximum = 0.160061 (20 samples)
Accepted flit rate average = 0.0593473 (20 samples)
	minimum = 0.0205156 (20 samples)
	maximum = 0.0988495 (20 samples)
Injected packet size average = 2.72855 (20 samples)
Accepted packet size average = 2.72855 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 52 sec (52 sec)
gpgpu_simulation_rate = 506194 (inst/sec)
gpgpu_simulation_rate = 6291 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (9,9,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,327176)
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,327176)
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,327176)
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,327176)
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,327176)
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,327176)
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,327176)
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,327176)
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,327176)
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,327176)
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,327176)
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,327176)
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,327176)
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,327176)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,327176)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,327176)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,327176)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,327176)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,327176)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,327176)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,327176)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,327176)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,327176)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,327176)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,327176)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,327176)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,327176)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,327176)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,327176)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,327176)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,327176)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,327176)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,327176)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,327176)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,327176)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,327176)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,327176)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,327176)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,327176)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,327176)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,327176)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,327176)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,327176)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,327176)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,327176)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,327176)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,327176)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,327176)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,327176)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,327176)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,327176)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,327176)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,327176)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,327176)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,327176)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,327176)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,327176)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,327176)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,327176)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,327176)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,327176)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,327176)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,327176)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,327176)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,327176)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,327176)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,327176)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,327176)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,327176)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,327176)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,327176)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,327176)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,327176)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,327176)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,327176)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,327176)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,327176)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,327176)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,327176)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,327176)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,327176)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3039,327176), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3123,327176), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3329,327176), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3397,327176), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3521,327176), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3765,327176), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3777,327176), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3834,327176), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3870,327176), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4106,327176), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4293,327176), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4294,327176), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4442,327176), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4624,327176), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4650,327176), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4743,327176), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4839,327176), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4857,327176), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4875,327176), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4881,327176), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4895,327176), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4913,327176), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4935,327176), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4965,327176), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5033,327176), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5065,327176), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5145,327176), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5157,327176), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5157,327176), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5165,327176), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5194,327176), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5221,327176), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5247,327176), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5269,327176), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5277,327176), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5284,327176), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5287,327176), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5287,327176), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5347,327176), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5349,327176), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5395,327176), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5418,327176), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5419,327176), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5427,327176), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5488,327176), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5529,327176), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5537,327176), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5547,327176), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5553,327176), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5565,327176), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5565,327176), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5583,327176), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5604,327176), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5658,327176), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5712,327176), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5762,327176), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5824,327176), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5863,327176), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5866,327176), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5868,327176), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5916,327176), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5934,327176), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5946,327176), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5948,327176), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5950,327176), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6056,327176), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6100,327176), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6125,327176), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6138,327176), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (6148,327176), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6205,327176), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6256,327176), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6318,327176), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6320,327176), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6328,327176), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6387,327176), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6437,327176), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6466,327176), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6484,327176), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (6489,327176), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6690,327176), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 7.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 21 
gpu_sim_cycle = 6691
gpu_sim_insn = 1804032
gpu_ipc =     269.6207
gpu_tot_sim_cycle = 333867
gpu_tot_sim_insn = 28126147
gpu_tot_ipc =      84.2436
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 95377
gpu_stall_icnt2sh    = 255691
gpu_total_sim_rate=511384

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 561759
	L1I_total_cache_misses = 12315
	L1I_total_cache_miss_rate = 0.0219
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13849
L1D_cache:
	L1D_cache_core[0]: Access = 5195, Miss = 3508, Miss_rate = 0.675, Pending_hits = 65, Reservation_fails = 32865
	L1D_cache_core[1]: Access = 5224, Miss = 3504, Miss_rate = 0.671, Pending_hits = 81, Reservation_fails = 33097
	L1D_cache_core[2]: Access = 5176, Miss = 3560, Miss_rate = 0.688, Pending_hits = 50, Reservation_fails = 35612
	L1D_cache_core[3]: Access = 5338, Miss = 3671, Miss_rate = 0.688, Pending_hits = 58, Reservation_fails = 33212
	L1D_cache_core[4]: Access = 5610, Miss = 3699, Miss_rate = 0.659, Pending_hits = 139, Reservation_fails = 30808
	L1D_cache_core[5]: Access = 5049, Miss = 3453, Miss_rate = 0.684, Pending_hits = 81, Reservation_fails = 32771
	L1D_cache_core[6]: Access = 5481, Miss = 3639, Miss_rate = 0.664, Pending_hits = 99, Reservation_fails = 32825
	L1D_cache_core[7]: Access = 5097, Miss = 3495, Miss_rate = 0.686, Pending_hits = 52, Reservation_fails = 33834
	L1D_cache_core[8]: Access = 5033, Miss = 3474, Miss_rate = 0.690, Pending_hits = 37, Reservation_fails = 33778
	L1D_cache_core[9]: Access = 5353, Miss = 3635, Miss_rate = 0.679, Pending_hits = 72, Reservation_fails = 33186
	L1D_cache_core[10]: Access = 5146, Miss = 3464, Miss_rate = 0.673, Pending_hits = 97, Reservation_fails = 32608
	L1D_cache_core[11]: Access = 5065, Miss = 3463, Miss_rate = 0.684, Pending_hits = 63, Reservation_fails = 32902
	L1D_cache_core[12]: Access = 5131, Miss = 3484, Miss_rate = 0.679, Pending_hits = 57, Reservation_fails = 31843
	L1D_cache_core[13]: Access = 5259, Miss = 3572, Miss_rate = 0.679, Pending_hits = 55, Reservation_fails = 32429
	L1D_total_cache_accesses = 73157
	L1D_total_cache_misses = 49621
	L1D_total_cache_miss_rate = 0.6783
	L1D_total_cache_pending_hits = 1006
	L1D_total_cache_reservation_fails = 461770
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 420320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 549444
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12315
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13849
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
19773, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 33633824
gpgpu_n_tot_w_icount = 1051057
gpgpu_n_stall_shd_mem = 658386
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 47921
gpgpu_n_mem_write_global = 19285
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 861952
gpgpu_n_store_insn = 308560
gpgpu_n_shmem_insn = 6172880
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 163464
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 494922
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:852999	W0_Idle:2975419	W0_Scoreboard:1226929	W1:1764	W2:1659	W3:1554	W4:1449	W5:1344	W6:1239	W7:1134	W8:1029	W9:924	W10:819	W11:714	W12:609	W13:504	W14:399	W15:245	W16:313523	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:722148
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 383368 {8:47921,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1388520 {72:19285,}
traffic_breakdown_coretomem[INST_ACC_R] = 30360 {8:3795,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6517256 {136:47921,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 154280 {8:19285,}
traffic_breakdown_memtocore[INST_ACC_R] = 516120 {136:3795,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435459 n_nop=434745 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003215
n_activity=4151 dram_eff=0.3373
bk0: 12a 435420i bk1: 8a 435427i bk2: 0a 435455i bk3: 0a 435456i bk4: 20a 435409i bk5: 20a 435406i bk6: 64a 435281i bk7: 64a 435280i bk8: 64a 435283i bk9: 64a 435301i bk10: 64a 435292i bk11: 64a 435296i bk12: 64a 435261i bk13: 64a 435304i bk14: 64a 435213i bk15: 64a 435294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000454693
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435459 n_nop=434745 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003215
n_activity=4309 dram_eff=0.3249
bk0: 12a 435420i bk1: 8a 435427i bk2: 0a 435455i bk3: 0a 435455i bk4: 20a 435401i bk5: 20a 435401i bk6: 64a 435291i bk7: 64a 435248i bk8: 64a 435318i bk9: 64a 435304i bk10: 64a 435318i bk11: 64a 435310i bk12: 64a 435313i bk13: 64a 435296i bk14: 64a 435310i bk15: 64a 435287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000397282
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435459 n_nop=434741 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003233
n_activity=4167 dram_eff=0.3379
bk0: 12a 435420i bk1: 8a 435428i bk2: 0a 435457i bk3: 0a 435461i bk4: 20a 435407i bk5: 24a 435398i bk6: 64a 435292i bk7: 64a 435288i bk8: 64a 435312i bk9: 64a 435271i bk10: 64a 435299i bk11: 64a 435259i bk12: 64a 435310i bk13: 64a 435264i bk14: 64a 435309i bk15: 64a 435268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000516696
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435459 n_nop=434741 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003233
n_activity=4363 dram_eff=0.3227
bk0: 12a 435419i bk1: 8a 435427i bk2: 0a 435454i bk3: 0a 435460i bk4: 20a 435408i bk5: 24a 435385i bk6: 64a 435298i bk7: 64a 435283i bk8: 64a 435313i bk9: 64a 435301i bk10: 64a 435306i bk11: 64a 435299i bk12: 64a 435303i bk13: 64a 435295i bk14: 64a 435311i bk15: 64a 435297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000622332
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435459 n_nop=434741 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003233
n_activity=4115 dram_eff=0.3422
bk0: 12a 435420i bk1: 8a 435427i bk2: 0a 435455i bk3: 0a 435456i bk4: 20a 435408i bk5: 24a 435398i bk6: 64a 435292i bk7: 64a 435293i bk8: 64a 435297i bk9: 64a 435270i bk10: 64a 435294i bk11: 64a 435300i bk12: 64a 435279i bk13: 64a 435307i bk14: 64a 435234i bk15: 64a 435302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000454693
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435459 n_nop=434741 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003233
n_activity=4379 dram_eff=0.3215
bk0: 12a 435420i bk1: 8a 435427i bk2: 0a 435455i bk3: 0a 435458i bk4: 20a 435406i bk5: 24a 435394i bk6: 64a 435307i bk7: 64a 435276i bk8: 64a 435311i bk9: 64a 435293i bk10: 64a 435313i bk11: 64a 435298i bk12: 64a 435308i bk13: 64a 435281i bk14: 64a 435305i bk15: 64a 435290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000443211

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5986, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 5532, Miss = 174, Miss_rate = 0.031, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 6627, Miss = 176, Miss_rate = 0.027, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 5536, Miss = 174, Miss_rate = 0.031, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 5529, Miss = 176, Miss_rate = 0.032, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 6041, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 5521, Miss = 176, Miss_rate = 0.032, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 6707, Miss = 176, Miss_rate = 0.026, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 5987, Miss = 176, Miss_rate = 0.029, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 5449, Miss = 176, Miss_rate = 0.032, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 6649, Miss = 176, Miss_rate = 0.026, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 5437, Miss = 176, Miss_rate = 0.032, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 71001
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0297
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19285
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3625
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.059
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=277865
icnt_total_pkts_simt_to_mem=109571
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 27.2098
	minimum = 6
	maximum = 282
Network latency average = 19.9179
	minimum = 6
	maximum = 268
Slowest packet = 138308
Flit latency average = 16.5747
	minimum = 6
	maximum = 268
Slowest flit = 378414
Fragmentation average = 0.0711365
	minimum = 0
	maximum = 152
Injected packet rate average = 0.0562409
	minimum = 0 (at node 14)
	maximum = 0.0895232 (at node 21)
Accepted packet rate average = 0.0562409
	minimum = 0 (at node 14)
	maximum = 0.0895232 (at node 21)
Injected flit rate average = 0.153823
	minimum = 0 (at node 14)
	maximum = 0.418921 (at node 21)
Accepted flit rate average= 0.153823
	minimum = 0 (at node 14)
	maximum = 0.220595 (at node 5)
Injected packet length average = 2.73508
Accepted packet length average = 2.73508
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.252 (21 samples)
	minimum = 6 (21 samples)
	maximum = 141.333 (21 samples)
Network latency average = 13.24 (21 samples)
	minimum = 6 (21 samples)
	maximum = 120.905 (21 samples)
Flit latency average = 10.3099 (21 samples)
	minimum = 6 (21 samples)
	maximum = 119.143 (21 samples)
Fragmentation average = 0.0289327 (21 samples)
	minimum = 0 (21 samples)
	maximum = 67.619 (21 samples)
Injected packet rate average = 0.0233929 (21 samples)
	minimum = 0.0113084 (21 samples)
	maximum = 0.0392255 (21 samples)
Accepted packet rate average = 0.0233929 (21 samples)
	minimum = 0.0113084 (21 samples)
	maximum = 0.0392255 (21 samples)
Injected flit rate average = 0.0638461 (21 samples)
	minimum = 0.0177933 (21 samples)
	maximum = 0.172388 (21 samples)
Accepted flit rate average = 0.0638461 (21 samples)
	minimum = 0.0195387 (21 samples)
	maximum = 0.104647 (21 samples)
Injected packet size average = 2.72929 (21 samples)
Accepted packet size average = 2.72929 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 55 sec (55 sec)
gpgpu_simulation_rate = 511384 (inst/sec)
gpgpu_simulation_rate = 6070 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,333867)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12701,333867), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 22 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 8.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 22 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 346569
gpu_tot_sim_insn = 28145384
gpu_tot_ipc =      81.2115
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 95377
gpu_stall_icnt2sh    = 255691
gpu_total_sim_rate=511734

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 563259
	L1I_total_cache_misses = 12331
	L1I_total_cache_miss_rate = 0.0219
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13849
L1D_cache:
	L1D_cache_core[0]: Access = 5195, Miss = 3508, Miss_rate = 0.675, Pending_hits = 65, Reservation_fails = 32865
	L1D_cache_core[1]: Access = 5224, Miss = 3504, Miss_rate = 0.671, Pending_hits = 81, Reservation_fails = 33097
	L1D_cache_core[2]: Access = 5176, Miss = 3560, Miss_rate = 0.688, Pending_hits = 50, Reservation_fails = 35612
	L1D_cache_core[3]: Access = 5338, Miss = 3671, Miss_rate = 0.688, Pending_hits = 58, Reservation_fails = 33212
	L1D_cache_core[4]: Access = 5610, Miss = 3699, Miss_rate = 0.659, Pending_hits = 139, Reservation_fails = 30808
	L1D_cache_core[5]: Access = 5049, Miss = 3453, Miss_rate = 0.684, Pending_hits = 81, Reservation_fails = 32771
	L1D_cache_core[6]: Access = 5481, Miss = 3639, Miss_rate = 0.664, Pending_hits = 99, Reservation_fails = 32825
	L1D_cache_core[7]: Access = 5097, Miss = 3495, Miss_rate = 0.686, Pending_hits = 52, Reservation_fails = 33834
	L1D_cache_core[8]: Access = 5064, Miss = 3490, Miss_rate = 0.689, Pending_hits = 37, Reservation_fails = 33778
	L1D_cache_core[9]: Access = 5353, Miss = 3635, Miss_rate = 0.679, Pending_hits = 72, Reservation_fails = 33186
	L1D_cache_core[10]: Access = 5146, Miss = 3464, Miss_rate = 0.673, Pending_hits = 97, Reservation_fails = 32608
	L1D_cache_core[11]: Access = 5065, Miss = 3463, Miss_rate = 0.684, Pending_hits = 63, Reservation_fails = 32902
	L1D_cache_core[12]: Access = 5131, Miss = 3484, Miss_rate = 0.679, Pending_hits = 57, Reservation_fails = 31843
	L1D_cache_core[13]: Access = 5259, Miss = 3572, Miss_rate = 0.679, Pending_hits = 55, Reservation_fails = 32429
	L1D_total_cache_accesses = 73188
	L1D_total_cache_misses = 49637
	L1D_total_cache_miss_rate = 0.6782
	L1D_total_cache_pending_hits = 1006
	L1D_total_cache_reservation_fails = 461770
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 420320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 550928
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12331
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13849
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
19773, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 33717376
gpgpu_n_tot_w_icount = 1053668
gpgpu_n_stall_shd_mem = 658890
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 47937
gpgpu_n_mem_write_global = 19300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 862208
gpgpu_n_store_insn = 308800
gpgpu_n_shmem_insn = 6176384
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 163968
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 494922
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:852999	W0_Idle:2992293	W0_Scoreboard:1232874	W1:2016	W2:1896	W3:1776	W4:1656	W5:1536	W6:1416	W7:1296	W8:1176	W9:1056	W10:936	W11:816	W12:696	W13:576	W14:456	W15:280	W16:313936	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:722148
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 383496 {8:47937,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1389600 {72:19300,}
traffic_breakdown_coretomem[INST_ACC_R] = 30488 {8:3811,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6519432 {136:47937,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 154400 {8:19300,}
traffic_breakdown_memtocore[INST_ACC_R] = 518296 {136:3811,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=452026 n_nop=451312 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003097
n_activity=4151 dram_eff=0.3373
bk0: 12a 451987i bk1: 8a 451994i bk2: 0a 452022i bk3: 0a 452023i bk4: 20a 451976i bk5: 20a 451973i bk6: 64a 451848i bk7: 64a 451847i bk8: 64a 451850i bk9: 64a 451868i bk10: 64a 451859i bk11: 64a 451863i bk12: 64a 451828i bk13: 64a 451871i bk14: 64a 451780i bk15: 64a 451861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000438028
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=452026 n_nop=451312 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003097
n_activity=4309 dram_eff=0.3249
bk0: 12a 451987i bk1: 8a 451994i bk2: 0a 452022i bk3: 0a 452022i bk4: 20a 451968i bk5: 20a 451968i bk6: 64a 451858i bk7: 64a 451815i bk8: 64a 451885i bk9: 64a 451871i bk10: 64a 451885i bk11: 64a 451877i bk12: 64a 451880i bk13: 64a 451863i bk14: 64a 451877i bk15: 64a 451854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000382721
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=452026 n_nop=451308 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003115
n_activity=4167 dram_eff=0.3379
bk0: 12a 451987i bk1: 8a 451995i bk2: 0a 452024i bk3: 0a 452028i bk4: 20a 451974i bk5: 24a 451965i bk6: 64a 451859i bk7: 64a 451855i bk8: 64a 451879i bk9: 64a 451838i bk10: 64a 451866i bk11: 64a 451826i bk12: 64a 451877i bk13: 64a 451831i bk14: 64a 451876i bk15: 64a 451835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000497759
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=452026 n_nop=451308 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003115
n_activity=4363 dram_eff=0.3227
bk0: 12a 451986i bk1: 8a 451994i bk2: 0a 452021i bk3: 0a 452027i bk4: 20a 451975i bk5: 24a 451952i bk6: 64a 451865i bk7: 64a 451850i bk8: 64a 451880i bk9: 64a 451868i bk10: 64a 451873i bk11: 64a 451866i bk12: 64a 451870i bk13: 64a 451862i bk14: 64a 451878i bk15: 64a 451864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000599523
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=452026 n_nop=451308 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003115
n_activity=4115 dram_eff=0.3422
bk0: 12a 451987i bk1: 8a 451994i bk2: 0a 452022i bk3: 0a 452023i bk4: 20a 451975i bk5: 24a 451965i bk6: 64a 451859i bk7: 64a 451860i bk8: 64a 451864i bk9: 64a 451837i bk10: 64a 451861i bk11: 64a 451867i bk12: 64a 451846i bk13: 64a 451874i bk14: 64a 451801i bk15: 64a 451869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000438028
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=452026 n_nop=451308 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003115
n_activity=4379 dram_eff=0.3215
bk0: 12a 451987i bk1: 8a 451994i bk2: 0a 452022i bk3: 0a 452025i bk4: 20a 451973i bk5: 24a 451961i bk6: 64a 451874i bk7: 64a 451843i bk8: 64a 451878i bk9: 64a 451860i bk10: 64a 451880i bk11: 64a 451865i bk12: 64a 451875i bk13: 64a 451848i bk14: 64a 451872i bk15: 64a 451857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000426967

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5988, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 5532, Miss = 174, Miss_rate = 0.031, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 6640, Miss = 176, Miss_rate = 0.027, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 5536, Miss = 174, Miss_rate = 0.031, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 5531, Miss = 176, Miss_rate = 0.032, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 6041, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 5523, Miss = 176, Miss_rate = 0.032, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 6717, Miss = 176, Miss_rate = 0.026, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 5989, Miss = 176, Miss_rate = 0.029, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 5451, Miss = 176, Miss_rate = 0.032, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 6661, Miss = 176, Miss_rate = 0.026, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 5439, Miss = 176, Miss_rate = 0.032, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 71048
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0297
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19300
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3641
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=278040
icnt_total_pkts_simt_to_mem=109648
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 142029
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 387515
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 8)
Accepted packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 8)
Injected flit rate average = 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 8)
Accepted flit rate average= 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 8)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8673 (22 samples)
	minimum = 6 (22 samples)
	maximum = 135.455 (22 samples)
Network latency average = 12.9916 (22 samples)
	minimum = 6 (22 samples)
	maximum = 115.955 (22 samples)
Flit latency average = 10.1178 (22 samples)
	minimum = 6 (22 samples)
	maximum = 114.091 (22 samples)
Fragmentation average = 0.0276176 (22 samples)
	minimum = 0 (22 samples)
	maximum = 64.5455 (22 samples)
Injected packet rate average = 0.0223425 (22 samples)
	minimum = 0.0107944 (22 samples)
	maximum = 0.0376107 (22 samples)
Accepted packet rate average = 0.0223425 (22 samples)
	minimum = 0.0107944 (22 samples)
	maximum = 0.0376107 (22 samples)
Injected flit rate average = 0.0609787 (22 samples)
	minimum = 0.0169845 (22 samples)
	maximum = 0.164828 (22 samples)
Accepted flit rate average = 0.0609787 (22 samples)
	minimum = 0.0186506 (22 samples)
	maximum = 0.100516 (22 samples)
Injected packet size average = 2.72927 (22 samples)
Accepted packet size average = 2.72927 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 55 sec (55 sec)
gpgpu_simulation_rate = 511734 (inst/sec)
gpgpu_simulation_rate = 6301 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (8,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,346569)
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,346569)
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,346569)
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,346569)
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,346569)
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,346569)
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,346569)
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,346569)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23729,346569), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23737,346569), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23758,346569), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23771,346569), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23786,346569), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23795,346569), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23804,346569), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23813,346569), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 2.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 23 
gpu_sim_cycle = 23814
gpu_sim_insn = 468352
gpu_ipc =      19.6671
gpu_tot_sim_cycle = 370383
gpu_tot_sim_insn = 28613736
gpu_tot_ipc =      77.2545
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 95377
gpu_stall_icnt2sh    = 255776
gpu_total_sim_rate=501995

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 580179
	L1I_total_cache_misses = 12643
	L1I_total_cache_miss_rate = 0.0218
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13849
L1D_cache:
	L1D_cache_core[0]: Access = 5274, Miss = 3556, Miss_rate = 0.674, Pending_hits = 65, Reservation_fails = 32865
	L1D_cache_core[1]: Access = 5303, Miss = 3552, Miss_rate = 0.670, Pending_hits = 81, Reservation_fails = 33097
	L1D_cache_core[2]: Access = 5255, Miss = 3608, Miss_rate = 0.687, Pending_hits = 50, Reservation_fails = 35612
	L1D_cache_core[3]: Access = 5338, Miss = 3671, Miss_rate = 0.688, Pending_hits = 58, Reservation_fails = 33212
	L1D_cache_core[4]: Access = 5610, Miss = 3699, Miss_rate = 0.659, Pending_hits = 139, Reservation_fails = 30808
	L1D_cache_core[5]: Access = 5049, Miss = 3453, Miss_rate = 0.684, Pending_hits = 81, Reservation_fails = 32771
	L1D_cache_core[6]: Access = 5481, Miss = 3639, Miss_rate = 0.664, Pending_hits = 99, Reservation_fails = 32825
	L1D_cache_core[7]: Access = 5097, Miss = 3495, Miss_rate = 0.686, Pending_hits = 52, Reservation_fails = 33834
	L1D_cache_core[8]: Access = 5064, Miss = 3490, Miss_rate = 0.689, Pending_hits = 37, Reservation_fails = 33778
	L1D_cache_core[9]: Access = 5432, Miss = 3683, Miss_rate = 0.678, Pending_hits = 72, Reservation_fails = 33186
	L1D_cache_core[10]: Access = 5225, Miss = 3512, Miss_rate = 0.672, Pending_hits = 97, Reservation_fails = 32608
	L1D_cache_core[11]: Access = 5144, Miss = 3511, Miss_rate = 0.683, Pending_hits = 63, Reservation_fails = 32902
	L1D_cache_core[12]: Access = 5210, Miss = 3532, Miss_rate = 0.678, Pending_hits = 57, Reservation_fails = 31843
	L1D_cache_core[13]: Access = 5338, Miss = 3620, Miss_rate = 0.678, Pending_hits = 55, Reservation_fails = 32429
	L1D_total_cache_accesses = 73820
	L1D_total_cache_misses = 50021
	L1D_total_cache_miss_rate = 0.6776
	L1D_total_cache_pending_hits = 1006
	L1D_total_cache_reservation_fails = 461770
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 420320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 567536
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12643
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13849
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
23484, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 34667392
gpgpu_n_tot_w_icount = 1083356
gpgpu_n_stall_shd_mem = 674122
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 48321
gpgpu_n_mem_write_global = 19548
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 868352
gpgpu_n_store_insn = 312768
gpgpu_n_shmem_insn = 6256768
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 179200
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 494922
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:852999	W0_Idle:3247466	W0_Scoreboard:1328427	W1:2016	W2:1896	W3:1776	W4:1656	W5:1536	W6:1416	W7:1296	W8:1176	W9:1056	W10:936	W11:816	W12:696	W13:576	W14:456	W15:280	W16:343520	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:722252
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 386568 {8:48321,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1407456 {72:19548,}
traffic_breakdown_coretomem[INST_ACC_R] = 32984 {8:4123,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6571656 {136:48321,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 156384 {8:19548,}
traffic_breakdown_memtocore[INST_ACC_R] = 560728 {136:4123,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483087 n_nop=482373 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002898
n_activity=4151 dram_eff=0.3373
bk0: 12a 483048i bk1: 8a 483055i bk2: 0a 483083i bk3: 0a 483084i bk4: 20a 483037i bk5: 20a 483034i bk6: 64a 482909i bk7: 64a 482908i bk8: 64a 482911i bk9: 64a 482929i bk10: 64a 482920i bk11: 64a 482924i bk12: 64a 482889i bk13: 64a 482932i bk14: 64a 482841i bk15: 64a 482922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000409864
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483087 n_nop=482373 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002898
n_activity=4309 dram_eff=0.3249
bk0: 12a 483048i bk1: 8a 483055i bk2: 0a 483083i bk3: 0a 483083i bk4: 20a 483029i bk5: 20a 483029i bk6: 64a 482919i bk7: 64a 482876i bk8: 64a 482946i bk9: 64a 482932i bk10: 64a 482946i bk11: 64a 482938i bk12: 64a 482941i bk13: 64a 482924i bk14: 64a 482938i bk15: 64a 482915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000358114
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483087 n_nop=482369 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002915
n_activity=4167 dram_eff=0.3379
bk0: 12a 483048i bk1: 8a 483056i bk2: 0a 483085i bk3: 0a 483089i bk4: 20a 483035i bk5: 24a 483026i bk6: 64a 482920i bk7: 64a 482916i bk8: 64a 482940i bk9: 64a 482899i bk10: 64a 482927i bk11: 64a 482887i bk12: 64a 482938i bk13: 64a 482892i bk14: 64a 482937i bk15: 64a 482896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000465755
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483087 n_nop=482369 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002915
n_activity=4363 dram_eff=0.3227
bk0: 12a 483047i bk1: 8a 483055i bk2: 0a 483082i bk3: 0a 483088i bk4: 20a 483036i bk5: 24a 483013i bk6: 64a 482926i bk7: 64a 482911i bk8: 64a 482941i bk9: 64a 482929i bk10: 64a 482934i bk11: 64a 482927i bk12: 64a 482931i bk13: 64a 482923i bk14: 64a 482939i bk15: 64a 482925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000560976
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483087 n_nop=482369 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002915
n_activity=4115 dram_eff=0.3422
bk0: 12a 483048i bk1: 8a 483055i bk2: 0a 483083i bk3: 0a 483084i bk4: 20a 483036i bk5: 24a 483026i bk6: 64a 482920i bk7: 64a 482921i bk8: 64a 482925i bk9: 64a 482898i bk10: 64a 482922i bk11: 64a 482928i bk12: 64a 482907i bk13: 64a 482935i bk14: 64a 482862i bk15: 64a 482930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000409864
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483087 n_nop=482369 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002915
n_activity=4379 dram_eff=0.3215
bk0: 12a 483048i bk1: 8a 483055i bk2: 0a 483083i bk3: 0a 483086i bk4: 20a 483034i bk5: 24a 483022i bk6: 64a 482935i bk7: 64a 482904i bk8: 64a 482939i bk9: 64a 482921i bk10: 64a 482941i bk11: 64a 482926i bk12: 64a 482936i bk13: 64a 482909i bk14: 64a 482933i bk15: 64a 482918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000399514

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6020, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 5604, Miss = 174, Miss_rate = 0.031, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 6804, Miss = 176, Miss_rate = 0.026, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 5600, Miss = 174, Miss_rate = 0.031, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 5607, Miss = 176, Miss_rate = 0.031, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 6057, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 5599, Miss = 176, Miss_rate = 0.031, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 6859, Miss = 176, Miss_rate = 0.026, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 6021, Miss = 176, Miss_rate = 0.029, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 5507, Miss = 176, Miss_rate = 0.032, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 6819, Miss = 176, Miss_rate = 0.026, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 5495, Miss = 176, Miss_rate = 0.032, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 71992
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0293
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45857
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19548
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3953
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=281768
icnt_total_pkts_simt_to_mem=111088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.26642
	minimum = 6
	maximum = 28
Network latency average = 8.10222
	minimum = 6
	maximum = 27
Slowest packet = 142993
Flit latency average = 6.49439
	minimum = 6
	maximum = 23
Slowest flit = 390361
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00304927
	minimum = 0 (at node 3)
	maximum = 0.00688671 (at node 16)
Accepted packet rate average = 0.00304927
	minimum = 0 (at node 3)
	maximum = 0.00688671 (at node 16)
Injected flit rate average = 0.00834674
	minimum = 0 (at node 3)
	maximum = 0.0273789 (at node 16)
Accepted flit rate average= 0.00834674
	minimum = 0 (at node 3)
	maximum = 0.0195683 (at node 0)
Injected packet length average = 2.73729
Accepted packet length average = 2.73729
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.5368 (23 samples)
	minimum = 6 (23 samples)
	maximum = 130.783 (23 samples)
Network latency average = 12.7791 (23 samples)
	minimum = 6 (23 samples)
	maximum = 112.087 (23 samples)
Flit latency average = 9.96027 (23 samples)
	minimum = 6 (23 samples)
	maximum = 110.13 (23 samples)
Fragmentation average = 0.0264168 (23 samples)
	minimum = 0 (23 samples)
	maximum = 61.7391 (23 samples)
Injected packet rate average = 0.0215037 (23 samples)
	minimum = 0.0103251 (23 samples)
	maximum = 0.0362749 (23 samples)
Accepted packet rate average = 0.0215037 (23 samples)
	minimum = 0.0103251 (23 samples)
	maximum = 0.0362749 (23 samples)
Injected flit rate average = 0.0586904 (23 samples)
	minimum = 0.0162461 (23 samples)
	maximum = 0.158852 (23 samples)
Accepted flit rate average = 0.0586904 (23 samples)
	minimum = 0.0178397 (23 samples)
	maximum = 0.096997 (23 samples)
Injected packet size average = 2.72932 (23 samples)
Accepted packet size average = 2.72932 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 57 sec (57 sec)
gpgpu_simulation_rate = 501995 (inst/sec)
gpgpu_simulation_rate = 6497 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,370383)
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,370383)
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,370383)
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,370383)
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,370383)
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,370383)
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,370383)
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,370383)
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,370383)
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,370383)
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,370383)
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,370383)
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,370383)
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,370383)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,370383)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,370383)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,370383)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,370383)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,370383)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,370383)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,370383)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,370383)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,370383)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,370383)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,370383)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,370383)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,370383)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,370383)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,370383)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,370383)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,370383)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,370383)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,370383)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,370383)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,370383)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,370383)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,370383)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,370383)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,370383)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,370383)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,370383)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,370383)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,370383)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,370383)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,370383)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,370383)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,370383)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,370383)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,370383)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,370383)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,370383)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,370383)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,370383)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,370383)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,370383)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,370383)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,370383)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,370383)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,370383)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,370383)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,370383)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,370383)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,370383)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,370383)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2587,370383), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2667,370383), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2703,370383), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2733,370383), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2943,370383), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3077,370383), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3148,370383), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3156,370383), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3167,370383), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3207,370383), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3404,370383), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3542,370383), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3556,370383), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3562,370383), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3622,370383), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3928,370383), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3972,370383), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4046,370383), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4076,370383), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4102,370383), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4123,370383), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4126,370383), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4201,370383), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4205,370383), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4242,370383), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4243,370383), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4255,370383), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4259,370383), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4304,370383), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4318,370383), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4324,370383), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4334,370383), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4336,370383), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4350,370383), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4408,370383), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4412,370383), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4415,370383), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4420,370383), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4440,370383), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4467,370383), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4472,370383), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4501,370383), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4523,370383), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4525,370383), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4528,370383), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4547,370383), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4591,370383), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4633,370383), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4683,370383), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4697,370383), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4714,370383), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4774,370383), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4775,370383), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4778,370383), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4787,370383), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4811,370383), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4850,370383), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4858,370383), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4866,370383), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4898,370383), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4973,370383), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5146,370383), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5253,370383), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5303,370383), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 8.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 24 
gpu_sim_cycle = 5304
gpu_sim_insn = 1425408
gpu_ipc =     268.7421
gpu_tot_sim_cycle = 375687
gpu_tot_sim_insn = 30039144
gpu_tot_ipc =      79.9579
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 101208
gpu_stall_icnt2sh    = 272861
gpu_total_sim_rate=509138

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 603560
	L1I_total_cache_misses = 13496
	L1I_total_cache_miss_rate = 0.0224
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14293
L1D_cache:
	L1D_cache_core[0]: Access = 5530, Miss = 3747, Miss_rate = 0.678, Pending_hits = 65, Reservation_fails = 35348
	L1D_cache_core[1]: Access = 5559, Miss = 3743, Miss_rate = 0.673, Pending_hits = 81, Reservation_fails = 35473
	L1D_cache_core[2]: Access = 5511, Miss = 3799, Miss_rate = 0.689, Pending_hits = 50, Reservation_fails = 38190
	L1D_cache_core[3]: Access = 5658, Miss = 3905, Miss_rate = 0.690, Pending_hits = 58, Reservation_fails = 34826
	L1D_cache_core[4]: Access = 5930, Miss = 3929, Miss_rate = 0.663, Pending_hits = 139, Reservation_fails = 32424
	L1D_cache_core[5]: Access = 5369, Miss = 3683, Miss_rate = 0.686, Pending_hits = 81, Reservation_fails = 34334
	L1D_cache_core[6]: Access = 5801, Miss = 3869, Miss_rate = 0.667, Pending_hits = 99, Reservation_fails = 34520
	L1D_cache_core[7]: Access = 5417, Miss = 3725, Miss_rate = 0.688, Pending_hits = 52, Reservation_fails = 35494
	L1D_cache_core[8]: Access = 5384, Miss = 3720, Miss_rate = 0.691, Pending_hits = 37, Reservation_fails = 36361
	L1D_cache_core[9]: Access = 5752, Miss = 3910, Miss_rate = 0.680, Pending_hits = 72, Reservation_fails = 35795
	L1D_cache_core[10]: Access = 5545, Miss = 3737, Miss_rate = 0.674, Pending_hits = 97, Reservation_fails = 35127
	L1D_cache_core[11]: Access = 5400, Miss = 3702, Miss_rate = 0.686, Pending_hits = 63, Reservation_fails = 35403
	L1D_cache_core[12]: Access = 5466, Miss = 3723, Miss_rate = 0.681, Pending_hits = 57, Reservation_fails = 33888
	L1D_cache_core[13]: Access = 5594, Miss = 3811, Miss_rate = 0.681, Pending_hits = 55, Reservation_fails = 34866
	L1D_total_cache_accesses = 77916
	L1D_total_cache_misses = 53003
	L1D_total_cache_miss_rate = 0.6803
	L1D_total_cache_pending_hits = 1006
	L1D_total_cache_reservation_fails = 492049
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51299
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 447416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 44633
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 590064
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
23571, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 36092800
gpgpu_n_tot_w_icount = 1127900
gpgpu_n_stall_shd_mem = 706449
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51299
gpgpu_n_mem_write_global = 20572
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 917504
gpgpu_n_store_insn = 329152
gpgpu_n_shmem_insn = 6584448
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 179200
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 527249
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:911649	W0_Idle:3259740	W0_Scoreboard:1344731	W1:2016	W2:1896	W3:1776	W4:1656	W5:1536	W6:1416	W7:1296	W8:1176	W9:1056	W10:936	W11:816	W12:696	W13:576	W14:456	W15:280	W16:343520	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:766796
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 410392 {8:51299,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1481184 {72:20572,}
traffic_breakdown_coretomem[INST_ACC_R] = 33352 {8:4169,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6976664 {136:51299,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164576 {8:20572,}
traffic_breakdown_memtocore[INST_ACC_R] = 566984 {136:4169,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=490004 n_nop=489290 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002857
n_activity=4151 dram_eff=0.3373
bk0: 12a 489965i bk1: 8a 489972i bk2: 0a 490000i bk3: 0a 490001i bk4: 20a 489954i bk5: 20a 489951i bk6: 64a 489826i bk7: 64a 489825i bk8: 64a 489828i bk9: 64a 489846i bk10: 64a 489837i bk11: 64a 489841i bk12: 64a 489806i bk13: 64a 489849i bk14: 64a 489758i bk15: 64a 489839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000404078
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=490004 n_nop=489290 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002857
n_activity=4309 dram_eff=0.3249
bk0: 12a 489965i bk1: 8a 489972i bk2: 0a 490000i bk3: 0a 490000i bk4: 20a 489946i bk5: 20a 489946i bk6: 64a 489836i bk7: 64a 489793i bk8: 64a 489863i bk9: 64a 489849i bk10: 64a 489863i bk11: 64a 489855i bk12: 64a 489858i bk13: 64a 489841i bk14: 64a 489855i bk15: 64a 489832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000353058
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=490004 n_nop=489286 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002873
n_activity=4167 dram_eff=0.3379
bk0: 12a 489965i bk1: 8a 489973i bk2: 0a 490002i bk3: 0a 490006i bk4: 20a 489952i bk5: 24a 489943i bk6: 64a 489837i bk7: 64a 489833i bk8: 64a 489857i bk9: 64a 489816i bk10: 64a 489844i bk11: 64a 489804i bk12: 64a 489855i bk13: 64a 489809i bk14: 64a 489854i bk15: 64a 489813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00045918
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=490004 n_nop=489286 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002873
n_activity=4363 dram_eff=0.3227
bk0: 12a 489964i bk1: 8a 489972i bk2: 0a 489999i bk3: 0a 490005i bk4: 20a 489953i bk5: 24a 489930i bk6: 64a 489843i bk7: 64a 489828i bk8: 64a 489858i bk9: 64a 489846i bk10: 64a 489851i bk11: 64a 489844i bk12: 64a 489848i bk13: 64a 489840i bk14: 64a 489856i bk15: 64a 489842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000553057
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=490004 n_nop=489286 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002873
n_activity=4115 dram_eff=0.3422
bk0: 12a 489965i bk1: 8a 489972i bk2: 0a 490000i bk3: 0a 490001i bk4: 20a 489953i bk5: 24a 489943i bk6: 64a 489837i bk7: 64a 489838i bk8: 64a 489842i bk9: 64a 489815i bk10: 64a 489839i bk11: 64a 489845i bk12: 64a 489824i bk13: 64a 489852i bk14: 64a 489779i bk15: 64a 489847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000404078
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=490004 n_nop=489286 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002873
n_activity=4379 dram_eff=0.3215
bk0: 12a 489965i bk1: 8a 489972i bk2: 0a 490000i bk3: 0a 490003i bk4: 20a 489951i bk5: 24a 489939i bk6: 64a 489852i bk7: 64a 489821i bk8: 64a 489856i bk9: 64a 489838i bk10: 64a 489858i bk11: 64a 489843i bk12: 64a 489853i bk13: 64a 489826i bk14: 64a 489850i bk15: 64a 489835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000393874

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6020, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 6092, Miss = 174, Miss_rate = 0.029, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 7140, Miss = 176, Miss_rate = 0.025, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 6101, Miss = 174, Miss_rate = 0.029, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 6119, Miss = 176, Miss_rate = 0.029, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 6075, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 6104, Miss = 176, Miss_rate = 0.029, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 7221, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 6021, Miss = 176, Miss_rate = 0.029, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 5999, Miss = 176, Miss_rate = 0.029, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 7163, Miss = 176, Miss_rate = 0.025, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 5985, Miss = 176, Miss_rate = 0.029, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 76040
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0277
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20572
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3999
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=297912
icnt_total_pkts_simt_to_mem=117184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.9993
	minimum = 6
	maximum = 287
Network latency average = 21.1482
	minimum = 6
	maximum = 270
Slowest packet = 149252
Flit latency average = 17.189
	minimum = 6
	maximum = 268
Slowest flit = 409593
Fragmentation average = 0.0984437
	minimum = 0
	maximum = 199
Injected packet rate average = 0.0587075
	minimum = 0 (at node 14)
	maximum = 0.0965309 (at node 18)
Accepted packet rate average = 0.0587075
	minimum = 0 (at node 14)
	maximum = 0.0965309 (at node 18)
Injected flit rate average = 0.161272
	minimum = 0 (at node 14)
	maximum = 0.355958 (at node 18)
Accepted flit rate average= 0.161272
	minimum = 0 (at node 14)
	maximum = 0.237557 (at node 8)
Injected packet length average = 2.74704
Accepted packet length average = 2.74704
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.0977 (24 samples)
	minimum = 6 (24 samples)
	maximum = 137.292 (24 samples)
Network latency average = 13.1278 (24 samples)
	minimum = 6 (24 samples)
	maximum = 118.667 (24 samples)
Flit latency average = 10.2615 (24 samples)
	minimum = 6 (24 samples)
	maximum = 116.708 (24 samples)
Fragmentation average = 0.0294179 (24 samples)
	minimum = 0 (24 samples)
	maximum = 67.4583 (24 samples)
Injected packet rate average = 0.0230538 (24 samples)
	minimum = 0.00989487 (24 samples)
	maximum = 0.0387856 (24 samples)
Accepted packet rate average = 0.0230538 (24 samples)
	minimum = 0.00989487 (24 samples)
	maximum = 0.0387856 (24 samples)
Injected flit rate average = 0.0629646 (24 samples)
	minimum = 0.0155692 (24 samples)
	maximum = 0.167064 (24 samples)
Accepted flit rate average = 0.0629646 (24 samples)
	minimum = 0.0170964 (24 samples)
	maximum = 0.102854 (24 samples)
Injected packet size average = 2.7312 (24 samples)
Accepted packet size average = 2.7312 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 59 sec (59 sec)
gpgpu_simulation_rate = 509138 (inst/sec)
gpgpu_simulation_rate = 6367 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,375687)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12701,375687), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 25 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 11.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 25 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 388389
gpu_tot_sim_insn = 30058381
gpu_tot_ipc =      77.3925
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 101208
gpu_stall_icnt2sh    = 272861
gpu_total_sim_rate=500973

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 605060
	L1I_total_cache_misses = 13512
	L1I_total_cache_miss_rate = 0.0223
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14293
L1D_cache:
	L1D_cache_core[0]: Access = 5530, Miss = 3747, Miss_rate = 0.678, Pending_hits = 65, Reservation_fails = 35348
	L1D_cache_core[1]: Access = 5559, Miss = 3743, Miss_rate = 0.673, Pending_hits = 81, Reservation_fails = 35473
	L1D_cache_core[2]: Access = 5511, Miss = 3799, Miss_rate = 0.689, Pending_hits = 50, Reservation_fails = 38190
	L1D_cache_core[3]: Access = 5658, Miss = 3905, Miss_rate = 0.690, Pending_hits = 58, Reservation_fails = 34826
	L1D_cache_core[4]: Access = 5930, Miss = 3929, Miss_rate = 0.663, Pending_hits = 139, Reservation_fails = 32424
	L1D_cache_core[5]: Access = 5369, Miss = 3683, Miss_rate = 0.686, Pending_hits = 81, Reservation_fails = 34334
	L1D_cache_core[6]: Access = 5801, Miss = 3869, Miss_rate = 0.667, Pending_hits = 99, Reservation_fails = 34520
	L1D_cache_core[7]: Access = 5417, Miss = 3725, Miss_rate = 0.688, Pending_hits = 52, Reservation_fails = 35494
	L1D_cache_core[8]: Access = 5384, Miss = 3720, Miss_rate = 0.691, Pending_hits = 37, Reservation_fails = 36361
	L1D_cache_core[9]: Access = 5752, Miss = 3910, Miss_rate = 0.680, Pending_hits = 72, Reservation_fails = 35795
	L1D_cache_core[10]: Access = 5545, Miss = 3737, Miss_rate = 0.674, Pending_hits = 97, Reservation_fails = 35127
	L1D_cache_core[11]: Access = 5431, Miss = 3718, Miss_rate = 0.685, Pending_hits = 63, Reservation_fails = 35403
	L1D_cache_core[12]: Access = 5466, Miss = 3723, Miss_rate = 0.681, Pending_hits = 57, Reservation_fails = 33888
	L1D_cache_core[13]: Access = 5594, Miss = 3811, Miss_rate = 0.681, Pending_hits = 55, Reservation_fails = 34866
	L1D_total_cache_accesses = 77947
	L1D_total_cache_misses = 53019
	L1D_total_cache_miss_rate = 0.6802
	L1D_total_cache_pending_hits = 1006
	L1D_total_cache_reservation_fails = 492049
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 447416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 44633
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 591548
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13512
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
23571, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 36176352
gpgpu_n_tot_w_icount = 1130511
gpgpu_n_stall_shd_mem = 706953
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51315
gpgpu_n_mem_write_global = 20587
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 917760
gpgpu_n_store_insn = 329392
gpgpu_n_shmem_insn = 6587952
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 179704
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 527249
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:911649	W0_Idle:3276614	W0_Scoreboard:1350676	W1:2268	W2:2133	W3:1998	W4:1863	W5:1728	W6:1593	W7:1458	W8:1323	W9:1188	W10:1053	W11:918	W12:783	W13:648	W14:513	W15:315	W16:343933	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:766796
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 410520 {8:51315,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1482264 {72:20587,}
traffic_breakdown_coretomem[INST_ACC_R] = 33480 {8:4185,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6978840 {136:51315,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164696 {8:20587,}
traffic_breakdown_memtocore[INST_ACC_R] = 569160 {136:4185,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506571 n_nop=505857 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002764
n_activity=4151 dram_eff=0.3373
bk0: 12a 506532i bk1: 8a 506539i bk2: 0a 506567i bk3: 0a 506568i bk4: 20a 506521i bk5: 20a 506518i bk6: 64a 506393i bk7: 64a 506392i bk8: 64a 506395i bk9: 64a 506413i bk10: 64a 506404i bk11: 64a 506408i bk12: 64a 506373i bk13: 64a 506416i bk14: 64a 506325i bk15: 64a 506406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000390863
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506571 n_nop=505857 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002764
n_activity=4309 dram_eff=0.3249
bk0: 12a 506532i bk1: 8a 506539i bk2: 0a 506567i bk3: 0a 506567i bk4: 20a 506513i bk5: 20a 506513i bk6: 64a 506403i bk7: 64a 506360i bk8: 64a 506430i bk9: 64a 506416i bk10: 64a 506430i bk11: 64a 506422i bk12: 64a 506425i bk13: 64a 506408i bk14: 64a 506422i bk15: 64a 506399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000341512
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506571 n_nop=505853 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002779
n_activity=4167 dram_eff=0.3379
bk0: 12a 506532i bk1: 8a 506540i bk2: 0a 506569i bk3: 0a 506573i bk4: 20a 506519i bk5: 24a 506510i bk6: 64a 506404i bk7: 64a 506400i bk8: 64a 506424i bk9: 64a 506383i bk10: 64a 506411i bk11: 64a 506371i bk12: 64a 506422i bk13: 64a 506376i bk14: 64a 506421i bk15: 64a 506380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000444163
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506571 n_nop=505853 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002779
n_activity=4363 dram_eff=0.3227
bk0: 12a 506531i bk1: 8a 506539i bk2: 0a 506566i bk3: 0a 506572i bk4: 20a 506520i bk5: 24a 506497i bk6: 64a 506410i bk7: 64a 506395i bk8: 64a 506425i bk9: 64a 506413i bk10: 64a 506418i bk11: 64a 506411i bk12: 64a 506415i bk13: 64a 506407i bk14: 64a 506423i bk15: 64a 506409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000534969
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506571 n_nop=505853 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002779
n_activity=4115 dram_eff=0.3422
bk0: 12a 506532i bk1: 8a 506539i bk2: 0a 506567i bk3: 0a 506568i bk4: 20a 506520i bk5: 24a 506510i bk6: 64a 506404i bk7: 64a 506405i bk8: 64a 506409i bk9: 64a 506382i bk10: 64a 506406i bk11: 64a 506412i bk12: 64a 506391i bk13: 64a 506419i bk14: 64a 506346i bk15: 64a 506414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000390863
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=506571 n_nop=505853 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002779
n_activity=4379 dram_eff=0.3215
bk0: 12a 506532i bk1: 8a 506539i bk2: 0a 506567i bk3: 0a 506570i bk4: 20a 506518i bk5: 24a 506506i bk6: 64a 506419i bk7: 64a 506388i bk8: 64a 506423i bk9: 64a 506405i bk10: 64a 506425i bk11: 64a 506410i bk12: 64a 506420i bk13: 64a 506393i bk14: 64a 506417i bk15: 64a 506402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000380993

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6022, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 6103, Miss = 174, Miss_rate = 0.029, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 7142, Miss = 176, Miss_rate = 0.025, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 6101, Miss = 174, Miss_rate = 0.029, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 6131, Miss = 176, Miss_rate = 0.029, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 6075, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 6106, Miss = 176, Miss_rate = 0.029, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 7221, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 6023, Miss = 176, Miss_rate = 0.029, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 6011, Miss = 176, Miss_rate = 0.029, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 7165, Miss = 176, Miss_rate = 0.025, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 5987, Miss = 176, Miss_rate = 0.029, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 76087
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0277
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20587
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4015
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=298087
icnt_total_pkts_simt_to_mem=117261
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 152107
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 415175
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 11)
Accepted packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 11)
Injected flit rate average = 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 11)
Accepted flit rate average= 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 11)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.7653 (25 samples)
	minimum = 6 (25 samples)
	maximum = 132.28 (25 samples)
Network latency average = 12.9137 (25 samples)
	minimum = 6 (25 samples)
	maximum = 114.4 (25 samples)
Flit latency average = 10.0943 (25 samples)
	minimum = 6 (25 samples)
	maximum = 112.36 (25 samples)
Fragmentation average = 0.0282412 (25 samples)
	minimum = 0 (25 samples)
	maximum = 64.76 (25 samples)
Injected packet rate average = 0.0221431 (25 samples)
	minimum = 0.00949907 (25 samples)
	maximum = 0.0373821 (25 samples)
Accepted packet rate average = 0.0221431 (25 samples)
	minimum = 0.00949907 (25 samples)
	maximum = 0.0373821 (25 samples)
Injected flit rate average = 0.0604765 (25 samples)
	minimum = 0.0149464 (25 samples)
	maximum = 0.160624 (25 samples)
Accepted flit rate average = 0.0604765 (25 samples)
	minimum = 0.0164125 (25 samples)
	maximum = 0.0992906 (25 samples)
Injected packet size average = 2.73117 (25 samples)
Accepted packet size average = 2.73117 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 0 sec (60 sec)
gpgpu_simulation_rate = 500973 (inst/sec)
gpgpu_simulation_rate = 6473 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (7,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,388389)
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,388389)
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,388389)
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,388389)
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,388389)
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,388389)
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,388389)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23448,388389), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23741,388389), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23759,388389), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23783,388389), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23802,388389), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23814,388389), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23822,388389), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 3.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 26 
gpu_sim_cycle = 23823
gpu_sim_insn = 409808
gpu_ipc =      17.2022
gpu_tot_sim_cycle = 412212
gpu_tot_sim_insn = 30468189
gpu_tot_ipc =      73.9139
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 101208
gpu_stall_icnt2sh    = 272927
gpu_total_sim_rate=491422

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 619865
	L1I_total_cache_misses = 13785
	L1I_total_cache_miss_rate = 0.0222
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14293
L1D_cache:
	L1D_cache_core[0]: Access = 5609, Miss = 3795, Miss_rate = 0.677, Pending_hits = 65, Reservation_fails = 35348
	L1D_cache_core[1]: Access = 5638, Miss = 3791, Miss_rate = 0.672, Pending_hits = 81, Reservation_fails = 35473
	L1D_cache_core[2]: Access = 5590, Miss = 3847, Miss_rate = 0.688, Pending_hits = 50, Reservation_fails = 38190
	L1D_cache_core[3]: Access = 5737, Miss = 3953, Miss_rate = 0.689, Pending_hits = 58, Reservation_fails = 34826
	L1D_cache_core[4]: Access = 6009, Miss = 3977, Miss_rate = 0.662, Pending_hits = 139, Reservation_fails = 32424
	L1D_cache_core[5]: Access = 5369, Miss = 3683, Miss_rate = 0.686, Pending_hits = 81, Reservation_fails = 34334
	L1D_cache_core[6]: Access = 5801, Miss = 3869, Miss_rate = 0.667, Pending_hits = 99, Reservation_fails = 34520
	L1D_cache_core[7]: Access = 5417, Miss = 3725, Miss_rate = 0.688, Pending_hits = 52, Reservation_fails = 35494
	L1D_cache_core[8]: Access = 5384, Miss = 3720, Miss_rate = 0.691, Pending_hits = 37, Reservation_fails = 36361
	L1D_cache_core[9]: Access = 5752, Miss = 3910, Miss_rate = 0.680, Pending_hits = 72, Reservation_fails = 35795
	L1D_cache_core[10]: Access = 5545, Miss = 3737, Miss_rate = 0.674, Pending_hits = 97, Reservation_fails = 35127
	L1D_cache_core[11]: Access = 5431, Miss = 3718, Miss_rate = 0.685, Pending_hits = 63, Reservation_fails = 35403
	L1D_cache_core[12]: Access = 5545, Miss = 3770, Miss_rate = 0.680, Pending_hits = 57, Reservation_fails = 33888
	L1D_cache_core[13]: Access = 5673, Miss = 3859, Miss_rate = 0.680, Pending_hits = 55, Reservation_fails = 34866
	L1D_total_cache_accesses = 78500
	L1D_total_cache_misses = 53354
	L1D_total_cache_miss_rate = 0.6797
	L1D_total_cache_pending_hits = 1006
	L1D_total_cache_reservation_fails = 492049
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 447416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 44633
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 606080
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13785
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
27282, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 37007616
gpgpu_n_tot_w_icount = 1156488
gpgpu_n_stall_shd_mem = 720281
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51635
gpgpu_n_mem_write_global = 20804
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 923136
gpgpu_n_store_insn = 332864
gpgpu_n_shmem_insn = 6658288
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 193032
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 527249
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:911649	W0_Idle:3499678	W0_Scoreboard:1434001	W1:2268	W2:2133	W3:1998	W4:1863	W5:1728	W6:1593	W7:1458	W8:1323	W9:1188	W10:1053	W11:918	W12:783	W13:648	W14:513	W15:315	W16:369819	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:766887
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 413080 {8:51635,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1497888 {72:20804,}
traffic_breakdown_coretomem[INST_ACC_R] = 35664 {8:4458,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7022360 {136:51635,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 166432 {8:20804,}
traffic_breakdown_memtocore[INST_ACC_R] = 606288 {136:4458,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=537644 n_nop=536930 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002604
n_activity=4151 dram_eff=0.3373
bk0: 12a 537605i bk1: 8a 537612i bk2: 0a 537640i bk3: 0a 537641i bk4: 20a 537594i bk5: 20a 537591i bk6: 64a 537466i bk7: 64a 537465i bk8: 64a 537468i bk9: 64a 537486i bk10: 64a 537477i bk11: 64a 537481i bk12: 64a 537446i bk13: 64a 537489i bk14: 64a 537398i bk15: 64a 537479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000368273
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=537644 n_nop=536930 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002604
n_activity=4309 dram_eff=0.3249
bk0: 12a 537605i bk1: 8a 537612i bk2: 0a 537640i bk3: 0a 537640i bk4: 20a 537586i bk5: 20a 537586i bk6: 64a 537476i bk7: 64a 537433i bk8: 64a 537503i bk9: 64a 537489i bk10: 64a 537503i bk11: 64a 537495i bk12: 64a 537498i bk13: 64a 537481i bk14: 64a 537495i bk15: 64a 537472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000321774
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=537644 n_nop=536926 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002619
n_activity=4167 dram_eff=0.3379
bk0: 12a 537605i bk1: 8a 537613i bk2: 0a 537642i bk3: 0a 537646i bk4: 20a 537592i bk5: 24a 537583i bk6: 64a 537477i bk7: 64a 537473i bk8: 64a 537497i bk9: 64a 537456i bk10: 64a 537484i bk11: 64a 537444i bk12: 64a 537495i bk13: 64a 537449i bk14: 64a 537494i bk15: 64a 537453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000418493
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=537644 n_nop=536926 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002619
n_activity=4363 dram_eff=0.3227
bk0: 12a 537604i bk1: 8a 537612i bk2: 0a 537639i bk3: 0a 537645i bk4: 20a 537593i bk5: 24a 537570i bk6: 64a 537483i bk7: 64a 537468i bk8: 64a 537498i bk9: 64a 537486i bk10: 64a 537491i bk11: 64a 537484i bk12: 64a 537488i bk13: 64a 537480i bk14: 64a 537496i bk15: 64a 537482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000504051
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=537644 n_nop=536926 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002619
n_activity=4115 dram_eff=0.3422
bk0: 12a 537605i bk1: 8a 537612i bk2: 0a 537640i bk3: 0a 537641i bk4: 20a 537593i bk5: 24a 537583i bk6: 64a 537477i bk7: 64a 537478i bk8: 64a 537482i bk9: 64a 537455i bk10: 64a 537479i bk11: 64a 537485i bk12: 64a 537464i bk13: 64a 537492i bk14: 64a 537419i bk15: 64a 537487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000368273
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=537644 n_nop=536926 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002619
n_activity=4379 dram_eff=0.3215
bk0: 12a 537605i bk1: 8a 537612i bk2: 0a 537640i bk3: 0a 537643i bk4: 20a 537591i bk5: 24a 537579i bk6: 64a 537492i bk7: 64a 537461i bk8: 64a 537496i bk9: 64a 537478i bk10: 64a 537498i bk11: 64a 537483i bk12: 64a 537493i bk13: 64a 537466i bk14: 64a 537490i bk15: 64a 537475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000358974

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6050, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 6274, Miss = 174, Miss_rate = 0.028, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 7170, Miss = 176, Miss_rate = 0.025, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 6166, Miss = 174, Miss_rate = 0.028, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 6293, Miss = 176, Miss_rate = 0.028, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 6089, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 6174, Miss = 176, Miss_rate = 0.029, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 7235, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 6051, Miss = 176, Miss_rate = 0.029, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 6161, Miss = 176, Miss_rate = 0.029, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 7193, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 6041, Miss = 176, Miss_rate = 0.029, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 76897
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0274
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49171
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20804
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4288
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=301269
icnt_total_pkts_simt_to_mem=118505
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.1963
	minimum = 6
	maximum = 26
Network latency average = 8.05988
	minimum = 6
	maximum = 22
Slowest packet = 152469
Flit latency average = 6.44306
	minimum = 6
	maximum = 18
Slowest flit = 415352
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00261544
	minimum = 0 (at node 5)
	maximum = 0.00717794 (at node 15)
Accepted packet rate average = 0.00261544
	minimum = 0 (at node 5)
	maximum = 0.00717794 (at node 15)
Injected flit rate average = 0.00714565
	minimum = 0 (at node 5)
	maximum = 0.0271586 (at node 15)
Accepted flit rate average= 0.00714565
	minimum = 0 (at node 5)
	maximum = 0.0195609 (at node 0)
Injected packet length average = 2.7321
Accepted packet length average = 2.7321
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.4742 (26 samples)
	minimum = 6 (26 samples)
	maximum = 128.192 (26 samples)
Network latency average = 12.727 (26 samples)
	minimum = 6 (26 samples)
	maximum = 110.846 (26 samples)
Flit latency average = 9.95391 (26 samples)
	minimum = 6 (26 samples)
	maximum = 108.731 (26 samples)
Fragmentation average = 0.027155 (26 samples)
	minimum = 0 (26 samples)
	maximum = 62.2692 (26 samples)
Injected packet rate average = 0.021392 (26 samples)
	minimum = 0.00913372 (26 samples)
	maximum = 0.0362204 (26 samples)
Accepted packet rate average = 0.021392 (26 samples)
	minimum = 0.00913372 (26 samples)
	maximum = 0.0362204 (26 samples)
Injected flit rate average = 0.0584253 (26 samples)
	minimum = 0.0143715 (26 samples)
	maximum = 0.155491 (26 samples)
Accepted flit rate average = 0.0584253 (26 samples)
	minimum = 0.0157813 (26 samples)
	maximum = 0.096224 (26 samples)
Injected packet size average = 2.73117 (26 samples)
Accepted packet size average = 2.73117 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 2 sec (62 sec)
gpgpu_simulation_rate = 491422 (inst/sec)
gpgpu_simulation_rate = 6648 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (7,7,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,412212)
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,412212)
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,412212)
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,412212)
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,412212)
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,412212)
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,412212)
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,412212)
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,412212)
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,412212)
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,412212)
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,412212)
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,412212)
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,412212)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,412212)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,412212)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,412212)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,412212)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,412212)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,412212)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,412212)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,412212)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,412212)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,412212)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,412212)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,412212)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,412212)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,412212)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,412212)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,412212)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,412212)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,412212)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,412212)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,412212)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,412212)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,412212)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,412212)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,412212)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,412212)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,412212)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,412212)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,412212)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,412212)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,412212)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,412212)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,412212)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,412212)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,412212)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,412212)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2244,412212), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2256,412212), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2436,412212), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2461,412212), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2581,412212), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2675,412212), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2733,412212), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2931,412212), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3027,412212), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3065,412212), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3242,412212), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3268,412212), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3333,412212), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3367,412212), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3396,412212), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3410,412212), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3457,412212), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3478,412212), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3509,412212), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3525,412212), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3573,412212), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3586,412212), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3592,412212), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3601,412212), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3630,412212), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3655,412212), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3660,412212), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3686,412212), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3702,412212), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3818,412212), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3866,412212), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3871,412212), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3873,412212), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3877,412212), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3883,412212), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3893,412212), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3893,412212), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3907,412212), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3955,412212), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4021,412212), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4067,412212), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4322,412212), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4383,412212), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4502,412212), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4563,412212), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4640,412212), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4684,412212), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4786,412212), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4883,412212), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 5.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 27 
gpu_sim_cycle = 4884
gpu_sim_insn = 1091328
gpu_ipc =     223.4496
gpu_tot_sim_cycle = 417096
gpu_tot_sim_insn = 31559517
gpu_tot_ipc =      75.6649
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 104887
gpu_stall_icnt2sh    = 282201
gpu_total_sim_rate=500944

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 637836
	L1I_total_cache_misses = 14508
	L1I_total_cache_miss_rate = 0.0227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14293
L1D_cache:
	L1D_cache_core[0]: Access = 5801, Miss = 3924, Miss_rate = 0.676, Pending_hits = 71, Reservation_fails = 37318
	L1D_cache_core[1]: Access = 5830, Miss = 3921, Miss_rate = 0.673, Pending_hits = 82, Reservation_fails = 37304
	L1D_cache_core[2]: Access = 5782, Miss = 3981, Miss_rate = 0.689, Pending_hits = 51, Reservation_fails = 40320
	L1D_cache_core[3]: Access = 5929, Miss = 4074, Miss_rate = 0.687, Pending_hits = 59, Reservation_fails = 36880
	L1D_cache_core[4]: Access = 6201, Miss = 4105, Miss_rate = 0.662, Pending_hits = 140, Reservation_fails = 34525
	L1D_cache_core[5]: Access = 5625, Miss = 3879, Miss_rate = 0.690, Pending_hits = 83, Reservation_fails = 37336
	L1D_cache_core[6]: Access = 6057, Miss = 4023, Miss_rate = 0.664, Pending_hits = 107, Reservation_fails = 35969
	L1D_cache_core[7]: Access = 5673, Miss = 3887, Miss_rate = 0.685, Pending_hits = 60, Reservation_fails = 37170
	L1D_cache_core[8]: Access = 5640, Miss = 3882, Miss_rate = 0.688, Pending_hits = 43, Reservation_fails = 38257
	L1D_cache_core[9]: Access = 6008, Miss = 4068, Miss_rate = 0.677, Pending_hits = 74, Reservation_fails = 37335
	L1D_cache_core[10]: Access = 5801, Miss = 3901, Miss_rate = 0.672, Pending_hits = 103, Reservation_fails = 36571
	L1D_cache_core[11]: Access = 5687, Miss = 3872, Miss_rate = 0.681, Pending_hits = 67, Reservation_fails = 37624
	L1D_cache_core[12]: Access = 5737, Miss = 3928, Miss_rate = 0.685, Pending_hits = 59, Reservation_fails = 36874
	L1D_cache_core[13]: Access = 5865, Miss = 3984, Miss_rate = 0.679, Pending_hits = 61, Reservation_fails = 36562
	L1D_total_cache_accesses = 81636
	L1D_total_cache_misses = 55429
	L1D_total_cache_miss_rate = 0.6790
	L1D_total_cache_pending_hits = 1060
	L1D_total_cache_reservation_fails = 520045
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 472934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47111
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 623328
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
27369, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1479, 1479, 1479, 1479, 1479, 1479, 1479, 1479, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 38098944
gpgpu_n_tot_w_icount = 1190592
gpgpu_n_stall_shd_mem = 749845
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53537
gpgpu_n_mem_write_global = 21588
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 960768
gpgpu_n_store_insn = 345408
gpgpu_n_shmem_insn = 6909168
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 193032
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 556813
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:963112	W0_Idle:3510632	W0_Scoreboard:1448632	W1:2268	W2:2133	W3:1998	W4:1863	W5:1728	W6:1593	W7:1458	W8:1323	W9:1188	W10:1053	W11:918	W12:783	W13:648	W14:513	W15:315	W16:369819	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:800991
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 428296 {8:53537,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1554336 {72:21588,}
traffic_breakdown_coretomem[INST_ACC_R] = 35992 {8:4499,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7281032 {136:53537,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172704 {8:21588,}
traffic_breakdown_memtocore[INST_ACC_R] = 611864 {136:4499,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544014 n_nop=543300 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002573
n_activity=4151 dram_eff=0.3373
bk0: 12a 543975i bk1: 8a 543982i bk2: 0a 544010i bk3: 0a 544011i bk4: 20a 543964i bk5: 20a 543961i bk6: 64a 543836i bk7: 64a 543835i bk8: 64a 543838i bk9: 64a 543856i bk10: 64a 543847i bk11: 64a 543851i bk12: 64a 543816i bk13: 64a 543859i bk14: 64a 543768i bk15: 64a 543849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000363961
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544014 n_nop=543300 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002573
n_activity=4309 dram_eff=0.3249
bk0: 12a 543975i bk1: 8a 543982i bk2: 0a 544010i bk3: 0a 544010i bk4: 20a 543956i bk5: 20a 543956i bk6: 64a 543846i bk7: 64a 543803i bk8: 64a 543873i bk9: 64a 543859i bk10: 64a 543873i bk11: 64a 543865i bk12: 64a 543868i bk13: 64a 543851i bk14: 64a 543865i bk15: 64a 543842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000318007
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544014 n_nop=543296 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002588
n_activity=4167 dram_eff=0.3379
bk0: 12a 543975i bk1: 8a 543983i bk2: 0a 544012i bk3: 0a 544016i bk4: 20a 543962i bk5: 24a 543953i bk6: 64a 543847i bk7: 64a 543843i bk8: 64a 543867i bk9: 64a 543826i bk10: 64a 543854i bk11: 64a 543814i bk12: 64a 543865i bk13: 64a 543819i bk14: 64a 543864i bk15: 64a 543823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000413592
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544014 n_nop=543296 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002588
n_activity=4363 dram_eff=0.3227
bk0: 12a 543974i bk1: 8a 543982i bk2: 0a 544009i bk3: 0a 544015i bk4: 20a 543963i bk5: 24a 543940i bk6: 64a 543853i bk7: 64a 543838i bk8: 64a 543868i bk9: 64a 543856i bk10: 64a 543861i bk11: 64a 543854i bk12: 64a 543858i bk13: 64a 543850i bk14: 64a 543866i bk15: 64a 543852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000498149
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544014 n_nop=543296 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002588
n_activity=4115 dram_eff=0.3422
bk0: 12a 543975i bk1: 8a 543982i bk2: 0a 544010i bk3: 0a 544011i bk4: 20a 543963i bk5: 24a 543953i bk6: 64a 543847i bk7: 64a 543848i bk8: 64a 543852i bk9: 64a 543825i bk10: 64a 543849i bk11: 64a 543855i bk12: 64a 543834i bk13: 64a 543862i bk14: 64a 543789i bk15: 64a 543857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000363961
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544014 n_nop=543296 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002588
n_activity=4379 dram_eff=0.3215
bk0: 12a 543975i bk1: 8a 543982i bk2: 0a 544010i bk3: 0a 544013i bk4: 20a 543961i bk5: 24a 543949i bk6: 64a 543862i bk7: 64a 543831i bk8: 64a 543866i bk9: 64a 543848i bk10: 64a 543868i bk11: 64a 543853i bk12: 64a 543863i bk13: 64a 543836i bk14: 64a 543860i bk15: 64a 543845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00035477

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6050, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 6823, Miss = 174, Miss_rate = 0.026, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 7170, Miss = 176, Miss_rate = 0.025, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 6525, Miss = 174, Miss_rate = 0.027, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 6834, Miss = 176, Miss_rate = 0.026, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 6105, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 6520, Miss = 176, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 7251, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 6051, Miss = 176, Miss_rate = 0.029, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 6711, Miss = 176, Miss_rate = 0.026, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 7193, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 6391, Miss = 176, Miss_rate = 0.028, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 79624
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0265
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21588
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4329
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=311768
icnt_total_pkts_simt_to_mem=122800
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.9674
	minimum = 6
	maximum = 176
Network latency average = 17.1762
	minimum = 6
	maximum = 144
Slowest packet = 155174
Flit latency average = 13.9011
	minimum = 6
	maximum = 144
Slowest flit = 423586
Fragmentation average = 0.0454712
	minimum = 0
	maximum = 111
Injected packet rate average = 0.0429503
	minimum = 0 (at node 14)
	maximum = 0.112613 (at node 23)
Accepted packet rate average = 0.0429503
	minimum = 0 (at node 14)
	maximum = 0.112613 (at node 23)
Injected flit rate average = 0.116503
	minimum = 0 (at node 14)
	maximum = 0.47113 (at node 15)
Accepted flit rate average= 0.116503
	minimum = 0 (at node 14)
	maximum = 0.205569 (at node 5)
Injected packet length average = 2.7125
Accepted packet length average = 2.7125
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.7147 (27 samples)
	minimum = 6 (27 samples)
	maximum = 129.963 (27 samples)
Network latency average = 12.8918 (27 samples)
	minimum = 6 (27 samples)
	maximum = 112.074 (27 samples)
Flit latency average = 10.1001 (27 samples)
	minimum = 6 (27 samples)
	maximum = 110.037 (27 samples)
Fragmentation average = 0.0278334 (27 samples)
	minimum = 0 (27 samples)
	maximum = 64.0741 (27 samples)
Injected packet rate average = 0.0221905 (27 samples)
	minimum = 0.00879544 (27 samples)
	maximum = 0.0390498 (27 samples)
Accepted packet rate average = 0.0221905 (27 samples)
	minimum = 0.00879544 (27 samples)
	maximum = 0.0390498 (27 samples)
Injected flit rate average = 0.0605763 (27 samples)
	minimum = 0.0138393 (27 samples)
	maximum = 0.167181 (27 samples)
Accepted flit rate average = 0.0605763 (27 samples)
	minimum = 0.0151968 (27 samples)
	maximum = 0.100274 (27 samples)
Injected packet size average = 2.72984 (27 samples)
Accepted packet size average = 2.72984 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 3 sec (63 sec)
gpgpu_simulation_rate = 500944 (inst/sec)
gpgpu_simulation_rate = 6620 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,417096)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12701,417096), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 28 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 12.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 28 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 429798
gpu_tot_sim_insn = 31578754
gpu_tot_ipc =      73.4735
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 104887
gpu_stall_icnt2sh    = 282201
gpu_total_sim_rate=493418

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 639336
	L1I_total_cache_misses = 14524
	L1I_total_cache_miss_rate = 0.0227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14293
L1D_cache:
	L1D_cache_core[0]: Access = 5801, Miss = 3924, Miss_rate = 0.676, Pending_hits = 71, Reservation_fails = 37318
	L1D_cache_core[1]: Access = 5830, Miss = 3921, Miss_rate = 0.673, Pending_hits = 82, Reservation_fails = 37304
	L1D_cache_core[2]: Access = 5782, Miss = 3981, Miss_rate = 0.689, Pending_hits = 51, Reservation_fails = 40320
	L1D_cache_core[3]: Access = 5929, Miss = 4074, Miss_rate = 0.687, Pending_hits = 59, Reservation_fails = 36880
	L1D_cache_core[4]: Access = 6201, Miss = 4105, Miss_rate = 0.662, Pending_hits = 140, Reservation_fails = 34525
	L1D_cache_core[5]: Access = 5625, Miss = 3879, Miss_rate = 0.690, Pending_hits = 83, Reservation_fails = 37336
	L1D_cache_core[6]: Access = 6057, Miss = 4023, Miss_rate = 0.664, Pending_hits = 107, Reservation_fails = 35969
	L1D_cache_core[7]: Access = 5673, Miss = 3887, Miss_rate = 0.685, Pending_hits = 60, Reservation_fails = 37170
	L1D_cache_core[8]: Access = 5640, Miss = 3882, Miss_rate = 0.688, Pending_hits = 43, Reservation_fails = 38257
	L1D_cache_core[9]: Access = 6008, Miss = 4068, Miss_rate = 0.677, Pending_hits = 74, Reservation_fails = 37335
	L1D_cache_core[10]: Access = 5801, Miss = 3901, Miss_rate = 0.672, Pending_hits = 103, Reservation_fails = 36571
	L1D_cache_core[11]: Access = 5687, Miss = 3872, Miss_rate = 0.681, Pending_hits = 67, Reservation_fails = 37624
	L1D_cache_core[12]: Access = 5768, Miss = 3944, Miss_rate = 0.684, Pending_hits = 59, Reservation_fails = 36874
	L1D_cache_core[13]: Access = 5865, Miss = 3984, Miss_rate = 0.679, Pending_hits = 61, Reservation_fails = 36562
	L1D_total_cache_accesses = 81667
	L1D_total_cache_misses = 55445
	L1D_total_cache_miss_rate = 0.6789
	L1D_total_cache_pending_hits = 1060
	L1D_total_cache_reservation_fails = 520045
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 472934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47111
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 624812
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14524
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
27369, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1479, 1479, 1479, 1479, 1479, 1479, 1479, 1479, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 38182496
gpgpu_n_tot_w_icount = 1193203
gpgpu_n_stall_shd_mem = 750349
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53553
gpgpu_n_mem_write_global = 21603
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 961024
gpgpu_n_store_insn = 345648
gpgpu_n_shmem_insn = 6912672
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 193536
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 556813
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:963112	W0_Idle:3527506	W0_Scoreboard:1454577	W1:2520	W2:2370	W3:2220	W4:2070	W5:1920	W6:1770	W7:1620	W8:1470	W9:1320	W10:1170	W11:1020	W12:870	W13:720	W14:570	W15:350	W16:370232	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:800991
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 428424 {8:53553,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1555416 {72:21603,}
traffic_breakdown_coretomem[INST_ACC_R] = 36120 {8:4515,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7283208 {136:53553,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172824 {8:21603,}
traffic_breakdown_memtocore[INST_ACC_R] = 614040 {136:4515,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=560581 n_nop=559867 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002497
n_activity=4151 dram_eff=0.3373
bk0: 12a 560542i bk1: 8a 560549i bk2: 0a 560577i bk3: 0a 560578i bk4: 20a 560531i bk5: 20a 560528i bk6: 64a 560403i bk7: 64a 560402i bk8: 64a 560405i bk9: 64a 560423i bk10: 64a 560414i bk11: 64a 560418i bk12: 64a 560383i bk13: 64a 560426i bk14: 64a 560335i bk15: 64a 560416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000353205
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=560581 n_nop=559867 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002497
n_activity=4309 dram_eff=0.3249
bk0: 12a 560542i bk1: 8a 560549i bk2: 0a 560577i bk3: 0a 560577i bk4: 20a 560523i bk5: 20a 560523i bk6: 64a 560413i bk7: 64a 560370i bk8: 64a 560440i bk9: 64a 560426i bk10: 64a 560440i bk11: 64a 560432i bk12: 64a 560435i bk13: 64a 560418i bk14: 64a 560432i bk15: 64a 560409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000308608
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=560581 n_nop=559863 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002512
n_activity=4167 dram_eff=0.3379
bk0: 12a 560542i bk1: 8a 560550i bk2: 0a 560579i bk3: 0a 560583i bk4: 20a 560529i bk5: 24a 560520i bk6: 64a 560414i bk7: 64a 560410i bk8: 64a 560434i bk9: 64a 560393i bk10: 64a 560421i bk11: 64a 560381i bk12: 64a 560432i bk13: 64a 560386i bk14: 64a 560431i bk15: 64a 560390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000401369
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=560581 n_nop=559863 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002512
n_activity=4363 dram_eff=0.3227
bk0: 12a 560541i bk1: 8a 560549i bk2: 0a 560576i bk3: 0a 560582i bk4: 20a 560530i bk5: 24a 560507i bk6: 64a 560420i bk7: 64a 560405i bk8: 64a 560435i bk9: 64a 560423i bk10: 64a 560428i bk11: 64a 560421i bk12: 64a 560425i bk13: 64a 560417i bk14: 64a 560433i bk15: 64a 560419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000483427
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=560581 n_nop=559863 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002512
n_activity=4115 dram_eff=0.3422
bk0: 12a 560542i bk1: 8a 560549i bk2: 0a 560577i bk3: 0a 560578i bk4: 20a 560530i bk5: 24a 560520i bk6: 64a 560414i bk7: 64a 560415i bk8: 64a 560419i bk9: 64a 560392i bk10: 64a 560416i bk11: 64a 560422i bk12: 64a 560401i bk13: 64a 560429i bk14: 64a 560356i bk15: 64a 560424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000353205
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=560581 n_nop=559863 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002512
n_activity=4379 dram_eff=0.3215
bk0: 12a 560542i bk1: 8a 560549i bk2: 0a 560577i bk3: 0a 560580i bk4: 20a 560528i bk5: 24a 560516i bk6: 64a 560429i bk7: 64a 560398i bk8: 64a 560433i bk9: 64a 560415i bk10: 64a 560435i bk11: 64a 560420i bk12: 64a 560430i bk13: 64a 560403i bk14: 64a 560427i bk15: 64a 560412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000344286

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6052, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 6833, Miss = 174, Miss_rate = 0.025, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 7172, Miss = 176, Miss_rate = 0.025, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 6525, Miss = 174, Miss_rate = 0.027, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 6846, Miss = 176, Miss_rate = 0.026, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 6105, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 6522, Miss = 176, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 7251, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 6053, Miss = 176, Miss_rate = 0.029, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 6724, Miss = 176, Miss_rate = 0.026, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 7195, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 6393, Miss = 176, Miss_rate = 0.028, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 79671
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0265
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21603
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=311943
icnt_total_pkts_simt_to_mem=122877
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 159275
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 434647
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 12)
Accepted packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 12)
Injected flit rate average = 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 12)
Accepted flit rate average= 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 12)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.4316 (28 samples)
	minimum = 6 (28 samples)
	maximum = 125.75 (28 samples)
Network latency average = 12.7091 (28 samples)
	minimum = 6 (28 samples)
	maximum = 108.5 (28 samples)
Flit latency average = 9.95664 (28 samples)
	minimum = 6 (28 samples)
	maximum = 106.393 (28 samples)
Fragmentation average = 0.0268394 (28 samples)
	minimum = 0 (28 samples)
	maximum = 61.7857 (28 samples)
Injected packet rate average = 0.0214081 (28 samples)
	minimum = 0.00848132 (28 samples)
	maximum = 0.0377873 (28 samples)
Accepted packet rate average = 0.0214081 (28 samples)
	minimum = 0.00848132 (28 samples)
	maximum = 0.0377873 (28 samples)
Injected flit rate average = 0.0584402 (28 samples)
	minimum = 0.013345 (28 samples)
	maximum = 0.161427 (28 samples)
Accepted flit rate average = 0.0584402 (28 samples)
	minimum = 0.014654 (28 samples)
	maximum = 0.0971847 (28 samples)
Injected packet size average = 2.72981 (28 samples)
Accepted packet size average = 2.72981 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 4 sec (64 sec)
gpgpu_simulation_rate = 493418 (inst/sec)
gpgpu_simulation_rate = 6715 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (6,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,429798)
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,429798)
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,429798)
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,429798)
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,429798)
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,429798)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23735,429798), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23757,429798), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23763,429798), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23775,429798), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23781,429798), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23789,429798), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 4.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 29 
gpu_sim_cycle = 23790
gpu_sim_insn = 351264
gpu_ipc =      14.7652
gpu_tot_sim_cycle = 453588
gpu_tot_sim_insn = 31930018
gpu_tot_ipc =      70.3943
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 104887
gpu_stall_icnt2sh    = 282233
gpu_total_sim_rate=491231

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 652026
	L1I_total_cache_misses = 14758
	L1I_total_cache_miss_rate = 0.0226
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14293
L1D_cache:
	L1D_cache_core[0]: Access = 5880, Miss = 3972, Miss_rate = 0.676, Pending_hits = 71, Reservation_fails = 37318
	L1D_cache_core[1]: Access = 5909, Miss = 3969, Miss_rate = 0.672, Pending_hits = 82, Reservation_fails = 37304
	L1D_cache_core[2]: Access = 5861, Miss = 4029, Miss_rate = 0.687, Pending_hits = 51, Reservation_fails = 40320
	L1D_cache_core[3]: Access = 6008, Miss = 4122, Miss_rate = 0.686, Pending_hits = 59, Reservation_fails = 36880
	L1D_cache_core[4]: Access = 6280, Miss = 4153, Miss_rate = 0.661, Pending_hits = 140, Reservation_fails = 34525
	L1D_cache_core[5]: Access = 5625, Miss = 3879, Miss_rate = 0.690, Pending_hits = 83, Reservation_fails = 37336
	L1D_cache_core[6]: Access = 6057, Miss = 4023, Miss_rate = 0.664, Pending_hits = 107, Reservation_fails = 35969
	L1D_cache_core[7]: Access = 5673, Miss = 3887, Miss_rate = 0.685, Pending_hits = 60, Reservation_fails = 37170
	L1D_cache_core[8]: Access = 5640, Miss = 3882, Miss_rate = 0.688, Pending_hits = 43, Reservation_fails = 38257
	L1D_cache_core[9]: Access = 6008, Miss = 4068, Miss_rate = 0.677, Pending_hits = 74, Reservation_fails = 37335
	L1D_cache_core[10]: Access = 5801, Miss = 3901, Miss_rate = 0.672, Pending_hits = 103, Reservation_fails = 36571
	L1D_cache_core[11]: Access = 5687, Miss = 3872, Miss_rate = 0.681, Pending_hits = 67, Reservation_fails = 37624
	L1D_cache_core[12]: Access = 5768, Miss = 3944, Miss_rate = 0.684, Pending_hits = 59, Reservation_fails = 36874
	L1D_cache_core[13]: Access = 5944, Miss = 4032, Miss_rate = 0.678, Pending_hits = 61, Reservation_fails = 36562
	L1D_total_cache_accesses = 82141
	L1D_total_cache_misses = 55733
	L1D_total_cache_miss_rate = 0.6785
	L1D_total_cache_pending_hits = 1060
	L1D_total_cache_reservation_fails = 520045
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 472934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47111
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 637268
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14758
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
31080, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1479, 1479, 1479, 1479, 1479, 1479, 1479, 1479, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 38895008
gpgpu_n_tot_w_icount = 1215469
gpgpu_n_stall_shd_mem = 761773
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53841
gpgpu_n_mem_write_global = 21789
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 965632
gpgpu_n_store_insn = 348624
gpgpu_n_shmem_insn = 6972960
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 204960
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 556813
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:963112	W0_Idle:3718802	W0_Scoreboard:1526243	W1:2520	W2:2370	W3:2220	W4:2070	W5:1920	W6:1770	W7:1620	W8:1470	W9:1320	W10:1170	W11:1020	W12:870	W13:720	W14:570	W15:350	W16:392420	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:801069
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 430728 {8:53841,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1568808 {72:21789,}
traffic_breakdown_coretomem[INST_ACC_R] = 37992 {8:4749,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7322376 {136:53841,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 174312 {8:21789,}
traffic_breakdown_memtocore[INST_ACC_R] = 645864 {136:4749,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=591611 n_nop=590897 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002366
n_activity=4151 dram_eff=0.3373
bk0: 12a 591572i bk1: 8a 591579i bk2: 0a 591607i bk3: 0a 591608i bk4: 20a 591561i bk5: 20a 591558i bk6: 64a 591433i bk7: 64a 591432i bk8: 64a 591435i bk9: 64a 591453i bk10: 64a 591444i bk11: 64a 591448i bk12: 64a 591413i bk13: 64a 591456i bk14: 64a 591365i bk15: 64a 591446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000334679
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=591611 n_nop=590897 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002366
n_activity=4309 dram_eff=0.3249
bk0: 12a 591572i bk1: 8a 591579i bk2: 0a 591607i bk3: 0a 591607i bk4: 20a 591553i bk5: 20a 591553i bk6: 64a 591443i bk7: 64a 591400i bk8: 64a 591470i bk9: 64a 591456i bk10: 64a 591470i bk11: 64a 591462i bk12: 64a 591465i bk13: 64a 591448i bk14: 64a 591462i bk15: 64a 591439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000292422
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=591611 n_nop=590893 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00238
n_activity=4167 dram_eff=0.3379
bk0: 12a 591572i bk1: 8a 591580i bk2: 0a 591609i bk3: 0a 591613i bk4: 20a 591559i bk5: 24a 591550i bk6: 64a 591444i bk7: 64a 591440i bk8: 64a 591464i bk9: 64a 591423i bk10: 64a 591451i bk11: 64a 591411i bk12: 64a 591462i bk13: 64a 591416i bk14: 64a 591461i bk15: 64a 591420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000380317
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=591611 n_nop=590893 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00238
n_activity=4363 dram_eff=0.3227
bk0: 12a 591571i bk1: 8a 591579i bk2: 0a 591606i bk3: 0a 591612i bk4: 20a 591560i bk5: 24a 591537i bk6: 64a 591450i bk7: 64a 591435i bk8: 64a 591465i bk9: 64a 591453i bk10: 64a 591458i bk11: 64a 591451i bk12: 64a 591455i bk13: 64a 591447i bk14: 64a 591463i bk15: 64a 591449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000458071
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=591611 n_nop=590893 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00238
n_activity=4115 dram_eff=0.3422
bk0: 12a 591572i bk1: 8a 591579i bk2: 0a 591607i bk3: 0a 591608i bk4: 20a 591560i bk5: 24a 591550i bk6: 64a 591444i bk7: 64a 591445i bk8: 64a 591449i bk9: 64a 591422i bk10: 64a 591446i bk11: 64a 591452i bk12: 64a 591431i bk13: 64a 591459i bk14: 64a 591386i bk15: 64a 591454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000334679
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=591611 n_nop=590893 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00238
n_activity=4379 dram_eff=0.3215
bk0: 12a 591572i bk1: 8a 591579i bk2: 0a 591607i bk3: 0a 591610i bk4: 20a 591558i bk5: 24a 591546i bk6: 64a 591459i bk7: 64a 591428i bk8: 64a 591463i bk9: 64a 591445i bk10: 64a 591465i bk11: 64a 591450i bk12: 64a 591460i bk13: 64a 591433i bk14: 64a 591457i bk15: 64a 591442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000326228

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6076, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 6971, Miss = 174, Miss_rate = 0.025, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 7196, Miss = 176, Miss_rate = 0.024, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 6583, Miss = 174, Miss_rate = 0.026, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 6984, Miss = 176, Miss_rate = 0.025, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 6117, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 6586, Miss = 176, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 7263, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 6077, Miss = 176, Miss_rate = 0.029, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 6858, Miss = 176, Miss_rate = 0.026, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 7219, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 6449, Miss = 176, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 80379
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0262
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51377
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21789
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4579
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=314739
icnt_total_pkts_simt_to_mem=123957
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.17232
	minimum = 6
	maximum = 21
Network latency average = 8.04732
	minimum = 6
	maximum = 20
Slowest packet = 159346
Flit latency average = 6.39861
	minimum = 6
	maximum = 16
Slowest flit = 434824
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00228926
	minimum = 0 (at node 5)
	maximum = 0.00580076 (at node 15)
Accepted packet rate average = 0.00228926
	minimum = 0 (at node 5)
	maximum = 0.00580076 (at node 15)
Injected flit rate average = 0.00626637
	minimum = 0 (at node 5)
	maximum = 0.021942 (at node 15)
Accepted flit rate average= 0.00626637
	minimum = 0 (at node 5)
	maximum = 0.0195881 (at node 0)
Injected packet length average = 2.73729
Accepted packet length average = 2.73729
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.1812 (29 samples)
	minimum = 6 (29 samples)
	maximum = 122.138 (29 samples)
Network latency average = 12.5484 (29 samples)
	minimum = 6 (29 samples)
	maximum = 105.448 (29 samples)
Flit latency average = 9.83395 (29 samples)
	minimum = 6 (29 samples)
	maximum = 103.276 (29 samples)
Fragmentation average = 0.0259139 (29 samples)
	minimum = 0 (29 samples)
	maximum = 59.6552 (29 samples)
Injected packet rate average = 0.0207488 (29 samples)
	minimum = 0.00818886 (29 samples)
	maximum = 0.0366843 (29 samples)
Accepted packet rate average = 0.0207488 (29 samples)
	minimum = 0.00818886 (29 samples)
	maximum = 0.0366843 (29 samples)
Injected flit rate average = 0.0566411 (29 samples)
	minimum = 0.0128848 (29 samples)
	maximum = 0.156617 (29 samples)
Accepted flit rate average = 0.0566411 (29 samples)
	minimum = 0.0141487 (29 samples)
	maximum = 0.0945089 (29 samples)
Injected packet size average = 2.72984 (29 samples)
Accepted packet size average = 2.72984 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 5 sec (65 sec)
gpgpu_simulation_rate = 491231 (inst/sec)
gpgpu_simulation_rate = 6978 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (6,6,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,453588)
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,453588)
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,453588)
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,453588)
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,453588)
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,453588)
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,453588)
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,453588)
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,453588)
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,453588)
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,453588)
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,453588)
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,453588)
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,453588)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,453588)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,453588)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,453588)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,453588)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,453588)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,453588)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,453588)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,453588)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,453588)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,453588)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,453588)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,453588)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,453588)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,453588)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,453588)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,453588)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,453588)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,453588)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,453588)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,453588)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,453588)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,453588)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2170,453588), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2312,453588), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2416,453588), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2421,453588), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2491,453588), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2575,453588), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2784,453588), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2786,453588), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2860,453588), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2920,453588), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2930,453588), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3101,453588), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3160,453588), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3193,453588), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3223,453588), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3225,453588), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3235,453588), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3283,453588), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3299,453588), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3304,453588), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3306,453588), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3317,453588), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3333,453588), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3337,453588), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3365,453588), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3377,453588), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3387,453588), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3445,453588), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3449,453588), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3473,453588), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3477,453588), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3483,453588), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3590,453588), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3644,453588), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3711,453588), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3828,453588), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 12.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 30 
gpu_sim_cycle = 3829
gpu_sim_insn = 801792
gpu_ipc =     209.3998
gpu_tot_sim_cycle = 457417
gpu_tot_sim_insn = 32731810
gpu_tot_ipc =      71.5579
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 109727
gpu_stall_icnt2sh    = 291629
gpu_total_sim_rate=488534

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 665161
	L1I_total_cache_misses = 15221
	L1I_total_cache_miss_rate = 0.0229
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14293
L1D_cache:
	L1D_cache_core[0]: Access = 6008, Miss = 4068, Miss_rate = 0.677, Pending_hits = 71, Reservation_fails = 38170
	L1D_cache_core[1]: Access = 6037, Miss = 4065, Miss_rate = 0.673, Pending_hits = 82, Reservation_fails = 38197
	L1D_cache_core[2]: Access = 5989, Miss = 4125, Miss_rate = 0.689, Pending_hits = 51, Reservation_fails = 41280
	L1D_cache_core[3]: Access = 6136, Miss = 4218, Miss_rate = 0.687, Pending_hits = 59, Reservation_fails = 38263
	L1D_cache_core[4]: Access = 6408, Miss = 4249, Miss_rate = 0.663, Pending_hits = 140, Reservation_fails = 35961
	L1D_cache_core[5]: Access = 5817, Miss = 4023, Miss_rate = 0.692, Pending_hits = 83, Reservation_fails = 38951
	L1D_cache_core[6]: Access = 6249, Miss = 4167, Miss_rate = 0.667, Pending_hits = 107, Reservation_fails = 37003
	L1D_cache_core[7]: Access = 5865, Miss = 4029, Miss_rate = 0.687, Pending_hits = 60, Reservation_fails = 39327
	L1D_cache_core[8]: Access = 5832, Miss = 4026, Miss_rate = 0.690, Pending_hits = 43, Reservation_fails = 39813
	L1D_cache_core[9]: Access = 6200, Miss = 4212, Miss_rate = 0.679, Pending_hits = 74, Reservation_fails = 38780
	L1D_cache_core[10]: Access = 5993, Miss = 4045, Miss_rate = 0.675, Pending_hits = 103, Reservation_fails = 37890
	L1D_cache_core[11]: Access = 5879, Miss = 4016, Miss_rate = 0.683, Pending_hits = 67, Reservation_fails = 39317
	L1D_cache_core[12]: Access = 5960, Miss = 4088, Miss_rate = 0.686, Pending_hits = 59, Reservation_fails = 38508
	L1D_cache_core[13]: Access = 6072, Miss = 4128, Miss_rate = 0.680, Pending_hits = 61, Reservation_fails = 37267
	L1D_total_cache_accesses = 84445
	L1D_total_cache_misses = 57459
	L1D_total_cache_miss_rate = 0.6804
	L1D_total_cache_pending_hits = 1060
	L1D_total_cache_reservation_fails = 538727
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55567
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 488914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49813
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 649940
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15221
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
31167, 1479, 1479, 1479, 1479, 1479, 1479, 1479, 1566, 1566, 1566, 1566, 1566, 1566, 1566, 1566, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 39696800
gpgpu_n_tot_w_icount = 1240525
gpgpu_n_stall_shd_mem = 781607
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55567
gpgpu_n_mem_write_global = 22365
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 993280
gpgpu_n_store_insn = 357840
gpgpu_n_shmem_insn = 7157280
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 204960
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 576647
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:993670	W0_Idle:3733665	W0_Scoreboard:1550816	W1:2520	W2:2370	W3:2220	W4:2070	W5:1920	W6:1770	W7:1620	W8:1470	W9:1320	W10:1170	W11:1020	W12:870	W13:720	W14:570	W15:350	W16:392420	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:826125
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 444536 {8:55567,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1610280 {72:22365,}
traffic_breakdown_coretomem[INST_ACC_R] = 38280 {8:4785,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7557112 {136:55567,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 178920 {8:22365,}
traffic_breakdown_memtocore[INST_ACC_R] = 650760 {136:4785,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=596605 n_nop=595891 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002347
n_activity=4151 dram_eff=0.3373
bk0: 12a 596566i bk1: 8a 596573i bk2: 0a 596601i bk3: 0a 596602i bk4: 20a 596555i bk5: 20a 596552i bk6: 64a 596427i bk7: 64a 596426i bk8: 64a 596429i bk9: 64a 596447i bk10: 64a 596438i bk11: 64a 596442i bk12: 64a 596407i bk13: 64a 596450i bk14: 64a 596359i bk15: 64a 596440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000331878
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=596605 n_nop=595891 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002347
n_activity=4309 dram_eff=0.3249
bk0: 12a 596566i bk1: 8a 596573i bk2: 0a 596601i bk3: 0a 596601i bk4: 20a 596547i bk5: 20a 596547i bk6: 64a 596437i bk7: 64a 596394i bk8: 64a 596464i bk9: 64a 596450i bk10: 64a 596464i bk11: 64a 596456i bk12: 64a 596459i bk13: 64a 596442i bk14: 64a 596456i bk15: 64a 596433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000289974
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=596605 n_nop=595887 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00236
n_activity=4167 dram_eff=0.3379
bk0: 12a 596566i bk1: 8a 596574i bk2: 0a 596603i bk3: 0a 596607i bk4: 20a 596553i bk5: 24a 596544i bk6: 64a 596438i bk7: 64a 596434i bk8: 64a 596458i bk9: 64a 596417i bk10: 64a 596445i bk11: 64a 596405i bk12: 64a 596456i bk13: 64a 596410i bk14: 64a 596455i bk15: 64a 596414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000377134
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=596605 n_nop=595887 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00236
n_activity=4363 dram_eff=0.3227
bk0: 12a 596565i bk1: 8a 596573i bk2: 0a 596600i bk3: 0a 596606i bk4: 20a 596554i bk5: 24a 596531i bk6: 64a 596444i bk7: 64a 596429i bk8: 64a 596459i bk9: 64a 596447i bk10: 64a 596452i bk11: 64a 596445i bk12: 64a 596449i bk13: 64a 596441i bk14: 64a 596457i bk15: 64a 596443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000454237
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=596605 n_nop=595887 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00236
n_activity=4115 dram_eff=0.3422
bk0: 12a 596566i bk1: 8a 596573i bk2: 0a 596601i bk3: 0a 596602i bk4: 20a 596554i bk5: 24a 596544i bk6: 64a 596438i bk7: 64a 596439i bk8: 64a 596443i bk9: 64a 596416i bk10: 64a 596440i bk11: 64a 596446i bk12: 64a 596425i bk13: 64a 596453i bk14: 64a 596380i bk15: 64a 596448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000331878
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=596605 n_nop=595887 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00236
n_activity=4379 dram_eff=0.3215
bk0: 12a 596566i bk1: 8a 596573i bk2: 0a 596601i bk3: 0a 596604i bk4: 20a 596552i bk5: 24a 596540i bk6: 64a 596453i bk7: 64a 596422i bk8: 64a 596457i bk9: 64a 596439i bk10: 64a 596459i bk11: 64a 596444i bk12: 64a 596454i bk13: 64a 596427i bk14: 64a 596451i bk15: 64a 596436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000323497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6076, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 7350, Miss = 174, Miss_rate = 0.024, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 7196, Miss = 176, Miss_rate = 0.024, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 6967, Miss = 174, Miss_rate = 0.025, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 7364, Miss = 176, Miss_rate = 0.024, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 6131, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 6962, Miss = 176, Miss_rate = 0.025, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 7277, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 6077, Miss = 176, Miss_rate = 0.029, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 7249, Miss = 176, Miss_rate = 0.024, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 7219, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 6849, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 82717
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0255
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53103
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22365
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4615
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=324125
icnt_total_pkts_simt_to_mem=127447
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.1101
	minimum = 6
	maximum = 598
Network latency average = 38.1089
	minimum = 6
	maximum = 554
Slowest packet = 161614
Flit latency average = 23.3773
	minimum = 6
	maximum = 554
Slowest flit = 440676
Fragmentation average = 0.139649
	minimum = 0
	maximum = 255
Injected packet rate average = 0.0469695
	minimum = 0 (at node 14)
	maximum = 0.104466 (at node 25)
Accepted packet rate average = 0.0469695
	minimum = 0 (at node 14)
	maximum = 0.104466 (at node 25)
Injected flit rate average = 0.129337
	minimum = 0 (at node 14)
	maximum = 0.443719 (at node 23)
Accepted flit rate average= 0.129337
	minimum = 0 (at node 14)
	maximum = 0.20841 (at node 12)
Injected packet length average = 2.75364
Accepted packet length average = 2.75364
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4122 (30 samples)
	minimum = 6 (30 samples)
	maximum = 138 (30 samples)
Network latency average = 13.4004 (30 samples)
	minimum = 6 (30 samples)
	maximum = 120.4 (30 samples)
Flit latency average = 10.2854 (30 samples)
	minimum = 6 (30 samples)
	maximum = 118.3 (30 samples)
Fragmentation average = 0.029705 (30 samples)
	minimum = 0 (30 samples)
	maximum = 66.1667 (30 samples)
Injected packet rate average = 0.0216229 (30 samples)
	minimum = 0.00791589 (30 samples)
	maximum = 0.0389437 (30 samples)
Accepted packet rate average = 0.0216229 (30 samples)
	minimum = 0.00791589 (30 samples)
	maximum = 0.0389437 (30 samples)
Injected flit rate average = 0.0590643 (30 samples)
	minimum = 0.0124553 (30 samples)
	maximum = 0.166187 (30 samples)
Accepted flit rate average = 0.0590643 (30 samples)
	minimum = 0.0136771 (30 samples)
	maximum = 0.0983056 (30 samples)
Injected packet size average = 2.73156 (30 samples)
Accepted packet size average = 2.73156 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 7 sec (67 sec)
gpgpu_simulation_rate = 488534 (inst/sec)
gpgpu_simulation_rate = 6827 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,457417)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12701,457417), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 31 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 13.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 31 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 470119
gpu_tot_sim_insn = 32751047
gpu_tot_ipc =      69.6654
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 109727
gpu_stall_icnt2sh    = 291629
gpu_total_sim_rate=488821

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 666661
	L1I_total_cache_misses = 15237
	L1I_total_cache_miss_rate = 0.0229
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14293
L1D_cache:
	L1D_cache_core[0]: Access = 6008, Miss = 4068, Miss_rate = 0.677, Pending_hits = 71, Reservation_fails = 38170
	L1D_cache_core[1]: Access = 6037, Miss = 4065, Miss_rate = 0.673, Pending_hits = 82, Reservation_fails = 38197
	L1D_cache_core[2]: Access = 5989, Miss = 4125, Miss_rate = 0.689, Pending_hits = 51, Reservation_fails = 41280
	L1D_cache_core[3]: Access = 6136, Miss = 4218, Miss_rate = 0.687, Pending_hits = 59, Reservation_fails = 38263
	L1D_cache_core[4]: Access = 6408, Miss = 4249, Miss_rate = 0.663, Pending_hits = 140, Reservation_fails = 35961
	L1D_cache_core[5]: Access = 5817, Miss = 4023, Miss_rate = 0.692, Pending_hits = 83, Reservation_fails = 38951
	L1D_cache_core[6]: Access = 6249, Miss = 4167, Miss_rate = 0.667, Pending_hits = 107, Reservation_fails = 37003
	L1D_cache_core[7]: Access = 5865, Miss = 4029, Miss_rate = 0.687, Pending_hits = 60, Reservation_fails = 39327
	L1D_cache_core[8]: Access = 5832, Miss = 4026, Miss_rate = 0.690, Pending_hits = 43, Reservation_fails = 39813
	L1D_cache_core[9]: Access = 6200, Miss = 4212, Miss_rate = 0.679, Pending_hits = 74, Reservation_fails = 38780
	L1D_cache_core[10]: Access = 5993, Miss = 4045, Miss_rate = 0.675, Pending_hits = 103, Reservation_fails = 37890
	L1D_cache_core[11]: Access = 5879, Miss = 4016, Miss_rate = 0.683, Pending_hits = 67, Reservation_fails = 39317
	L1D_cache_core[12]: Access = 5960, Miss = 4088, Miss_rate = 0.686, Pending_hits = 59, Reservation_fails = 38508
	L1D_cache_core[13]: Access = 6103, Miss = 4144, Miss_rate = 0.679, Pending_hits = 61, Reservation_fails = 37267
	L1D_total_cache_accesses = 84476
	L1D_total_cache_misses = 57475
	L1D_total_cache_miss_rate = 0.6804
	L1D_total_cache_pending_hits = 1060
	L1D_total_cache_reservation_fails = 538727
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 488914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49813
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 651424
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15237
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
31167, 1479, 1479, 1479, 1479, 1479, 1479, 1479, 1566, 1566, 1566, 1566, 1566, 1566, 1566, 1566, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 39780352
gpgpu_n_tot_w_icount = 1243136
gpgpu_n_stall_shd_mem = 782111
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55583
gpgpu_n_mem_write_global = 22380
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 993536
gpgpu_n_store_insn = 358080
gpgpu_n_shmem_insn = 7160784
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 205464
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 576647
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:993670	W0_Idle:3750539	W0_Scoreboard:1556761	W1:2772	W2:2607	W3:2442	W4:2277	W5:2112	W6:1947	W7:1782	W8:1617	W9:1452	W10:1287	W11:1122	W12:957	W13:792	W14:627	W15:385	W16:392833	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:826125
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 444664 {8:55583,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1611360 {72:22380,}
traffic_breakdown_coretomem[INST_ACC_R] = 38408 {8:4801,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7559288 {136:55583,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 179040 {8:22380,}
traffic_breakdown_memtocore[INST_ACC_R] = 652936 {136:4801,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=613172 n_nop=612458 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002283
n_activity=4151 dram_eff=0.3373
bk0: 12a 613133i bk1: 8a 613140i bk2: 0a 613168i bk3: 0a 613169i bk4: 20a 613122i bk5: 20a 613119i bk6: 64a 612994i bk7: 64a 612993i bk8: 64a 612996i bk9: 64a 613014i bk10: 64a 613005i bk11: 64a 613009i bk12: 64a 612974i bk13: 64a 613017i bk14: 64a 612926i bk15: 64a 613007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000322911
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=613172 n_nop=612458 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002283
n_activity=4309 dram_eff=0.3249
bk0: 12a 613133i bk1: 8a 613140i bk2: 0a 613168i bk3: 0a 613168i bk4: 20a 613114i bk5: 20a 613114i bk6: 64a 613004i bk7: 64a 612961i bk8: 64a 613031i bk9: 64a 613017i bk10: 64a 613031i bk11: 64a 613023i bk12: 64a 613026i bk13: 64a 613009i bk14: 64a 613023i bk15: 64a 613000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000282139
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=613172 n_nop=612454 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002296
n_activity=4167 dram_eff=0.3379
bk0: 12a 613133i bk1: 8a 613141i bk2: 0a 613170i bk3: 0a 613174i bk4: 20a 613120i bk5: 24a 613111i bk6: 64a 613005i bk7: 64a 613001i bk8: 64a 613025i bk9: 64a 612984i bk10: 64a 613012i bk11: 64a 612972i bk12: 64a 613023i bk13: 64a 612977i bk14: 64a 613022i bk15: 64a 612981i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000366944
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=613172 n_nop=612454 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002296
n_activity=4363 dram_eff=0.3227
bk0: 12a 613132i bk1: 8a 613140i bk2: 0a 613167i bk3: 0a 613173i bk4: 20a 613121i bk5: 24a 613098i bk6: 64a 613011i bk7: 64a 612996i bk8: 64a 613026i bk9: 64a 613014i bk10: 64a 613019i bk11: 64a 613012i bk12: 64a 613016i bk13: 64a 613008i bk14: 64a 613024i bk15: 64a 613010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000441964
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=613172 n_nop=612454 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002296
n_activity=4115 dram_eff=0.3422
bk0: 12a 613133i bk1: 8a 613140i bk2: 0a 613168i bk3: 0a 613169i bk4: 20a 613121i bk5: 24a 613111i bk6: 64a 613005i bk7: 64a 613006i bk8: 64a 613010i bk9: 64a 612983i bk10: 64a 613007i bk11: 64a 613013i bk12: 64a 612992i bk13: 64a 613020i bk14: 64a 612947i bk15: 64a 613015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000322911
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=613172 n_nop=612454 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002296
n_activity=4379 dram_eff=0.3215
bk0: 12a 613133i bk1: 8a 613140i bk2: 0a 613168i bk3: 0a 613171i bk4: 20a 613119i bk5: 24a 613107i bk6: 64a 613020i bk7: 64a 612989i bk8: 64a 613024i bk9: 64a 613006i bk10: 64a 613026i bk11: 64a 613011i bk12: 64a 613021i bk13: 64a 612994i bk14: 64a 613018i bk15: 64a 613003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000314757

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6078, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 7360, Miss = 174, Miss_rate = 0.024, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 7198, Miss = 176, Miss_rate = 0.024, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 6967, Miss = 174, Miss_rate = 0.025, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 7377, Miss = 176, Miss_rate = 0.024, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 6131, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 6964, Miss = 176, Miss_rate = 0.025, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 7277, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 6079, Miss = 176, Miss_rate = 0.029, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 7261, Miss = 176, Miss_rate = 0.024, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 7221, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 6851, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 82764
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0255
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22380
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4631
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=324300
icnt_total_pkts_simt_to_mem=127524
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 165461
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 451651
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 13)
Accepted packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 13)
Injected flit rate average = 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 13)
Accepted flit rate average= 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 13)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.134 (31 samples)
	minimum = 6 (31 samples)
	maximum = 133.935 (31 samples)
Network latency average = 13.219 (31 samples)
	minimum = 6 (31 samples)
	maximum = 116.903 (31 samples)
Flit latency average = 10.1498 (31 samples)
	minimum = 6 (31 samples)
	maximum = 114.742 (31 samples)
Fragmentation average = 0.0287468 (31 samples)
	minimum = 0 (31 samples)
	maximum = 64.0323 (31 samples)
Injected packet rate average = 0.0209345 (31 samples)
	minimum = 0.00766054 (31 samples)
	maximum = 0.0378068 (31 samples)
Accepted packet rate average = 0.0209345 (31 samples)
	minimum = 0.00766054 (31 samples)
	maximum = 0.0378068 (31 samples)
Injected flit rate average = 0.0571836 (31 samples)
	minimum = 0.0120536 (31 samples)
	maximum = 0.161022 (31 samples)
Accepted flit rate average = 0.0571836 (31 samples)
	minimum = 0.0132359 (31 samples)
	maximum = 0.0955789 (31 samples)
Injected packet size average = 2.73154 (31 samples)
Accepted packet size average = 2.73154 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 7 sec (67 sec)
gpgpu_simulation_rate = 488821 (inst/sec)
gpgpu_simulation_rate = 7016 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (5,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,470119)
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,470119)
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,470119)
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,470119)
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,470119)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23451,470119), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 32 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23729,470119), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 32 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23748,470119), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 32 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23766,470119), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 32 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23784,470119), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 32 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 4.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 32 
gpu_sim_cycle = 23785
gpu_sim_insn = 292720
gpu_ipc =      12.3069
gpu_tot_sim_cycle = 493904
gpu_tot_sim_insn = 33043767
gpu_tot_ipc =      66.9032
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 109727
gpu_stall_icnt2sh    = 291649
gpu_total_sim_rate=485937

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 677236
	L1I_total_cache_misses = 15432
	L1I_total_cache_miss_rate = 0.0228
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14293
L1D_cache:
	L1D_cache_core[0]: Access = 6087, Miss = 4115, Miss_rate = 0.676, Pending_hits = 71, Reservation_fails = 38170
	L1D_cache_core[1]: Access = 6116, Miss = 4113, Miss_rate = 0.672, Pending_hits = 82, Reservation_fails = 38197
	L1D_cache_core[2]: Access = 6068, Miss = 4173, Miss_rate = 0.688, Pending_hits = 51, Reservation_fails = 41280
	L1D_cache_core[3]: Access = 6215, Miss = 4266, Miss_rate = 0.686, Pending_hits = 59, Reservation_fails = 38263
	L1D_cache_core[4]: Access = 6487, Miss = 4297, Miss_rate = 0.662, Pending_hits = 140, Reservation_fails = 35961
	L1D_cache_core[5]: Access = 5817, Miss = 4023, Miss_rate = 0.692, Pending_hits = 83, Reservation_fails = 38951
	L1D_cache_core[6]: Access = 6249, Miss = 4167, Miss_rate = 0.667, Pending_hits = 107, Reservation_fails = 37003
	L1D_cache_core[7]: Access = 5865, Miss = 4029, Miss_rate = 0.687, Pending_hits = 60, Reservation_fails = 39327
	L1D_cache_core[8]: Access = 5832, Miss = 4026, Miss_rate = 0.690, Pending_hits = 43, Reservation_fails = 39813
	L1D_cache_core[9]: Access = 6200, Miss = 4212, Miss_rate = 0.679, Pending_hits = 74, Reservation_fails = 38780
	L1D_cache_core[10]: Access = 5993, Miss = 4045, Miss_rate = 0.675, Pending_hits = 103, Reservation_fails = 37890
	L1D_cache_core[11]: Access = 5879, Miss = 4016, Miss_rate = 0.683, Pending_hits = 67, Reservation_fails = 39317
	L1D_cache_core[12]: Access = 5960, Miss = 4088, Miss_rate = 0.686, Pending_hits = 59, Reservation_fails = 38508
	L1D_cache_core[13]: Access = 6103, Miss = 4144, Miss_rate = 0.679, Pending_hits = 61, Reservation_fails = 37267
	L1D_total_cache_accesses = 84871
	L1D_total_cache_misses = 57714
	L1D_total_cache_miss_rate = 0.6800
	L1D_total_cache_pending_hits = 1060
	L1D_total_cache_reservation_fails = 538727
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5469
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 488914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49813
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 661804
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15432
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
34878, 1479, 1479, 1479, 1479, 1479, 1479, 1479, 1566, 1566, 1566, 1566, 1566, 1566, 1566, 1566, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 40374112
gpgpu_n_tot_w_icount = 1261691
gpgpu_n_stall_shd_mem = 791631
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55807
gpgpu_n_mem_write_global = 22535
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 997376
gpgpu_n_store_insn = 360560
gpgpu_n_shmem_insn = 7211024
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 214984
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 576647
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:993670	W0_Idle:3909544	W0_Scoreboard:1616185	W1:2772	W2:2607	W3:2442	W4:2277	W5:2112	W6:1947	W7:1782	W8:1617	W9:1452	W10:1287	W11:1122	W12:957	W13:792	W14:627	W15:385	W16:411323	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:826190
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 446456 {8:55807,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1622520 {72:22535,}
traffic_breakdown_coretomem[INST_ACC_R] = 39968 {8:4996,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7589752 {136:55807,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 180280 {8:22535,}
traffic_breakdown_memtocore[INST_ACC_R] = 679456 {136:4996,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644195 n_nop=643481 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002173
n_activity=4151 dram_eff=0.3373
bk0: 12a 644156i bk1: 8a 644163i bk2: 0a 644191i bk3: 0a 644192i bk4: 20a 644145i bk5: 20a 644142i bk6: 64a 644017i bk7: 64a 644016i bk8: 64a 644019i bk9: 64a 644037i bk10: 64a 644028i bk11: 64a 644032i bk12: 64a 643997i bk13: 64a 644040i bk14: 64a 643949i bk15: 64a 644030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00030736
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644195 n_nop=643481 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002173
n_activity=4309 dram_eff=0.3249
bk0: 12a 644156i bk1: 8a 644163i bk2: 0a 644191i bk3: 0a 644191i bk4: 20a 644137i bk5: 20a 644137i bk6: 64a 644027i bk7: 64a 643984i bk8: 64a 644054i bk9: 64a 644040i bk10: 64a 644054i bk11: 64a 644046i bk12: 64a 644049i bk13: 64a 644032i bk14: 64a 644046i bk15: 64a 644023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000268552
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644195 n_nop=643477 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002186
n_activity=4167 dram_eff=0.3379
bk0: 12a 644156i bk1: 8a 644164i bk2: 0a 644193i bk3: 0a 644197i bk4: 20a 644143i bk5: 24a 644134i bk6: 64a 644028i bk7: 64a 644024i bk8: 64a 644048i bk9: 64a 644007i bk10: 64a 644035i bk11: 64a 643995i bk12: 64a 644046i bk13: 64a 644000i bk14: 64a 644045i bk15: 64a 644004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000349273
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644195 n_nop=643477 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002186
n_activity=4363 dram_eff=0.3227
bk0: 12a 644155i bk1: 8a 644163i bk2: 0a 644190i bk3: 0a 644196i bk4: 20a 644144i bk5: 24a 644121i bk6: 64a 644034i bk7: 64a 644019i bk8: 64a 644049i bk9: 64a 644037i bk10: 64a 644042i bk11: 64a 644035i bk12: 64a 644039i bk13: 64a 644031i bk14: 64a 644047i bk15: 64a 644033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00042068
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644195 n_nop=643477 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002186
n_activity=4115 dram_eff=0.3422
bk0: 12a 644156i bk1: 8a 644163i bk2: 0a 644191i bk3: 0a 644192i bk4: 20a 644144i bk5: 24a 644134i bk6: 64a 644028i bk7: 64a 644029i bk8: 64a 644033i bk9: 64a 644006i bk10: 64a 644030i bk11: 64a 644036i bk12: 64a 644015i bk13: 64a 644043i bk14: 64a 643970i bk15: 64a 644038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00030736
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=644195 n_nop=643477 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002186
n_activity=4379 dram_eff=0.3215
bk0: 12a 644156i bk1: 8a 644163i bk2: 0a 644191i bk3: 0a 644194i bk4: 20a 644142i bk5: 24a 644130i bk6: 64a 644043i bk7: 64a 644012i bk8: 64a 644047i bk9: 64a 644029i bk10: 64a 644049i bk11: 64a 644034i bk12: 64a 644044i bk13: 64a 644017i bk14: 64a 644041i bk15: 64a 644026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000299599

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6098, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 7464, Miss = 174, Miss_rate = 0.023, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 7218, Miss = 176, Miss_rate = 0.024, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 7022, Miss = 174, Miss_rate = 0.025, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 7484, Miss = 176, Miss_rate = 0.024, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 6141, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 7028, Miss = 176, Miss_rate = 0.025, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 7287, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 6099, Miss = 176, Miss_rate = 0.029, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 7355, Miss = 176, Miss_rate = 0.024, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 7241, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 6901, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 83338
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0253
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53343
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22535
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4826
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=326550
icnt_total_pkts_simt_to_mem=128408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.05226
	minimum = 6
	maximum = 28
Network latency average = 7.96254
	minimum = 6
	maximum = 24
Slowest packet = 165735
Flit latency average = 6.29898
	minimum = 6
	maximum = 20
Slowest flit = 452427
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00185637
	minimum = 0 (at node 5)
	maximum = 0.00496111 (at node 1)
Accepted packet rate average = 0.00185637
	minimum = 0 (at node 5)
	maximum = 0.00496111 (at node 1)
Injected flit rate average = 0.00506784
	minimum = 0 (at node 5)
	maximum = 0.0172798 (at node 18)
Accepted flit rate average= 0.00506784
	minimum = 0 (at node 5)
	maximum = 0.0195922 (at node 1)
Injected packet length average = 2.72997
Accepted packet length average = 2.72997
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8814 (32 samples)
	minimum = 6 (32 samples)
	maximum = 130.625 (32 samples)
Network latency average = 13.0547 (32 samples)
	minimum = 6 (32 samples)
	maximum = 114 (32 samples)
Flit latency average = 10.0295 (32 samples)
	minimum = 6 (32 samples)
	maximum = 111.781 (32 samples)
Fragmentation average = 0.0278485 (32 samples)
	minimum = 0 (32 samples)
	maximum = 62.0312 (32 samples)
Injected packet rate average = 0.0203383 (32 samples)
	minimum = 0.00742115 (32 samples)
	maximum = 0.0367804 (32 samples)
Accepted packet rate average = 0.0203383 (32 samples)
	minimum = 0.00742115 (32 samples)
	maximum = 0.0367804 (32 samples)
Injected flit rate average = 0.055555 (32 samples)
	minimum = 0.0116769 (32 samples)
	maximum = 0.15653 (32 samples)
Accepted flit rate average = 0.055555 (32 samples)
	minimum = 0.0128223 (32 samples)
	maximum = 0.0932043 (32 samples)
Injected packet size average = 2.73154 (32 samples)
Accepted packet size average = 2.73154 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 8 sec (68 sec)
gpgpu_simulation_rate = 485937 (inst/sec)
gpgpu_simulation_rate = 7263 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (5,5,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,493904)
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,493904)
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,493904)
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,493904)
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,493904)
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,493904)
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,493904)
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,493904)
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,493904)
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,493904)
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,493904)
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,493904)
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,493904)
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,493904)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,493904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,493904)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,493904)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,493904)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,493904)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,493904)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,493904)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,493904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,493904)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,493904)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,493904)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1371,493904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1380,493904), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1454,493904), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1460,493904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1847,493904), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1861,493904), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2003,493904), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2048,493904), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2050,493904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2111,493904), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2155,493904), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2155,493904), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2159,493904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2183,493904), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2217,493904), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2295,493904), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2297,493904), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2495,493904), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2499,493904), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2564,493904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2622,493904), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2809,493904), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2936,493904), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2954,493904), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2966,493904), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 1.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 33 
gpu_sim_cycle = 2967
gpu_sim_insn = 556800
gpu_ipc =     187.6643
gpu_tot_sim_cycle = 496871
gpu_tot_sim_insn = 33600567
gpu_tot_ipc =      67.6243
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 111492
gpu_stall_icnt2sh    = 298996
gpu_total_sim_rate=486964

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 686387
	L1I_total_cache_misses = 15783
	L1I_total_cache_miss_rate = 0.0230
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14293
L1D_cache:
	L1D_cache_core[0]: Access = 6215, Miss = 4208, Miss_rate = 0.677, Pending_hits = 75, Reservation_fails = 39295
	L1D_cache_core[1]: Access = 6244, Miss = 4209, Miss_rate = 0.674, Pending_hits = 82, Reservation_fails = 39354
	L1D_cache_core[2]: Access = 6132, Miss = 4220, Miss_rate = 0.688, Pending_hits = 51, Reservation_fails = 41280
	L1D_cache_core[3]: Access = 6279, Miss = 4314, Miss_rate = 0.687, Pending_hits = 59, Reservation_fails = 38263
	L1D_cache_core[4]: Access = 6551, Miss = 4344, Miss_rate = 0.663, Pending_hits = 140, Reservation_fails = 35961
	L1D_cache_core[5]: Access = 5945, Miss = 4119, Miss_rate = 0.693, Pending_hits = 83, Reservation_fails = 39906
	L1D_cache_core[6]: Access = 6377, Miss = 4257, Miss_rate = 0.668, Pending_hits = 107, Reservation_fails = 37963
	L1D_cache_core[7]: Access = 5993, Miss = 4109, Miss_rate = 0.686, Pending_hits = 67, Reservation_fails = 39638
	L1D_cache_core[8]: Access = 5960, Miss = 4122, Miss_rate = 0.692, Pending_hits = 43, Reservation_fails = 40251
	L1D_cache_core[9]: Access = 6328, Miss = 4292, Miss_rate = 0.678, Pending_hits = 82, Reservation_fails = 39208
	L1D_cache_core[10]: Access = 6121, Miss = 4141, Miss_rate = 0.677, Pending_hits = 103, Reservation_fails = 38993
	L1D_cache_core[11]: Access = 6007, Miss = 4106, Miss_rate = 0.684, Pending_hits = 67, Reservation_fails = 40190
	L1D_cache_core[12]: Access = 6088, Miss = 4168, Miss_rate = 0.685, Pending_hits = 65, Reservation_fails = 38802
	L1D_cache_core[13]: Access = 6231, Miss = 4240, Miss_rate = 0.680, Pending_hits = 61, Reservation_fails = 37902
	L1D_total_cache_accesses = 86471
	L1D_total_cache_misses = 58849
	L1D_total_cache_miss_rate = 0.6806
	L1D_total_cache_pending_hits = 1085
	L1D_total_cache_reservation_fails = 547006
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 497181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49825
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 670604
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15783
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
34965, 1566, 1566, 1566, 1566, 1566, 1566, 1566, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 40930912
gpgpu_n_tot_w_icount = 1279091
gpgpu_n_stall_shd_mem = 800710
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 56929
gpgpu_n_mem_write_global = 22935
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1016576
gpgpu_n_store_insn = 366960
gpgpu_n_shmem_insn = 7339024
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 214984
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 585726
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1009603	W0_Idle:3923048	W0_Scoreboard:1634260	W1:2772	W2:2607	W3:2442	W4:2277	W5:2112	W6:1947	W7:1782	W8:1617	W9:1452	W10:1287	W11:1122	W12:957	W13:792	W14:627	W15:385	W16:411323	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:843590
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 455432 {8:56929,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1651320 {72:22935,}
traffic_breakdown_coretomem[INST_ACC_R] = 40216 {8:5027,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7742344 {136:56929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 183480 {8:22935,}
traffic_breakdown_memtocore[INST_ACC_R] = 683672 {136:5027,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648064 n_nop=647350 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00216
n_activity=4151 dram_eff=0.3373
bk0: 12a 648025i bk1: 8a 648032i bk2: 0a 648060i bk3: 0a 648061i bk4: 20a 648014i bk5: 20a 648011i bk6: 64a 647886i bk7: 64a 647885i bk8: 64a 647888i bk9: 64a 647906i bk10: 64a 647897i bk11: 64a 647901i bk12: 64a 647866i bk13: 64a 647909i bk14: 64a 647818i bk15: 64a 647899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000305525
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648064 n_nop=647350 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00216
n_activity=4309 dram_eff=0.3249
bk0: 12a 648025i bk1: 8a 648032i bk2: 0a 648060i bk3: 0a 648060i bk4: 20a 648006i bk5: 20a 648006i bk6: 64a 647896i bk7: 64a 647853i bk8: 64a 647923i bk9: 64a 647909i bk10: 64a 647923i bk11: 64a 647915i bk12: 64a 647918i bk13: 64a 647901i bk14: 64a 647915i bk15: 64a 647892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000266949
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648064 n_nop=647346 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002173
n_activity=4167 dram_eff=0.3379
bk0: 12a 648025i bk1: 8a 648033i bk2: 0a 648062i bk3: 0a 648066i bk4: 20a 648012i bk5: 24a 648003i bk6: 64a 647897i bk7: 64a 647893i bk8: 64a 647917i bk9: 64a 647876i bk10: 64a 647904i bk11: 64a 647864i bk12: 64a 647915i bk13: 64a 647869i bk14: 64a 647914i bk15: 64a 647873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000347188
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648064 n_nop=647346 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002173
n_activity=4363 dram_eff=0.3227
bk0: 12a 648024i bk1: 8a 648032i bk2: 0a 648059i bk3: 0a 648065i bk4: 20a 648013i bk5: 24a 647990i bk6: 64a 647903i bk7: 64a 647888i bk8: 64a 647918i bk9: 64a 647906i bk10: 64a 647911i bk11: 64a 647904i bk12: 64a 647908i bk13: 64a 647900i bk14: 64a 647916i bk15: 64a 647902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000418169
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648064 n_nop=647346 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002173
n_activity=4115 dram_eff=0.3422
bk0: 12a 648025i bk1: 8a 648032i bk2: 0a 648060i bk3: 0a 648061i bk4: 20a 648013i bk5: 24a 648003i bk6: 64a 647897i bk7: 64a 647898i bk8: 64a 647902i bk9: 64a 647875i bk10: 64a 647899i bk11: 64a 647905i bk12: 64a 647884i bk13: 64a 647912i bk14: 64a 647839i bk15: 64a 647907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000305525
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=648064 n_nop=647346 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002173
n_activity=4379 dram_eff=0.3215
bk0: 12a 648025i bk1: 8a 648032i bk2: 0a 648060i bk3: 0a 648063i bk4: 20a 648011i bk5: 24a 647999i bk6: 64a 647912i bk7: 64a 647881i bk8: 64a 647916i bk9: 64a 647898i bk10: 64a 647918i bk11: 64a 647903i bk12: 64a 647913i bk13: 64a 647886i bk14: 64a 647910i bk15: 64a 647895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00029781

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6098, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 7674, Miss = 174, Miss_rate = 0.023, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 7218, Miss = 176, Miss_rate = 0.024, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 7325, Miss = 174, Miss_rate = 0.024, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 7692, Miss = 176, Miss_rate = 0.023, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 6153, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 7330, Miss = 176, Miss_rate = 0.024, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 7299, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 6099, Miss = 176, Miss_rate = 0.029, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 7565, Miss = 176, Miss_rate = 0.023, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 7241, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 7197, Miss = 176, Miss_rate = 0.024, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 84891
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0248
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54465
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22935
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4857
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=332715
icnt_total_pkts_simt_to_mem=130761
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.3532
	minimum = 6
	maximum = 269
Network latency average = 18.9723
	minimum = 6
	maximum = 269
Slowest packet = 167254
Flit latency average = 15.0379
	minimum = 6
	maximum = 269
Slowest flit = 456192
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0402634
	minimum = 0 (at node 14)
	maximum = 0.102123 (at node 17)
Accepted packet rate average = 0.0402634
	minimum = 0 (at node 14)
	maximum = 0.102123 (at node 17)
Injected flit rate average = 0.11042
	minimum = 0 (at node 14)
	maximum = 0.368723 (at node 20)
Accepted flit rate average= 0.11042
	minimum = 0 (at node 14)
	maximum = 0.182676 (at node 13)
Injected packet length average = 2.74243
Accepted packet length average = 2.74243
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.1381 (33 samples)
	minimum = 6 (33 samples)
	maximum = 134.818 (33 samples)
Network latency average = 13.234 (33 samples)
	minimum = 6 (33 samples)
	maximum = 118.697 (33 samples)
Flit latency average = 10.1813 (33 samples)
	minimum = 6 (33 samples)
	maximum = 116.545 (33 samples)
Fragmentation average = 0.0270046 (33 samples)
	minimum = 0 (33 samples)
	maximum = 60.1515 (33 samples)
Injected packet rate average = 0.0209421 (33 samples)
	minimum = 0.00719627 (33 samples)
	maximum = 0.0387605 (33 samples)
Accepted packet rate average = 0.0209421 (33 samples)
	minimum = 0.00719627 (33 samples)
	maximum = 0.0387605 (33 samples)
Injected flit rate average = 0.0572175 (33 samples)
	minimum = 0.011323 (33 samples)
	maximum = 0.16296 (33 samples)
Accepted flit rate average = 0.0572175 (33 samples)
	minimum = 0.0124337 (33 samples)
	maximum = 0.0959156 (33 samples)
Injected packet size average = 2.73217 (33 samples)
Accepted packet size average = 2.73217 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 9 sec (69 sec)
gpgpu_simulation_rate = 486964 (inst/sec)
gpgpu_simulation_rate = 7201 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 34 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,496871)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12701,496871), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 34 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 2.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 34 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 509573
gpu_tot_sim_insn = 33619804
gpu_tot_ipc =      65.9764
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 111492
gpu_stall_icnt2sh    = 298996
gpu_total_sim_rate=480282

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 687887
	L1I_total_cache_misses = 15799
	L1I_total_cache_miss_rate = 0.0230
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14293
L1D_cache:
	L1D_cache_core[0]: Access = 6215, Miss = 4208, Miss_rate = 0.677, Pending_hits = 75, Reservation_fails = 39295
	L1D_cache_core[1]: Access = 6244, Miss = 4209, Miss_rate = 0.674, Pending_hits = 82, Reservation_fails = 39354
	L1D_cache_core[2]: Access = 6163, Miss = 4236, Miss_rate = 0.687, Pending_hits = 51, Reservation_fails = 41280
	L1D_cache_core[3]: Access = 6279, Miss = 4314, Miss_rate = 0.687, Pending_hits = 59, Reservation_fails = 38263
	L1D_cache_core[4]: Access = 6551, Miss = 4344, Miss_rate = 0.663, Pending_hits = 140, Reservation_fails = 35961
	L1D_cache_core[5]: Access = 5945, Miss = 4119, Miss_rate = 0.693, Pending_hits = 83, Reservation_fails = 39906
	L1D_cache_core[6]: Access = 6377, Miss = 4257, Miss_rate = 0.668, Pending_hits = 107, Reservation_fails = 37963
	L1D_cache_core[7]: Access = 5993, Miss = 4109, Miss_rate = 0.686, Pending_hits = 67, Reservation_fails = 39638
	L1D_cache_core[8]: Access = 5960, Miss = 4122, Miss_rate = 0.692, Pending_hits = 43, Reservation_fails = 40251
	L1D_cache_core[9]: Access = 6328, Miss = 4292, Miss_rate = 0.678, Pending_hits = 82, Reservation_fails = 39208
	L1D_cache_core[10]: Access = 6121, Miss = 4141, Miss_rate = 0.677, Pending_hits = 103, Reservation_fails = 38993
	L1D_cache_core[11]: Access = 6007, Miss = 4106, Miss_rate = 0.684, Pending_hits = 67, Reservation_fails = 40190
	L1D_cache_core[12]: Access = 6088, Miss = 4168, Miss_rate = 0.685, Pending_hits = 65, Reservation_fails = 38802
	L1D_cache_core[13]: Access = 6231, Miss = 4240, Miss_rate = 0.680, Pending_hits = 61, Reservation_fails = 37902
	L1D_total_cache_accesses = 86502
	L1D_total_cache_misses = 58865
	L1D_total_cache_miss_rate = 0.6805
	L1D_total_cache_pending_hits = 1085
	L1D_total_cache_reservation_fails = 547006
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 497181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49825
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672088
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15799
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
34965, 1566, 1566, 1566, 1566, 1566, 1566, 1566, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 41014464
gpgpu_n_tot_w_icount = 1281702
gpgpu_n_stall_shd_mem = 801214
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 56945
gpgpu_n_mem_write_global = 22950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1016832
gpgpu_n_store_insn = 367200
gpgpu_n_shmem_insn = 7342528
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 215488
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 585726
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1009603	W0_Idle:3939922	W0_Scoreboard:1640205	W1:3024	W2:2844	W3:2664	W4:2484	W5:2304	W6:2124	W7:1944	W8:1764	W9:1584	W10:1404	W11:1224	W12:1044	W13:864	W14:684	W15:420	W16:411736	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:843590
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 455560 {8:56945,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1652400 {72:22950,}
traffic_breakdown_coretomem[INST_ACC_R] = 40344 {8:5043,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7744520 {136:56945,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 183600 {8:22950,}
traffic_breakdown_memtocore[INST_ACC_R] = 685848 {136:5043,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=664631 n_nop=663917 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002106
n_activity=4151 dram_eff=0.3373
bk0: 12a 664592i bk1: 8a 664599i bk2: 0a 664627i bk3: 0a 664628i bk4: 20a 664581i bk5: 20a 664578i bk6: 64a 664453i bk7: 64a 664452i bk8: 64a 664455i bk9: 64a 664473i bk10: 64a 664464i bk11: 64a 664468i bk12: 64a 664433i bk13: 64a 664476i bk14: 64a 664385i bk15: 64a 664466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00029791
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=664631 n_nop=663917 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002106
n_activity=4309 dram_eff=0.3249
bk0: 12a 664592i bk1: 8a 664599i bk2: 0a 664627i bk3: 0a 664627i bk4: 20a 664573i bk5: 20a 664573i bk6: 64a 664463i bk7: 64a 664420i bk8: 64a 664490i bk9: 64a 664476i bk10: 64a 664490i bk11: 64a 664482i bk12: 64a 664485i bk13: 64a 664468i bk14: 64a 664482i bk15: 64a 664459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000260295
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=664631 n_nop=663913 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002118
n_activity=4167 dram_eff=0.3379
bk0: 12a 664592i bk1: 8a 664600i bk2: 0a 664629i bk3: 0a 664633i bk4: 20a 664579i bk5: 24a 664570i bk6: 64a 664464i bk7: 64a 664460i bk8: 64a 664484i bk9: 64a 664443i bk10: 64a 664471i bk11: 64a 664431i bk12: 64a 664482i bk13: 64a 664436i bk14: 64a 664481i bk15: 64a 664440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000338534
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=664631 n_nop=663913 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002118
n_activity=4363 dram_eff=0.3227
bk0: 12a 664591i bk1: 8a 664599i bk2: 0a 664626i bk3: 0a 664632i bk4: 20a 664580i bk5: 24a 664557i bk6: 64a 664470i bk7: 64a 664455i bk8: 64a 664485i bk9: 64a 664473i bk10: 64a 664478i bk11: 64a 664471i bk12: 64a 664475i bk13: 64a 664467i bk14: 64a 664483i bk15: 64a 664469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000407745
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=664631 n_nop=663913 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002118
n_activity=4115 dram_eff=0.3422
bk0: 12a 664592i bk1: 8a 664599i bk2: 0a 664627i bk3: 0a 664628i bk4: 20a 664580i bk5: 24a 664570i bk6: 64a 664464i bk7: 64a 664465i bk8: 64a 664469i bk9: 64a 664442i bk10: 64a 664466i bk11: 64a 664472i bk12: 64a 664451i bk13: 64a 664479i bk14: 64a 664406i bk15: 64a 664474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00029791
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=664631 n_nop=663913 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002118
n_activity=4379 dram_eff=0.3215
bk0: 12a 664592i bk1: 8a 664599i bk2: 0a 664627i bk3: 0a 664630i bk4: 20a 664578i bk5: 24a 664566i bk6: 64a 664479i bk7: 64a 664448i bk8: 64a 664483i bk9: 64a 664465i bk10: 64a 664485i bk11: 64a 664470i bk12: 64a 664480i bk13: 64a 664453i bk14: 64a 664477i bk15: 64a 664462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000290387

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6100, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 7685, Miss = 174, Miss_rate = 0.023, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 7220, Miss = 176, Miss_rate = 0.024, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 7325, Miss = 174, Miss_rate = 0.024, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 7704, Miss = 176, Miss_rate = 0.023, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 6153, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 7332, Miss = 176, Miss_rate = 0.024, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 7299, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 6101, Miss = 176, Miss_rate = 0.029, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 7577, Miss = 176, Miss_rate = 0.023, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 7243, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 7199, Miss = 176, Miss_rate = 0.024, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 84938
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0248
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22950
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4873
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=332890
icnt_total_pkts_simt_to_mem=130838
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 169809
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 463555
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 2)
Accepted packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 2)
Injected flit rate average = 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 2)
Accepted flit rate average= 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 2)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8925 (34 samples)
	minimum = 6 (34 samples)
	maximum = 131.206 (34 samples)
Network latency average = 13.0735 (34 samples)
	minimum = 6 (34 samples)
	maximum = 115.559 (34 samples)
Flit latency average = 10.0608 (34 samples)
	minimum = 6 (34 samples)
	maximum = 113.353 (34 samples)
Fragmentation average = 0.0262103 (34 samples)
	minimum = 0 (34 samples)
	maximum = 58.3824 (34 samples)
Injected packet rate average = 0.0203346 (34 samples)
	minimum = 0.00698461 (34 samples)
	maximum = 0.0377293 (34 samples)
Accepted packet rate average = 0.0203346 (34 samples)
	minimum = 0.00698461 (34 samples)
	maximum = 0.0377293 (34 samples)
Injected flit rate average = 0.0555571 (34 samples)
	minimum = 0.01099 (34 samples)
	maximum = 0.158345 (34 samples)
Accepted flit rate average = 0.0555571 (34 samples)
	minimum = 0.012068 (34 samples)
	maximum = 0.0934998 (34 samples)
Injected packet size average = 2.73215 (34 samples)
Accepted packet size average = 2.73215 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 10 sec (70 sec)
gpgpu_simulation_rate = 480282 (inst/sec)
gpgpu_simulation_rate = 7279 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (4,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,509573)
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,509573)
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,509573)
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,509573)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23726,509573), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 35 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23734,509573), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 35 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23742,509573), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 35 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23748,509573), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 35 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 6.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 35 
gpu_sim_cycle = 23749
gpu_sim_insn = 234176
gpu_ipc =       9.8605
gpu_tot_sim_cycle = 533322
gpu_tot_sim_insn = 33853980
gpu_tot_ipc =      63.4776
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 111492
gpu_stall_icnt2sh    = 298996
gpu_total_sim_rate=476816

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 696347
	L1I_total_cache_misses = 15955
	L1I_total_cache_miss_rate = 0.0229
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14293
L1D_cache:
	L1D_cache_core[0]: Access = 6215, Miss = 4208, Miss_rate = 0.677, Pending_hits = 75, Reservation_fails = 39295
	L1D_cache_core[1]: Access = 6244, Miss = 4209, Miss_rate = 0.674, Pending_hits = 82, Reservation_fails = 39354
	L1D_cache_core[2]: Access = 6163, Miss = 4236, Miss_rate = 0.687, Pending_hits = 51, Reservation_fails = 41280
	L1D_cache_core[3]: Access = 6358, Miss = 4362, Miss_rate = 0.686, Pending_hits = 59, Reservation_fails = 38263
	L1D_cache_core[4]: Access = 6630, Miss = 4392, Miss_rate = 0.662, Pending_hits = 140, Reservation_fails = 35961
	L1D_cache_core[5]: Access = 6024, Miss = 4167, Miss_rate = 0.692, Pending_hits = 83, Reservation_fails = 39906
	L1D_cache_core[6]: Access = 6456, Miss = 4305, Miss_rate = 0.667, Pending_hits = 107, Reservation_fails = 37963
	L1D_cache_core[7]: Access = 5993, Miss = 4109, Miss_rate = 0.686, Pending_hits = 67, Reservation_fails = 39638
	L1D_cache_core[8]: Access = 5960, Miss = 4122, Miss_rate = 0.692, Pending_hits = 43, Reservation_fails = 40251
	L1D_cache_core[9]: Access = 6328, Miss = 4292, Miss_rate = 0.678, Pending_hits = 82, Reservation_fails = 39208
	L1D_cache_core[10]: Access = 6121, Miss = 4141, Miss_rate = 0.677, Pending_hits = 103, Reservation_fails = 38993
	L1D_cache_core[11]: Access = 6007, Miss = 4106, Miss_rate = 0.684, Pending_hits = 67, Reservation_fails = 40190
	L1D_cache_core[12]: Access = 6088, Miss = 4168, Miss_rate = 0.685, Pending_hits = 65, Reservation_fails = 38802
	L1D_cache_core[13]: Access = 6231, Miss = 4240, Miss_rate = 0.680, Pending_hits = 61, Reservation_fails = 37902
	L1D_total_cache_accesses = 86818
	L1D_total_cache_misses = 59057
	L1D_total_cache_miss_rate = 0.6802
	L1D_total_cache_pending_hits = 1085
	L1D_total_cache_reservation_fails = 547006
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 497181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49825
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 680392
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15955
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
34965, 1566, 1566, 1566, 1566, 1566, 1566, 1566, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 41489472
gpgpu_n_tot_w_icount = 1296546
gpgpu_n_stall_shd_mem = 808830
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 57137
gpgpu_n_mem_write_global = 23074
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1019904
gpgpu_n_store_insn = 369184
gpgpu_n_shmem_insn = 7382720
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 223104
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 585726
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1009603	W0_Idle:4067242	W0_Scoreboard:1687969	W1:3024	W2:2844	W3:2664	W4:2484	W5:2304	W6:2124	W7:1944	W8:1764	W9:1584	W10:1404	W11:1224	W12:1044	W13:864	W14:684	W15:420	W16:426528	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:843642
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 457096 {8:57137,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1661328 {72:23074,}
traffic_breakdown_coretomem[INST_ACC_R] = 41592 {8:5199,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7770632 {136:57137,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 184592 {8:23074,}
traffic_breakdown_memtocore[INST_ACC_R] = 707064 {136:5199,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695607 n_nop=694893 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002013
n_activity=4151 dram_eff=0.3373
bk0: 12a 695568i bk1: 8a 695575i bk2: 0a 695603i bk3: 0a 695604i bk4: 20a 695557i bk5: 20a 695554i bk6: 64a 695429i bk7: 64a 695428i bk8: 64a 695431i bk9: 64a 695449i bk10: 64a 695440i bk11: 64a 695444i bk12: 64a 695409i bk13: 64a 695452i bk14: 64a 695361i bk15: 64a 695442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000284643
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695607 n_nop=694893 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002013
n_activity=4309 dram_eff=0.3249
bk0: 12a 695568i bk1: 8a 695575i bk2: 0a 695603i bk3: 0a 695603i bk4: 20a 695549i bk5: 20a 695549i bk6: 64a 695439i bk7: 64a 695396i bk8: 64a 695466i bk9: 64a 695452i bk10: 64a 695466i bk11: 64a 695458i bk12: 64a 695461i bk13: 64a 695444i bk14: 64a 695458i bk15: 64a 695435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000248704
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695607 n_nop=694889 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002024
n_activity=4167 dram_eff=0.3379
bk0: 12a 695568i bk1: 8a 695576i bk2: 0a 695605i bk3: 0a 695609i bk4: 20a 695555i bk5: 24a 695546i bk6: 64a 695440i bk7: 64a 695436i bk8: 64a 695460i bk9: 64a 695419i bk10: 64a 695447i bk11: 64a 695407i bk12: 64a 695458i bk13: 64a 695412i bk14: 64a 695457i bk15: 64a 695416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000323459
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695607 n_nop=694889 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002024
n_activity=4363 dram_eff=0.3227
bk0: 12a 695567i bk1: 8a 695575i bk2: 0a 695602i bk3: 0a 695608i bk4: 20a 695556i bk5: 24a 695533i bk6: 64a 695446i bk7: 64a 695431i bk8: 64a 695461i bk9: 64a 695449i bk10: 64a 695454i bk11: 64a 695447i bk12: 64a 695451i bk13: 64a 695443i bk14: 64a 695459i bk15: 64a 695445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000389588
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695607 n_nop=694889 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002024
n_activity=4115 dram_eff=0.3422
bk0: 12a 695568i bk1: 8a 695575i bk2: 0a 695603i bk3: 0a 695604i bk4: 20a 695556i bk5: 24a 695546i bk6: 64a 695440i bk7: 64a 695441i bk8: 64a 695445i bk9: 64a 695418i bk10: 64a 695442i bk11: 64a 695448i bk12: 64a 695427i bk13: 64a 695455i bk14: 64a 695382i bk15: 64a 695450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000284643
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695607 n_nop=694889 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002024
n_activity=4379 dram_eff=0.3215
bk0: 12a 695568i bk1: 8a 695575i bk2: 0a 695603i bk3: 0a 695606i bk4: 20a 695554i bk5: 24a 695542i bk6: 64a 695455i bk7: 64a 695424i bk8: 64a 695459i bk9: 64a 695441i bk10: 64a 695461i bk11: 64a 695446i bk12: 64a 695456i bk13: 64a 695429i bk14: 64a 695453i bk15: 64a 695438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000277456

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6116, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 7767, Miss = 174, Miss_rate = 0.022, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 7236, Miss = 176, Miss_rate = 0.024, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 7381, Miss = 174, Miss_rate = 0.024, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 7782, Miss = 176, Miss_rate = 0.023, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 6161, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 7388, Miss = 176, Miss_rate = 0.024, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 7307, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 6117, Miss = 176, Miss_rate = 0.029, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 7649, Miss = 176, Miss_rate = 0.023, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 7259, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 7247, Miss = 176, Miss_rate = 0.024, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 85410
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0247
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23074
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5029
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=334754
icnt_total_pkts_simt_to_mem=131558
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.98835
	minimum = 6
	maximum = 16
Network latency average = 7.9375
	minimum = 6
	maximum = 16
Slowest packet = 169879
Flit latency average = 6.26974
	minimum = 6
	maximum = 12
Slowest flit = 463731
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00152881
	minimum = 0 (at node 0)
	maximum = 0.00496863 (at node 3)
Accepted packet rate average = 0.00152881
	minimum = 0 (at node 0)
	maximum = 0.00496863 (at node 3)
Injected flit rate average = 0.00418479
	minimum = 0 (at node 0)
	maximum = 0.0137269 (at node 15)
Accepted flit rate average= 0.00418479
	minimum = 0 (at node 0)
	maximum = 0.0196219 (at node 3)
Injected packet length average = 2.73729
Accepted packet length average = 2.73729
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6667 (35 samples)
	minimum = 6 (35 samples)
	maximum = 127.914 (35 samples)
Network latency average = 12.9268 (35 samples)
	minimum = 6 (35 samples)
	maximum = 112.714 (35 samples)
Flit latency average = 9.95244 (35 samples)
	minimum = 6 (35 samples)
	maximum = 110.457 (35 samples)
Fragmentation average = 0.0254615 (35 samples)
	minimum = 0 (35 samples)
	maximum = 56.7143 (35 samples)
Injected packet rate average = 0.0197973 (35 samples)
	minimum = 0.00678505 (35 samples)
	maximum = 0.0367933 (35 samples)
Accepted packet rate average = 0.0197973 (35 samples)
	minimum = 0.00678505 (35 samples)
	maximum = 0.0367933 (35 samples)
Injected flit rate average = 0.0540893 (35 samples)
	minimum = 0.010676 (35 samples)
	maximum = 0.154214 (35 samples)
Accepted flit rate average = 0.0540893 (35 samples)
	minimum = 0.0117232 (35 samples)
	maximum = 0.091389 (35 samples)
Injected packet size average = 2.73216 (35 samples)
Accepted packet size average = 2.73216 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 11 sec (71 sec)
gpgpu_simulation_rate = 476816 (inst/sec)
gpgpu_simulation_rate = 7511 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,533322)
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,533322)
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,533322)
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,533322)
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,533322)
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,533322)
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,533322)
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,533322)
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,533322)
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,533322)
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,533322)
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,533322)
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,533322)
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,533322)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,533322)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,533322)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1518,533322), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1542,533322), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1570,533322), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1600,533322), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1604,533322), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1646,533322), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1668,533322), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1710,533322), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1722,533322), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1969,533322), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1999,533322), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2087,533322), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2104,533322), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2120,533322), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2164,533322), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2246,533322), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 2.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 36 
gpu_sim_cycle = 2247
gpu_sim_insn = 356352
gpu_ipc =     158.5901
gpu_tot_sim_cycle = 535569
gpu_tot_sim_insn = 34210332
gpu_tot_ipc =      63.8766
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 114209
gpu_stall_icnt2sh    = 304699
gpu_total_sim_rate=481835

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 702187
	L1I_total_cache_misses = 16163
	L1I_total_cache_miss_rate = 0.0230
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14293
L1D_cache:
	L1D_cache_core[0]: Access = 6279, Miss = 4256, Miss_rate = 0.678, Pending_hits = 75, Reservation_fails = 39295
	L1D_cache_core[1]: Access = 6308, Miss = 4257, Miss_rate = 0.675, Pending_hits = 82, Reservation_fails = 39354
	L1D_cache_core[2]: Access = 6227, Miss = 4284, Miss_rate = 0.688, Pending_hits = 51, Reservation_fails = 41280
	L1D_cache_core[3]: Access = 6422, Miss = 4410, Miss_rate = 0.687, Pending_hits = 59, Reservation_fails = 38263
	L1D_cache_core[4]: Access = 6694, Miss = 4440, Miss_rate = 0.663, Pending_hits = 140, Reservation_fails = 35961
	L1D_cache_core[5]: Access = 6088, Miss = 4215, Miss_rate = 0.692, Pending_hits = 83, Reservation_fails = 39906
	L1D_cache_core[6]: Access = 6520, Miss = 4353, Miss_rate = 0.668, Pending_hits = 107, Reservation_fails = 37963
	L1D_cache_core[7]: Access = 6121, Miss = 4205, Miss_rate = 0.687, Pending_hits = 67, Reservation_fails = 40093
	L1D_cache_core[8]: Access = 6088, Miss = 4218, Miss_rate = 0.693, Pending_hits = 43, Reservation_fails = 40657
	L1D_cache_core[9]: Access = 6392, Miss = 4340, Miss_rate = 0.679, Pending_hits = 82, Reservation_fails = 39208
	L1D_cache_core[10]: Access = 6185, Miss = 4189, Miss_rate = 0.677, Pending_hits = 103, Reservation_fails = 38993
	L1D_cache_core[11]: Access = 6071, Miss = 4154, Miss_rate = 0.684, Pending_hits = 67, Reservation_fails = 40190
	L1D_cache_core[12]: Access = 6152, Miss = 4216, Miss_rate = 0.685, Pending_hits = 65, Reservation_fails = 38802
	L1D_cache_core[13]: Access = 6295, Miss = 4288, Miss_rate = 0.681, Pending_hits = 61, Reservation_fails = 37902
	L1D_total_cache_accesses = 87842
	L1D_total_cache_misses = 59825
	L1D_total_cache_miss_rate = 0.6811
	L1D_total_cache_pending_hits = 1085
	L1D_total_cache_reservation_fails = 547867
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 498038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49829
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 686024
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16163
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
35052, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 41845824
gpgpu_n_tot_w_icount = 1307682
gpgpu_n_stall_shd_mem = 810203
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 57905
gpgpu_n_mem_write_global = 23330
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1032192
gpgpu_n_store_insn = 373280
gpgpu_n_shmem_insn = 7464640
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 223104
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 587099
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1012077	W0_Idle:4081209	W0_Scoreboard:1712094	W1:3024	W2:2844	W3:2664	W4:2484	W5:2304	W6:2124	W7:1944	W8:1764	W9:1584	W10:1404	W11:1224	W12:1044	W13:864	W14:684	W15:420	W16:426528	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:854778
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 463240 {8:57905,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1679760 {72:23330,}
traffic_breakdown_coretomem[INST_ACC_R] = 41800 {8:5225,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7875080 {136:57905,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 186640 {8:23330,}
traffic_breakdown_memtocore[INST_ACC_R] = 710600 {136:5225,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=698537 n_nop=697823 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002004
n_activity=4151 dram_eff=0.3373
bk0: 12a 698498i bk1: 8a 698505i bk2: 0a 698533i bk3: 0a 698534i bk4: 20a 698487i bk5: 20a 698484i bk6: 64a 698359i bk7: 64a 698358i bk8: 64a 698361i bk9: 64a 698379i bk10: 64a 698370i bk11: 64a 698374i bk12: 64a 698339i bk13: 64a 698382i bk14: 64a 698291i bk15: 64a 698372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00028345
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=698537 n_nop=697823 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002004
n_activity=4309 dram_eff=0.3249
bk0: 12a 698498i bk1: 8a 698505i bk2: 0a 698533i bk3: 0a 698533i bk4: 20a 698479i bk5: 20a 698479i bk6: 64a 698369i bk7: 64a 698326i bk8: 64a 698396i bk9: 64a 698382i bk10: 64a 698396i bk11: 64a 698388i bk12: 64a 698391i bk13: 64a 698374i bk14: 64a 698388i bk15: 64a 698365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00024766
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=698537 n_nop=697819 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002016
n_activity=4167 dram_eff=0.3379
bk0: 12a 698498i bk1: 8a 698506i bk2: 0a 698535i bk3: 0a 698539i bk4: 20a 698485i bk5: 24a 698476i bk6: 64a 698370i bk7: 64a 698366i bk8: 64a 698390i bk9: 64a 698349i bk10: 64a 698377i bk11: 64a 698337i bk12: 64a 698388i bk13: 64a 698342i bk14: 64a 698387i bk15: 64a 698346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000322102
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=698537 n_nop=697819 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002016
n_activity=4363 dram_eff=0.3227
bk0: 12a 698497i bk1: 8a 698505i bk2: 0a 698532i bk3: 0a 698538i bk4: 20a 698486i bk5: 24a 698463i bk6: 64a 698376i bk7: 64a 698361i bk8: 64a 698391i bk9: 64a 698379i bk10: 64a 698384i bk11: 64a 698377i bk12: 64a 698381i bk13: 64a 698373i bk14: 64a 698389i bk15: 64a 698375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000387954
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=698537 n_nop=697819 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002016
n_activity=4115 dram_eff=0.3422
bk0: 12a 698498i bk1: 8a 698505i bk2: 0a 698533i bk3: 0a 698534i bk4: 20a 698486i bk5: 24a 698476i bk6: 64a 698370i bk7: 64a 698371i bk8: 64a 698375i bk9: 64a 698348i bk10: 64a 698372i bk11: 64a 698378i bk12: 64a 698357i bk13: 64a 698385i bk14: 64a 698312i bk15: 64a 698380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00028345
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=698537 n_nop=697819 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002016
n_activity=4379 dram_eff=0.3215
bk0: 12a 698498i bk1: 8a 698505i bk2: 0a 698533i bk3: 0a 698536i bk4: 20a 698484i bk5: 24a 698472i bk6: 64a 698385i bk7: 64a 698354i bk8: 64a 698389i bk9: 64a 698371i bk10: 64a 698391i bk11: 64a 698376i bk12: 64a 698386i bk13: 64a 698359i bk14: 64a 698383i bk15: 64a 698368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000276292

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6116, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 7851, Miss = 174, Miss_rate = 0.022, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 7236, Miss = 176, Miss_rate = 0.024, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 7651, Miss = 174, Miss_rate = 0.023, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 7866, Miss = 176, Miss_rate = 0.022, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 6171, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 7636, Miss = 176, Miss_rate = 0.023, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 7317, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 6117, Miss = 176, Miss_rate = 0.029, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 7737, Miss = 176, Miss_rate = 0.023, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 7259, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 7503, Miss = 176, Miss_rate = 0.023, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 86460
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0244
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55441
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23330
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5055
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=338980
icnt_total_pkts_simt_to_mem=133120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.4367
	minimum = 6
	maximum = 118
Network latency average = 19.649
	minimum = 6
	maximum = 104
Slowest packet = 171327
Flit latency average = 16.1883
	minimum = 6
	maximum = 104
Slowest flit = 467415
Fragmentation average = 0.0742857
	minimum = 0
	maximum = 91
Injected packet rate average = 0.0359454
	minimum = 0 (at node 14)
	maximum = 0.12016 (at node 17)
Accepted packet rate average = 0.0359454
	minimum = 0 (at node 14)
	maximum = 0.12016 (at node 17)
Injected flit rate average = 0.0990723
	minimum = 0 (at node 14)
	maximum = 0.451268 (at node 17)
Accepted flit rate average= 0.0990723
	minimum = 0 (at node 14)
	maximum = 0.227859 (at node 7)
Injected packet length average = 2.75619
Accepted packet length average = 2.75619
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.9659 (36 samples)
	minimum = 6 (36 samples)
	maximum = 127.639 (36 samples)
Network latency average = 13.1135 (36 samples)
	minimum = 6 (36 samples)
	maximum = 112.472 (36 samples)
Flit latency average = 10.1257 (36 samples)
	minimum = 6 (36 samples)
	maximum = 110.278 (36 samples)
Fragmentation average = 0.0268177 (36 samples)
	minimum = 0 (36 samples)
	maximum = 57.6667 (36 samples)
Injected packet rate average = 0.0202458 (36 samples)
	minimum = 0.00659658 (36 samples)
	maximum = 0.039109 (36 samples)
Accepted packet rate average = 0.0202458 (36 samples)
	minimum = 0.00659658 (36 samples)
	maximum = 0.039109 (36 samples)
Injected flit rate average = 0.0553388 (36 samples)
	minimum = 0.0103794 (36 samples)
	maximum = 0.162465 (36 samples)
Accepted flit rate average = 0.0553388 (36 samples)
	minimum = 0.0113976 (36 samples)
	maximum = 0.0951798 (36 samples)
Injected packet size average = 2.73335 (36 samples)
Accepted packet size average = 2.73335 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 11 sec (71 sec)
gpgpu_simulation_rate = 481835 (inst/sec)
gpgpu_simulation_rate = 7543 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 37 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,535569)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12701,535569), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 37 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 9.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 37 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 548271
gpu_tot_sim_insn = 34229569
gpu_tot_ipc =      62.4318
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 114209
gpu_stall_icnt2sh    = 304699
gpu_total_sim_rate=475410

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 703687
	L1I_total_cache_misses = 16179
	L1I_total_cache_miss_rate = 0.0230
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14293
L1D_cache:
	L1D_cache_core[0]: Access = 6279, Miss = 4256, Miss_rate = 0.678, Pending_hits = 75, Reservation_fails = 39295
	L1D_cache_core[1]: Access = 6308, Miss = 4257, Miss_rate = 0.675, Pending_hits = 82, Reservation_fails = 39354
	L1D_cache_core[2]: Access = 6227, Miss = 4284, Miss_rate = 0.688, Pending_hits = 51, Reservation_fails = 41280
	L1D_cache_core[3]: Access = 6422, Miss = 4410, Miss_rate = 0.687, Pending_hits = 59, Reservation_fails = 38263
	L1D_cache_core[4]: Access = 6694, Miss = 4440, Miss_rate = 0.663, Pending_hits = 140, Reservation_fails = 35961
	L1D_cache_core[5]: Access = 6088, Miss = 4215, Miss_rate = 0.692, Pending_hits = 83, Reservation_fails = 39906
	L1D_cache_core[6]: Access = 6520, Miss = 4353, Miss_rate = 0.668, Pending_hits = 107, Reservation_fails = 37963
	L1D_cache_core[7]: Access = 6121, Miss = 4205, Miss_rate = 0.687, Pending_hits = 67, Reservation_fails = 40093
	L1D_cache_core[8]: Access = 6088, Miss = 4218, Miss_rate = 0.693, Pending_hits = 43, Reservation_fails = 40657
	L1D_cache_core[9]: Access = 6423, Miss = 4356, Miss_rate = 0.678, Pending_hits = 82, Reservation_fails = 39208
	L1D_cache_core[10]: Access = 6185, Miss = 4189, Miss_rate = 0.677, Pending_hits = 103, Reservation_fails = 38993
	L1D_cache_core[11]: Access = 6071, Miss = 4154, Miss_rate = 0.684, Pending_hits = 67, Reservation_fails = 40190
	L1D_cache_core[12]: Access = 6152, Miss = 4216, Miss_rate = 0.685, Pending_hits = 65, Reservation_fails = 38802
	L1D_cache_core[13]: Access = 6295, Miss = 4288, Miss_rate = 0.681, Pending_hits = 61, Reservation_fails = 37902
	L1D_total_cache_accesses = 87873
	L1D_total_cache_misses = 59841
	L1D_total_cache_miss_rate = 0.6810
	L1D_total_cache_pending_hits = 1085
	L1D_total_cache_reservation_fails = 547867
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 498038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49829
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 687508
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16179
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
35052, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 41929376
gpgpu_n_tot_w_icount = 1310293
gpgpu_n_stall_shd_mem = 810707
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 57921
gpgpu_n_mem_write_global = 23345
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1032448
gpgpu_n_store_insn = 373520
gpgpu_n_shmem_insn = 7468144
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 223608
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 587099
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1012077	W0_Idle:4098083	W0_Scoreboard:1718039	W1:3276	W2:3081	W3:2886	W4:2691	W5:2496	W6:2301	W7:2106	W8:1911	W9:1716	W10:1521	W11:1326	W12:1131	W13:936	W14:741	W15:455	W16:426941	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:854778
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 463368 {8:57921,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1680840 {72:23345,}
traffic_breakdown_coretomem[INST_ACC_R] = 41928 {8:5241,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7877256 {136:57921,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 186760 {8:23345,}
traffic_breakdown_memtocore[INST_ACC_R] = 712776 {136:5241,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=715104 n_nop=714390 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001958
n_activity=4151 dram_eff=0.3373
bk0: 12a 715065i bk1: 8a 715072i bk2: 0a 715100i bk3: 0a 715101i bk4: 20a 715054i bk5: 20a 715051i bk6: 64a 714926i bk7: 64a 714925i bk8: 64a 714928i bk9: 64a 714946i bk10: 64a 714937i bk11: 64a 714941i bk12: 64a 714906i bk13: 64a 714949i bk14: 64a 714858i bk15: 64a 714939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000276883
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=715104 n_nop=714390 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001958
n_activity=4309 dram_eff=0.3249
bk0: 12a 715065i bk1: 8a 715072i bk2: 0a 715100i bk3: 0a 715100i bk4: 20a 715046i bk5: 20a 715046i bk6: 64a 714936i bk7: 64a 714893i bk8: 64a 714963i bk9: 64a 714949i bk10: 64a 714963i bk11: 64a 714955i bk12: 64a 714958i bk13: 64a 714941i bk14: 64a 714955i bk15: 64a 714932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000241923
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=715104 n_nop=714386 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001969
n_activity=4167 dram_eff=0.3379
bk0: 12a 715065i bk1: 8a 715073i bk2: 0a 715102i bk3: 0a 715106i bk4: 20a 715052i bk5: 24a 715043i bk6: 64a 714937i bk7: 64a 714933i bk8: 64a 714957i bk9: 64a 714916i bk10: 64a 714944i bk11: 64a 714904i bk12: 64a 714955i bk13: 64a 714909i bk14: 64a 714954i bk15: 64a 714913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00031464
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=715104 n_nop=714386 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001969
n_activity=4363 dram_eff=0.3227
bk0: 12a 715064i bk1: 8a 715072i bk2: 0a 715099i bk3: 0a 715105i bk4: 20a 715053i bk5: 24a 715030i bk6: 64a 714943i bk7: 64a 714928i bk8: 64a 714958i bk9: 64a 714946i bk10: 64a 714951i bk11: 64a 714944i bk12: 64a 714948i bk13: 64a 714940i bk14: 64a 714956i bk15: 64a 714942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000378966
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=715104 n_nop=714386 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001969
n_activity=4115 dram_eff=0.3422
bk0: 12a 715065i bk1: 8a 715072i bk2: 0a 715100i bk3: 0a 715101i bk4: 20a 715053i bk5: 24a 715043i bk6: 64a 714937i bk7: 64a 714938i bk8: 64a 714942i bk9: 64a 714915i bk10: 64a 714939i bk11: 64a 714945i bk12: 64a 714924i bk13: 64a 714952i bk14: 64a 714879i bk15: 64a 714947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000276883
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=715104 n_nop=714386 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001969
n_activity=4379 dram_eff=0.3215
bk0: 12a 715065i bk1: 8a 715072i bk2: 0a 715100i bk3: 0a 715103i bk4: 20a 715051i bk5: 24a 715039i bk6: 64a 714952i bk7: 64a 714921i bk8: 64a 714956i bk9: 64a 714938i bk10: 64a 714958i bk11: 64a 714943i bk12: 64a 714953i bk13: 64a 714926i bk14: 64a 714950i bk15: 64a 714935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000269891

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6118, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 376
L2_cache_bank[1]: Access = 7851, Miss = 174, Miss_rate = 0.022, Pending_hits = 46, Reservation_fails = 273
L2_cache_bank[2]: Access = 7238, Miss = 176, Miss_rate = 0.024, Pending_hits = 66, Reservation_fails = 335
L2_cache_bank[3]: Access = 7661, Miss = 174, Miss_rate = 0.023, Pending_hits = 39, Reservation_fails = 365
L2_cache_bank[4]: Access = 7868, Miss = 176, Miss_rate = 0.022, Pending_hits = 47, Reservation_fails = 273
L2_cache_bank[5]: Access = 6171, Miss = 176, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 287
L2_cache_bank[6]: Access = 7648, Miss = 176, Miss_rate = 0.023, Pending_hits = 37, Reservation_fails = 182
L2_cache_bank[7]: Access = 7317, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 165
L2_cache_bank[8]: Access = 6119, Miss = 176, Miss_rate = 0.029, Pending_hits = 29, Reservation_fails = 270
L2_cache_bank[9]: Access = 7739, Miss = 176, Miss_rate = 0.023, Pending_hits = 47, Reservation_fails = 176
L2_cache_bank[10]: Access = 7261, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 267
L2_cache_bank[11]: Access = 7516, Miss = 176, Miss_rate = 0.023, Pending_hits = 37, Reservation_fails = 188
L2_total_cache_accesses = 86507
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0244
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 3157
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23345
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5071
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3157
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=339155
icnt_total_pkts_simt_to_mem=133197
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 172947
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 472179
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 9)
Accepted packet rate average = 0.000284631
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 9)
Injected flit rate average = 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 9)
Accepted flit rate average= 0.000763054
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 9)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.7448 (37 samples)
	minimum = 6 (37 samples)
	maximum = 124.514 (37 samples)
Network latency average = 12.9693 (37 samples)
	minimum = 6 (37 samples)
	maximum = 109.757 (37 samples)
Flit latency average = 10.0164 (37 samples)
	minimum = 6 (37 samples)
	maximum = 107.514 (37 samples)
Fragmentation average = 0.0260929 (37 samples)
	minimum = 0 (37 samples)
	maximum = 56.1081 (37 samples)
Injected packet rate average = 0.0197063 (37 samples)
	minimum = 0.00641829 (37 samples)
	maximum = 0.038152 (37 samples)
Accepted packet rate average = 0.0197063 (37 samples)
	minimum = 0.00641829 (37 samples)
	maximum = 0.038152 (37 samples)
Injected flit rate average = 0.0538638 (37 samples)
	minimum = 0.0100989 (37 samples)
	maximum = 0.158238 (37 samples)
Accepted flit rate average = 0.0538638 (37 samples)
	minimum = 0.0110895 (37 samples)
	maximum = 0.0929797 (37 samples)
Injected packet size average = 2.73333 (37 samples)
Accepted packet size average = 2.73333 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 12 sec (72 sec)
gpgpu_simulation_rate = 475410 (inst/sec)
gpgpu_simulation_rate = 7614 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (3,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
