LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;

ENTITY divisorDeClock IS
	PORT ( 
		ENB	: IN  BIT;
		CLK	: IN  BIT;
		COUT	: OUT BIT
	);

END divisorDeClock;

ARCHITECTURE funcionamento OF divisorDeClock IS
	
	BEGIN
		
		VARIABLE COUNT : INTEGER RANGE 0 TO 3;
		
		COUT  <= 0;
		
		IF ENB = '1' THEN
		
			COUNT <= 0;
		
			IF CLK'EVENT THEN
			
				COUNT <= COUNT + 1;
				
				IF COUNT = 3 THEN
				
					COUNT <= 0;
					CLK   <= NOT CLK;
					
				END IF
				
			END IF
			
		END IF
		
END funcionamento;