
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2022.2
* DO NOT EDIT.
*
* Copyright (C) 2010-2024 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xtmrctr.h"

/*
* The configuration table for devices
*/

XTmrCtr_Config XTmrCtr_ConfigTable[XPAR_XTMRCTR_NUM_INSTANCES] =
{
	{
		XPAR_PWM_AXI_TIMER_0_DEVICE_ID,
		XPAR_PWM_AXI_TIMER_0_BASEADDR,
		XPAR_PWM_AXI_TIMER_0_CLOCK_FREQ_HZ,
		XPAR_PWM_AXI_TIMER_0_INTERRUPT,
		XPAR_PWM_AXI_TIMER_0_INTR_PARENT
	},
	{
		XPAR_PWM_AXI_TIMER_1_DEVICE_ID,
		XPAR_PWM_AXI_TIMER_1_BASEADDR,
		XPAR_PWM_AXI_TIMER_1_CLOCK_FREQ_HZ,
		XPAR_PWM_AXI_TIMER_1_INTERRUPT,
		XPAR_PWM_AXI_TIMER_1_INTR_PARENT
	},
	{
		XPAR_PWM_AXI_TIMER_10_DEVICE_ID,
		XPAR_PWM_AXI_TIMER_10_BASEADDR,
		XPAR_PWM_AXI_TIMER_10_CLOCK_FREQ_HZ,
		XPAR_PWM_AXI_TIMER_10_INTERRUPT,
		XPAR_PWM_AXI_TIMER_10_INTR_PARENT
	},
	{
		XPAR_PWM_AXI_TIMER_11_DEVICE_ID,
		XPAR_PWM_AXI_TIMER_11_BASEADDR,
		XPAR_PWM_AXI_TIMER_11_CLOCK_FREQ_HZ,
		XPAR_PWM_AXI_TIMER_11_INTERRUPT,
		XPAR_PWM_AXI_TIMER_11_INTR_PARENT
	},
	{
		XPAR_PWM_AXI_TIMER_12_DEVICE_ID,
		XPAR_PWM_AXI_TIMER_12_BASEADDR,
		XPAR_PWM_AXI_TIMER_12_CLOCK_FREQ_HZ,
		XPAR_PWM_AXI_TIMER_12_INTERRUPT,
		XPAR_PWM_AXI_TIMER_12_INTR_PARENT
	},
	{
		XPAR_PWM_AXI_TIMER_13_DEVICE_ID,
		XPAR_PWM_AXI_TIMER_13_BASEADDR,
		XPAR_PWM_AXI_TIMER_13_CLOCK_FREQ_HZ,
		XPAR_PWM_AXI_TIMER_13_INTERRUPT,
		XPAR_PWM_AXI_TIMER_13_INTR_PARENT
	},
	{
		XPAR_PWM_AXI_TIMER_14_DEVICE_ID,
		XPAR_PWM_AXI_TIMER_14_BASEADDR,
		XPAR_PWM_AXI_TIMER_14_CLOCK_FREQ_HZ,
		XPAR_PWM_AXI_TIMER_14_INTERRUPT,
		XPAR_PWM_AXI_TIMER_14_INTR_PARENT
	},
	{
		XPAR_PWM_AXI_TIMER_15_DEVICE_ID,
		XPAR_PWM_AXI_TIMER_15_BASEADDR,
		XPAR_PWM_AXI_TIMER_15_CLOCK_FREQ_HZ,
		XPAR_PWM_AXI_TIMER_15_INTERRUPT,
		XPAR_PWM_AXI_TIMER_15_INTR_PARENT
	},
	{
		XPAR_PWM_AXI_TIMER_2_DEVICE_ID,
		XPAR_PWM_AXI_TIMER_2_BASEADDR,
		XPAR_PWM_AXI_TIMER_2_CLOCK_FREQ_HZ,
		XPAR_PWM_AXI_TIMER_2_INTERRUPT,
		XPAR_PWM_AXI_TIMER_2_INTR_PARENT
	},
	{
		XPAR_PWM_AXI_TIMER_3_DEVICE_ID,
		XPAR_PWM_AXI_TIMER_3_BASEADDR,
		XPAR_PWM_AXI_TIMER_3_CLOCK_FREQ_HZ,
		XPAR_PWM_AXI_TIMER_3_INTERRUPT,
		XPAR_PWM_AXI_TIMER_3_INTR_PARENT
	},
	{
		XPAR_PWM_AXI_TIMER_4_DEVICE_ID,
		XPAR_PWM_AXI_TIMER_4_BASEADDR,
		XPAR_PWM_AXI_TIMER_4_CLOCK_FREQ_HZ,
		XPAR_PWM_AXI_TIMER_4_INTERRUPT,
		XPAR_PWM_AXI_TIMER_4_INTR_PARENT
	},
	{
		XPAR_PWM_AXI_TIMER_5_DEVICE_ID,
		XPAR_PWM_AXI_TIMER_5_BASEADDR,
		XPAR_PWM_AXI_TIMER_5_CLOCK_FREQ_HZ,
		XPAR_PWM_AXI_TIMER_5_INTERRUPT,
		XPAR_PWM_AXI_TIMER_5_INTR_PARENT
	},
	{
		XPAR_PWM_AXI_TIMER_6_DEVICE_ID,
		XPAR_PWM_AXI_TIMER_6_BASEADDR,
		XPAR_PWM_AXI_TIMER_6_CLOCK_FREQ_HZ,
		XPAR_PWM_AXI_TIMER_6_INTERRUPT,
		XPAR_PWM_AXI_TIMER_6_INTR_PARENT
	},
	{
		XPAR_PWM_AXI_TIMER_7_DEVICE_ID,
		XPAR_PWM_AXI_TIMER_7_BASEADDR,
		XPAR_PWM_AXI_TIMER_7_CLOCK_FREQ_HZ,
		XPAR_PWM_AXI_TIMER_7_INTERRUPT,
		XPAR_PWM_AXI_TIMER_7_INTR_PARENT
	},
	{
		XPAR_PWM_AXI_TIMER_8_DEVICE_ID,
		XPAR_PWM_AXI_TIMER_8_BASEADDR,
		XPAR_PWM_AXI_TIMER_8_CLOCK_FREQ_HZ,
		XPAR_PWM_AXI_TIMER_8_INTERRUPT,
		XPAR_PWM_AXI_TIMER_8_INTR_PARENT
	},
	{
		XPAR_PWM_AXI_TIMER_9_DEVICE_ID,
		XPAR_PWM_AXI_TIMER_9_BASEADDR,
		XPAR_PWM_AXI_TIMER_9_CLOCK_FREQ_HZ,
		XPAR_PWM_AXI_TIMER_9_INTERRUPT,
		XPAR_PWM_AXI_TIMER_9_INTR_PARENT
	}
};


