<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="sysbldrpt.xsl" type="text/xsl" ?>
<doc>
<title>System Builder Log</title>
<ds>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>IGLOO2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2GL010T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>484 FBGA</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
</table>
</ds>
<separator/>
<uc>
<data>
<name>Device Features</name>
<table>
<header>
 <cell>Parameter</cell>
 <cell>Value</cell>
</header>
<row>
 <cell>USE_ENVM</cell>
 <cell>1</cell>
</row>
<row>
 <cell>USE_ESRAM</cell>
 <cell>1</cell>
</row>
<row>
 <cell>USE_FABRIC_DDR</cell>
 <cell>0</cell>
</row>
<row>
 <cell>USE_HPDMA</cell>
 <cell>1</cell>
</row>
<row>
 <cell>USE_MEMORY_ACCESS</cell>
 <cell>0</cell>
</row>
<row>
 <cell>USE_MSS_DDR_SDR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>USE_MSS_EXTMEM</cell>
 <cell>1</cell>
</row>
<row>
 <cell>USE_PDMA</cell>
 <cell>0</cell>
</row>
<row>
 <cell>USE_PDMAMem</cell>
 <cell>1</cell>
</row>
<row>
 <cell>USE_RTC</cell>
 <cell>0</cell>
</row>
<row>
 <cell>USE_SERDESIF0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>USE_SERDESIF0_PCIE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>USE_SERDESIF1</cell>
 <cell>0</cell>
</row>
<row>
 <cell>USE_SERDESIF1_PCIE</cell>
 <cell>0</cell>
</row>
<row>
 <cell>USE_SERDESIF2</cell>
 <cell>0</cell>
</row>
<row>
 <cell>USE_SERDESIF2_PCIE</cell>
 <cell>0</cell>
</row>
<row>
 <cell>USE_SERDESIF3</cell>
 <cell>0</cell>
</row>
<row>
 <cell>USE_SERDESIF3_PCIE</cell>
 <cell>0</cell>
</row>
<row>
 <cell>USE_SPI</cell>
 <cell>1</cell>
</row>
<row>
 <cell>USE_SYSTEM_SERVICES</cell>
 <cell>1</cell>
</row>
<row>
 <cell>USE_WATCHDOG</cell>
 <cell>0</cell>
</row>
</table>
</data>
<separator/>
<data>
<name>Memories</name>
<table>
<header>
 <cell>Parameter</cell>
 <cell>Value</cell>
</header>
<row>
 <cell>FABRIC_DDR_MEMORY_ECC</cell>
 <cell>0</cell>
</row>
<row>
 <cell>FABRIC_DDR_MEMORY_WIDTH</cell>
 <cell>16</cell>
</row>
<row>
 <cell>FABRIC_DDR_RATE_TYPE</cell>
 <cell>DDR2</cell>
</row>
<row>
 <cell>FABRIC_DDR_REGISTER_FILE</cell>
 <cell></cell>
</row>
<row>
 <cell>FABRIC_DDR_SETTLING_TIME</cell>
 <cell>200</cell>
</row>
<row>
 <cell>MSS_DDR_FROM_FABRIC</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MSS_DDR_MEMORY_ECC</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MSS_DDR_MEMORY_WIDTH</cell>
 <cell>16</cell>
</row>
<row>
 <cell>MSS_DDR_RATE_TYPE</cell>
 <cell>DDR2</cell>
</row>
<row>
 <cell>MSS_DDR_REGISTER_FILE</cell>
 <cell></cell>
</row>
<row>
 <cell>MSS_DDR_SETTLING_TIME</cell>
 <cell>200</cell>
</row>
<row>
 <cell>MSS_RATE_TYPE</cell>
 <cell>DDR</cell>
</row>
<row>
 <cell>VERSION</cell>
 <cell>2</cell>
</row>
</table>
</data>
<separator/>
<data>
<name>MDDR</name>
<table>
<header>
 <cell>Parameter</cell>
 <cell>Value</cell>
</header>
<row>
 <cell>DDRC_ADDR_MAP_BANK_CR</cell>
 <cell>0x99f</cell>
</row>
<row>
 <cell>DDRC_ADDR_MAP_COL_1_CR</cell>
 <cell>0x3333</cell>
</row>
<row>
 <cell>DDRC_ADDR_MAP_COL_2_CR</cell>
 <cell>0xffff</cell>
</row>
<row>
 <cell>DDRC_ADDR_MAP_COL_3_CR</cell>
 <cell>0x3300</cell>
</row>
<row>
 <cell>DDRC_ADDR_MAP_ROW_1_CR</cell>
 <cell>0x7777</cell>
</row>
<row>
 <cell>DDRC_ADDR_MAP_ROW_2_CR</cell>
 <cell>0x777</cell>
</row>
<row>
 <cell>DDRC_AXI_FABRIC_PRI_ID_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_CKE_RSTN_CYCLES_1_CR</cell>
 <cell>0x4200</cell>
</row>
<row>
 <cell>DDRC_CKE_RSTN_CYCLES_2_CR</cell>
 <cell>0x8</cell>
</row>
<row>
 <cell>DDRC_DEBUG_CR</cell>
 <cell>0x3300</cell>
</row>
<row>
 <cell>DDRC_DFI_CTRLUPD_TIME_INTERVAL_CR</cell>
 <cell>0x309</cell>
</row>
<row>
 <cell>DDRC_DFI_MAX_CTRLUPD_TIMING_CR</cell>
 <cell>0x40</cell>
</row>
<row>
 <cell>DDRC_DFI_MIN_CTRLUPD_TIMING_CR</cell>
 <cell>0x3</cell>
</row>
<row>
 <cell>DDRC_DFI_RDDATA_EN_CR</cell>
 <cell>0x3</cell>
</row>
<row>
 <cell>DDRC_DFI_RD_LVL_CONTROL_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DFI_RD_LVL_CONTROL_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DFI_WR_LVL_CONTROL_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DFI_WR_LVL_CONTROL_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DOUBLE_ERR_CNT_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DRAM_BANK_ACT_TIMING_CR</cell>
 <cell>0xd33</cell>
</row>
<row>
 <cell>DDRC_DRAM_BANK_TIMING_PARAM_CR</cell>
 <cell>0x280</cell>
</row>
<row>
 <cell>DDRC_DRAM_MR_TIMING_PARAM_CR</cell>
 <cell>0x2</cell>
</row>
<row>
 <cell>DDRC_DRAM_RAS_TIMING_CR</cell>
 <cell>0x167</cell>
</row>
<row>
 <cell>DDRC_DRAM_RD_WR_LATENCY_CR</cell>
 <cell>0x23</cell>
</row>
<row>
 <cell>DDRC_DRAM_RD_WR_PRE_CR</cell>
 <cell>0x235</cell>
</row>
<row>
 <cell>DDRC_DRAM_RD_WR_TRNARND_TIME_CR</cell>
 <cell>0x178</cell>
</row>
<row>
 <cell>DDRC_DRAM_T_PD_CR</cell>
 <cell>0x11</cell>
</row>
<row>
 <cell>DDRC_DYN_DEBUG_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DYN_POWERDOWN_CR</cell>
 <cell>0x2</cell>
</row>
<row>
 <cell>DDRC_DYN_REFRESH_1_CR</cell>
 <cell>0xc88</cell>
</row>
<row>
 <cell>DDRC_DYN_REFRESH_2_CR</cell>
 <cell>0x147</cell>
</row>
<row>
 <cell>DDRC_DYN_SOFT_RESET_ALIAS_CR</cell>
 <cell>0x1</cell>
</row>
<row>
 <cell>DDRC_DYN_SOFT_RESET_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_ECC_DATA_MASK_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_ECC_INT_CLR_REG</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_ECC_INT_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_ECC_OUTPUT_DATA_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_HPR_QUEUE_PARAM_1_CR</cell>
 <cell>0x80f8</cell>
</row>
<row>
 <cell>DDRC_HPR_QUEUE_PARAM_2_CR</cell>
 <cell>0x7</cell>
</row>
<row>
 <cell>DDRC_INIT_1_CR</cell>
 <cell>0x1</cell>
</row>
<row>
 <cell>DDRC_INIT_EMR2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_INIT_EMR3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_INIT_EMR_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_INIT_MR_CR</cell>
 <cell>0x34</cell>
</row>
<row>
 <cell>DDRC_LCB_MASK_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCB_MASK_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCB_MASK_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCB_MASK_4_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCB_NUMBER_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCE_ADDRESS_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCE_ADDRESS_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCE_SYNDROME_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCE_SYNDROME_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCE_SYNDROME_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCE_SYNDROME_4_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCE_SYNDROME_5_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LPR_QUEUE_PARAM_1_CR</cell>
 <cell>0x80f8</cell>
</row>
<row>
 <cell>DDRC_LPR_QUEUE_PARAM_2_CR</cell>
 <cell>0x7</cell>
</row>
<row>
 <cell>DDRC_LUE_ADDRESS_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LUE_ADDRESS_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LUE_SYNDROME_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LUE_SYNDROME_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LUE_SYNDROME_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LUE_SYNDROME_4_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LUE_SYNDROME_5_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_MODE_CR</cell>
 <cell>0x81</cell>
</row>
<row>
 <cell>DDRC_MODE_REG_DATA_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_MODE_REG_RD_WR_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_ODT_PARAM_1_CR</cell>
 <cell>0x10</cell>
</row>
<row>
 <cell>DDRC_ODT_PARAM_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_PERF_PARAM_1_CR</cell>
 <cell>0x8080</cell>
</row>
<row>
 <cell>DDRC_PERF_PARAM_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_PERF_PARAM_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_PWR_SAVE_1_CR</cell>
 <cell>0x414</cell>
</row>
<row>
 <cell>DDRC_PWR_SAVE_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_RESERVED0</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_SINGLE_ERR_CNT_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_WR_QUEUE_PARAM_CR</cell>
 <cell>0x200</cell>
</row>
<row>
 <cell>DDRC_ZQ_LONG_TIME_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_ZQ_SHORT_INT_REFRESH_MARGIN_1_CR</cell>
 <cell>0x2</cell>
</row>
<row>
 <cell>DDRC_ZQ_SHORT_INT_REFRESH_MARGIN_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_ZQ_SHORT_TIME_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_ERR_INT_ENABLE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_HPB_ERR_ADDR_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_HPB_ERR_ADDR_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_HPD_SW_RW_EN_CR</cell>
 <cell>0x55</cell>
</row>
<row>
 <cell>DDR_FIC_HPD_SW_RW_INVAL_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_HPD_SW_WRB_EMPTY_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_LOCK_TIMEOUTVAL_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_LOCK_TIMEOUTVAL_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_LOCK_TIMEOUT_EN_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_NBRWB_SIZE_CR</cell>
 <cell>0x100</cell>
</row>
<row>
 <cell>DDR_FIC_NB_ADDR_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_NUM_AHB_MASTERS_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_RDWR_ERR_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_SW_ERR_ADDR_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_SW_ERR_ADDR_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_SW_HPB_LOCKOUT_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_SW_HPD_WERR_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_SW_WR_ERCLR_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_WB_TIMEOUT_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DM_WIDTH</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQS_WIDTH</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQ_ECC_WIDTH</cell>
 <cell>1</cell>
</row>
<row>
 <cell>DQ_WIDTH</cell>
 <cell>15</cell>
</row>
<row>
 <cell>FAMILY</cell>
 <cell>19</cell>
</row>
<row>
 <cell>MEMORY_ECC</cell>
 <cell>NO</cell>
</row>
<row>
 <cell>MEMORY_TYPE</cell>
 <cell>LPDDR</cell>
</row>
<row>
 <cell>MEMORY_WIDTH</cell>
 <cell>16</cell>
</row>
<row>
 <cell>MODE</cell>
 <cell>MODE_DDR_AHB0</cell>
</row>
<row>
 <cell>NUMBER_OF_BANK_BITS</cell>
 <cell>2</cell>
</row>
<row>
 <cell>NUMBER_OF_COLUMN_BITS</cell>
 <cell>10</cell>
</row>
<row>
 <cell>NUMBER_OF_ROW_BITS</cell>
 <cell>16</cell>
</row>
<row>
 <cell>PARAM_IS_FALSE</cell>
 <cell>false</cell>
</row>
<row>
 <cell>PHY_BIST_ERROR_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_BIST_ERROR_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_BIST_ERROR_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_BIST_TEST_SHIFT_PATTERN_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_BIST_TEST_SHIFT_PATTERN_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_BIST_TEST_SHIFT_PATTERN_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_BOARD_LOOPBACK_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_CTRL_OF_OUTPUT_DELAY_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_CTRL_OUTPUT_FILTER_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_CTRL_SLAVE_DELAY_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_CTRL_SLAVE_DLL_VAL_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_CTRL_SLAVE_FORCE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_CTRL_SLAVE_RATIO_CR</cell>
 <cell>0x80</cell>
</row>
<row>
 <cell>PHY_DATA_SLICE_IN_USE_CR</cell>
 <cell>0x3</cell>
</row>
<row>
 <cell>PHY_DIS_CALIB_RST_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DLL_LOCK_AND_SLAVE_VAL_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DLL_LOCK_DIFF_CR</cell>
 <cell>0xb</cell>
</row>
<row>
 <cell>PHY_DLL_SLAVE_VALUE_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DLL_SLAVE_VALUE_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DQ_OFFSET_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DQ_OFFSET_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DQ_OFFSET_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DYN_BIST_TEST_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DYN_BIST_TEST_ERRCLR_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DYN_BIST_TEST_ERRCLR_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DYN_BIST_TEST_ERRCLR_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DYN_CONFIG_CR</cell>
 <cell>0x9</cell>
</row>
<row>
 <cell>PHY_DYN_RESET_CR</cell>
 <cell>0x1</cell>
</row>
<row>
 <cell>PHY_FIFO_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_4_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_IN_DELAY_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_IN_DELAY_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_IN_DELAY_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_IN_FORCE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_SLAVE_DLL_VAL_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_SLAVE_DLL_VAL_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_SLAVE_DLL_VAL_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_SLAVE_RATIO_1_CR</cell>
 <cell>0x40</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_SLAVE_RATIO_2_CR</cell>
 <cell>0x401</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_SLAVE_RATIO_3_CR</cell>
 <cell>0x4010</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_SLAVE_RATIO_4_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_GATELVL_INIT_MODE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_GATELVL_INIT_RATIO_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_GATELVL_INIT_RATIO_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_GATELVL_INIT_RATIO_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_GATELVL_INIT_RATIO_4_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_INVERT_CLKOUT_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_LEVELLING_FAILURE_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_LOCAL_ODT_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_LOOPBACK_TEST_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_LVL_NUM_OF_DQ0_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_MASTER_DLL_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RDC_FIFO_RST_ERR_CNT_CLR_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RDC_WE_TO_RE_DELAY_CR</cell>
 <cell>0x3</cell>
</row>
<row>
 <cell>PHY_RDLVL_DQS_RATIO_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RDLVL_DQS_RATIO_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RDLVL_DQS_RATIO_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RDLVL_DQS_RATIO_4_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_DELAY_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_DELAY_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_DELAY_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_DLL_VAL_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_DLL_VAL_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_DLL_VAL_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_FORCE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_RATIO_1_CR</cell>
 <cell>0x40</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_RATIO_2_CR</cell>
 <cell>0x401</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_RATIO_3_CR</cell>
 <cell>0x4010</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_RATIO_4_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RD_WR_GATE_LVL_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_STATUS_OF_IN_DELAY_VAL_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_STATUS_OF_IN_DELAY_VAL_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_STATUS_OF_OUT_DELAY_VAL_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_STATUS_OF_OUT_DELAY_VAL_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_USE_FIXED_RE_CR</cell>
 <cell>0x1</cell>
</row>
<row>
 <cell>PHY_USE_LVL_TRNG_LEVEL_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_USE_RANK0_DELAYS_CR</cell>
 <cell>0x1</cell>
</row>
<row>
 <cell>PHY_WRLVL_DQS_RATIO_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_DQS_RATIO_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_DQS_RATIO_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_DQS_RATIO_4_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_DQ_RATIO_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_DQ_RATIO_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_DQ_RATIO_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_DQ_RATIO_4_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_INIT_MODE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_INIT_RATIO_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_INIT_RATIO_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_INIT_RATIO_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_INIT_RATIO_4_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_DELAY_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_DELAY_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_DELAY_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_DLL_VAL_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_DLL_VAL_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_DLL_VAL_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_FORCE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_RATIO_1_CR</cell>
 <cell>0x40</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_RATIO_2_CR</cell>
 <cell>0x401</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_RATIO_3_CR</cell>
 <cell>0x4010</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_RATIO_4_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_DELAY_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_DELAY_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_DELAY_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_DLL_VAL_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_DLL_VAL_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_DLL_VAL_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_FORCE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_RATIO_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_RATIO_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_RATIO_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_RATIO_4_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_RD_RL_CR</cell>
 <cell>0x21</cell>
</row>
</table>
</data>
<separator/>
<data>
<name>FDDR</name>
<table>
<header>
 <cell>Parameter</cell>
 <cell>Value</cell>
</header>
<row>
 <cell>DDRC_ADDR_MAP_BANK_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_ADDR_MAP_COL_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_ADDR_MAP_COL_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_ADDR_MAP_COL_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_ADDR_MAP_ROW_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_ADDR_MAP_ROW_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_AXI_FABRIC_PRI_ID_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_CKE_RSTN_CYCLES_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_CKE_RSTN_CYCLES_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DEBUG_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DFI_CTRLUPD_TIME_INTERVAL_CR</cell>
 <cell>0x1016</cell>
</row>
<row>
 <cell>DDRC_DFI_MAX_CTRLUPD_TIMING_CR</cell>
 <cell>0x40</cell>
</row>
<row>
 <cell>DDRC_DFI_MIN_CTRLUPD_TIMING_CR</cell>
 <cell>0x3</cell>
</row>
<row>
 <cell>DDRC_DFI_RDDATA_EN_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DFI_RD_LVL_CONTROL_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DFI_RD_LVL_CONTROL_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DFI_WR_LVL_CONTROL_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DFI_WR_LVL_CONTROL_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DOUBLE_ERR_CNT_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DRAM_BANK_ACT_TIMING_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DRAM_BANK_TIMING_PARAM_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DRAM_MR_TIMING_PARAM_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DRAM_RAS_TIMING_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DRAM_RD_WR_LATENCY_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DRAM_RD_WR_PRE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DRAM_RD_WR_TRNARND_TIME_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DRAM_T_PD_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DYN_DEBUG_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_DYN_POWERDOWN_CR</cell>
 <cell>0x2</cell>
</row>
<row>
 <cell>DDRC_DYN_REFRESH_1_CR</cell>
 <cell>0x1188</cell>
</row>
<row>
 <cell>DDRC_DYN_REFRESH_2_CR</cell>
 <cell>0x290</cell>
</row>
<row>
 <cell>DDRC_DYN_SOFT_RESET_ALIAS_CR</cell>
 <cell>0x4</cell>
</row>
<row>
 <cell>DDRC_DYN_SOFT_RESET_CR</cell>
 <cell>0x4</cell>
</row>
<row>
 <cell>DDRC_ECC_DATA_MASK_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_ECC_INT_CLR_REG</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_ECC_INT_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_ECC_OUTPUT_DATA_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_HPR_QUEUE_PARAM_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_HPR_QUEUE_PARAM_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_INIT_1_CR</cell>
 <cell>0x1</cell>
</row>
<row>
 <cell>DDRC_INIT_EMR2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_INIT_EMR3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_INIT_EMR_CR</cell>
 <cell>0x402</cell>
</row>
<row>
 <cell>DDRC_INIT_MR_CR</cell>
 <cell>0x95A</cell>
</row>
<row>
 <cell>DDRC_LCB_MASK_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCB_MASK_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCB_MASK_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCB_MASK_4_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCB_NUMBER_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCE_ADDRESS_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCE_ADDRESS_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCE_SYNDROME_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCE_SYNDROME_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCE_SYNDROME_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCE_SYNDROME_4_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LCE_SYNDROME_5_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LPR_QUEUE_PARAM_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LPR_QUEUE_PARAM_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LUE_ADDRESS_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LUE_ADDRESS_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LUE_SYNDROME_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LUE_SYNDROME_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LUE_SYNDROME_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LUE_SYNDROME_4_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_LUE_SYNDROME_5_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_MODE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_MODE_REG_DATA_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_MODE_REG_RD_WR_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_ODT_PARAM_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_ODT_PARAM_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_PERF_PARAM_1_CR</cell>
 <cell>0x83</cell>
</row>
<row>
 <cell>DDRC_PERF_PARAM_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_PERF_PARAM_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_PWR_SAVE_1_CR</cell>
 <cell>0x40C</cell>
</row>
<row>
 <cell>DDRC_PWR_SAVE_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_RESERVED0</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_SINGLE_ERR_CNT_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_WR_QUEUE_PARAM_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_ZQ_LONG_TIME_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_ZQ_SHORT_INT_REFRESH_MARGIN_1_CR</cell>
 <cell>0x2</cell>
</row>
<row>
 <cell>DDRC_ZQ_SHORT_INT_REFRESH_MARGIN_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDRC_ZQ_SHORT_TIME_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_ERR_INT_ENABLE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_HPB_ERR_ADDR_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_HPB_ERR_ADDR_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_HPD_SW_RW_EN_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_HPD_SW_RW_INVAL_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_HPD_SW_WRB_EMPTY_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_LOCK_TIMEOUTVAL_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_LOCK_TIMEOUTVAL_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_LOCK_TIMEOUT_EN_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_NBRWB_SIZE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_NB_ADDR_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_NUM_AHB_MASTERS_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_RDWR_ERR_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_SW_ERR_ADDR_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_SW_ERR_ADDR_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_SW_HPB_LOCKOUT_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_SW_HPD_WERR_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_SW_WR_ERCLR_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DDR_FIC_WB_TIMEOUT_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>DM_WIDTH</cell>
 <cell>3</cell>
</row>
<row>
 <cell>DQS_WIDTH</cell>
 <cell>3</cell>
</row>
<row>
 <cell>DQ_ECC_WIDTH</cell>
 <cell>3</cell>
</row>
<row>
 <cell>DQ_WIDTH</cell>
 <cell>31</cell>
</row>
<row>
 <cell>ENABLE_INTERRUPTS</cell>
 <cell>false</cell>
</row>
<row>
 <cell>FAB_PLL_LOCK_USED</cell>
 <cell>false</cell>
</row>
<row>
 <cell>FAMILY</cell>
 <cell>19</cell>
</row>
<row>
 <cell>MEMORY_ECC</cell>
 <cell>NO</cell>
</row>
<row>
 <cell>MEMORY_TYPE</cell>
 <cell>DDR2</cell>
</row>
<row>
 <cell>MEMORY_WIDTH</cell>
 <cell>32</cell>
</row>
<row>
 <cell>MODE</cell>
 <cell>MODE_AXI64</cell>
</row>
<row>
 <cell>NUMBER_OF_BANK_BITS</cell>
 <cell>3</cell>
</row>
<row>
 <cell>NUMBER_OF_COLUMN_BITS</cell>
 <cell>10</cell>
</row>
<row>
 <cell>NUMBER_OF_ROW_BITS</cell>
 <cell>16</cell>
</row>
<row>
 <cell>PARAM_IS_FALSE</cell>
 <cell>false</cell>
</row>
<row>
 <cell>PHY_BIST_ERROR_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_BIST_ERROR_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_BIST_ERROR_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_BIST_TEST_SHIFT_PATTERN_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_BIST_TEST_SHIFT_PATTERN_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_BIST_TEST_SHIFT_PATTERN_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_BOARD_LOOPBACK_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_CTRL_OF_OUTPUT_DELAY_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_CTRL_OUTPUT_FILTER_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_CTRL_SLAVE_DELAY_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_CTRL_SLAVE_DLL_VAL_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_CTRL_SLAVE_FORCE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_CTRL_SLAVE_RATIO_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DATA_SLICE_IN_USE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DIS_CALIB_RST_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DLL_LOCK_AND_SLAVE_VAL_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DLL_LOCK_DIFF_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DLL_SLAVE_VALUE_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DLL_SLAVE_VALUE_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DQ_OFFSET_1_CR</cell>
 <cell>0x240</cell>
</row>
<row>
 <cell>PHY_DQ_OFFSET_2_CR</cell>
 <cell>0x4081</cell>
</row>
<row>
 <cell>PHY_DQ_OFFSET_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DYN_BIST_TEST_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DYN_BIST_TEST_ERRCLR_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DYN_BIST_TEST_ERRCLR_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DYN_BIST_TEST_ERRCLR_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DYN_CONFIG_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_DYN_RESET_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_4_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_IN_DELAY_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_IN_DELAY_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_IN_DELAY_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_IN_FORCE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_SLAVE_DLL_VAL_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_SLAVE_DLL_VAL_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_SLAVE_DLL_VAL_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_SLAVE_RATIO_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_SLAVE_RATIO_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_SLAVE_RATIO_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_FIFO_WE_SLAVE_RATIO_4_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_GATELVL_INIT_MODE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_GATELVL_INIT_RATIO_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_GATELVL_INIT_RATIO_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_GATELVL_INIT_RATIO_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_GATELVL_INIT_RATIO_4_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_INVERT_CLKOUT_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_LEVELLING_FAILURE_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_LOCAL_ODT_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_LOOPBACK_TEST_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_LVL_NUM_OF_DQ0_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_MASTER_DLL_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RDC_FIFO_RST_ERR_CNT_CLR_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RDC_WE_TO_RE_DELAY_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RDLVL_DQS_RATIO_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RDLVL_DQS_RATIO_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RDLVL_DQS_RATIO_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RDLVL_DQS_RATIO_4_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_DELAY_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_DELAY_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_DELAY_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_DLL_VAL_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_DLL_VAL_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_DLL_VAL_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_FORCE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_RATIO_1_CR</cell>
 <cell>0x40</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_RATIO_2_CR</cell>
 <cell>0x401</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_RATIO_3_CR</cell>
 <cell>0x4010</cell>
</row>
<row>
 <cell>PHY_RD_DQS_SLAVE_RATIO_4_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_RD_WR_GATE_LVL_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_STATUS_OF_IN_DELAY_VAL_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_STATUS_OF_IN_DELAY_VAL_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_STATUS_OF_OUT_DELAY_VAL_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_STATUS_OF_OUT_DELAY_VAL_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_USE_FIXED_RE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_USE_LVL_TRNG_LEVEL_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_USE_RANK0_DELAYS_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_DQS_RATIO_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_DQS_RATIO_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_DQS_RATIO_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_DQS_RATIO_4_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_DQ_RATIO_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_DQ_RATIO_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_DQ_RATIO_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_DQ_RATIO_4_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_INIT_MODE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_INIT_RATIO_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_INIT_RATIO_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_INIT_RATIO_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WRLVL_INIT_RATIO_4_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_DELAY_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_DELAY_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_DELAY_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_DLL_VAL_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_DLL_VAL_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_DLL_VAL_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_FORCE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_RATIO_1_CR</cell>
 <cell>0x40</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_RATIO_2_CR</cell>
 <cell>0x401</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_RATIO_3_CR</cell>
 <cell>0x401</cell>
</row>
<row>
 <cell>PHY_WR_DATA_SLAVE_RATIO_4_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_DELAY_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_DELAY_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_DELAY_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_DLL_VAL_1_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_DLL_VAL_2_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_DLL_VAL_3_SR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_FORCE_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_RATIO_1_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_RATIO_2_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_RATIO_3_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_DQS_SLAVE_RATIO_4_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PHY_WR_RD_RL_CR</cell>
 <cell>0x0</cell>
</row>
<row>
 <cell>PLL_CLK_FDDR_FREQ</cell>
 <cell>100</cell>
</row>
<row>
 <cell>PLL_CLK_FIC64_DIV</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL_LOCK_DELAY</cell>
 <cell>1024</cell>
</row>
<row>
 <cell>PLL_LOCK_WINDOW</cell>
 <cell>8000</cell>
</row>
<row>
 <cell>PLL_SUPPLY_VOLTAGE</cell>
 <cell>25_V</cell>
</row>
</table>
</data>
<separator/>
<data>
<name>Clocks</name>
<table>
<header>
 <cell>Parameter</cell>
 <cell>Value</cell>
</header>
<row>
 <cell>APB0CLK_RATIO</cell>
 <cell>1</cell>
</row>
<row>
 <cell>APB1CLK_RATIO</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FDDR_CLK_DIVISOR</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FDDR_CLK_FREQUENCY</cell>
 <cell>100</cell>
</row>
<row>
 <cell>FIC0CLK_RATIO</cell>
 <cell>2</cell>
</row>
<row>
 <cell>FIC0_AHBL_BYPASS</cell>
 <cell>0</cell>
</row>
<row>
 <cell>FIC1CLK_RATIO</cell>
 <cell>1</cell>
</row>
<row>
 <cell>FIC1_AHBL_BYPASS</cell>
 <cell>0</cell>
</row>
<row>
 <cell>FIC64CLK_RATIO</cell>
 <cell>2</cell>
</row>
<row>
 <cell>GL0_IS_USED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>GL0_OUT_0_FREQ</cell>
 <cell>80</cell>
</row>
<row>
 <cell>GL1_IS_USED</cell>
 <cell>0</cell>
</row>
<row>
 <cell>GL1_OUT_0_FREQ</cell>
 <cell></cell>
</row>
<row>
 <cell>GL2_IS_USED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>GL2_OUT_0_FREQ</cell>
 <cell>80</cell>
</row>
<row>
 <cell>GL3_IS_USED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>GL3_OUT_0_FREQ</cell>
 <cell>125.0</cell>
</row>
<row>
 <cell>M3CLK_FREQUENCY</cell>
 <cell>160.00</cell>
</row>
<row>
 <cell>MDDRCLK_RATIO</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PLL_LOCK_USED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>RCOSC_1MHZ_DRIVES_CCC</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RCOSC_1MHZ_DRIVES_FAB</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RCOSC_1MHZ_IS_USED</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ_DRIVES_CCC</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ_DRIVES_FAB</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ_IS_USED</cell>
 <cell>0</cell>
</row>
<row>
 <cell>SYSCLK_FREQUENCY</cell>
 <cell>50.0</cell>
</row>
<row>
 <cell>SYSCLK_SOURCE</cell>
 <cell>OSC_50MHZ</cell>
</row>
<row>
 <cell>XTLOSC_DRIVES_CCC</cell>
 <cell>0</cell>
</row>
<row>
 <cell>XTLOSC_DRIVES_FAB</cell>
 <cell>0</cell>
</row>
<row>
 <cell>XTLOSC_FREQ</cell>
 <cell>0.0</cell>
</row>
<row>
 <cell>XTLOSC_IS_USED</cell>
 <cell>0</cell>
</row>
<row>
 <cell>XTLOSC_SRC</cell>
 <cell>CRYSTAL</cell>
</row>
</table>
</data>
<separator/>
<data>
<name>HPMS Options</name>
<table>
<header>
 <cell>Parameter</cell>
 <cell>Value</cell>
</header>
</table>
</data>
<separator/>
<data>
<name>AHB Bus Matrix</name>
<table>
<header>
 <cell>Parameter</cell>
 <cell>Value</cell>
</header>
<row>
 <cell>CORTEXM3_REMAP</cell>
 <cell>ENVM</cell>
</row>
<row>
 <cell>ENVM_REMAP_BASE_ADDRESS</cell>
 <cell>0x00000000</cell>
</row>
<row>
 <cell>ENVM_REMAP_FABRIC_BASE_ADDRESS</cell>
 <cell>0x00000000</cell>
</row>
<row>
 <cell>ENVM_REMAP_FABRIC_IS_USED</cell>
 <cell>false</cell>
</row>
<row>
 <cell>ENVM_REMAP_REGION_SIZE</cell>
 <cell>256</cell>
</row>
<row>
 <cell>ESRAM_MAX_LAT_SW_MAX_LATENCY_ESRAM0</cell>
 <cell>8</cell>
</row>
<row>
 <cell>ESRAM_MAX_LAT_SW_MAX_LATENCY_ESRAM1</cell>
 <cell>8</cell>
</row>
<row>
 <cell>PARAM_IS_FALSE</cell>
 <cell>false</cell>
</row>
<row>
 <cell>SW_WEIGHT_FAB_0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SW_WEIGHT_FAB_1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SW_WEIGHT_G</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SW_WEIGHT_GIGE</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SW_WEIGHT_HPDMA</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SW_WEIGHT_IC</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SW_WEIGHT_PDMA</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SW_WEIGHT_S</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SW_WEIGHT_USB</cell>
 <cell>1</cell>
</row>
</table>
</data>
<separator/>
<data>
<name>DDRB</name>
<table>
<header>
 <cell>Parameter</cell>
 <cell>Value</cell>
</header>
<row>
 <cell>DDRB_BUF_SZ</cell>
 <cell>32B</cell>
</row>
<row>
 <cell>DDRB_DS_REN</cell>
 <cell>true</cell>
</row>
<row>
 <cell>DDRB_DS_WEN</cell>
 <cell>true</cell>
</row>
<row>
 <cell>DDRB_HPD_REN</cell>
 <cell>true</cell>
</row>
<row>
 <cell>DDRB_HPD_WEN</cell>
 <cell>true</cell>
</row>
<row>
 <cell>DDRB_IDC_REN</cell>
 <cell>true</cell>
</row>
<row>
 <cell>DDRB_NB_ADDR</cell>
 <cell>0xA000</cell>
</row>
<row>
 <cell>DDRB_NB_SZ</cell>
 <cell>64KB</cell>
</row>
<row>
 <cell>DDRB_SW_REN</cell>
 <cell>true</cell>
</row>
<row>
 <cell>DDRB_SW_WEN</cell>
 <cell>true</cell>
</row>
<row>
 <cell>DDRB_TIMER</cell>
 <cell>0x3FF</cell>
</row>
</table>
</data>
<separator/>
<data>
<name>SECDED</name>
<table>
<header>
 <cell>Parameter</cell>
 <cell>Value</cell>
</header>
</table>
</data>
<separator/>
<data>
<name>SECDED</name>
<table>
<header>
 <cell>Parameter</cell>
 <cell>Value</cell>
</header>
<row>
 <cell>EDAC_ENABLE_CAN_EDAC_EN</cell>
 <cell>false</cell>
</row>
<row>
 <cell>EDAC_ENABLE_CC_EDAC_EN</cell>
 <cell>false</cell>
</row>
<row>
 <cell>EDAC_ENABLE_ESRAM0_EDAC_EN</cell>
 <cell>true</cell>
</row>
<row>
 <cell>EDAC_ENABLE_ESRAM1_EDAC_EN</cell>
 <cell>true</cell>
</row>
<row>
 <cell>EDAC_ENABLE_MAC_EDACRX_EN</cell>
 <cell>false</cell>
</row>
<row>
 <cell>EDAC_ENABLE_MAC_EDACTX_EN</cell>
 <cell>false</cell>
</row>
<row>
 <cell>EDAC_ENABLE_USB_EDAC_EN</cell>
 <cell>false</cell>
</row>
<row>
 <cell>EDAC_INT_ENABLE_CAN</cell>
 <cell>DISABLE_ALL</cell>
</row>
<row>
 <cell>EDAC_INT_ENABLE_CC</cell>
 <cell>DISABLE_ALL</cell>
</row>
<row>
 <cell>EDAC_INT_ENABLE_ESRAM0</cell>
 <cell>DISABLE_ALL</cell>
</row>
<row>
 <cell>EDAC_INT_ENABLE_ESRAM1</cell>
 <cell>DISABLE_ALL</cell>
</row>
<row>
 <cell>EDAC_INT_ENABLE_MAC_EDACRX</cell>
 <cell>DISABLE_ALL</cell>
</row>
<row>
 <cell>EDAC_INT_ENABLE_MAC_EDACTX</cell>
 <cell>DISABLE_ALL</cell>
</row>
<row>
 <cell>EDAC_INT_ENABLE_MDDR_ECC_INT_EN</cell>
 <cell>false</cell>
</row>
<row>
 <cell>EDAC_INT_ENABLE_USB</cell>
 <cell>DISABLE_ALL</cell>
</row>
<row>
 <cell>EXPOSE_EDAC_ERROR</cell>
 <cell>false</cell>
</row>
</table>
</data>
<separator/>
<data>
<name>Security</name>
<table>
<header>
 <cell>Parameter</cell>
 <cell>Value</cell>
</header>
<row>
 <cell>CC_CACHEREGION_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>CC_CONFIG_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>CC_FLUSHINDX_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>CC_LOCKBASEADDR_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>DDRB_BUF_TIMER_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>DDRB_CONFIG_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>DDRB_NB_ADR_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>DDRB_NB_SIZE_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>DDR_CONFIG_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>EDAC_ENABLE_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>EDAC_INT_ENABLE_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>ENVM_CONFIG_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>ENVM_FAB_REMAP_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>ENVM_REMAP_BASE_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>ESRAM_CONFIG_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>ESRAM_MAX_LAT_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>ESRAM_PIPELINE_CONFIG_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>FABRIC_MEMPROT_BASE_ADDRESS</cell>
 <cell>0x00000000</cell>
</row>
<row>
 <cell>FABRIC_MEMPROT_IS_USED</cell>
 <cell>false</cell>
</row>
<row>
 <cell>FABRIC_MEMPROT_REGION_SIZE</cell>
 <cell>8MB</cell>
</row>
<row>
 <cell>FAB_IF_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>FAMILY</cell>
 <cell>19</cell>
</row>
<row>
 <cell>GPIN_SRC_SEL_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>GPIO_SYSRESET_SEL_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>LOOPBACK_CTRL_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>M3_CONFIG_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MAC_CONFIG_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MASTER_WEIGHT_CONFIG0_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MASTER_WEIGHT_CONFIG1_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MDDR_CONFIG_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MDDR_IO_CALIB_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM0_1_2_MS0_ALLOWED_R</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM0_1_2_MS0_ALLOWED_W</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM0_1_2_MS1_ALLOWED_R</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM0_1_2_MS1_ALLOWED_W</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM0_1_2_MS2_ALLOWED_R</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM0_1_2_MS2_ALLOWED_W</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM0_1_2_MS3_ALLOWED_R</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM0_1_2_MS3_ALLOWED_W</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM0_1_2_MS6_ALLOWED_R</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM0_1_2_MS6_ALLOWED_W</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM3_6_7_8_MS0_ALLOWED_R</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM3_6_7_8_MS0_ALLOWED_W</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM3_6_7_8_MS1_ALLOWED_R</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM3_6_7_8_MS1_ALLOWED_W</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM3_6_7_8_MS2_ALLOWED_R</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM3_6_7_8_MS2_ALLOWED_W</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM3_6_7_8_MS3_ALLOWED_R</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM3_6_7_8_MS3_ALLOWED_W</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM3_6_7_8_MS6_ALLOWED_R</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM3_6_7_8_MS6_ALLOWED_W</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM4_5_FIC64_MS0_ALLOWED_R</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM4_5_FIC64_MS0_ALLOWED_W</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM4_5_FIC64_MS1_ALLOWED_R</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM4_5_FIC64_MS1_ALLOWED_W</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM4_5_FIC64_MS2_ALLOWED_R</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM4_5_FIC64_MS2_ALLOWED_W</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM4_5_FIC64_MS3_ALLOWED_R</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM4_5_FIC64_MS3_ALLOWED_W</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM4_5_FIC64_MS6_ALLOWED_R</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM4_5_FIC64_MS6_ALLOWED_W</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM9_MS0_ALLOWED_R</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM9_MS0_ALLOWED_W</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM9_MS1_ALLOWED_R</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM9_MS1_ALLOWED_W</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM9_MS2_ALLOWED_R</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM9_MS2_ALLOWED_W</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM9_MS3_ALLOWED_R</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM9_MS3_ALLOWED_W</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM9_MS6_ALLOWED_R</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MM9_MS6_ALLOWED_W</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MSSDDR_CLK_CALIB_CONFIG_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MSSDDR_FACC_CONFIG_1_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MSSDDR_FACC_CONFIG_2_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MSSDDR_PLL_STATUS_HIGH_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MSSDDR_PLL_STATUS_LOW_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>MSS_INTERRUPT_ENABLE_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>NVM0_LOWER_ALLOWED</cell>
 <cell>true</cell>
</row>
<row>
 <cell>NVM0_LOWER_FABRIC_ACCESS</cell>
 <cell>true</cell>
</row>
<row>
 <cell>NVM0_LOWER_M3ACCESS</cell>
 <cell>true</cell>
</row>
<row>
 <cell>NVM0_LOWER_OTHERS_ACCESS</cell>
 <cell>true</cell>
</row>
<row>
 <cell>NVM0_UPPER_ALLOWED</cell>
 <cell>true</cell>
</row>
<row>
 <cell>NVM0_UPPER_FABRIC_ACCESS</cell>
 <cell>true</cell>
</row>
<row>
 <cell>NVM0_UPPER_M3ACCESS</cell>
 <cell>true</cell>
</row>
<row>
 <cell>NVM0_UPPER_OTHERS_ACCESS</cell>
 <cell>true</cell>
</row>
<row>
 <cell>NVM1_LOWER_ALLOWED</cell>
 <cell>true</cell>
</row>
<row>
 <cell>NVM1_LOWER_FABRIC_ACCESS</cell>
 <cell>true</cell>
</row>
<row>
 <cell>NVM1_LOWER_M3ACCESS</cell>
 <cell>true</cell>
</row>
<row>
 <cell>NVM1_LOWER_OTHERS_ACCESS</cell>
 <cell>true</cell>
</row>
<row>
 <cell>NVM1_UPPER_ALLOWED</cell>
 <cell>true</cell>
</row>
<row>
 <cell>NVM1_UPPER_FABRIC_ACCESS</cell>
 <cell>true</cell>
</row>
<row>
 <cell>NVM1_UPPER_M3ACCESS</cell>
 <cell>true</cell>
</row>
<row>
 <cell>NVM1_UPPER_OTHERS_ACCESS</cell>
 <cell>true</cell>
</row>
<row>
 <cell>PERIPH_CLOCK_MUX_SEL_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>PLL_LOCK_EN_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>RTC_WAKEUP_CONFIG_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_CAN_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_COMBLK_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_ENVM0_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_ENVM1_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_ESRAM0_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_ESRAM1_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_FIC32_0_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_FIC32_1_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_FPGA_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_G4SPI0_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_G4SPI1_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_HPDMA_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_I2C0_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_I2C1_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_MAC_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_MDDR_CTLR_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_MDDR_FIC64_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_MMUART0_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_MMUART1_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_MSS_GPIO_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_MSS_GPOUT_15_8_SOFT_RESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_MSS_GPOUT_23_16_SOFT_RESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_MSS_GPOUT_31_24_SOFT_RESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_MSS_GPOUT_7_0_SOFT_RESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_PDMA_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_TIMER_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFTRESET_USB_SOFTRESET_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SOFT_INTERRUPT_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>SPARE_OUT_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>USB_CONFIG_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>USB_IO_INPUT_SEL_OVERRIDE</cell>
 <cell>true</cell>
</row>
<row>
 <cell>WDOGCONFIG_OVERRIDE</cell>
 <cell>true</cell>
</row>
</table>
</data>
<separator/>
<data>
<name>Memory Map</name>
<table>
<header>
 <cell>Parameter</cell>
 <cell>Value</cell>
</header>
</table>
</data>
<separator/>
<data>
<name>AMBA_MASTER_0</name>
<table>
<header>
 <cell>Name</cell>
 <cell>Subsystem</cell>
 <cell>Vendor</cell>
 <cell>Version</cell>
</header>
<row>
 <cell>AMBA_MASTER</cell>
 <cell>HPMS DDR FIC Subsystem</cell>
 <cell>Actel</cell>
 <cell>0.0.102</cell>
</row>
</table>
<cdata>
<name>Configuration</name>
<table>
<header>
 <cell>Parameter</cell>
 <cell>Value</cell>
</header>
<row>
 <cell>AMBA_INTERFACE_TYPE</cell>
 <cell>AHBLITE</cell>
</row>
</table>
</cdata>
</data>
<separator/>
<data>
<name>AMBA_SLAVE_0</name>
<table>
<header>
 <cell>Name</cell>
 <cell>Subsystem</cell>
 <cell>Vendor</cell>
 <cell>Version</cell>
</header>
<row>
 <cell>AMBA_SLAVE</cell>
 <cell>HPMS FIC_0 - HPMS Master Subsystem</cell>
 <cell>Actel</cell>
 <cell>0.0.102</cell>
</row>
</table>
<cdata>
<name>Configuration</name>
<table>
<header>
 <cell>Parameter</cell>
 <cell>Value</cell>
</header>
<row>
 <cell>AMBA_INTERFACE_TYPE</cell>
 <cell>AHBLITE</cell>
</row>
<row>
 <cell>NUM_OF_INTERRUPTS</cell>
 <cell>0</cell>
</row>
</table>
</cdata>
</data>
<separator/>
<data>
<name>HPMS_DDR_RAM</name>
<table>
<header>
 <cell>Name</cell>
 <cell>Subsystem</cell>
 <cell>Vendor</cell>
 <cell>Version</cell>
</header>
<row>
 <cell>SF2_MDDR</cell>
 <cell>HPMS DDR FIC Subsystem</cell>
 <cell>Actel</cell>
 <cell>0.0.100</cell>
</row>
</table>
<cdata>
<name>Configuration</name>
<table>
<header>
 <cell>Parameter</cell>
 <cell>Value</cell>
</header>
</table>
</cdata>
</data>
<separator/>
<data>
<name>HPMS_FIC_0_HPDMA_CONTROLLER_MASTER</name>
<table>
<header>
 <cell>Name</cell>
 <cell>Subsystem</cell>
 <cell>Vendor</cell>
 <cell>Version</cell>
</header>
<row>
 <cell>AMBA_MASTER</cell>
 <cell>HPMS FIC_0 - Fabric Master Subsystem</cell>
 <cell>Actel</cell>
 <cell>0.0.102</cell>
</row>
</table>
<cdata>
<name>Configuration</name>
<table>
<header>
 <cell>Parameter</cell>
 <cell>Value</cell>
</header>
<row>
 <cell>AMBA_INTERFACE_TYPE</cell>
 <cell>AHBLITE</cell>
</row>
</table>
</cdata>
</data>
<separator/>
<data>
<name>HPMS_FIC_0_SYS_SERVICES_MASTER</name>
<table>
<header>
 <cell>Name</cell>
 <cell>Subsystem</cell>
 <cell>Vendor</cell>
 <cell>Version</cell>
</header>
<row>
 <cell>AMBA_MASTER</cell>
 <cell>HPMS FIC_0 - Fabric Master Subsystem</cell>
 <cell>Actel</cell>
 <cell>0.0.102</cell>
</row>
</table>
<cdata>
<name>Configuration</name>
<table>
<header>
 <cell>Parameter</cell>
 <cell>Value</cell>
</header>
<row>
 <cell>AMBA_INTERFACE_TYPE</cell>
 <cell>AHBLITE</cell>
</row>
</table>
</cdata>
</data>
<separator/>
<data>
<name>HPMS_FIC_0_USER_MASTER</name>
<table>
<header>
 <cell>Name</cell>
 <cell>Subsystem</cell>
 <cell>Vendor</cell>
 <cell>Version</cell>
</header>
<row>
 <cell>AMBA_MASTER</cell>
 <cell>HPMS FIC_0 - Fabric Master Subsystem</cell>
 <cell>Actel</cell>
 <cell>0.0.102</cell>
</row>
</table>
<cdata>
<name>Configuration</name>
<table>
<header>
 <cell>Parameter</cell>
 <cell>Value</cell>
</header>
<row>
 <cell>AMBA_INTERFACE_TYPE</cell>
 <cell>AHBLITE</cell>
</row>
</table>
</cdata>
</data>
<separator/>
<data>
<name>MSS_SPI_0</name>
<table>
<header>
 <cell>Name</cell>
 <cell>Subsystem</cell>
 <cell>Vendor</cell>
 <cell>Version</cell>
</header>
<row>
 <cell>SF2_MSS_SPI</cell>
 <cell>MSS Peripherals</cell>
 <cell>Actel</cell>
 <cell>0.0.100</cell>
</row>
</table>
<cdata>
<name>Configuration</name>
<table>
<header>
 <cell>Parameter</cell>
 <cell>Value</cell>
</header>
<row>
 <cell>NB_SLAVES</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SPI_MUX</cell>
 <cell>MUX_IO</cell>
</row>
</table>
</cdata>
</data>
<separator/>
<data>
<name>Interrupt Configuration</name>
<table>
<header>
 <cell>Interrupt</cell>
 <cell>Instance Name</cell>
 <cell>Instance Pins</cell>
</header>
</table>
</data>
<separator/>
</uc>
<toplevelport>
<data>
<name>Top Level Ports </name>
<table>
<header>
 <cell>Port Name</cell>
 <cell>Direction</cell>
 <cell>Description</cell>
</header>
<row>
 <cell>SPI_0_DI</cell>
 <cell>IN</cell>
 <cell>-</cell>
</row>
<row>
 <cell>SPI_0_DO</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>SPI_0_CLK</cell>
 <cell>INOUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>SPI_0_SS0</cell>
 <cell>INOUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>MDDR_DQS_TMATCH_0_OUT</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>MDDR_CAS_N</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>MDDR_CLK</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>MDDR_CLK_N</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>MDDR_CKE</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>MDDR_CS_N</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>MDDR_ODT</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>MDDR_RAS_N</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>MDDR_RESET_N</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>MDDR_WE_N</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>MDDR_ADDR[15:0]</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>MDDR_BA[2:0]</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>MDDR_DQS_TMATCH_0_IN</cell>
 <cell>IN</cell>
 <cell>-</cell>
</row>
<row>
 <cell>MDDR_DM_RDQS[1:0]</cell>
 <cell>INOUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>MDDR_DQ[15:0]</cell>
 <cell>INOUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>MDDR_DQS[1:0]</cell>
 <cell>INOUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>POWER_ON_RESET_N</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>FAB_RESET_N</cell>
 <cell>IN</cell>
 <cell>-</cell>
</row>
<row>
 <cell>AMBA_MASTER_0</cell>
 <cell>MIRROREDMASTER</cell>
 <cell>Master bus interface pin on  MSS_DDR_FIC_Subsystem</cell>
</row>
<row>
 <cell>HPMS_DDR_FIC_SUBSYSTEM_CLK</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>HPMS_DDR_FIC_SUBSYSTEM_LOCK</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>HPMS_FIC_0_USER_MASTER</cell>
 <cell>MIRROREDMASTER</cell>
 <cell>Master bus interface pin on  FIC0_Slave_Subsystem</cell>
</row>
<row>
 <cell>HPMS_FIC_0_HPDMA_CONTROLLER_MASTER</cell>
 <cell>MIRROREDMASTER</cell>
 <cell>Master bus interface pin on  FIC0_Slave_Subsystem</cell>
</row>
<row>
 <cell>AMBA_SLAVE_0</cell>
 <cell>MIRROREDSLAVE</cell>
 <cell>Slave bus interface pin on  FIC0_Master_Subsystem</cell>
</row>
<row>
 <cell>FIC_0_CLK</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>FIC_0_LOCK</cell>
 <cell>OUT</cell>
 <cell>Use this clock to drive peripherals in the FIC0_Slave_Subsystem or FIC0_Master_Subsystem</cell>
</row>
<row>
 <cell>MDDR_APB_S_PCLK</cell>
 <cell>IN</cell>
 <cell>-</cell>
</row>
<row>
 <cell>MDDR_APB_S_PRESET_N</cell>
 <cell>IN</cell>
 <cell>-</cell>
</row>
<row>
 <cell>MDDR_CORE_RESET_N</cell>
 <cell>IN</cell>
 <cell>-</cell>
</row>
<row>
 <cell>FAB_CCC_GL3</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>FAB_CCC_LOCK</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>HPMS_READY</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>HPMS_FIC_0_SYS_SERVICES_MASTER</cell>
 <cell>MIRROREDMASTER</cell>
 <cell>Master bus interface pin on  FIC0_Slave_Subsystem</cell>
</row>
<row>
 <cell>DEVRST_N</cell>
 <cell>IN</cell>
 <cell>-</cell>
</row>
<row>
 <cell>MDDR_APB_SLAVE</cell>
 <cell>SLAVE</cell>
 <cell>-</cell>
</row>
<row>
 <cell>COMM_BLK_INT</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>HPMS_INT_M2F[15:0]</cell>
 <cell>OUT</cell>
 <cell>-</cell>
</row>
<row>
 <cell>DMA_DMAREADY_FIC_0[1:0]</cell>
 <cell>IN</cell>
 <cell>-</cell>
</row>
<row>
 <cell>DMA_DMAREADY_FIC_1[1:0]</cell>
 <cell>IN</cell>
 <cell>-</cell>
</row>
</table>
</data>
</toplevelport>
<Rules>
<data>
<text> This section describes the rules that were followed for creating this system</text>
<table>
<header>
 <cell>Rule</cell>
 <cell>Detail</cell>
 <cell>More Info</cell>
</header>
</table>
</data>
</Rules>
<Next>
<data>
<text> This section describes the next steps you need to take to complete this design</text>
<table>
<header>
 <cell>Task</cell>
 <cell>Description</cell>
</header>
<row>
 <cell>Connect Generic User Master</cell>
 <cell>AMBA_MASTER_0 is a master on MSS_DDR_FIC_Subsystem subsystem.
Connect your master to AMBA_MASTER_0 bus interface pin in the top design.</cell>
</row>
<separator/>
<row>
 <cell>Connect Generic User Slave Peripheral</cell>
 <cell>AMBA_SLAVE_0 is a slave on FIC0_Master_Subsystem subsystem.
Connect your peripheral to AMBA_SLAVE_0 bus interface pin in the top design.</cell>
</row>
<separator/>
<row>
 <cell>Connect Generic User Master</cell>
 <cell>HPMS_FIC_0_SYS_SERVICES_MASTER is a master on FIC0_Slave_Subsystem subsystem.
Connect your master to HPMS_FIC_0_SYS_SERVICES_MASTER bus interface pin in the top design.</cell>
</row>
<separator/>
<row>
 <cell>Connect Generic User Master</cell>
 <cell>HPMS_FIC_0_USER_MASTER is a master on FIC0_Slave_Subsystem subsystem.
Connect your master to HPMS_FIC_0_USER_MASTER bus interface pin in the top design.</cell>
</row>
<separator/>
<row>
 <cell>Connect Generic User Master</cell>
 <cell>HPMS_FIC_0_HPDMA_CONTROLLER_MASTER is a master on FIC0_Slave_Subsystem subsystem.
Connect your master to HPMS_FIC_0_HPDMA_CONTROLLER_MASTER bus interface pin in the top design.</cell>
</row>
<separator/>
</table>
</data>
</Next>
</doc>
