git clone --depth 1 --no-tags https://github.com/limingy9/Sliding-Puzzle.git f:/verilog_sva_gh_scraper/data/full_repos/515245706
git clone --depth 1 --no-tags https://github.com/nguyenhoangnhatquang2737/Dish_washer.git f:/verilog_sva_gh_scraper/data/full_repos/514458790
git clone --depth 1 --no-tags https://github.com/nitavlsi/HDLBits-problemsets.git f:/verilog_sva_gh_scraper/data/full_repos/513154106
git clone --depth 1 --no-tags https://github.com/AdityaVardhan2002/Car-Parking-System.git f:/verilog_sva_gh_scraper/data/full_repos/513056794
git clone --depth 1 --no-tags https://github.com/Alex99D205/Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/514736276
git clone --depth 1 --no-tags https://github.com/minecraftdixit/RTC-.git f:/verilog_sva_gh_scraper/data/full_repos/514872302
git clone --depth 1 --no-tags https://github.com/Megus69/Tang-nano-9K-uart-test.git f:/verilog_sva_gh_scraper/data/full_repos/515169082
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Sandesh-Ideal.git f:/verilog_sva_gh_scraper/data/full_repos/515987020
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-subham9499.git f:/verilog_sva_gh_scraper/data/full_repos/516183842
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-mzmdirfan.git f:/verilog_sva_gh_scraper/data/full_repos/516360849
git clone --depth 1 --no-tags https://github.com/ZachWWalden/Banff.git f:/verilog_sva_gh_scraper/data/full_repos/516227437
git clone --depth 1 --no-tags https://github.com/cyber-panther/FPGA-Diaries.git f:/verilog_sva_gh_scraper/data/full_repos/516263202
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-N-Nagamallishwar.git f:/verilog_sva_gh_scraper/data/full_repos/515955146
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-aakarshak-nandwani.git f:/verilog_sva_gh_scraper/data/full_repos/515952623
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Devayanshu.git f:/verilog_sva_gh_scraper/data/full_repos/516032724
git clone --depth 1 --no-tags https://github.com/Preethi-Malyala/SoilMonitoringBot.git f:/verilog_sva_gh_scraper/data/full_repos/516193542
git clone --depth 1 --no-tags https://github.com/aditiangadi/FIFO_.git f:/verilog_sva_gh_scraper/data/full_repos/515633210
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-KeerthanaM15.git f:/verilog_sva_gh_scraper/data/full_repos/515994609
git clone --depth 1 --no-tags https://github.com/ishaansethi/LFSR_32bit.git f:/verilog_sva_gh_scraper/data/full_repos/517300509
git clone --depth 1 --no-tags https://github.com/Sarkar22/12-hour-clock.git f:/verilog_sva_gh_scraper/data/full_repos/517393463
git clone --depth 1 --no-tags https://github.com/mohammadhasanloo/Digital-Logic-Design-Course-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/513657246
git clone --depth 1 --no-tags https://github.com/Cymmek/AMBA_AXI.git f:/verilog_sva_gh_scraper/data/full_repos/513824946
git clone --depth 1 --no-tags https://github.com/N-Nagamallishwar/Verilog-code-for-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/515646879
git clone --depth 1 --no-tags https://github.com/singhiitmadras/Devide-by-4.5-counter.git f:/verilog_sva_gh_scraper/data/full_repos/515458360
git clone --depth 1 --no-tags https://github.com/medo720/fpga-prototyping-by-verilog-examples.git f:/verilog_sva_gh_scraper/data/full_repos/515406710
git clone --depth 1 --no-tags https://github.com/Ziad-cyber/Washing_Machine_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/517018215
git clone --depth 1 --no-tags https://github.com/semanuravsar/EE314-Term-Project.git f:/verilog_sva_gh_scraper/data/full_repos/517108995
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-vjkr.git f:/verilog_sva_gh_scraper/data/full_repos/516949359
git clone --depth 1 --no-tags https://github.com/mesaperry/1-Hz-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/517129569
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Amreen-Kaur.git f:/verilog_sva_gh_scraper/data/full_repos/516740905
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-abk4vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/516832007
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-bhavya9302.git f:/verilog_sva_gh_scraper/data/full_repos/516838416
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-athirakumar1998.git f:/verilog_sva_gh_scraper/data/full_repos/516308541
git clone --depth 1 --no-tags https://github.com/D-Hank/UCAS-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/516300960
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Devipriya1921.git f:/verilog_sva_gh_scraper/data/full_repos/516321054
git clone --depth 1 --no-tags https://github.com/aa940249tw/AAML2022.git f:/verilog_sva_gh_scraper/data/full_repos/516316088
git clone --depth 1 --no-tags https://github.com/dhruvagar/FPGA-Based-VGA-monitor-and-inputting-data-through-UART-protocal.git f:/verilog_sva_gh_scraper/data/full_repos/516636427
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-DABAKARNAV.git f:/verilog_sva_gh_scraper/data/full_repos/515857725
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-DjSPIT.git f:/verilog_sva_gh_scraper/data/full_repos/515852468
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Paulamip.git f:/verilog_sva_gh_scraper/data/full_repos/515853422
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-aditisingh28.git f:/verilog_sva_gh_scraper/data/full_repos/515896630
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-jugghead.git f:/verilog_sva_gh_scraper/data/full_repos/517834651
git clone --depth 1 --no-tags https://github.com/PepegaMagnum/DiscreteFourierTransform.git f:/verilog_sva_gh_scraper/data/full_repos/518620872
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Rahulpendor.git f:/verilog_sva_gh_scraper/data/full_repos/518483192
git clone --depth 1 --no-tags https://github.com/RexCYJ/4x4MIMO_detector_VerilogCode.git f:/verilog_sva_gh_scraper/data/full_repos/518301214
git clone --depth 1 --no-tags https://github.com/operiolloid/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/516654579
git clone --depth 1 --no-tags https://github.com/nan3037/SIT329-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/516617563
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Mustafa-abdelhamid.git f:/verilog_sva_gh_scraper/data/full_repos/518049095
git clone --depth 1 --no-tags https://github.com/Iankimzz/Iankimzz.git f:/verilog_sva_gh_scraper/data/full_repos/514127000
git clone --depth 1 --no-tags https://github.com/Pablo321123/Processador_nRisc_8bits.git f:/verilog_sva_gh_scraper/data/full_repos/512575511
git clone --depth 1 --no-tags https://github.com/snowman0935/MIPS_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/512700783
git clone --depth 1 --no-tags https://github.com/eazyistired/UART_TRANSMITTER.git f:/verilog_sva_gh_scraper/data/full_repos/514615831
git clone --depth 1 --no-tags https://github.com/noemiabril/Archie_MiSTer-Arrow_SoCKit.git f:/verilog_sva_gh_scraper/data/full_repos/512683499
git clone --depth 1 --no-tags https://github.com/thehughhefner/Arcade-Raizing_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/518052525
git clone --depth 1 --no-tags https://github.com/WoodyChang21/Simple-RISC-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/512577992
git clone --depth 1 --no-tags https://github.com/boehmerst/caravel_microsimd.git f:/verilog_sva_gh_scraper/data/full_repos/512894677
git clone --depth 1 --no-tags https://github.com/omkarkamat/FIFO-VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/514376899
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-rohitgaykhe06.git f:/verilog_sva_gh_scraper/data/full_repos/516612787
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Haritha266.git f:/verilog_sva_gh_scraper/data/full_repos/516693765
git clone --depth 1 --no-tags https://github.com/Hagiwara-shc/marmot_asic_v2.git f:/verilog_sva_gh_scraper/data/full_repos/517705285
git clone --depth 1 --no-tags https://github.com/cdrlabs-waterloo/2022-07-22.git f:/verilog_sva_gh_scraper/data/full_repos/516809949
git clone --depth 1 --no-tags https://github.com/AdamC19/DE0_Nano_Func_Gen_SW.git f:/verilog_sva_gh_scraper/data/full_repos/517239653
git clone --depth 1 --no-tags https://github.com/HarshadUgale5/DADDA_Mutiplier.git f:/verilog_sva_gh_scraper/data/full_repos/518167611
git clone --depth 1 --no-tags https://github.com/bbttko/PicoRV-TangNano9K.git f:/verilog_sva_gh_scraper/data/full_repos/518006745
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Veeru819.git f:/verilog_sva_gh_scraper/data/full_repos/518165827
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-htrinath.git f:/verilog_sva_gh_scraper/data/full_repos/518354789
git clone --depth 1 --no-tags https://github.com/Lazarus-GS/FPGA-intro.git f:/verilog_sva_gh_scraper/data/full_repos/517991824
git clone --depth 1 --no-tags https://github.com/William0908/IC_Contest_2021.git f:/verilog_sva_gh_scraper/data/full_repos/513566913
git clone --depth 1 --no-tags https://github.com/Yikangz1/run_verilog_with_VCS.git f:/verilog_sva_gh_scraper/data/full_repos/513721810
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-glennfrey.git f:/verilog_sva_gh_scraper/data/full_repos/513518941
git clone --depth 1 --no-tags https://github.com/emreissever/caravel_chip.git f:/verilog_sva_gh_scraper/data/full_repos/517172472
git clone --depth 1 --no-tags https://github.com/kemaldemirel1999/RISC-V-CPU-with-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/517254885
git clone --depth 1 --no-tags https://github.com/zeinabmoawad/SPI-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/517467721
git clone --depth 1 --no-tags https://github.com/tuannguyenhoang1911/Design-a-CPU-using-RISC-V-ISA-with-pipeline-and-branch-predictor-unit.git f:/verilog_sva_gh_scraper/data/full_repos/517081383
git clone --depth 1 --no-tags https://github.com/ishaansethi/CORDIC_16bit.git f:/verilog_sva_gh_scraper/data/full_repos/517300826
git clone --depth 1 --no-tags https://github.com/AkiNya2021/FPGA_Project.git f:/verilog_sva_gh_scraper/data/full_repos/517031174
git clone --depth 1 --no-tags https://github.com/ShailjaNigam/Implementation-of-FIFO-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/517993975
git clone --depth 1 --no-tags https://github.com/zahra-moradii/logic-circuit-project.git f:/verilog_sva_gh_scraper/data/full_repos/514875541
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Shivaprasd92.git f:/verilog_sva_gh_scraper/data/full_repos/515866051
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-D4WN-9.git f:/verilog_sva_gh_scraper/data/full_repos/515863086
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-9470018413.git f:/verilog_sva_gh_scraper/data/full_repos/515864501
git clone --depth 1 --no-tags https://github.com/kartikeymishra2017/caravel_walkthrough.git f:/verilog_sva_gh_scraper/data/full_repos/515980829
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-arka-23.git f:/verilog_sva_gh_scraper/data/full_repos/515978439
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Britheshkumar.git f:/verilog_sva_gh_scraper/data/full_repos/515939732
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-KartikeshWasankar.git f:/verilog_sva_gh_scraper/data/full_repos/515938773
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-meenalmohnani.git f:/verilog_sva_gh_scraper/data/full_repos/515876920
git clone --depth 1 --no-tags https://github.com/AnkitMohantyy/Dual_Port_RAM.git f:/verilog_sva_gh_scraper/data/full_repos/516099352
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Mohamed1999777.git f:/verilog_sva_gh_scraper/data/full_repos/515883800
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-kasyapmaddala.git f:/verilog_sva_gh_scraper/data/full_repos/515877289
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-garv208.git f:/verilog_sva_gh_scraper/data/full_repos/515937833
git clone --depth 1 --no-tags https://github.com/drs285/Digital-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/513896436
git clone --depth 1 --no-tags https://github.com/pramitpal/InputCaptureModule.git f:/verilog_sva_gh_scraper/data/full_repos/514775464
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-rajesh8125.git f:/verilog_sva_gh_scraper/data/full_repos/515962136
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-neha3096.git f:/verilog_sva_gh_scraper/data/full_repos/515956763
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-mhdnadeem.git f:/verilog_sva_gh_scraper/data/full_repos/515955772
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Gurubarankathirvel.git f:/verilog_sva_gh_scraper/data/full_repos/515960946
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-ILIKAMITRA.git f:/verilog_sva_gh_scraper/data/full_repos/515960997
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-sidhantp1906.git f:/verilog_sva_gh_scraper/data/full_repos/515974641
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Rajlee3107.git f:/verilog_sva_gh_scraper/data/full_repos/516470839
git clone --depth 1 --no-tags https://github.com/divyasreeu/Circuit-Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/516247843
