

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Tue Oct 25 16:03:06 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+----------+---------+----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min   |    max   |   min   |    max   |   Type  |
    +---------+----------+---------+----------+---------+
    |  1876598|  13488274|  1876599|  13488275|   none  |
    +---------+----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  272|  272|        34|          -|          -|     8|    no    |
        | + Loop 1.1  |   32|   32|         1|          -|          -|    32|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / (exitcond)
	3  / (!exitcond)
4 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str37, [1 x i8]* @p_str38, [1 x i8]* @p_str39, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str40)

ST_1: empty_18 [1/1] 0.00ns
:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str33, [1 x i8]* @p_str34, [1 x i8]* @p_str35, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str36)

ST_1: stg_7 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !75

ST_1: stg_8 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !81

ST_1: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_1: input [1/1] 0.00ns
:5  %input = alloca [5184 x i1], align 16

ST_1: stg_11 [1/1] 1.57ns
:6  br label %.loopexit


 <State 2>: 4.38ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i4 [ 0, %0 ], [ %i_3, %2 ]

ST_2: exitcond1 [1/1] 1.88ns
.loopexit:1  %exitcond1 = icmp eq i4 %i, -8

ST_2: empty_19 [1/1] 0.00ns
.loopexit:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_3 [1/1] 0.80ns
.loopexit:3  %i_3 = add i4 %i, 1

ST_2: stg_16 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond1, label %4, label %1

ST_2: tmp_V_2 [1/1] 4.38ns
:0  %tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

ST_2: tmp [1/1] 0.00ns
:1  %tmp = trunc i4 %i to i3

ST_2: tmp_s [1/1] 0.00ns
:2  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp, i5 0)

ST_2: stg_20 [1/1] 1.57ns
:3  br label %2

ST_2: output_V [2/2] 0.00ns
:0  %output_V = call fastcc i32 @dut_bnn_xcel([5184 x i1]* %input)


 <State 3>: 4.43ns
ST_3: Hi_assign [1/1] 0.00ns
:0  %Hi_assign = phi i6 [ 0, %1 ], [ %j, %3 ]

ST_3: Hi_assign_cast2 [1/1] 0.00ns
:1  %Hi_assign_cast2 = zext i6 %Hi_assign to i8

ST_3: Hi_assign_cast1 [1/1] 0.00ns
:2  %Hi_assign_cast1 = zext i6 %Hi_assign to i32

ST_3: exitcond [1/1] 1.94ns
:3  %exitcond = icmp eq i6 %Hi_assign, -32

ST_3: empty_20 [1/1] 0.00ns
:4  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: j [1/1] 1.72ns
:5  %j = add i6 %Hi_assign, 1

ST_3: stg_28 [1/1] 0.00ns
:6  br i1 %exitcond, label %.loopexit, label %3

ST_3: tmp_11 [1/1] 0.00ns
:0  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_2, i32 %Hi_assign_cast1)

ST_3: tmp_3 [1/1] 1.72ns
:1  %tmp_3 = add i8 %Hi_assign_cast2, %tmp_s

ST_3: tmp_4 [1/1] 0.00ns
:2  %tmp_4 = zext i8 %tmp_3 to i64

ST_3: input_addr [1/1] 0.00ns
:3  %input_addr = getelementptr inbounds [5184 x i1]* %input, i64 0, i64 %tmp_4

ST_3: stg_33 [1/1] 2.71ns
:4  store i1 %tmp_11, i1* %input_addr, align 1

ST_3: stg_34 [1/1] 0.00ns
:5  br label %2


 <State 4>: 4.38ns
ST_4: output_V [1/2] 0.00ns
:0  %output_V = call fastcc i32 @dut_bnn_xcel([5184 x i1]* %input)

ST_4: stg_36 [1/1] 4.38ns
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_V)

ST_4: stg_37 [1/1] 0.00ns
:2  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
