v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 44600 43000 1 0 0 nmos-1.sym
{
T 45300 43800 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 45300 43600 5 10 1 1 0 0 1
refdes=N1
T 45300 44000 5 10 0 0 0 0 1
symversion=0.1
T 44000 42800 5 10 1 0 0 0 1
l=7.8e-6
T 44000 43100 5 10 1 0 0 0 1
w=1.5e-5
}
C 47400 44200 1 0 0 nmos-1.sym
{
T 48100 45000 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 48100 44800 5 10 1 1 0 0 1
refdes=N2
T 48100 45200 5 10 0 0 0 0 1
symversion=0.1
T 46800 44100 5 10 1 0 0 0 1
l=7.78e-6
T 46700 44400 5 10 1 0 0 0 1
w=2.49e-5
}
N 45100 44600 45100 43800 4
N 45300 43400 45600 43400 4
N 45600 43400 45600 42800 4
N 45600 42800 45100 42800 4
N 45100 41700 45100 43000 4
N 42600 43400 44600 43400 4
{
T 43200 43400 5 10 1 1 0 0 1
netname=nb1
}
N 44200 43400 44200 44600 4
N 44200 44600 47400 44600 4
N 47900 44200 47900 42400 4
N 48100 44600 48300 44600 4
C 45300 45800 1 0 0 nmos-1.sym
{
T 46000 46600 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 46000 46400 5 10 1 1 0 0 1
refdes=N3
T 46000 46800 5 10 0 0 0 0 1
symversion=0.1
T 44600 46900 5 10 1 0 0 0 1
l=2.66e-6
T 44500 46700 5 10 1 0 0 0 1
w=4.58e-5
}
N 47900 45000 47900 45800 4
N 45300 46200 43000 46200 4
N 45800 46600 45800 47900 4
{
T 45900 47200 5 10 1 1 0 0 1
netname=net2
}
C 48400 45800 1 0 1 nmos-1.sym
{
T 47700 46600 5 10 0 0 0 6 1
device=NMOS_TRANSISTOR
T 47700 46400 5 10 1 1 0 6 1
refdes=N4
T 47700 46800 5 10 0 0 0 6 1
symversion=0.1
T 48000 46900 5 10 1 0 0 0 1
l=2.66e-6
T 48000 46500 5 10 1 0 0 0 1
w=4.58e-5
}
N 48700 46200 48400 46200 4
N 47900 46600 47900 47900 4
N 45800 45600 47900 45600 4
{
T 46000 45700 5 10 1 1 0 0 1
netname=net1
}
N 46500 46200 46500 42400 4
C 48400 47900 1 0 1 pmos-1.sym
{
T 47800 48100 5 10 0 0 0 6 1
device=PMOS_TRANSISTOR
T 47700 48500 5 10 1 1 0 6 1
refdes=MP1
T 48600 48600 5 10 1 1 0 6 1
l=2.56e-6
T 48600 48800 5 10 1 0 0 6 1
w=2e-5
}
N 47100 48300 47100 49600 4
C 49700 47900 1 0 0 pmos-1.sym
{
T 50300 48100 5 10 0 0 0 0 1
device=PMOS_TRANSISTOR
T 50400 48500 5 10 1 1 0 0 1
refdes=MP2
T 50300 47400 5 10 1 0 0 0 1
l=2.56e-6
T 50300 48000 5 10 1 0 0 0 1
w=2e-5
}
N 47900 48700 47900 49600 4
N 48400 48300 49700 48300 4
{
T 48800 48100 5 10 1 1 0 0 1
netname=net3
}
N 50400 48300 51600 48300 4
N 50200 48700 50200 49600 4
N 50200 45100 50200 47900 4
{
T 50800 44800 5 10 1 1 0 0 1
netname=net5
}
N 45100 42400 53400 42400 4
C 49700 44300 1 0 0 nmos-1.sym
{
T 50400 45100 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 50400 44900 5 10 1 1 0 0 1
refdes=N6
T 50400 45300 5 10 0 0 0 0 1
symversion=0.1
T 50300 44200 5 10 1 0 0 0 1
l=1.95e-6
T 50300 44400 5 10 1 0 0 0 1
w=4e-5
}
N 50200 44300 50200 42400 4
N 50400 44700 51400 44700 4
N 49700 44700 49400 44700 4
{
T 49500 45400 5 10 1 1 0 0 1
netname=net4
}
N 49400 44700 49400 45400 4
N 49400 45400 52400 45400 4
C 52900 43500 1 0 0 nmos-1.sym
{
T 53600 44300 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 53600 44100 5 10 1 1 0 0 1
refdes=N7
T 53600 44500 5 10 0 0 0 0 1
symversion=0.1
T 52500 43600 5 10 1 0 0 0 1
l=1.95e-6
T 52600 43400 5 10 1 0 0 0 1
w=4e-5
}
N 53400 44300 53400 46800 4
N 53600 43900 53600 43500 4
N 53600 43500 53400 43500 4
N 53400 43500 53400 42400 4
N 52900 43900 52400 43900 4
N 52400 43900 52400 46900 4
C 45300 47900 1 0 0 pmos-1.sym
{
T 45900 48100 5 10 0 0 0 0 1
device=PMOS_TRANSISTOR
T 46000 48500 5 10 1 1 0 0 1
refdes=MP3
T 44800 48800 5 10 1 0 0 0 1
l=3.46e-6
T 44900 48600 5 10 1 0 0 0 1
w=2e-5
}
C 52900 47600 1 180 1 pmos-1.sym
{
T 53500 47400 5 10 0 0 180 6 1
device=PMOS_TRANSISTOR
T 53600 47000 5 10 1 1 180 6 1
refdes=MP4
T 52300 48100 5 10 1 0 180 6 1
l=3.46e-6s
T 52300 47900 5 10 1 0 180 6 1
w=2.6e-5
}
N 45800 48700 45800 49600 4
N 52900 47200 45800 47200 4
N 53400 47600 53400 49600 4
N 46000 48300 46600 48300 4
N 43400 49600 53400 49600 4
{
T 44900 49700 5 10 1 1 0 0 1
netname=ndd
}
N 53400 45200 54900 45200 4
{
T 54000 45300 5 10 1 1 0 0 1
netname=nout
}
N 47900 47700 48700 47700 4
N 46000 46200 47700 46200 4
N 45000 48300 45000 47200 4
N 45000 47200 45800 47200 4
N 46600 48300 46600 49600 4
N 47100 48300 47700 48300 4
N 48700 48300 48700 47700 4
N 51600 48300 51600 49600 4
N 48300 44600 48300 42400 4
N 45800 45800 45800 45600 4
N 51400 44700 51400 42400 4
T 55800 40400 5 10 1 1 0 0 1
refdes=1.0
T 55800 40100 5 10 1 1 0 0 1
author=Felix
N 50200 46900 52400 46900 4
N 45000 48300 45300 48300 4
N 53600 47200 53600 47700 4
N 53600 47700 53400 47700 4
T 50200 40700 5 10 1 1 0 0 1
comment=an operational amplifier
C 41700 43200 1 0 0 current-1.sym
{
T 42300 44200 5 10 0 0 0 0 1
device=CURRENT_SOURCE
T 42000 43700 5 10 1 1 0 0 1
refdes=ibias1
T 41800 42900 5 10 1 0 0 0 1
value=1.967e-5
}
N 41500 43400 41500 42400 4
N 41500 42400 45100 42400 4
C 54700 44900 1 0 0 spice-subcircuit-IO-1.sym
{
T 55600 45300 5 10 0 1 0 0 1
device=spice-IO
T 55450 45350 5 10 1 1 0 0 1
netname=nout
T 55550 45150 5 10 1 1 0 0 1
refdes=P5
T 54700 44700 5 10 1 1 0 0 1
pintype=OUTPUT
T 54700 44900 5 10 1 1 0 0 1
pinseq=5
}
C 43600 49900 1 180 0 spice-subcircuit-IO-1.sym
{
T 42700 49500 5 10 0 1 180 0 1
device=spice-IO
T 42750 49650 5 10 1 1 180 0 1
netname=vsupphi
T 42750 49450 5 10 1 1 180 0 1
refdes=P3
T 42800 50000 5 10 1 1 0 0 1
pintype=POWER
T 43600 49900 5 10 1 1 0 0 1
pinseq=3
}
C 43200 46500 1 180 0 spice-subcircuit-IO-1.sym
{
T 42000 45800 5 10 0 1 180 0 1
device=spice-IO
T 42350 46250 5 10 1 1 180 0 1
refdes=P1
T 42050 46450 5 10 1 1 180 0 1
netname=ninp
T 42300 45900 5 10 1 1 0 0 1
pintype=INPUT
T 43200 46500 5 10 1 1 0 0 1
pinseq=1
}
C 44800 41900 1 270 0 spice-subcircuit-IO-1.sym
{
T 45200 41000 5 10 0 1 270 0 1
device=spice-IO
T 45250 41050 5 10 1 1 0 0 1
refdes=P4
T 45150 40850 5 10 1 1 0 0 1
netname=vsupplo
T 45300 41200 5 10 1 1 0 0 1
pintype=POWER
T 44800 41900 5 10 1 1 0 0 1
pinseq=4
}
C 42700 45600 1 180 0 spice-subcircuit-IO-1.sym
{
T 41800 45200 5 10 0 1 180 0 1
device=spice-IO
T 41550 45550 5 10 1 1 180 0 1
netname=ninn
T 41850 45350 5 10 1 1 180 0 1
refdes=P2
T 42600 45100 5 10 1 1 180 0 1
pintype=INPUT
T 42700 45600 5 10 1 1 0 0 1
pinseq=2
}
N 48700 46200 48700 45300 4
N 48700 45300 42500 45300 4
N 41500 43400 41700 43400 4
