#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56101948d840 .scope module, "task_2_controller_tb" "task_2_controller_tb" 2 4;
 .timescale -9 -9;
v0x5610194be540_0 .var "Zero_tb", 0 0;
v0x5610194be600_0 .var "clk_tb", 0 0;
v0x5610194be6d0_0 .net "halt_tb", 0 0, v0x5610194bdb70_0;  1 drivers
v0x5610194be7d0_0 .net "inc_pc_tb", 0 0, v0x5610194bdc30_0;  1 drivers
v0x5610194be8a0_0 .net "load_ac_tb", 0 0, v0x5610194bdd40_0;  1 drivers
v0x5610194be940_0 .net "load_ir_tb", 0 0, v0x5610194bde00_0;  1 drivers
v0x5610194bea10_0 .net "load_pc_tb", 0 0, v0x5610194bdec0_0;  1 drivers
v0x5610194beae0_0 .net "mem_rd_tb", 0 0, v0x5610194bdf80_0;  1 drivers
v0x5610194bebb0_0 .net "mem_wr_tb", 0 0, v0x5610194be040_0;  1 drivers
v0x5610194bec80_0 .var "opcode_tb", 2 0;
v0x5610194bed50_0 .var "rst_tb", 0 0;
S_0x56101948d9c0 .scope module, "uut" "task_2_controller" 2 14, 3 1 0, S_0x56101948d840;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "Zero"
    .port_info 3 /INPUT 3 "opcode"
    .port_info 4 /OUTPUT 1 "mem_rd"
    .port_info 5 /OUTPUT 1 "load_ir"
    .port_info 6 /OUTPUT 1 "halt"
    .port_info 7 /OUTPUT 1 "inc_pc"
    .port_info 8 /OUTPUT 1 "load_ac"
    .port_info 9 /OUTPUT 1 "load_pc"
    .port_info 10 /OUTPUT 1 "mem_wr"
P_0x561019497700 .param/l "ALU_OP" 1 3 12, C4<110>;
P_0x561019497740 .param/l "IDLE" 1 3 9, C4<011>;
P_0x561019497780 .param/l "INST_ADDR" 1 3 6, C4<000>;
P_0x5610194977c0 .param/l "INST_FETCH" 1 3 7, C4<001>;
P_0x561019497800 .param/l "INST_LOAD" 1 3 8, C4<010>;
P_0x561019497840 .param/l "OP_ADDR" 1 3 10, C4<100>;
P_0x561019497880 .param/l "OP_FETCH" 1 3 11, C4<101>;
P_0x5610194978c0 .param/l "STORE" 1 3 13, C4<111>;
v0x561019475b20_0 .net "Zero", 0 0, v0x5610194be540_0;  1 drivers
v0x561019475fd0_0 .var "c_s", 2 0;
v0x561019476070_0 .net "clk", 0 0, v0x5610194be600_0;  1 drivers
v0x5610194bdb70_0 .var "halt", 0 0;
v0x5610194bdc30_0 .var "inc_pc", 0 0;
v0x5610194bdd40_0 .var "load_ac", 0 0;
v0x5610194bde00_0 .var "load_ir", 0 0;
v0x5610194bdec0_0 .var "load_pc", 0 0;
v0x5610194bdf80_0 .var "mem_rd", 0 0;
v0x5610194be040_0 .var "mem_wr", 0 0;
v0x5610194be100_0 .var "n_s", 2 0;
v0x5610194be1e0_0 .net "opcode", 2 0, v0x5610194bec80_0;  1 drivers
v0x5610194be2c0_0 .net "rst", 0 0, v0x5610194bed50_0;  1 drivers
E_0x5610194815b0 .event edge, v0x561019475fd0_0, v0x5610194be1e0_0, v0x561019475b20_0;
E_0x561019482180/0 .event negedge, v0x5610194be2c0_0;
E_0x561019482180/1 .event posedge, v0x561019476070_0;
E_0x561019482180 .event/or E_0x561019482180/0, E_0x561019482180/1;
    .scope S_0x56101948d9c0;
T_0 ;
    %wait E_0x561019482180;
    %load/vec4 v0x5610194be2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561019475fd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5610194be100_0;
    %assign/vec4 v0x561019475fd0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56101948d9c0;
T_1 ;
    %wait E_0x5610194815b0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5610194be100_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194bdf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194bde00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194bdb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194bdc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194bdd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194bdec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194be040_0, 0, 1;
    %load/vec4 v0x561019475fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5610194be100_0, 0;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5610194be100_0, 0;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5610194be100_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194bdf80_0, 0, 1;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5610194be100_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194bdf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194bde00_0, 0, 1;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5610194be100_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194bdf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194bde00_0, 0, 1;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5610194be100_0, 0;
    %load/vec4 v0x5610194be1e0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194bdb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194bdc30_0, 0, 1;
T_1.10 ;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5610194be100_0, 0;
    %load/vec4 v0x5610194be1e0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x5610194be1e0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5610194be1e0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5610194be1e0_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194bdf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194bde00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194bdb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194bdc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194bdd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194bdec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194be040_0, 0, 1;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194bdf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194bde00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194bdb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194bdc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194bdd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194bdec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194be040_0, 0, 1;
T_1.13 ;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5610194be100_0, 0;
    %load/vec4 v0x5610194be1e0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x5610194be1e0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5610194be1e0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5610194be1e0_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194bdf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194bdd40_0, 0, 1;
T_1.14 ;
    %load/vec4 v0x5610194be1e0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561019475b20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194bdc30_0, 0, 1;
T_1.16 ;
    %load/vec4 v0x5610194be1e0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_1.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194bdec0_0, 0, 1;
T_1.18 ;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5610194be100_0, 0;
    %load/vec4 v0x5610194be1e0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x5610194be1e0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5610194be1e0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5610194be1e0_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_1.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194bdf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194bdd40_0, 0, 1;
T_1.20 ;
    %load/vec4 v0x5610194be1e0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_1.22, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194bdec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194bdc30_0, 0, 1;
T_1.22 ;
    %load/vec4 v0x5610194be1e0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_1.24, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194be040_0, 0, 1;
T_1.24 ;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56101948d840;
T_2 ;
    %vpi_call 2 6 "$dumpfile", " task_2_controller_tb.vcd" {0 0 0};
    %vpi_call 2 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56101948d840 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x56101948d840;
T_3 ;
    %vpi_call 2 29 "$monitor", "time=%0d,clock=%b,reset=%b,Zero=%b,opcode=%b,mem_rd_tb=%b , load_ir_tb=%b , halt_tb=%b , inc_pc_tb=%b , load_ac_tb=%b , load_pc_tb=%b , mem_wr_tb=%b", $time, v0x5610194be600_0, v0x5610194bed50_0, v0x5610194be540_0, v0x5610194bec80_0, v0x5610194beae0_0, v0x5610194be940_0, v0x5610194be6d0_0, v0x5610194be7d0_0, v0x5610194be8a0_0, v0x5610194bea10_0, v0x5610194bebb0_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x56101948d840;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194be600_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x56101948d840;
T_5 ;
    %delay 20, 0;
    %load/vec4 v0x5610194be600_0;
    %inv;
    %store/vec4 v0x5610194be600_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56101948d840;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194be540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194bed50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194be540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194bed50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194be540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610194bed50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194be540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610194bed50_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x56101948d840;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5610194bec80_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 2 128 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "task_2_controller_tb.v";
    "./task_2_controller.v";
