#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Mar 21 09:36:34 2023
# Process ID: 16584
# Current directory: C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/Vivado/SRRC_FIR/SRRC_FIR.runs/synth_1
# Command line: vivado.exe -log srrc_fir_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source srrc_fir_wrapper.tcl
# Log file: C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/Vivado/SRRC_FIR/SRRC_FIR.runs/synth_1/srrc_fir_wrapper.vds
# Journal file: C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/Vivado/SRRC_FIR/SRRC_FIR.runs/synth_1\vivado.jou
# Running On: DESKTOP-M1LA9CM, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16893 MB
#-----------------------------------------------------------
source srrc_fir_wrapper.tcl -notrace
Command: synth_design -top srrc_fir_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14492
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1206.668 ; gain = 409.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'srrc_fir_wrapper' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'srrc_fir' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:17' bound to instance 'filter' of component 'srrc_fir' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'srrc_fir' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:27]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_0' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:90]
INFO: [Synth 8-638] synthesizing module 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:22]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dff_n' (0#1) [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:22]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:97]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'OUTPUT_DFF_MAP' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:105]
	Parameter N bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:124]
INFO: [Synth 8-638] synthesizing module 'dff_n__parameterized2' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:22]
	Parameter N bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dff_n__parameterized2' (0#1) [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:22]
	Parameter N bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:124]
	Parameter N bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:124]
	Parameter N bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:124]
	Parameter N bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:124]
	Parameter N bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:124]
	Parameter N bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:124]
	Parameter N bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:124]
	Parameter N bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:124]
	Parameter N bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:124]
	Parameter N bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:124]
	Parameter N bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_OUT_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dff_n__parameterized4' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:22]
	Parameter N bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dff_n__parameterized4' (0#1) [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:22]
	Parameter N bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_OUT_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:143]
	Parameter N bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_OUT_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:143]
	Parameter N bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_OUT_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:143]
	Parameter N bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_OUT_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:143]
	Parameter N bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_OUT_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:143]
	Parameter N bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_OUT_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:143]
	Parameter N bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_OUT_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:143]
	Parameter N bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_OUT_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:143]
	Parameter N bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_OUT_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:143]
	Parameter N bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_OUT_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:143]
	Parameter N bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/dff_n.vhd:11' bound to instance 'MUL_OUT_DFF_i' of component 'dff_n' [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'srrc_fir' (0#1) [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'srrc_fir_wrapper' (0#1) [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/VHDL/srrc_fir_wrapper.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1296.340 ; gain = 498.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1296.340 ; gain = 498.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1296.340 ; gain = 498.891
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1296.340 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/Vivado/SRRC_FIR/SRRC_FIR.srcs/constrs_1/new/srrc_fir_constraints.xdc]
Finished Parsing XDC File [C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/Vivado/SRRC_FIR/SRRC_FIR.srcs/constrs_1/new/srrc_fir_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1404.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1404.559 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1404.559 ; gain = 607.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1404.559 ; gain = 607.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1404.559 ; gain = 607.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1404.559 ; gain = 607.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  12 Input   33 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 11    
+---Registers : 
	               33 Bit    Registers := 12    
	               17 Bit    Registers := 11    
	               16 Bit    Registers := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP filter/mul_out[11], operation Mode is: A*(B:0x48be).
DSP Report: operator filter/mul_out[11] is absorbed into DSP filter/mul_out[11].
DSP Report: Generating DSP filter/mul_out[9], operation Mode is: A*(B:0x2507).
DSP Report: operator filter/mul_out[9] is absorbed into DSP filter/mul_out[9].
DSP Report: Generating DSP filter/mul_out[10], operation Mode is: A*(B:0x3e5e).
DSP Report: operator filter/mul_out[10] is absorbed into DSP filter/mul_out[10].
DSP Report: Generating DSP filter/mul_out[7], operation Mode is: A*(B:0x3f935).
DSP Report: operator filter/mul_out[7] is absorbed into DSP filter/mul_out[7].
DSP Report: Generating DSP filter/mul_out[5], operation Mode is: A*(B:0x3fb33).
DSP Report: operator filter/mul_out[5] is absorbed into DSP filter/mul_out[5].
DSP Report: Generating DSP filter/mul_out[6], operation Mode is: A*(B:0x3f5f6).
DSP Report: operator filter/mul_out[6] is absorbed into DSP filter/mul_out[6].
DSP Report: Generating DSP filter/mul_out[3], operation Mode is: A*(B:0x2b6).
DSP Report: operator filter/mul_out[3] is absorbed into DSP filter/mul_out[3].
DSP Report: Generating DSP filter/mul_out[1], operation Mode is: A*(B:0x3ff0a).
DSP Report: operator filter/mul_out[1] is absorbed into DSP filter/mul_out[1].
DSP Report: Generating DSP filter/mul_out[2], operation Mode is: A*(B:0xfd).
DSP Report: operator filter/mul_out[2] is absorbed into DSP filter/mul_out[2].
DSP Report: Generating DSP filter/mul_out[4], operation Mode is: A*(B:0xfd).
DSP Report: operator filter/mul_out[4] is absorbed into DSP filter/mul_out[4].
DSP Report: Generating DSP filter/mul_out[8], operation Mode is: A*(B:0xa09).
DSP Report: operator filter/mul_out[8] is absorbed into DSP filter/mul_out[8].
DSP Report: Generating DSP filter/mul_out[0], operation Mode is: A*(B:0x3fef1).
DSP Report: operator filter/mul_out[0] is absorbed into DSP filter/mul_out[0].
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1404.559 ; gain = 607.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|srrc_fir    | A*(B:0x48be)  | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srrc_fir    | A*(B:0x2507)  | 17     | 15     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srrc_fir    | A*(B:0x3e5e)  | 17     | 15     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srrc_fir    | A*(B:0x3f935) | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srrc_fir    | A*(B:0x3fb33) | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srrc_fir    | A*(B:0x3f5f6) | 17     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srrc_fir    | A*(B:0x2b6)   | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srrc_fir    | A*(B:0x3ff0a) | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srrc_fir    | A*(B:0xfd)    | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srrc_fir    | A*(B:0xfd)    | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srrc_fir    | A*(B:0xa09)   | 17     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srrc_fir    | A*(B:0x3fef1) | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1404.559 ; gain = 607.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1404.559 ; gain = 607.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1404.559 ; gain = 607.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1404.559 ; gain = 607.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1404.559 ; gain = 607.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1404.559 ; gain = 607.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1404.559 ; gain = 607.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1404.559 ; gain = 607.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1404.559 ; gain = 607.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|srrc_fir    | (A*B)'      | 30     | 15     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srrc_fir    | (A*B)'      | 30     | 14     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srrc_fir    | (A*B)'      | 30     | 14     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srrc_fir    | (A*B)'      | 30     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srrc_fir    | (A*B)'      | 30     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srrc_fir    | (A*B)'      | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srrc_fir    | (A*B)'      | 30     | 10     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srrc_fir    | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srrc_fir    | (A*B)'      | 30     | 8      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srrc_fir    | (A*B)'      | 30     | 8      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srrc_fir    | (A*B)'      | 30     | 12     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srrc_fir    | (A*B)'      | 30     | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   100|
|3     |DSP48E1 |    12|
|4     |LUT1    |    12|
|5     |LUT2    |   176|
|6     |LUT3    |    31|
|7     |LUT4    |   128|
|8     |LUT5    |   157|
|9     |LUT6    |    31|
|10    |FDCE    |   556|
|11    |IBUF    |    18|
|12    |OBUF    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1404.559 ; gain = 607.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1404.559 ; gain = 498.891
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1404.559 ; gain = 607.109
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1404.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1407.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c5f7b87d
INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 1407.914 ; gain = 1013.391
INFO: [Common 17-1381] The checkpoint 'C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/Vivado/SRRC_FIR/SRRC_FIR.runs/synth_1/srrc_fir_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file srrc_fir_wrapper_utilization_synth.rpt -pb srrc_fir_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 21 09:37:29 2023...
