/*
 * $Id$
 * $Copyright: Copyright 2017 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * PHY driver for GPHY integrated PHY.
 *
 */

#include <phy/phy.h>
#include <phy/ge_phy.h>
#include <cdk/cdk_debug.h>

#define GPHY_PHY_ID0                 0xae02
#define GPHY_PHY_ID1                 0x5180 /* Avenger Model number is 0x18 */

#define PHY_ID1_REV_MASK                0x000f

/* Access to shadowed registers at offset 0x18 */
#define REG_18_SEL(_s)                  (((_s) << 12) | 0x7)
#define REG_18_WR(_s,_v)                (((_s) == 7 ? 0x8000 : 0) | (_v) | (_s))

/* Access to shadowed registers at offset 0x1c */
#define REG_1C_SEL(_s)                  ((_s) << 10)
#define REG_1C_WR(_s,_v)                (REG_1C_SEL(_s) | (_v) | 0x8000)

/* Access expansion registers at offset 0x15 */
#define MII_EXP_MAP_REG(_r)             ((_r) | 0x0f00)
#define MII_EXP_UNMAP                   (0)

/*
 * Non-standard MII Registers
 */
#define MII_ECR_REG             0x10 /* MII Extended Control Register */
#define MII_EXP_REG             0x15 /* MII Expansion registers */
#define MII_EXP_SEL             0x17 /* MII Expansion register select */


#define PHY_EEE_CONTROL         0x803D
#define PHY_EEE_CONTROL_EN      0xC000
#define PHY_EEE_ADV_REG           0x3C
#define PHY_ADV_EEE_100TX       0x0002
#define PHY_ADV_EEE_1000T       0x0004

#define PHY_RDB_EN_REG           0x7E
#define PHY_AFE_TX_CONFIG_0     0x1E5
/***********************************************************************
 *
 * PHY DRIVER FUNCTIONS
 *
 ***********************************************************************/


/* 
 * Function:
 *     _bcmi_gphy_eee_workaround
 *
 */
static int
_bcmi_gphy_eee_workaround(phy_ctrl_t *pc)
{
    int ioerr = 0;
    /* Enable RDB access mode */
    ioerr += PHY_BUS_WRITE(pc, 0x17, (0xF00 | PHY_RDB_EN_REG));
    ioerr += PHY_BUS_WRITE(pc, 0x15, 0);
    ioerr += PHY_BUS_WRITE(pc, 0x1E, PHY_AFE_TX_CONFIG_0);
    ioerr += PHY_BUS_WRITE(pc, 0x1F, 0);

    return ioerr;
}


/* 
 * Function:
 *     _bcmi_gphy_amplitude_set
 *
 */
static int
_bcmi_gphy_amplitude_set(phy_ctrl_t *pc)
{
    int ioerr = 0;
    ioerr += PHY_BUS_WRITE(pc, 0x15, 0);
    /* AFE_TX_CONFIG_1 1g AB symmetry Iq  */
    ioerr += PHY_BUS_WRITE(pc, 0x17, 0x403A); 
    ioerr += PHY_BUS_WRITE(pc, 0x15, 0xBCC);
    /* Register: AFE_TX_IQ_RX_LP LPF BW  */
    ioerr += PHY_BUS_WRITE(pc, 0x17, 0x39);
    ioerr += PHY_BUS_WRITE(pc, 0X15, 0X233f);
    /* afe_tempsen_others  RCAL +6LSB to make impedance from 112 to 100ohm*/
    ioerr += PHY_BUS_WRITE(pc, 0x17, 0x3B);
    ioerr += PHY_BUS_WRITE(pc, 0x15, 0xAD40);
    /* DSP_TAP10 since rcal make R smaller, make master current -4% */
    ioerr += PHY_BUS_WRITE(pc, 0x17, 0xA); 
    ioerr += PHY_BUS_WRITE(pc, 0x15, 0x91B);

    return ioerr;
}

/*
 * Function:
 *      bcm_gphy_probe
 * Purpose:
 *      Probe for PHY
 * Parameters:
 *      pc - PHY control structure
 * Returns:
 *      CDK_E_xxx
 */
static int
bcm_gphy_probe(phy_ctrl_t *pc)
{
    uint32_t phyid0, phyid1;
    int ioerr = 0;

    PHY_CTRL_CHECK(pc);

    ioerr += PHY_BUS_READ(pc, MII_PHY_ID0_REG, &phyid0);
    ioerr += PHY_BUS_READ(pc, MII_PHY_ID1_REG, &phyid1);

    if (phyid0 == GPHY_PHY_ID0 &&
        (phyid1 & ~PHY_ID1_REV_MASK) == GPHY_PHY_ID1) {
        return ioerr ? CDK_E_IO : CDK_E_NONE;
    }
    return CDK_E_NOT_FOUND;
}

/*
 * Function:
 *      bcm_gphy_notify
 * Purpose:
 *      Handle PHY notifications
 * Parameters:
 *      pc - PHY control structure
 *      event - PHY event
 * Returns:
 *      CDK_E_xxx
 */
static int
bcm_gphy_notify(phy_ctrl_t *pc, phy_event_t event)
{
    return CDK_E_NONE;
}

/*
 * Function:
 *      bcm_gphy_reset
 * Purpose:
 *      Reset PHY
 * Parameters:
 *      pc - PHY control structure
 * Returns:
 *      CDK_E_xxx
 */
static int
bcm_gphy_reset(phy_ctrl_t *pc)
{
    return ge_phy_reset(pc);
}

/*
 * Function:
 *      bcm_gphy_init
        break;
 * Purpose:
 *      Initialize PHY driver
 * Parameters:
 *      pc - PHY control structure
 * Returns:
 *      CDK_E_xxx
 */
static int
bcm_gphy_init(phy_ctrl_t *pc)
{
    int ioerr = 0;
    PHY_CTRL_CHECK(pc);

    /* Fix for issues with Jumbo Packets at 100M */
    uint32_t phy_read = 0;
    ioerr += PHY_BUS_WRITE(pc, 0x18, REG_18_SEL(0x0));
    ioerr += PHY_BUS_READ(pc, 0x18,  &phy_read);
    phy_read |= 0x4000;
    ioerr += PHY_BUS_WRITE(pc, 0x18, REG_18_WR(0x0, phy_read));

    /* PHY power control errata fix for optimal performance */
    ioerr += PHY_BUS_WRITE(pc, 0x18, REG_18_WR(0x2, 0xc040));

    /* Enable Auto Power-Down mode */
    ioerr += PHY_BUS_WRITE(pc, 0x1c, REG_1C_WR(0x0a, 0x20));

    /* Enable Auto-MDIX when autoneg is disabled */
    ioerr += PHY_BUS_WRITE(pc, 0x18, REG_18_WR(0x7, 0x200));

    
    if (!ioerr) {
        ioerr = _bcmi_gphy_amplitude_set(pc);
    }

    if (!ioerr) {
        ioerr = _bcmi_gphy_eee_workaround(pc);
    }

    return ioerr ? CDK_E_IO : CDK_E_NONE;
}

/*
 * Function:
 *      bcm_gphy_link_get
 * Purpose:
 *      Determine the current link up/down status
 * Parameters:
 *      pc - PHY control structure
 *      link - (OUT) non-zero indicates link established.
 *      autoneg_done - (OUT) if true, auto-negotiation is complete
 * Returns:
 *      CDK_E_xxx
 */
static int
bcm_gphy_link_get(phy_ctrl_t *pc, int *link, int *autoneg_done)
{
    return ge_phy_link_get(pc, link, autoneg_done);
}

/*
 * Function:
 *      bcm_gphy_duplex_set
 * Purpose:
 *      Set the current duplex mode (forced).
 * Parameters:
 *      pc - PHY control structure
 *      duplex - non-zero indicates full duplex, zero indicates half
 * Returns:
 *      CDK_E_xxx
 */
static int
bcm_gphy_duplex_set(phy_ctrl_t *pc, int duplex)
{
    return ge_phy_duplex_set(pc, duplex);
}

/*
 * Function:
 *      bcm_gphy_duplex_get
 * Purpose:
 *      Get the current operating duplex mode. If autoneg is enabled,
 *      then operating mode is returned, otherwise forced mode is returned.
 * Parameters:
 *      pc - PHY control structure
 *      duplex - (OUT) non-zero indicates full duplex, zero indicates half
 * Returns:
 *      CDK_E_xxx
 */
static int
bcm_gphy_duplex_get(phy_ctrl_t *pc, int *duplex)
{
    return ge_phy_duplex_get(pc, duplex);
}

/*
 * Function:
 *      bcm_gphy_speed_set
 * Purpose:
 *      Set the current operating speed (forced).
 * Parameters:
 *      pc - PHY control structure
 *      speed - new link speed
 * Returns:
 *      CDK_E_xxx
 */
static int
bcm_gphy_speed_set(phy_ctrl_t *pc, uint32_t speed)
{
    return ge_phy_speed_set(pc, speed);
}

/*
 * Function:
 *      bcm_gphy_speed_get
 * Purpose:
 *      Get the current operating speed. If autoneg is enabled,
 *      then operating mode is returned, otherwise forced mode is returned.
 * Parameters:
 *      pc - PHY control structure
 *      speed - (OUT) current link speed
 * Returns:
 *      CDK_E_xxx
 */
static int
bcm_gphy_speed_get(phy_ctrl_t *pc, uint32_t *speed)
{
    return ge_phy_speed_get(pc, speed);
}

/*
 * Function:
 *      bcm_gphy_autoneg_set
 * Purpose:
 *      Enable or disabled auto-negotiation on the specified port.
 * Parameters:
 *      pc - PHY control structure
 *      autoneg - non-zero enables autoneg, zero disables autoneg
 * Returns:
 *      CDK_E_xxx
 */
static int
bcm_gphy_autoneg_set(phy_ctrl_t *pc, int autoneg)
{
    return ge_phy_autoneg_set(pc, autoneg);
}

/*
 * Function:
 *      bcm_gphy_autoneg_get
 * Purpose:
 *      Get the current auto-negotiation status (enabled/busy)
 * Parameters:
 *      pc - PHY control structure
 *      autoneg - (OUT) non-zero indicates autoneg enabled
 * Returns:
 *      CDK_E_xxx
 * Notes:
 *      autoneg_done is undefined if autoneg is zero.
 */
static int
bcm_gphy_autoneg_get(phy_ctrl_t *pc, int *autoneg)
{
    return ge_phy_autoneg_get(pc, autoneg);
}

/*
 * Function:
 *      bcm_gphy_loopback_set
 * Purpose:
 *      Set the internal PHY loopback mode.
 * Parameters:
 *      pc - PHY control structure
 *      enable - non-zero enables PHY loopback
 * Returns:
 *      CDK_E_xxx
 */
static int
bcm_gphy_loopback_set(phy_ctrl_t *pc, int enable)
{
    return ge_phy_loopback_set(pc, enable);
}

/*
 * Function:
 *      bcm_gphy_loopback_get
 * Purpose:
 *      Get the local PHY loopback mode.
 * Parameters:
 *      pc - PHY control structure
 *      enable - (OUT) non-zero indicates PHY loopback enabled
 * Returns:
 *      CDK_E_xxx
 */
static int
bcm_gphy_loopback_get(phy_ctrl_t *pc, int *enable)
{
    return ge_phy_loopback_get(pc, enable);
}

/*
 * Function:
 *      bcm_gphy_ability_get
 * Purpose:
 *      Get the abilities of the PHY.
 * Parameters:
 *      pc - PHY control structure
 *      abil - (OUT) ability mask indicating supported options/speeds.
 * Returns:
 *      CDK_E_xxx
 */
static int
bcm_gphy_ability_get(phy_ctrl_t *pc, uint32_t *abil)
{
    PHY_CTRL_CHECK(pc);

    *abil = (PHY_ABIL_1000MB | PHY_ABIL_100MB | PHY_ABIL_10MB |
             PHY_ABIL_LOOPBACK | PHY_ABIL_GMII);

    return CDK_E_NONE;
}

/*
 * Function:
 *      bcm_gphy_config_set
 * Purpose:
 *      Modify PHY configuration value.
 * Parameters:
 *      pc - PHY control structure
 *      cfg - Configuration parameter
 *      val - Configuration value
 *      cd - Additional configuration data (if any)
 * Returns:
 *      CDK_E_xxx
 */
static int
bcm_gphy_config_set(phy_ctrl_t *pc, phy_config_t cfg, uint32_t val, void *cd)
{
    int ioerr = 0;
    uint32_t eee_control = 0;
    uint32_t eee_adv = 0;
    uint32_t temp = 0;

    PHY_CTRL_CHECK(pc);

    switch (cfg) {
    case PhyConfig_Enable:
        return CDK_E_NONE;
    case PhyConfig_PortInterface:
        switch (val) {
        case PHY_IF_GMII:
        case PHY_IF_SGMII:
            return CDK_E_NONE;
        default:
            break;
        }
        break;
    case PhyConfig_RemoteLoopback:
        if (val) {
            /* Enable remote loopback in register 0x18 shadow 100b */
            ioerr += PHY_BUS_WRITE(pc, 0x18, REG_18_WR(0x4, 0x8800));
        } else {
            /* Disable remote loopback in register 0x18 shadow 100b */
            ioerr += PHY_BUS_WRITE(pc, 0x18, REG_18_WR(0x4, 0));
        }
        return ioerr ? CDK_E_IO : CDK_E_NONE;
        break;
    case PhyConfig_EEE:
        if (val == PHY_EEE_802_3) {
            /* Write EEE_CONTROL - dev id = 7 */
            ioerr += PHY_BUS_READ(pc, 0x70000 | PHY_EEE_CONTROL, &eee_control);
            eee_control = eee_control | PHY_EEE_CONTROL_EN;
            ioerr += PHY_BUS_WRITE(pc, 0x70000 | PHY_EEE_CONTROL, eee_control);
            /* Get PHY EEE advertisement register */
            ioerr += PHY_BUS_READ(pc, 0x70000 | PHY_EEE_ADV_REG, &eee_adv);
            eee_adv |= (PHY_ADV_EEE_1000T | PHY_ADV_EEE_100TX);
            /* Write it back */
            ioerr += PHY_BUS_WRITE(pc, 0x70000 | PHY_EEE_ADV_REG, eee_adv);
            /* Reset CORE_EXPAF - EEE Statistic counters ctrl/status -
               EEE Statistic Counetrs Soft Reset */
            ioerr += PHY_BUS_WRITE(pc, 0x17, 0x0faf);
            ioerr += PHY_BUS_READ(pc, 0x15, &temp);
            temp |= 0x1;
            ioerr += PHY_BUS_WRITE(pc, 0x15, temp);
            /* Restart autonegotiation */
            bcm_gphy_autoneg_set(pc, 1);
            return ioerr ? CDK_E_IO : CDK_E_NONE;
        } else if (val == PHY_EEE_AUTO) {
            /* Write EEE_CONTROL - dev id = 7 */
            ioerr += PHY_BUS_READ(pc, 0x70000 | PHY_EEE_CONTROL, &eee_control);
            eee_control = eee_control | PHY_EEE_CONTROL_EN;
            ioerr += PHY_BUS_WRITE(pc, 0x70000 | PHY_EEE_CONTROL, eee_control);
            /* Get PHY EEE advertisement register */
            ioerr += PHY_BUS_READ(pc, 0x70000 | PHY_EEE_ADV_REG, &eee_adv);
            eee_adv |= (PHY_ADV_EEE_1000T | PHY_ADV_EEE_100TX);
            /* Write it back */
            ioerr += PHY_BUS_WRITE(pc, 0x70000 | PHY_EEE_ADV_REG, eee_adv);
#if AUTO_GREEN_SUPPORTED
            /* Set Auto GrEEEn control */
            ioerr += PHY_BUS_WRITE(pc, 0x17, 0x0d07);
            ioerr += PHY_REG_READ(pc, 0x15, &temp);
            temp =  (temp & ~0x3) | 0x1;
            ioerr += PHY_BUS_WRITE(pc, 0x17, 0x0d07);
            ioerr += PHY_BUS_WRITE(pc, 0x15, temp);
#endif
            /* Reset CORE_EXPAF - EEE Statistic counters ctrl/status -
               EEE Statistic Counetrs Soft Reset */
            ioerr += PHY_BUS_WRITE(pc, 0x17, 0x0faf);
            ioerr += PHY_BUS_READ(pc, 0x15, &temp);
            temp |= 0x1;
            ioerr += PHY_BUS_WRITE(pc, 0x15, temp);
            /* Restart autonegotiation */
            bcm_gphy_autoneg_set(pc, 1);
            return ioerr ? CDK_E_IO : CDK_E_NONE;
        } else if (val == PHY_EEE_NONE) {
            /* Write EEE_CONTROL */
            ioerr += PHY_BUS_READ(pc, 0x70000 | PHY_EEE_CONTROL, &eee_control);
            eee_control &= ~PHY_EEE_CONTROL_EN;
            ioerr += PHY_BUS_WRITE(pc, 0x70000 | PHY_EEE_CONTROL, eee_control);
            /* Get PHY EEE advertisement register */
            ioerr += PHY_BUS_READ(pc, 0x70000 | PHY_EEE_ADV_REG, &eee_adv);
            eee_adv &= ~(PHY_ADV_EEE_1000T | PHY_ADV_EEE_100TX);
            /* Write it back */
            ioerr += PHY_BUS_WRITE(pc, 0x70000 | PHY_EEE_ADV_REG, eee_adv);
            return ioerr ? CDK_E_IO : CDK_E_NONE;
        } else {
            return CDK_E_PARAM;
        }

        break;

    default:
        break;
    }

    return CDK_E_UNAVAIL;
}

/*
 * Function:
 *      bcm_gphy_config_get
 * Purpose:
 *      Get PHY configuration value.
 * Parameters:
 *      pc - PHY control structure
 *      cfg - Configuration parameter
 *      val - (OUT) Configuration value
 *      cd - (OUT) Additional configuration data (if any)
 * Returns:
 *      CDK_E_xxx
 */
static int
bcm_gphy_config_get(phy_ctrl_t *pc, phy_config_t cfg, uint32_t *val, void *cd)
{
    int ioerr = 0;
    uint32_t misc_test;
    uint32_t eee_control = 0;

    PHY_CTRL_CHECK(pc);

    switch (cfg) {
    case PhyConfig_Enable:
        *val = 1;
        return CDK_E_NONE;
    case PhyConfig_PortInterface:
        *val = PHY_IF_GMII;
        return CDK_E_NONE;
    case PhyConfig_RemoteLoopback:
        /* Read remote loopback from register 0x18 shadow 100b */
        ioerr += PHY_BUS_WRITE(pc, 0x18, REG_18_SEL(0x4));
        ioerr += PHY_BUS_READ(pc, 0x18, &misc_test);
        *val = (misc_test & 0x8000) ? 1 : 0;
        return ioerr ? CDK_E_IO : CDK_E_NONE;
        break;
    case PhyConfig_EEE:
        ioerr += PHY_BUS_READ(pc, 0x70000 | PHY_EEE_CONTROL, &eee_control);
        if ((eee_control & 0xc000) == 0xc000) {
            *val = PHY_EEE_802_3;
#if AUTO_GREEN_SUPPORTED
            /* Set Auto GrEEEn control */
            ioerr += PHY_BUS_WRITE(pc, 0x17, 0x0d07);
            ioerr += PHY_REG_READ(pc, 0x15, &temp);
            if ((temp & 0x0007) == 0x0001) {
                 *val = PHY_EEE_AUTO;
            }
#endif
        } else {
            *val = PHY_EEE_NONE;
        }
        return ioerr ? CDK_E_IO : CDK_E_NONE;
        break;

    default:
        break;
    }

    return CDK_E_UNAVAIL;
}

/*
 * Variable:    bcm_gphy drv
 * Purpose:     PHY Driver for GPHY integrated PHY.
 */
phy_driver_t bcm_gphy_drv = {
    "gphy",
    "GPHY Integrated Gigabit PHY Driver",
    PHY_DRIVER_F_INTERNAL,
    bcm_gphy_probe,                  /* pd_probe */
    bcm_gphy_notify,                 /* pd_notify */
    bcm_gphy_reset,                  /* pd_reset */
    bcm_gphy_init,                   /* pd_init */
    bcm_gphy_link_get,               /* pd_link_get */
    bcm_gphy_duplex_set,             /* pd_duplex_set */
    bcm_gphy_duplex_get,             /* pd_duplex_get */
    bcm_gphy_speed_set,              /* pd_speed_set */
    bcm_gphy_speed_get,              /* pd_speed_get */
    bcm_gphy_autoneg_set,            /* pd_autoneg_set */
    bcm_gphy_autoneg_get,            /* pd_autoneg_get */
    bcm_gphy_loopback_set,           /* pd_loopback_set */
    bcm_gphy_loopback_get,           /* pd_loopback_get */
    bcm_gphy_ability_get,            /* pd_ability_get */
    bcm_gphy_config_set,             /* pd_config_set */
    bcm_gphy_config_get,             /* pd_config_get */
    NULL,                            /* pd_status_get */
    NULL,                            /* pd_cable_diag */
    NULL,                            /* pd_reg_read */
    NULL,                            /* pd_reg_write */
    NULL                             /* pd_display_diag */
};
