module TopLevel (SW, LEDR);
 input [9:0] SW;
 output [9:0] LEDR;
 reg openDoor;
 assign LEDR[0] = openDoor;
 always @ (SW[0], SW[1], SW[2], SW[3])
  openDoor = SW[0] & SW[1] & SW[2] | SW[3];
endmodule

