
// Generated by Cadence Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1

// Verification Directory fv/dsc_mul 

module comp_1b(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_1(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_2(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_3(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_4b(a_gt_b, a, b);
  input [3:0] a, b;
  output a_gt_b;
  wire [3:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED, agt, agt_9, agt_11, agt_16, e, e_13, e_19;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  comp_1b comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED), .a_larger
       (agt_16));
  comp_1b_1 comp1(.a (a[1]), .b (b[1]), .equal (e_19), .a_larger
       (agt_11));
  comp_1b_2 comp2(.a (a[2]), .b (b[2]), .equal (e_13), .a_larger (agt));
  comp_1b_3 comp3(.a (a[3]), .b (b[3]), .equal (e), .a_larger (agt_9));
  INVX1 g12(.A (e), .Y (n_6));
  OAI21X1 g71(.A (n_6), .B (n_1), .C (n_2), .Y (a_gt_b));
  AOI21X1 g72(.A (e_13), .B (n_4), .C (agt), .Y (n_5));
  INVX1 g73(.A (n_0), .Y (n_4));
  AOI21X1 g74(.A (agt_16), .B (e_19), .C (agt_11), .Y (n_3));
  INVX1 g75(.A (agt_9), .Y (n_2));
  BUFX2 drc_bufs(.A (n_5), .Y (n_1));
  BUFX2 drc_bufs76(.A (n_3), .Y (n_0));
endmodule

module comp_1b_4(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_5(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_6(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_7(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_4b_1(a_gt_b, a, b);
  input [3:0] a, b;
  output a_gt_b;
  wire [3:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED0, agt, agt_9, agt_11, agt_16, e, e_13, e_19;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  comp_1b_4 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED0),
       .a_larger (agt_16));
  comp_1b_5 comp1(.a (a[1]), .b (b[1]), .equal (e_19), .a_larger
       (agt_11));
  comp_1b_6 comp2(.a (a[2]), .b (b[2]), .equal (e_13), .a_larger (agt));
  comp_1b_7 comp3(.a (a[3]), .b (b[3]), .equal (e), .a_larger (agt_9));
  INVX1 g12(.A (e), .Y (n_6));
  OAI21X1 g71(.A (n_6), .B (n_1), .C (n_2), .Y (a_gt_b));
  AOI21X1 g72(.A (e_13), .B (n_4), .C (agt), .Y (n_5));
  INVX1 g73(.A (n_0), .Y (n_4));
  AOI21X1 g74(.A (agt_16), .B (e_19), .C (agt_11), .Y (n_3));
  INVX1 g75(.A (agt_9), .Y (n_2));
  BUFX2 drc_bufs(.A (n_5), .Y (n_1));
  BUFX2 drc_bufs76(.A (n_3), .Y (n_0));
endmodule

module comp_1b_8(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_9(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_10(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_11(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_4b_2(a_gt_b, a, b);
  input [3:0] a, b;
  output a_gt_b;
  wire [3:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED1, agt, agt_9, agt_11, agt_16, e, e_13, e_19;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  comp_1b_8 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED1),
       .a_larger (agt_16));
  comp_1b_9 comp1(.a (a[1]), .b (b[1]), .equal (e_19), .a_larger
       (agt_11));
  comp_1b_10 comp2(.a (a[2]), .b (b[2]), .equal (e_13), .a_larger
       (agt));
  comp_1b_11 comp3(.a (a[3]), .b (b[3]), .equal (e), .a_larger (agt_9));
  INVX1 g12(.A (e), .Y (n_6));
  OAI21X1 g71(.A (n_6), .B (n_1), .C (n_2), .Y (a_gt_b));
  AOI21X1 g72(.A (e_13), .B (n_4), .C (agt), .Y (n_5));
  INVX1 g73(.A (n_0), .Y (n_4));
  AOI21X1 g74(.A (agt_16), .B (e_19), .C (agt_11), .Y (n_3));
  INVX1 g75(.A (agt_9), .Y (n_2));
  BUFX2 drc_bufs(.A (n_5), .Y (n_1));
  BUFX2 drc_bufs76(.A (n_3), .Y (n_0));
endmodule

module comp_1b_12(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_13(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_14(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_15(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_4b_3(a_gt_b, a, b);
  input [3:0] a, b;
  output a_gt_b;
  wire [3:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED2, agt, agt_9, agt_11, agt_16, e, e_13, e_19;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  comp_1b_12 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED2),
       .a_larger (agt_16));
  comp_1b_13 comp1(.a (a[1]), .b (b[1]), .equal (e_19), .a_larger
       (agt_11));
  comp_1b_14 comp2(.a (a[2]), .b (b[2]), .equal (e_13), .a_larger
       (agt));
  comp_1b_15 comp3(.a (a[3]), .b (b[3]), .equal (e), .a_larger (agt_9));
  INVX1 g12(.A (e), .Y (n_6));
  OAI21X1 g71(.A (n_6), .B (n_1), .C (n_2), .Y (a_gt_b));
  AOI21X1 g72(.A (e_13), .B (n_4), .C (agt), .Y (n_5));
  INVX1 g73(.A (n_0), .Y (n_4));
  AOI21X1 g74(.A (agt_16), .B (e_19), .C (agt_11), .Y (n_3));
  INVX1 g75(.A (agt_9), .Y (n_2));
  BUFX2 drc_bufs(.A (n_5), .Y (n_1));
  BUFX2 drc_bufs76(.A (n_3), .Y (n_0));
endmodule

module counter_WIDTH4(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [3:0] out;
  output overflow;
  wire clk, en, rst;
  wire [3:0] out;
  wire overflow;
  wire n_0, n_7, n_8, n_9, n_10, n_11, n_12, n_13;
  wire n_14, n_15, n_16, n_17, n_18, n_19, n_20, n_21;
  wire n_26, n_27, n_28, n_29;
  DFFSR \out_reg[3] (.R (n_7), .S (1'b1), .CLK (clk), .D (n_19), .Q
       (n_26));
  DFFSR overflow_reg(.R (n_7), .S (1'b1), .CLK (clk), .D (n_21), .Q
       (overflow));
  INVX1 g65(.A (n_20), .Y (n_21));
  MUX2X1 g66(.A (n_16), .B (overflow), .S (en), .Y (n_20));
  INVX1 g67(.A (n_18), .Y (n_19));
  MUX2X1 g68(.A (n_17), .B (out[3]), .S (en), .Y (n_18));
  DFFSR \out_reg[2] (.R (n_7), .S (1'b1), .CLK (clk), .D (n_15), .Q
       (n_27));
  HAX1 g70(.A (out[3]), .B (n_12), .YC (n_16), .YS (n_17));
  INVX1 g71(.A (n_14), .Y (n_15));
  MUX2X1 g72(.A (n_13), .B (out[2]), .S (en), .Y (n_14));
  DFFSR \out_reg[1] (.R (n_7), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_28));
  HAX1 g74(.A (out[2]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g75(.A (n_10), .Y (n_11));
  MUX2X1 g76(.A (n_9), .B (out[1]), .S (en), .Y (n_10));
  DFFSR \out_reg[0] (.R (n_7), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_29));
  HAX1 g78(.A (out[1]), .B (out[0]), .YC (n_8), .YS (n_9));
  INVX1 g89(.A (rst), .Y (n_7));
  BUFX2 drc_bufs109(.A (n_29), .Y (out[0]));
  BUFX2 drc_bufs111(.A (n_26), .Y (out[3]));
  BUFX2 drc_bufs112(.A (n_27), .Y (out[2]));
  BUFX2 drc_bufs113(.A (n_28), .Y (out[1]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
endmodule

module prg_4b_quad(clk, rst, en, bin_in_a, bin_in_b, bin_in_c,
     bin_in_d, sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow);
  input clk, rst, en;
  input [3:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  output sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow;
  wire clk, rst, en;
  wire [3:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  wire sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow;
  wire [3:0] ctr4_out;
  comp_4b comp4_a(.a_gt_b (sn_out_a), .a (bin_in_a), .b (ctr4_out));
  comp_4b_1 comp4_b(.a_gt_b (sn_out_b), .a (bin_in_b), .b (ctr4_out));
  comp_4b_2 comp4_c(.a_gt_b (sn_out_c), .a (bin_in_c), .b (ctr4_out));
  comp_4b_3 comp4_d(.a_gt_b (sn_out_d), .a (bin_in_d), .b (ctr4_out));
  counter_WIDTH4 ctr4(.out (ctr4_out), .clk (clk), .en (en), .rst
       (rst), .overflow (ctr_overflow));
endmodule

module prg_4b_4in_max(clk, rst, en, bin_in_a, bin_in_b, bin_in_c,
     bin_in_d, sn_out, ctr_overflow);
  input clk, rst, en;
  input [3:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  output sn_out, ctr_overflow;
  wire clk, rst, en;
  wire [3:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  wire sn_out, ctr_overflow;
  wire n_0, n_1, sn_out_a, sn_out_b, sn_out_c, sn_out_d;
  prg_4b_quad prg_ab(.clk (clk), .rst (rst), .en (en), .bin_in_a
       (bin_in_a), .bin_in_b (bin_in_b), .bin_in_c (bin_in_c),
       .bin_in_d (bin_in_d), .sn_out_a (sn_out_a), .sn_out_b
       (sn_out_b), .sn_out_c (sn_out_c), .sn_out_d (sn_out_d),
       .ctr_overflow (ctr_overflow));
  OR2X1 g19(.A (n_0), .B (n_1), .Y (sn_out));
  OR2X1 g20(.A (sn_out_b), .B (sn_out_a), .Y (n_1));
  OR2X1 g21(.A (sn_out_d), .B (sn_out_c), .Y (n_0));
endmodule

module comp_1b_16(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_17(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_18(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_19(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_4b_4(a_gt_b, a, b);
  input [3:0] a, b;
  output a_gt_b;
  wire [3:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED3, agt, agt_9, agt_11, agt_16, e, e_13, e_19;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  comp_1b_16 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED3),
       .a_larger (agt_16));
  comp_1b_17 comp1(.a (a[1]), .b (b[1]), .equal (e_19), .a_larger
       (agt_11));
  comp_1b_18 comp2(.a (a[2]), .b (b[2]), .equal (e_13), .a_larger
       (agt));
  comp_1b_19 comp3(.a (a[3]), .b (b[3]), .equal (e), .a_larger (agt_9));
  INVX1 g12(.A (e), .Y (n_6));
  OAI21X1 g71(.A (n_6), .B (n_1), .C (n_2), .Y (a_gt_b));
  AOI21X1 g72(.A (e_13), .B (n_4), .C (agt), .Y (n_5));
  INVX1 g73(.A (n_0), .Y (n_4));
  AOI21X1 g74(.A (agt_16), .B (e_19), .C (agt_11), .Y (n_3));
  INVX1 g75(.A (agt_9), .Y (n_2));
  BUFX2 drc_bufs(.A (n_5), .Y (n_1));
  BUFX2 drc_bufs76(.A (n_3), .Y (n_0));
endmodule

module comp_1b_20(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_21(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_22(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_23(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_4b_5(a_gt_b, a, b);
  input [3:0] a, b;
  output a_gt_b;
  wire [3:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED4, agt, agt_9, agt_11, agt_16, e, e_13, e_19;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  comp_1b_20 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED4),
       .a_larger (agt_16));
  comp_1b_21 comp1(.a (a[1]), .b (b[1]), .equal (e_19), .a_larger
       (agt_11));
  comp_1b_22 comp2(.a (a[2]), .b (b[2]), .equal (e_13), .a_larger
       (agt));
  comp_1b_23 comp3(.a (a[3]), .b (b[3]), .equal (e), .a_larger (agt_9));
  INVX1 g12(.A (e), .Y (n_6));
  OAI21X1 g71(.A (n_6), .B (n_1), .C (n_2), .Y (a_gt_b));
  AOI21X1 g72(.A (e_13), .B (n_4), .C (agt), .Y (n_5));
  INVX1 g73(.A (n_0), .Y (n_4));
  AOI21X1 g74(.A (agt_16), .B (e_19), .C (agt_11), .Y (n_3));
  INVX1 g75(.A (agt_9), .Y (n_2));
  BUFX2 drc_bufs(.A (n_5), .Y (n_1));
  BUFX2 drc_bufs76(.A (n_3), .Y (n_0));
endmodule

module comp_1b_24(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_25(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_26(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_27(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_4b_6(a_gt_b, a, b);
  input [3:0] a, b;
  output a_gt_b;
  wire [3:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED5, agt, agt_9, agt_11, agt_16, e, e_13, e_19;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  comp_1b_24 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED5),
       .a_larger (agt_16));
  comp_1b_25 comp1(.a (a[1]), .b (b[1]), .equal (e_19), .a_larger
       (agt_11));
  comp_1b_26 comp2(.a (a[2]), .b (b[2]), .equal (e_13), .a_larger
       (agt));
  comp_1b_27 comp3(.a (a[3]), .b (b[3]), .equal (e), .a_larger (agt_9));
  INVX1 g12(.A (e), .Y (n_6));
  OAI21X1 g71(.A (n_6), .B (n_1), .C (n_2), .Y (a_gt_b));
  AOI21X1 g72(.A (e_13), .B (n_4), .C (agt), .Y (n_5));
  INVX1 g73(.A (n_0), .Y (n_4));
  AOI21X1 g74(.A (agt_16), .B (e_19), .C (agt_11), .Y (n_3));
  INVX1 g75(.A (agt_9), .Y (n_2));
  BUFX2 drc_bufs(.A (n_5), .Y (n_1));
  BUFX2 drc_bufs76(.A (n_3), .Y (n_0));
endmodule

module comp_1b_28(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_29(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_30(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_31(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_4b_7(a_gt_b, a, b);
  input [3:0] a, b;
  output a_gt_b;
  wire [3:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED6, agt, agt_9, agt_11, agt_16, e, e_13, e_19;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  comp_1b_28 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED6),
       .a_larger (agt_16));
  comp_1b_29 comp1(.a (a[1]), .b (b[1]), .equal (e_19), .a_larger
       (agt_11));
  comp_1b_30 comp2(.a (a[2]), .b (b[2]), .equal (e_13), .a_larger
       (agt));
  comp_1b_31 comp3(.a (a[3]), .b (b[3]), .equal (e), .a_larger (agt_9));
  INVX1 g12(.A (e), .Y (n_6));
  OAI21X1 g71(.A (n_6), .B (n_1), .C (n_2), .Y (a_gt_b));
  AOI21X1 g72(.A (e_13), .B (n_4), .C (agt), .Y (n_5));
  INVX1 g73(.A (n_0), .Y (n_4));
  AOI21X1 g74(.A (agt_16), .B (e_19), .C (agt_11), .Y (n_3));
  INVX1 g75(.A (agt_9), .Y (n_2));
  BUFX2 drc_bufs(.A (n_5), .Y (n_1));
  BUFX2 drc_bufs76(.A (n_3), .Y (n_0));
endmodule

module counter_WIDTH4_1(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [3:0] out;
  output overflow;
  wire clk, en, rst;
  wire [3:0] out;
  wire overflow;
  wire n_0, n_1, n_3, n_10, n_11, n_12, n_13, n_14;
  wire n_15, n_16, n_17, n_18, n_20, n_21, n_27, n_28;
  wire n_29, n_30, n_31, n_32;
  DFFSR \out_reg[3] (.R (n_10), .S (1'b1), .CLK (clk), .D (n_32), .Q
       (n_27));
  DFFSR \out_reg[2] (.R (n_10), .S (1'b1), .CLK (clk), .D (n_21), .Q
       (n_28));
  INVX1 g108(.A (n_20), .Y (n_21));
  MUX2X1 g109(.A (n_17), .B (out[2]), .S (en), .Y (n_20));
  DFFSR overflow_reg(.R (n_10), .S (1'b1), .CLK (clk), .D (n_18), .Q
       (overflow));
  DFFSR \out_reg[1] (.R (n_10), .S (1'b1), .CLK (clk), .D (n_15), .Q
       (n_29));
  MUX2X1 g113(.A (n_1), .B (n_3), .S (en), .Y (n_18));
  HAX1 g114(.A (out[2]), .B (n_12), .YC (n_16), .YS (n_17));
  INVX1 g115(.A (n_14), .Y (n_15));
  MUX2X1 g116(.A (n_11), .B (out[1]), .S (en), .Y (n_14));
  NAND3X1 g117(.A (out[2]), .B (out[3]), .C (n_12), .Y (n_13));
  DFFSR \out_reg[0] (.R (n_10), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_30));
  HAX1 g119(.A (out[1]), .B (out[0]), .YC (n_12), .YS (n_11));
  INVX1 g135(.A (rst), .Y (n_10));
  INVX1 drc_bufs153(.A (overflow), .Y (n_3));
  BUFX2 drc_bufs155(.A (n_13), .Y (n_1));
  BUFX2 drc_bufs156(.A (n_30), .Y (out[0]));
  BUFX2 drc_bufs157(.A (n_29), .Y (out[1]));
  BUFX2 drc_bufs159(.A (n_27), .Y (out[3]));
  BUFX2 drc_bufs160(.A (n_28), .Y (out[2]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g167(.A (n_31), .B (out[3]), .Y (n_32));
  AND2X1 g3(.A (n_16), .B (en), .Y (n_31));
endmodule

module prg_4b_quad_1(clk, rst, en, bin_in_a, bin_in_b, bin_in_c,
     bin_in_d, sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow);
  input clk, rst, en;
  input [3:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  output sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow;
  wire clk, rst, en;
  wire [3:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  wire sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow;
  wire [3:0] ctr4_out;
  comp_4b_4 comp4_a(.a_gt_b (sn_out_a), .a (bin_in_a), .b (ctr4_out));
  comp_4b_5 comp4_b(.a_gt_b (sn_out_b), .a (bin_in_b), .b (ctr4_out));
  comp_4b_6 comp4_c(.a_gt_b (sn_out_c), .a (bin_in_c), .b (ctr4_out));
  comp_4b_7 comp4_d(.a_gt_b (sn_out_d), .a (bin_in_d), .b (ctr4_out));
  counter_WIDTH4_1 ctr4(.out (ctr4_out), .clk (clk), .en (en), .rst
       (rst), .overflow (ctr_overflow));
endmodule

module prg_4b_4in_lowmid(clk, rst, en, bin_in_a, bin_in_b, bin_in_c,
     bin_in_d, sn_out, ctr_overflow);
  input clk, rst, en;
  input [3:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  output sn_out, ctr_overflow;
  wire clk, rst, en;
  wire [3:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  wire sn_out, ctr_overflow;
  wire UNCONNECTED7, n_0, n_2, n_4, n_26, sn_out_a, sn_out_b, sn_out_c;
  wire sn_out_d;
  prg_4b_quad_1 prg_ab(.clk (clk), .rst (rst), .en (en), .bin_in_a
       (bin_in_a), .bin_in_b (bin_in_b), .bin_in_c (bin_in_c),
       .bin_in_d (bin_in_d), .sn_out_a (sn_out_a), .sn_out_b
       (sn_out_b), .sn_out_c (sn_out_c), .sn_out_d (sn_out_d),
       .ctr_overflow (ctr_overflow));
  INVX1 g8(.A (sn_out_d), .Y (n_4));
  OAI21X1 g67(.A (n_4), .B (n_2), .C (n_0), .Y (sn_out));
  NOR3X1 g69(.A (sn_out_b), .B (sn_out_c), .C (sn_out_a), .Y (n_2));
  INVX1 g3(.A (n_26), .Y (n_0));
  FAX1 g2(.A (sn_out_a), .B (sn_out_b), .C (sn_out_c), .YC (n_26), .YS
       (UNCONNECTED7));
endmodule

module comp_1b_32(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_33(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_34(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_35(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_4b_8(a_gt_b, a, b);
  input [3:0] a, b;
  output a_gt_b;
  wire [3:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED8, agt, agt_9, agt_11, agt_16, e, e_13, e_19;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  comp_1b_32 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED8),
       .a_larger (agt_16));
  comp_1b_33 comp1(.a (a[1]), .b (b[1]), .equal (e_19), .a_larger
       (agt_11));
  comp_1b_34 comp2(.a (a[2]), .b (b[2]), .equal (e_13), .a_larger
       (agt));
  comp_1b_35 comp3(.a (a[3]), .b (b[3]), .equal (e), .a_larger (agt_9));
  INVX1 g12(.A (e), .Y (n_6));
  OAI21X1 g71(.A (n_6), .B (n_1), .C (n_2), .Y (a_gt_b));
  AOI21X1 g72(.A (e_13), .B (n_4), .C (agt), .Y (n_5));
  INVX1 g73(.A (n_0), .Y (n_4));
  AOI21X1 g74(.A (agt_16), .B (e_19), .C (agt_11), .Y (n_3));
  INVX1 g75(.A (agt_9), .Y (n_2));
  BUFX2 drc_bufs(.A (n_5), .Y (n_1));
  BUFX2 drc_bufs76(.A (n_3), .Y (n_0));
endmodule

module comp_1b_36(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_37(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_38(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_39(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_4b_9(a_gt_b, a, b);
  input [3:0] a, b;
  output a_gt_b;
  wire [3:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED9, agt, agt_9, agt_11, agt_16, e, e_13, e_19;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  comp_1b_36 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED9),
       .a_larger (agt_16));
  comp_1b_37 comp1(.a (a[1]), .b (b[1]), .equal (e_19), .a_larger
       (agt_11));
  comp_1b_38 comp2(.a (a[2]), .b (b[2]), .equal (e_13), .a_larger
       (agt));
  comp_1b_39 comp3(.a (a[3]), .b (b[3]), .equal (e), .a_larger (agt_9));
  INVX1 g12(.A (e), .Y (n_6));
  OAI21X1 g71(.A (n_6), .B (n_1), .C (n_2), .Y (a_gt_b));
  AOI21X1 g72(.A (e_13), .B (n_4), .C (agt), .Y (n_5));
  INVX1 g73(.A (n_0), .Y (n_4));
  AOI21X1 g74(.A (agt_16), .B (e_19), .C (agt_11), .Y (n_3));
  INVX1 g75(.A (agt_9), .Y (n_2));
  BUFX2 drc_bufs(.A (n_5), .Y (n_1));
  BUFX2 drc_bufs76(.A (n_3), .Y (n_0));
endmodule

module comp_1b_40(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_41(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_42(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_43(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_4b_10(a_gt_b, a, b);
  input [3:0] a, b;
  output a_gt_b;
  wire [3:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED10, agt, agt_9, agt_11, agt_16, e, e_13, e_19;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  comp_1b_40 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED10),
       .a_larger (agt_16));
  comp_1b_41 comp1(.a (a[1]), .b (b[1]), .equal (e_19), .a_larger
       (agt_11));
  comp_1b_42 comp2(.a (a[2]), .b (b[2]), .equal (e_13), .a_larger
       (agt));
  comp_1b_43 comp3(.a (a[3]), .b (b[3]), .equal (e), .a_larger (agt_9));
  INVX1 g12(.A (e), .Y (n_6));
  OAI21X1 g71(.A (n_6), .B (n_1), .C (n_2), .Y (a_gt_b));
  AOI21X1 g72(.A (e_13), .B (n_4), .C (agt), .Y (n_5));
  INVX1 g73(.A (n_0), .Y (n_4));
  AOI21X1 g74(.A (agt_16), .B (e_19), .C (agt_11), .Y (n_3));
  INVX1 g75(.A (agt_9), .Y (n_2));
  BUFX2 drc_bufs(.A (n_5), .Y (n_1));
  BUFX2 drc_bufs76(.A (n_3), .Y (n_0));
endmodule

module comp_1b_44(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_45(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_46(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_47(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_4b_11(a_gt_b, a, b);
  input [3:0] a, b;
  output a_gt_b;
  wire [3:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED11, agt, agt_9, agt_11, agt_16, e, e_13, e_19;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  comp_1b_44 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED11),
       .a_larger (agt_16));
  comp_1b_45 comp1(.a (a[1]), .b (b[1]), .equal (e_19), .a_larger
       (agt_11));
  comp_1b_46 comp2(.a (a[2]), .b (b[2]), .equal (e_13), .a_larger
       (agt));
  comp_1b_47 comp3(.a (a[3]), .b (b[3]), .equal (e), .a_larger (agt_9));
  INVX1 g12(.A (e), .Y (n_6));
  OAI21X1 g71(.A (n_6), .B (n_1), .C (n_2), .Y (a_gt_b));
  AOI21X1 g72(.A (e_13), .B (n_4), .C (agt), .Y (n_5));
  INVX1 g73(.A (n_0), .Y (n_4));
  AOI21X1 g74(.A (agt_16), .B (e_19), .C (agt_11), .Y (n_3));
  INVX1 g75(.A (agt_9), .Y (n_2));
  BUFX2 drc_bufs(.A (n_5), .Y (n_1));
  BUFX2 drc_bufs76(.A (n_3), .Y (n_0));
endmodule

module counter_WIDTH4_2(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [3:0] out;
  output overflow;
  wire clk, en, rst;
  wire [3:0] out;
  wire overflow;
  wire n_0, n_1, n_3, n_10, n_11, n_12, n_13, n_14;
  wire n_15, n_16, n_17, n_18, n_20, n_21, n_27, n_28;
  wire n_29, n_30, n_31, n_32;
  DFFSR \out_reg[3] (.R (n_10), .S (1'b1), .CLK (clk), .D (n_32), .Q
       (n_27));
  DFFSR \out_reg[2] (.R (n_10), .S (1'b1), .CLK (clk), .D (n_21), .Q
       (n_28));
  INVX1 g108(.A (n_20), .Y (n_21));
  MUX2X1 g109(.A (n_17), .B (out[2]), .S (en), .Y (n_20));
  DFFSR overflow_reg(.R (n_10), .S (1'b1), .CLK (clk), .D (n_18), .Q
       (overflow));
  DFFSR \out_reg[1] (.R (n_10), .S (1'b1), .CLK (clk), .D (n_15), .Q
       (n_29));
  MUX2X1 g113(.A (n_1), .B (n_3), .S (en), .Y (n_18));
  HAX1 g114(.A (out[2]), .B (n_12), .YC (n_16), .YS (n_17));
  INVX1 g115(.A (n_14), .Y (n_15));
  MUX2X1 g116(.A (n_11), .B (out[1]), .S (en), .Y (n_14));
  NAND3X1 g117(.A (out[2]), .B (out[3]), .C (n_12), .Y (n_13));
  DFFSR \out_reg[0] (.R (n_10), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_30));
  HAX1 g119(.A (out[1]), .B (out[0]), .YC (n_12), .YS (n_11));
  INVX1 g135(.A (rst), .Y (n_10));
  INVX1 drc_bufs153(.A (overflow), .Y (n_3));
  BUFX2 drc_bufs155(.A (n_13), .Y (n_1));
  BUFX2 drc_bufs156(.A (n_30), .Y (out[0]));
  BUFX2 drc_bufs157(.A (n_29), .Y (out[1]));
  BUFX2 drc_bufs159(.A (n_27), .Y (out[3]));
  BUFX2 drc_bufs160(.A (n_28), .Y (out[2]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g167(.A (n_31), .B (out[3]), .Y (n_32));
  AND2X1 g3(.A (n_16), .B (en), .Y (n_31));
endmodule

module prg_4b_quad_2(clk, rst, en, bin_in_a, bin_in_b, bin_in_c,
     bin_in_d, sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow);
  input clk, rst, en;
  input [3:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  output sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow;
  wire clk, rst, en;
  wire [3:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  wire sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow;
  wire [3:0] ctr4_out;
  comp_4b_8 comp4_a(.a_gt_b (sn_out_a), .a (bin_in_a), .b (ctr4_out));
  comp_4b_9 comp4_b(.a_gt_b (sn_out_b), .a (bin_in_b), .b (ctr4_out));
  comp_4b_10 comp4_c(.a_gt_b (sn_out_c), .a (bin_in_c), .b (ctr4_out));
  comp_4b_11 comp4_d(.a_gt_b (sn_out_d), .a (bin_in_d), .b (ctr4_out));
  counter_WIDTH4_2 ctr4(.out (ctr4_out), .clk (clk), .en (en), .rst
       (rst), .overflow (ctr_overflow));
endmodule

module prg_4b_4in_highmid(clk, rst, en, bin_in_a, bin_in_b, bin_in_c,
     bin_in_d, sn_out, ctr_overflow);
  input clk, rst, en;
  input [3:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  output sn_out, ctr_overflow;
  wire clk, rst, en;
  wire [3:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  wire sn_out, ctr_overflow;
  wire n_0, n_1, n_2, n_3, n_4, n_5, sn_out_a, sn_out_b;
  wire sn_out_c, sn_out_d;
  prg_4b_quad_2 prg_ab(.clk (clk), .rst (rst), .en (en), .bin_in_a
       (bin_in_a), .bin_in_b (bin_in_b), .bin_in_c (bin_in_c),
       .bin_in_d (bin_in_d), .sn_out_a (sn_out_a), .sn_out_b
       (sn_out_b), .sn_out_c (sn_out_c), .sn_out_d (sn_out_d),
       .ctr_overflow (ctr_overflow));
  OAI21X1 g67(.A (n_0), .B (n_1), .C (n_5), .Y (sn_out));
  OAI21X1 g68(.A (sn_out_b), .B (sn_out_a), .C (n_2), .Y (n_5));
  NOR2X1 g69(.A (sn_out_c), .B (sn_out_d), .Y (n_4));
  NAND2X1 g70(.A (sn_out_b), .B (sn_out_a), .Y (n_3));
  AND2X1 g71(.A (sn_out_d), .B (sn_out_c), .Y (n_2));
  BUFX2 drc_bufs(.A (n_4), .Y (n_1));
  BUFX2 drc_bufs72(.A (n_3), .Y (n_0));
endmodule

module comp_1b_48(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_49(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_50(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_51(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_4b_12(a_gt_b, a, b);
  input [3:0] a, b;
  output a_gt_b;
  wire [3:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED12, agt, agt_9, agt_11, agt_16, e, e_13, e_19;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  comp_1b_48 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED12),
       .a_larger (agt_16));
  comp_1b_49 comp1(.a (a[1]), .b (b[1]), .equal (e_19), .a_larger
       (agt_11));
  comp_1b_50 comp2(.a (a[2]), .b (b[2]), .equal (e_13), .a_larger
       (agt));
  comp_1b_51 comp3(.a (a[3]), .b (b[3]), .equal (e), .a_larger (agt_9));
  INVX1 g12(.A (e), .Y (n_6));
  OAI21X1 g71(.A (n_6), .B (n_1), .C (n_2), .Y (a_gt_b));
  AOI21X1 g72(.A (e_13), .B (n_4), .C (agt), .Y (n_5));
  INVX1 g73(.A (n_0), .Y (n_4));
  AOI21X1 g74(.A (agt_16), .B (e_19), .C (agt_11), .Y (n_3));
  INVX1 g75(.A (agt_9), .Y (n_2));
  BUFX2 drc_bufs(.A (n_5), .Y (n_1));
  BUFX2 drc_bufs76(.A (n_3), .Y (n_0));
endmodule

module comp_1b_52(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_53(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_54(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_55(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_4b_13(a_gt_b, a, b);
  input [3:0] a, b;
  output a_gt_b;
  wire [3:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED13, agt, agt_9, agt_11, agt_16, e, e_13, e_19;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  comp_1b_52 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED13),
       .a_larger (agt_16));
  comp_1b_53 comp1(.a (a[1]), .b (b[1]), .equal (e_19), .a_larger
       (agt_11));
  comp_1b_54 comp2(.a (a[2]), .b (b[2]), .equal (e_13), .a_larger
       (agt));
  comp_1b_55 comp3(.a (a[3]), .b (b[3]), .equal (e), .a_larger (agt_9));
  INVX1 g12(.A (e), .Y (n_6));
  OAI21X1 g71(.A (n_6), .B (n_1), .C (n_2), .Y (a_gt_b));
  AOI21X1 g72(.A (e_13), .B (n_4), .C (agt), .Y (n_5));
  INVX1 g73(.A (n_0), .Y (n_4));
  AOI21X1 g74(.A (agt_16), .B (e_19), .C (agt_11), .Y (n_3));
  INVX1 g75(.A (agt_9), .Y (n_2));
  BUFX2 drc_bufs(.A (n_5), .Y (n_1));
  BUFX2 drc_bufs76(.A (n_3), .Y (n_0));
endmodule

module comp_1b_56(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_57(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_58(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_59(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_4b_14(a_gt_b, a, b);
  input [3:0] a, b;
  output a_gt_b;
  wire [3:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED14, agt, agt_9, agt_11, agt_16, e, e_13, e_19;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  comp_1b_56 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED14),
       .a_larger (agt_16));
  comp_1b_57 comp1(.a (a[1]), .b (b[1]), .equal (e_19), .a_larger
       (agt_11));
  comp_1b_58 comp2(.a (a[2]), .b (b[2]), .equal (e_13), .a_larger
       (agt));
  comp_1b_59 comp3(.a (a[3]), .b (b[3]), .equal (e), .a_larger (agt_9));
  INVX1 g12(.A (e), .Y (n_6));
  OAI21X1 g71(.A (n_6), .B (n_1), .C (n_2), .Y (a_gt_b));
  AOI21X1 g72(.A (e_13), .B (n_4), .C (agt), .Y (n_5));
  INVX1 g73(.A (n_0), .Y (n_4));
  AOI21X1 g74(.A (agt_16), .B (e_19), .C (agt_11), .Y (n_3));
  INVX1 g75(.A (agt_9), .Y (n_2));
  BUFX2 drc_bufs(.A (n_5), .Y (n_1));
  BUFX2 drc_bufs76(.A (n_3), .Y (n_0));
endmodule

module comp_1b_60(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_61(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_62(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_63(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_4b_15(a_gt_b, a, b);
  input [3:0] a, b;
  output a_gt_b;
  wire [3:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED15, agt, agt_9, agt_11, agt_16, e, e_13, e_19;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  comp_1b_60 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED15),
       .a_larger (agt_16));
  comp_1b_61 comp1(.a (a[1]), .b (b[1]), .equal (e_19), .a_larger
       (agt_11));
  comp_1b_62 comp2(.a (a[2]), .b (b[2]), .equal (e_13), .a_larger
       (agt));
  comp_1b_63 comp3(.a (a[3]), .b (b[3]), .equal (e), .a_larger (agt_9));
  INVX1 g12(.A (e), .Y (n_6));
  OAI21X1 g71(.A (n_6), .B (n_1), .C (n_2), .Y (a_gt_b));
  AOI21X1 g72(.A (e_13), .B (n_4), .C (agt), .Y (n_5));
  INVX1 g73(.A (n_0), .Y (n_4));
  AOI21X1 g74(.A (agt_16), .B (e_19), .C (agt_11), .Y (n_3));
  INVX1 g75(.A (agt_9), .Y (n_2));
  BUFX2 drc_bufs(.A (n_5), .Y (n_1));
  BUFX2 drc_bufs76(.A (n_3), .Y (n_0));
endmodule

module counter_WIDTH4_3(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [3:0] out;
  output overflow;
  wire clk, en, rst;
  wire [3:0] out;
  wire overflow;
  wire n_0, n_1, n_3, n_10, n_11, n_12, n_13, n_14;
  wire n_15, n_16, n_17, n_18, n_20, n_21, n_25, n_27;
  wire n_28, n_29, n_30, n_31, n_32;
  DFFSR \out_reg[3] (.R (n_10), .S (1'b1), .CLK (clk), .D (n_32), .Q
       (n_27));
  DFFSR \out_reg[2] (.R (n_10), .S (1'b1), .CLK (clk), .D (n_21), .Q
       (n_28));
  INVX1 g108(.A (n_20), .Y (n_21));
  MUX2X1 g109(.A (n_17), .B (out[2]), .S (en), .Y (n_20));
  DFFSR overflow_reg(.R (n_10), .S (1'b1), .CLK (clk), .D (n_18), .Q
       (n_25));
  DFFSR \out_reg[1] (.R (n_10), .S (1'b1), .CLK (clk), .D (n_15), .Q
       (n_29));
  MUX2X1 g113(.A (n_1), .B (n_3), .S (en), .Y (n_18));
  HAX1 g114(.A (out[2]), .B (n_12), .YC (n_16), .YS (n_17));
  INVX1 g115(.A (n_14), .Y (n_15));
  MUX2X1 g116(.A (n_11), .B (out[1]), .S (en), .Y (n_14));
  NAND3X1 g117(.A (out[2]), .B (out[3]), .C (n_12), .Y (n_13));
  DFFSR \out_reg[0] (.R (n_10), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_30));
  HAX1 g119(.A (out[1]), .B (out[0]), .YC (n_12), .YS (n_11));
  INVX1 g135(.A (rst), .Y (n_10));
  INVX1 drc_bufs153(.A (overflow), .Y (n_3));
  BUFX2 drc_bufs155(.A (n_13), .Y (n_1));
  BUFX2 drc_bufs156(.A (n_30), .Y (out[0]));
  BUFX2 drc_bufs157(.A (n_29), .Y (out[1]));
  BUFX2 drc_bufs158(.A (n_25), .Y (overflow));
  BUFX2 drc_bufs159(.A (n_27), .Y (out[3]));
  BUFX2 drc_bufs160(.A (n_28), .Y (out[2]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g167(.A (n_31), .B (out[3]), .Y (n_32));
  AND2X1 g3(.A (n_16), .B (en), .Y (n_31));
endmodule

module prg_4b_quad_3(clk, rst, en, bin_in_a, bin_in_b, bin_in_c,
     bin_in_d, sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow);
  input clk, rst, en;
  input [3:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  output sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow;
  wire clk, rst, en;
  wire [3:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  wire sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow;
  wire [3:0] ctr4_out;
  comp_4b_12 comp4_a(.a_gt_b (sn_out_a), .a (bin_in_a), .b (ctr4_out));
  comp_4b_13 comp4_b(.a_gt_b (sn_out_b), .a (bin_in_b), .b (ctr4_out));
  comp_4b_14 comp4_c(.a_gt_b (sn_out_c), .a (bin_in_c), .b (ctr4_out));
  comp_4b_15 comp4_d(.a_gt_b (sn_out_d), .a (bin_in_d), .b (ctr4_out));
  counter_WIDTH4_3 ctr4(.out (ctr4_out), .clk (clk), .en (en), .rst
       (rst), .overflow (ctr_overflow));
endmodule

module prg_4b_4in_min(clk, rst, en, bin_in_a, bin_in_b, bin_in_c,
     bin_in_d, sn_out, ctr_overflow);
  input clk, rst, en;
  input [3:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  output sn_out, ctr_overflow;
  wire clk, rst, en;
  wire [3:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  wire sn_out, ctr_overflow;
  wire n_0, n_1, n_2, sn_out_a, sn_out_b, sn_out_c, sn_out_d;
  prg_4b_quad_3 prg_ab(.clk (clk), .rst (rst), .en (en), .bin_in_a
       (bin_in_a), .bin_in_b (bin_in_b), .bin_in_c (bin_in_c),
       .bin_in_d (bin_in_d), .sn_out_a (sn_out_a), .sn_out_b
       (sn_out_b), .sn_out_c (sn_out_c), .sn_out_d (sn_out_d),
       .ctr_overflow (ctr_overflow));
  INVX1 g23(.A (n_0), .Y (sn_out));
  NAND3X1 g24(.A (sn_out_c), .B (sn_out_d), .C (n_1), .Y (n_2));
  AND2X1 g25(.A (sn_out_b), .B (sn_out_a), .Y (n_1));
  BUFX2 drc_bufs(.A (n_2), .Y (n_0));
endmodule

module counter_WIDTH16(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [15:0] out;
  output overflow;
  wire clk, en, rst;
  wire [15:0] out;
  wire overflow;
  wire n_0, n_2, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_57;
  wire n_58, n_61, n_62, n_63, n_64, n_65, n_66, n_67;
  wire n_68, n_69, n_70, n_71, n_72, n_73, n_74, n_75;
  wire n_76, n_78, n_98, n_99;
  INVX1 g76(.A (rst), .Y (n_78));
  DFFSR \out_reg[15] (.R (n_78), .S (1'b1), .CLK (clk), .D (n_99), .Q
       (n_76));
  DFFSR \out_reg[14] (.R (n_78), .S (1'b1), .CLK (clk), .D (n_58), .Q
       (n_75));
  INVX1 g288(.A (n_57), .Y (n_58));
  MUX2X1 g289(.A (n_55), .B (out[14]), .S (en), .Y (n_57));
  DFFSR \out_reg[13] (.R (n_78), .S (1'b1), .CLK (clk), .D (n_53), .Q
       (n_74));
  HAX1 g292(.A (out[14]), .B (n_50), .YC (n_54), .YS (n_55));
  INVX1 g293(.A (n_52), .Y (n_53));
  MUX2X1 g294(.A (n_51), .B (out[13]), .S (en), .Y (n_52));
  DFFSR \out_reg[12] (.R (n_78), .S (1'b1), .CLK (clk), .D (n_49), .Q
       (n_73));
  HAX1 g296(.A (out[13]), .B (n_46), .YC (n_50), .YS (n_51));
  INVX1 g297(.A (n_48), .Y (n_49));
  MUX2X1 g298(.A (n_47), .B (out[12]), .S (en), .Y (n_48));
  DFFSR \out_reg[11] (.R (n_78), .S (1'b1), .CLK (clk), .D (n_45), .Q
       (n_72));
  HAX1 g300(.A (out[12]), .B (n_42), .YC (n_46), .YS (n_47));
  INVX1 g301(.A (n_44), .Y (n_45));
  MUX2X1 g302(.A (n_43), .B (out[11]), .S (en), .Y (n_44));
  DFFSR \out_reg[10] (.R (n_78), .S (1'b1), .CLK (clk), .D (n_41), .Q
       (n_71));
  HAX1 g304(.A (out[11]), .B (n_38), .YC (n_42), .YS (n_43));
  INVX1 g305(.A (n_40), .Y (n_41));
  MUX2X1 g306(.A (n_39), .B (out[10]), .S (en), .Y (n_40));
  DFFSR \out_reg[9] (.R (n_78), .S (1'b1), .CLK (clk), .D (n_37), .Q
       (n_70));
  HAX1 g308(.A (out[10]), .B (n_34), .YC (n_38), .YS (n_39));
  INVX1 g309(.A (n_36), .Y (n_37));
  MUX2X1 g310(.A (n_35), .B (out[9]), .S (en), .Y (n_36));
  DFFSR \out_reg[8] (.R (n_78), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_69));
  HAX1 g312(.A (out[9]), .B (n_30), .YC (n_34), .YS (n_35));
  INVX1 g313(.A (n_32), .Y (n_33));
  MUX2X1 g314(.A (n_31), .B (out[8]), .S (en), .Y (n_32));
  DFFSR \out_reg[7] (.R (n_78), .S (1'b1), .CLK (clk), .D (n_29), .Q
       (n_68));
  HAX1 g316(.A (out[8]), .B (n_26), .YC (n_30), .YS (n_31));
  INVX1 g317(.A (n_28), .Y (n_29));
  MUX2X1 g318(.A (n_27), .B (out[7]), .S (en), .Y (n_28));
  DFFSR \out_reg[6] (.R (n_78), .S (1'b1), .CLK (clk), .D (n_25), .Q
       (n_67));
  HAX1 g320(.A (out[7]), .B (n_22), .YC (n_26), .YS (n_27));
  INVX1 g321(.A (n_24), .Y (n_25));
  MUX2X1 g322(.A (n_23), .B (out[6]), .S (en), .Y (n_24));
  DFFSR \out_reg[5] (.R (n_78), .S (1'b1), .CLK (clk), .D (n_21), .Q
       (n_66));
  HAX1 g324(.A (out[6]), .B (n_18), .YC (n_22), .YS (n_23));
  INVX1 g325(.A (n_20), .Y (n_21));
  MUX2X1 g326(.A (n_19), .B (out[5]), .S (en), .Y (n_20));
  DFFSR \out_reg[4] (.R (n_78), .S (1'b1), .CLK (clk), .D (n_17), .Q
       (n_65));
  HAX1 g328(.A (out[5]), .B (n_14), .YC (n_18), .YS (n_19));
  INVX1 g329(.A (n_16), .Y (n_17));
  MUX2X1 g330(.A (n_15), .B (out[4]), .S (en), .Y (n_16));
  DFFSR \out_reg[3] (.R (n_78), .S (1'b1), .CLK (clk), .D (n_13), .Q
       (n_64));
  HAX1 g332(.A (out[4]), .B (n_10), .YC (n_14), .YS (n_15));
  INVX1 g333(.A (n_12), .Y (n_13));
  MUX2X1 g334(.A (n_11), .B (out[3]), .S (en), .Y (n_12));
  DFFSR \out_reg[2] (.R (n_78), .S (1'b1), .CLK (clk), .D (n_9), .Q
       (n_63));
  HAX1 g336(.A (out[3]), .B (n_6), .YC (n_10), .YS (n_11));
  INVX1 g337(.A (n_8), .Y (n_9));
  MUX2X1 g338(.A (n_7), .B (out[2]), .S (en), .Y (n_8));
  DFFSR \out_reg[1] (.R (n_78), .S (1'b1), .CLK (clk), .D (n_5), .Q
       (n_62));
  HAX1 g340(.A (out[2]), .B (n_2), .YC (n_6), .YS (n_7));
  INVX1 g341(.A (n_4), .Y (n_5));
  MUX2X1 g342(.A (n_3), .B (out[1]), .S (en), .Y (n_4));
  DFFSR \out_reg[0] (.R (n_78), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_61));
  HAX1 g344(.A (out[1]), .B (out[0]), .YC (n_2), .YS (n_3));
  BUFX2 drc_bufs442(.A (n_76), .Y (out[15]));
  BUFX2 drc_bufs443(.A (n_61), .Y (out[0]));
  BUFX2 drc_bufs444(.A (n_62), .Y (out[1]));
  BUFX2 drc_bufs445(.A (n_63), .Y (out[2]));
  BUFX2 drc_bufs446(.A (n_64), .Y (out[3]));
  BUFX2 drc_bufs447(.A (n_65), .Y (out[4]));
  BUFX2 drc_bufs448(.A (n_66), .Y (out[5]));
  BUFX2 drc_bufs449(.A (n_67), .Y (out[6]));
  BUFX2 drc_bufs450(.A (n_68), .Y (out[7]));
  BUFX2 drc_bufs451(.A (n_69), .Y (out[8]));
  BUFX2 drc_bufs452(.A (n_70), .Y (out[9]));
  BUFX2 drc_bufs453(.A (n_71), .Y (out[10]));
  BUFX2 drc_bufs454(.A (n_72), .Y (out[11]));
  BUFX2 drc_bufs455(.A (n_73), .Y (out[12]));
  BUFX2 drc_bufs456(.A (n_74), .Y (out[13]));
  BUFX2 drc_bufs457(.A (n_75), .Y (out[14]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g474(.A (n_98), .B (out[15]), .Y (n_99));
  AND2X1 g3(.A (en), .B (n_54), .Y (n_98));
endmodule

module dsc_mul(a, b, c, d, z, clk, rst, en, ov);
  input [3:0] a, b, c, d;
  input clk, rst, en;
  output [15:0] z;
  output ov;
  wire [3:0] a, b, c, d;
  wire clk, rst, en;
  wire [15:0] z;
  wire ov;
  wire ctr_ov_a, ctr_ov_b, ctr_ov_c, ctr_ov_d, dummy_ov, n_0, n_1, n_2;
  wire n_3, sn_out_a, sn_out_b, sn_out_c, sn_out_d, sn_out_mul;
  prg_4b_4in_max prg_a(.clk (clk), .rst (rst), .en (en), .bin_in_a (a),
       .bin_in_b (b), .bin_in_c (c), .bin_in_d (d), .sn_out (sn_out_a),
       .ctr_overflow (ctr_ov_a));
  prg_4b_4in_lowmid prg_b(.clk (ctr_ov_a), .rst (rst), .en (en),
       .bin_in_a (a), .bin_in_b (b), .bin_in_c (c), .bin_in_d (d),
       .sn_out (sn_out_b), .ctr_overflow (ctr_ov_b));
  prg_4b_4in_highmid prg_c(.clk (ctr_ov_b), .rst (rst), .en (en),
       .bin_in_a (a), .bin_in_b (b), .bin_in_c (c), .bin_in_d (d),
       .sn_out (sn_out_c), .ctr_overflow (ctr_ov_c));
  prg_4b_4in_min prg_d(.clk (ctr_ov_c), .rst (rst), .en (en), .bin_in_a
       (a), .bin_in_b (b), .bin_in_c (c), .bin_in_d (d), .sn_out
       (sn_out_d), .ctr_overflow (ctr_ov_d));
  counter_WIDTH16 stoch2bin_out(.out (z), .clk (clk), .en (sn_out_mul),
       .rst (rst), .overflow (dummy_ov));
  AND2X1 g28(.A (sn_out_b), .B (n_3), .Y (sn_out_mul));
  INVX1 g29(.A (n_0), .Y (n_3));
  NAND3X1 g30(.A (sn_out_d), .B (sn_out_c), .C (sn_out_a), .Y (n_2));
  OR2X1 g31(.A (ctr_ov_d), .B (n_1), .Y (ov));
  INVX1 g32(.A (sn_out_d), .Y (n_1));
  BUFX2 drc_bufs(.A (n_2), .Y (n_0));
endmodule

