<stg><name>dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult></name>


<trans_list>

<trans id="680" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16">
<![CDATA[
entry:2 %a_V = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="21" op_0_bw="16">
<![CDATA[
entry:3 %sext_ln1270 = sext i16 %a_V

]]></Node>
<StgValue><ssdm name="sext_ln1270"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:15 %mul_ln1270 = mul i21 %sext_ln1270, i21 27

]]></Node>
<StgValue><ssdm name="mul_ln1270"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:16 %mult_V_925 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_925"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16">
<![CDATA[
entry:17 %a_V_250 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8

]]></Node>
<StgValue><ssdm name="a_V_250"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="19" op_0_bw="16">
<![CDATA[
entry:18 %sext_ln1273_766 = sext i16 %a_V_250

]]></Node>
<StgValue><ssdm name="sext_ln1273_766"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="21" op_0_bw="16">
<![CDATA[
entry:19 %sext_ln1273_767 = sext i16 %a_V_250

]]></Node>
<StgValue><ssdm name="sext_ln1273_767"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:20 %shl_ln1273_457 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_250, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_457"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:21 %r_V_822 = sub i21 0, i21 %shl_ln1273_457

]]></Node>
<StgValue><ssdm name="r_V_822"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:22 %mult_V_926 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_822, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_926"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:23 %r_V_823 = sub i21 %shl_ln1273_457, i21 %sext_ln1273_767

]]></Node>
<StgValue><ssdm name="r_V_823"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:24 %mult_V_927 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_823, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_927"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:25 %shl_ln1273_458 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_250, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_458"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="19" op_0_bw="18">
<![CDATA[
entry:26 %sext_ln1273_768 = sext i18 %shl_ln1273_458

]]></Node>
<StgValue><ssdm name="sext_ln1273_768"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:27 %sub_ln1273 = sub i19 0, i19 %sext_ln1273_768

]]></Node>
<StgValue><ssdm name="sub_ln1273"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:28 %r_V_824 = sub i19 %sub_ln1273, i19 %sext_ln1273_766

]]></Node>
<StgValue><ssdm name="r_V_824"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:29 %mult_V_928 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_824, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="mult_V_928"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="14">
<![CDATA[
entry:30 %sext_ln17 = sext i14 %mult_V_928

]]></Node>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16">
<![CDATA[
entry:31 %a_V_251 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7

]]></Node>
<StgValue><ssdm name="a_V_251"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="21" op_0_bw="16">
<![CDATA[
entry:32 %sext_ln1270_25 = sext i16 %a_V_251

]]></Node>
<StgValue><ssdm name="sext_ln1270_25"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:33 %shl_ln1273_459 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_251, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_459"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:34 %r_V_825 = sub i21 %shl_ln1273_459, i21 %sext_ln1270_25

]]></Node>
<StgValue><ssdm name="r_V_825"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:35 %mult_V_929 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_825, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_929"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:36 %r_V_826 = sub i21 0, i21 %shl_ln1273_459

]]></Node>
<StgValue><ssdm name="r_V_826"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:37 %mult_V_930 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_826, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_930"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:38 %mul_ln1270_60 = mul i21 %sext_ln1270_25, i21 2097133

]]></Node>
<StgValue><ssdm name="mul_ln1270_60"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:39 %mult_V_931 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_60, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_931"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:40 %r_V_827 = mul i21 %sext_ln1270_25, i21 13

]]></Node>
<StgValue><ssdm name="r_V_827"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:41 %mult_V_932 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_827, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_932"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16">
<![CDATA[
entry:42 %a_V_252 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6

]]></Node>
<StgValue><ssdm name="a_V_252"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="20" op_0_bw="16">
<![CDATA[
entry:43 %sext_ln1273_769 = sext i16 %a_V_252

]]></Node>
<StgValue><ssdm name="sext_ln1273_769"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:50 %shl_ln1273_461 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_252, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_461"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="20" op_0_bw="19">
<![CDATA[
entry:51 %sext_ln1273_771 = sext i19 %shl_ln1273_461

]]></Node>
<StgValue><ssdm name="sext_ln1273_771"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:52 %sub_ln1273_627 = sub i20 0, i20 %sext_ln1273_771

]]></Node>
<StgValue><ssdm name="sub_ln1273_627"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:53 %r_V_830 = sub i20 %sub_ln1273_627, i20 %sext_ln1273_769

]]></Node>
<StgValue><ssdm name="r_V_830"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:54 %mult_V_935 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_830, i32 5, i32 19

]]></Node>
<StgValue><ssdm name="mult_V_935"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="15">
<![CDATA[
entry:55 %sext_ln818 = sext i15 %mult_V_935

]]></Node>
<StgValue><ssdm name="sext_ln818"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16">
<![CDATA[
entry:56 %a_V_253 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5

]]></Node>
<StgValue><ssdm name="a_V_253"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="21" op_0_bw="16">
<![CDATA[
entry:57 %sext_ln1270_26 = sext i16 %a_V_253

]]></Node>
<StgValue><ssdm name="sext_ln1270_26"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:58 %shl_ln1273_462 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_253, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_462"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:59 %r_V_831 = sub i21 %shl_ln1273_462, i21 %sext_ln1270_26

]]></Node>
<StgValue><ssdm name="r_V_831"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:60 %mult_V_936 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_831, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_936"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:61 %r_V_832 = sub i21 0, i21 %shl_ln1273_462

]]></Node>
<StgValue><ssdm name="r_V_832"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:62 %mult_V_937 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_832, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_937"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:63 %mul_ln1270_61 = mul i21 %sext_ln1270_26, i21 19

]]></Node>
<StgValue><ssdm name="mul_ln1270_61"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:64 %mult_V_938 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_61, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_938"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16">
<![CDATA[
entry:79 %a_V_255 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3

]]></Node>
<StgValue><ssdm name="a_V_255"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="21" op_0_bw="16">
<![CDATA[
entry:80 %sext_ln1270_27 = sext i16 %a_V_255

]]></Node>
<StgValue><ssdm name="sext_ln1270_27"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:81 %shl_ln1273_466 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_255, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_466"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:82 %r_V_836 = sub i21 0, i21 %shl_ln1273_466

]]></Node>
<StgValue><ssdm name="r_V_836"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:83 %mult_V_942 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_836, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_942"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:84 %mul_ln1270_62 = mul i21 %sext_ln1270_27, i21 2097131

]]></Node>
<StgValue><ssdm name="mul_ln1270_62"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:85 %mult_V_943 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_62, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_943"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:86 %shl_ln1273_467 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_255, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_467"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="21" op_0_bw="20">
<![CDATA[
entry:87 %sext_ln1273_775 = sext i20 %shl_ln1273_467

]]></Node>
<StgValue><ssdm name="sext_ln1273_775"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:88 %shl_ln1273_468 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_255, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_468"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="21" op_0_bw="18">
<![CDATA[
entry:89 %sext_ln1273_776 = sext i18 %shl_ln1273_468

]]></Node>
<StgValue><ssdm name="sext_ln1273_776"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:90 %r_V_837 = sub i21 %sext_ln1273_775, i21 %sext_ln1273_776

]]></Node>
<StgValue><ssdm name="r_V_837"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:91 %mult_V_944 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_837, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_944"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:92 %r_V_838 = sub i21 %shl_ln1273_466, i21 %sext_ln1270_27

]]></Node>
<StgValue><ssdm name="r_V_838"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:93 %mult_V_945 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_838, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_945"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16">
<![CDATA[
entry:94 %a_V_256 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2

]]></Node>
<StgValue><ssdm name="a_V_256"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="21" op_0_bw="16">
<![CDATA[
entry:95 %sext_ln1273_777 = sext i16 %a_V_256

]]></Node>
<StgValue><ssdm name="sext_ln1273_777"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:96 %shl_ln1273_469 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_256, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_469"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:97 %r_V_839 = sub i21 0, i21 %shl_ln1273_469

]]></Node>
<StgValue><ssdm name="r_V_839"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:98 %mult_V_946 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_839, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_946"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:99 %r_V_840 = sub i21 %shl_ln1273_469, i21 %sext_ln1273_777

]]></Node>
<StgValue><ssdm name="r_V_840"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:100 %mult_V_947 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_840, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_947"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16">
<![CDATA[
entry:101 %a_V_257 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1

]]></Node>
<StgValue><ssdm name="a_V_257"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="20" op_0_bw="16">
<![CDATA[
entry:102 %sext_ln1273_778 = sext i16 %a_V_257

]]></Node>
<StgValue><ssdm name="sext_ln1273_778"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:109 %shl_ln1273_471 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_257, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_471"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="20" op_0_bw="19">
<![CDATA[
entry:110 %sext_ln1273_780 = sext i19 %shl_ln1273_471

]]></Node>
<StgValue><ssdm name="sext_ln1273_780"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:111 %r_V_843 = sub i20 %sext_ln1273_778, i20 %sext_ln1273_780

]]></Node>
<StgValue><ssdm name="r_V_843"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:112 %mult_V_950 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_843, i32 5, i32 19

]]></Node>
<StgValue><ssdm name="mult_V_950"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="15">
<![CDATA[
entry:113 %sext_ln818_321 = sext i15 %mult_V_950

]]></Node>
<StgValue><ssdm name="sext_ln818_321"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:114 %shl_ln1273_472 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_257, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_472"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="18" op_0_bw="17">
<![CDATA[
entry:115 %sext_ln1273_781 = sext i17 %shl_ln1273_472

]]></Node>
<StgValue><ssdm name="sext_ln1273_781"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:116 %r_V_844 = sub i18 0, i18 %sext_ln1273_781

]]></Node>
<StgValue><ssdm name="r_V_844"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="13" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:117 %mult_V_951 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_844, i32 5, i32 17

]]></Node>
<StgValue><ssdm name="mult_V_951"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="13">
<![CDATA[
entry:118 %sext_ln17_397 = sext i13 %mult_V_951

]]></Node>
<StgValue><ssdm name="sext_ln17_397"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16">
<![CDATA[
entry:119 %a_V_258 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig

]]></Node>
<StgValue><ssdm name="a_V_258"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="19" op_0_bw="16">
<![CDATA[
entry:120 %sext_ln1273_782 = sext i16 %a_V_258

]]></Node>
<StgValue><ssdm name="sext_ln1273_782"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:125 %shl_ln1273_474 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_258, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_474"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="20" op_0_bw="19">
<![CDATA[
entry:126 %sext_ln1273_784 = sext i19 %shl_ln1273_474

]]></Node>
<StgValue><ssdm name="sext_ln1273_784"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:127 %sub_ln1273_645 = sub i20 0, i20 %sext_ln1273_784

]]></Node>
<StgValue><ssdm name="sub_ln1273_645"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:128 %shl_ln1273_475 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_258, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_475"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="21" op_0_bw="17">
<![CDATA[
entry:129 %sext_ln1273_785 = sext i17 %shl_ln1273_475

]]></Node>
<StgValue><ssdm name="sext_ln1273_785"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="17">
<![CDATA[
entry:130 %sext_ln1273_786 = sext i17 %shl_ln1273_475

]]></Node>
<StgValue><ssdm name="sext_ln1273_786"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:131 %r_V_846 = sub i20 %sub_ln1273_645, i20 %sext_ln1273_786

]]></Node>
<StgValue><ssdm name="r_V_846"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:132 %mult_V_953 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_846, i32 5, i32 19

]]></Node>
<StgValue><ssdm name="mult_V_953"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="15">
<![CDATA[
entry:133 %sext_ln818_322 = sext i15 %mult_V_953

]]></Node>
<StgValue><ssdm name="sext_ln818_322"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:134 %shl_ln1273_476 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_258, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_476"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="21" op_0_bw="20">
<![CDATA[
entry:135 %sext_ln1273_787 = sext i20 %shl_ln1273_476

]]></Node>
<StgValue><ssdm name="sext_ln1273_787"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:136 %sub_ln1273_647 = sub i21 0, i21 %sext_ln1273_787

]]></Node>
<StgValue><ssdm name="sub_ln1273_647"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:137 %r_V_847 = sub i21 %sub_ln1273_647, i21 %sext_ln1273_785

]]></Node>
<StgValue><ssdm name="r_V_847"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:138 %mult_V_954 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_847, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_954"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:141 %shl_ln1273_477 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_258, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_477"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="19" op_0_bw="18">
<![CDATA[
entry:142 %sext_ln1273_788 = sext i18 %shl_ln1273_477

]]></Node>
<StgValue><ssdm name="sext_ln1273_788"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:143 %sub_ln1273_650 = sub i19 0, i19 %sext_ln1273_788

]]></Node>
<StgValue><ssdm name="sub_ln1273_650"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:144 %r_V_849 = sub i19 %sub_ln1273_650, i19 %sext_ln1273_782

]]></Node>
<StgValue><ssdm name="r_V_849"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:145 %mult_V_956 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_849, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="mult_V_956"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="14">
<![CDATA[
entry:146 %sext_ln818_323 = sext i14 %mult_V_956

]]></Node>
<StgValue><ssdm name="sext_ln818_323"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16">
<![CDATA[
entry:147 %a_V_259 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16

]]></Node>
<StgValue><ssdm name="a_V_259"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="21" op_0_bw="16">
<![CDATA[
entry:148 %sext_ln1270_28 = sext i16 %a_V_259

]]></Node>
<StgValue><ssdm name="sext_ln1270_28"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:149 %shl_ln1273_478 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_259, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_478"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:150 %r_V_850 = sub i21 0, i21 %shl_ln1273_478

]]></Node>
<StgValue><ssdm name="r_V_850"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:151 %mult_V_957 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_850, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_957"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:152 %shl_ln1273_479 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_259, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_479"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="21" op_0_bw="17">
<![CDATA[
entry:153 %sext_ln1273_789 = sext i17 %shl_ln1273_479

]]></Node>
<StgValue><ssdm name="sext_ln1273_789"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:154 %r_V_851 = sub i21 %shl_ln1273_478, i21 %sext_ln1273_789

]]></Node>
<StgValue><ssdm name="r_V_851"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:155 %mult_V_958 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_851, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_958"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:156 %r_V_852 = sub i21 %shl_ln1273_478, i21 %sext_ln1270_28

]]></Node>
<StgValue><ssdm name="r_V_852"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:157 %mult_V_959 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_852, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_959"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:158 %shl_ln1273_480 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_259, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_480"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="21" op_0_bw="20">
<![CDATA[
entry:159 %sext_ln1273_790 = sext i20 %shl_ln1273_480

]]></Node>
<StgValue><ssdm name="sext_ln1273_790"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:160 %shl_ln1273_481 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_259, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_481"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="21" op_0_bw="18">
<![CDATA[
entry:161 %sext_ln1273_791 = sext i18 %shl_ln1273_481

]]></Node>
<StgValue><ssdm name="sext_ln1273_791"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:162 %r_V_853 = sub i21 %sext_ln1273_790, i21 %sext_ln1273_791

]]></Node>
<StgValue><ssdm name="r_V_853"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:163 %mult_V_960 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_853, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_960"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:164 %r_V_854 = mul i21 %sext_ln1270_28, i21 13

]]></Node>
<StgValue><ssdm name="r_V_854"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:165 %mult_V_961 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_854, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_961"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:166 %mul_ln1270_63 = mul i21 %sext_ln1270_28, i21 19

]]></Node>
<StgValue><ssdm name="mul_ln1270_63"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:167 %mult_V_962 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_63, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_962"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16">
<![CDATA[
entry:168 %a_V_260 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15

]]></Node>
<StgValue><ssdm name="a_V_260"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="21" op_0_bw="16">
<![CDATA[
entry:169 %sext_ln1270_29 = sext i16 %a_V_260

]]></Node>
<StgValue><ssdm name="sext_ln1270_29"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="20" op_0_bw="16">
<![CDATA[
entry:170 %sext_ln1273_792 = sext i16 %a_V_260

]]></Node>
<StgValue><ssdm name="sext_ln1273_792"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="19" op_0_bw="16">
<![CDATA[
entry:171 %sext_ln1273_793 = sext i16 %a_V_260

]]></Node>
<StgValue><ssdm name="sext_ln1273_793"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:172 %shl_ln1273_482 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_260, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_482"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:173 %r_V_855 = sub i21 %shl_ln1273_482, i21 %sext_ln1270_29

]]></Node>
<StgValue><ssdm name="r_V_855"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:174 %mult_V_963 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_855, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_963"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:175 %shl_ln1273_483 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_260, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_483"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="20" op_0_bw="19">
<![CDATA[
entry:176 %sext_ln1273_794 = sext i19 %shl_ln1273_483

]]></Node>
<StgValue><ssdm name="sext_ln1273_794"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:177 %r_V_856 = add i20 %sext_ln1273_794, i20 %sext_ln1273_792

]]></Node>
<StgValue><ssdm name="r_V_856"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:178 %mult_V_964 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_856, i32 5, i32 19

]]></Node>
<StgValue><ssdm name="mult_V_964"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="15">
<![CDATA[
entry:179 %sext_ln818_324 = sext i15 %mult_V_964

]]></Node>
<StgValue><ssdm name="sext_ln818_324"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:180 %mul_ln1270_64 = mul i21 %sext_ln1270_29, i21 2097127

]]></Node>
<StgValue><ssdm name="mul_ln1270_64"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:181 %mult_V_965 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_64, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_965"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:182 %shl_ln1273_484 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_260, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_484"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="19" op_0_bw="18">
<![CDATA[
entry:183 %sext_ln1273_795 = sext i18 %shl_ln1273_484

]]></Node>
<StgValue><ssdm name="sext_ln1273_795"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="21" op_0_bw="18">
<![CDATA[
entry:184 %sext_ln1273_796 = sext i18 %shl_ln1273_484

]]></Node>
<StgValue><ssdm name="sext_ln1273_796"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:185 %r_V_857 = sub i21 %sext_ln1273_796, i21 %shl_ln1273_482

]]></Node>
<StgValue><ssdm name="r_V_857"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:186 %mult_V_966 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_857, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_966"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:187 %r_V_858 = add i19 %sext_ln1273_795, i19 %sext_ln1273_793

]]></Node>
<StgValue><ssdm name="r_V_858"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:188 %mult_V_967 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_858, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="mult_V_967"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="15" op_0_bw="14">
<![CDATA[
entry:189 %sext_ln17_398 = sext i14 %mult_V_967

]]></Node>
<StgValue><ssdm name="sext_ln17_398"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:190 %r_V_859 = sub i21 0, i21 %shl_ln1273_482

]]></Node>
<StgValue><ssdm name="r_V_859"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:191 %mult_V_968 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_859, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_968"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16">
<![CDATA[
entry:192 %a_V_261 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14

]]></Node>
<StgValue><ssdm name="a_V_261"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="17" op_0_bw="16">
<![CDATA[
entry:193 %sext_ln1273_797 = sext i16 %a_V_261

]]></Node>
<StgValue><ssdm name="sext_ln1273_797"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="21" op_0_bw="16">
<![CDATA[
entry:194 %sext_ln1273_798 = sext i16 %a_V_261

]]></Node>
<StgValue><ssdm name="sext_ln1273_798"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:195 %shl_ln1273_485 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_261, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_485"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:196 %r_V_860 = sub i21 %shl_ln1273_485, i21 %sext_ln1273_798

]]></Node>
<StgValue><ssdm name="r_V_860"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:197 %mult_V_969 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_860, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_969"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:198 %shl_ln1273_486 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_261, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_486"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="21" op_0_bw="20">
<![CDATA[
entry:199 %sext_ln1273_799 = sext i20 %shl_ln1273_486

]]></Node>
<StgValue><ssdm name="sext_ln1273_799"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:200 %r_V_861 = sub i21 %sext_ln1273_799, i21 %sext_ln1273_798

]]></Node>
<StgValue><ssdm name="r_V_861"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:201 %mult_V_970 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_861, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_970"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:202 %shl_ln1273_487 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_261, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_487"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="21" op_0_bw="19">
<![CDATA[
entry:203 %sext_ln1273_800 = sext i19 %shl_ln1273_487

]]></Node>
<StgValue><ssdm name="sext_ln1273_800"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:204 %r_V_862 = sub i21 %shl_ln1273_485, i21 %sext_ln1273_800

]]></Node>
<StgValue><ssdm name="r_V_862"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:205 %mult_V_971 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_862, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_971"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:206 %r_V_863 = sub i21 0, i21 %shl_ln1273_485

]]></Node>
<StgValue><ssdm name="r_V_863"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:207 %mult_V_972 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_863, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_972"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:208 %r_V_864 = sub i17 0, i17 %sext_ln1273_797

]]></Node>
<StgValue><ssdm name="r_V_864"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="12" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:209 %mult_V_973 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_864, i32 5, i32 16

]]></Node>
<StgValue><ssdm name="mult_V_973"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="13" op_0_bw="12">
<![CDATA[
entry:210 %sext_ln17_399 = sext i12 %mult_V_973

]]></Node>
<StgValue><ssdm name="sext_ln17_399"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:211 %shl_ln1273_488 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_261, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_488"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="21" op_0_bw="17">
<![CDATA[
entry:212 %sext_ln1273_801 = sext i17 %shl_ln1273_488

]]></Node>
<StgValue><ssdm name="sext_ln1273_801"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:213 %r_V_865 = sub i21 %shl_ln1273_485, i21 %sext_ln1273_801

]]></Node>
<StgValue><ssdm name="r_V_865"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:214 %mult_V_974 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_865, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_974"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16">
<![CDATA[
entry:215 %a_V_262 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13

]]></Node>
<StgValue><ssdm name="a_V_262"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="21" op_0_bw="16">
<![CDATA[
entry:216 %sext_ln1273_802 = sext i16 %a_V_262

]]></Node>
<StgValue><ssdm name="sext_ln1273_802"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:217 %r_V_866 = mul i21 %sext_ln1273_802, i21 13

]]></Node>
<StgValue><ssdm name="r_V_866"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:218 %mult_V_975 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_866, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_975"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:219 %shl_ln1273_489 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_262, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_489"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:220 %r_V_867 = sub i21 %shl_ln1273_489, i21 %sext_ln1273_802

]]></Node>
<StgValue><ssdm name="r_V_867"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:221 %mult_V_976 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_867, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_976"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:222 %r_V_868 = sub i21 0, i21 %shl_ln1273_489

]]></Node>
<StgValue><ssdm name="r_V_868"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:223 %mult_V_977 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_868, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_977"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:224 %shl_ln1273_490 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_262, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_490"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="21" op_0_bw="20">
<![CDATA[
entry:225 %sext_ln1273_803 = sext i20 %shl_ln1273_490

]]></Node>
<StgValue><ssdm name="sext_ln1273_803"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:226 %shl_ln1273_491 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_262, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_491"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="21" op_0_bw="18">
<![CDATA[
entry:227 %sext_ln1273_804 = sext i18 %shl_ln1273_491

]]></Node>
<StgValue><ssdm name="sext_ln1273_804"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:228 %r_V_869 = sub i21 %sext_ln1273_803, i21 %sext_ln1273_804

]]></Node>
<StgValue><ssdm name="r_V_869"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:229 %mult_V_978 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_869, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_978"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:230 %sub_ln1273_668 = sub i21 0, i21 %sext_ln1273_803

]]></Node>
<StgValue><ssdm name="sub_ln1273_668"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:231 %r_V_870 = sub i21 %sub_ln1273_668, i21 %sext_ln1273_804

]]></Node>
<StgValue><ssdm name="r_V_870"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:232 %mult_V_979 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_870, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_979"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16">
<![CDATA[
entry:233 %a_V_263 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12

]]></Node>
<StgValue><ssdm name="a_V_263"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="21" op_0_bw="16">
<![CDATA[
entry:234 %sext_ln1273_805 = sext i16 %a_V_263

]]></Node>
<StgValue><ssdm name="sext_ln1273_805"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:235 %shl_ln1273_492 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_263, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_492"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:236 %r_V_871 = sub i21 0, i21 %shl_ln1273_492

]]></Node>
<StgValue><ssdm name="r_V_871"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:237 %mult_V_980 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_871, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_980"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:238 %r_V_872 = sub i21 %shl_ln1273_492, i21 %sext_ln1273_805

]]></Node>
<StgValue><ssdm name="r_V_872"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:239 %mult_V_981 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_872, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_981"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:240 %shl_ln1273_493 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_263, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_493"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="21" op_0_bw="20">
<![CDATA[
entry:241 %sext_ln1273_806 = sext i20 %shl_ln1273_493

]]></Node>
<StgValue><ssdm name="sext_ln1273_806"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:242 %shl_ln1273_494 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_263, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_494"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="21" op_0_bw="17">
<![CDATA[
entry:243 %sext_ln1273_807 = sext i17 %shl_ln1273_494

]]></Node>
<StgValue><ssdm name="sext_ln1273_807"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:244 %r_V_873 = sub i21 %sext_ln1273_807, i21 %sext_ln1273_806

]]></Node>
<StgValue><ssdm name="r_V_873"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:245 %mult_V_982 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_873, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_982"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:246 %r_V_874 = mul i21 %sext_ln1273_805, i21 11

]]></Node>
<StgValue><ssdm name="r_V_874"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:247 %mult_V_983 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_874, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_983"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16">
<![CDATA[
entry:248 %a_V_264 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11

]]></Node>
<StgValue><ssdm name="a_V_264"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="21" op_0_bw="16">
<![CDATA[
entry:249 %sext_ln1273_808 = sext i16 %a_V_264

]]></Node>
<StgValue><ssdm name="sext_ln1273_808"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:250 %shl_ln1273_495 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_264, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_495"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:251 %r_V_875 = sub i21 0, i21 %shl_ln1273_495

]]></Node>
<StgValue><ssdm name="r_V_875"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:252 %mult_V_984 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_875, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_984"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:253 %mult_V_985 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_264, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="mult_V_985"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="11">
<![CDATA[
entry:254 %sext_ln17_400 = sext i11 %mult_V_985

]]></Node>
<StgValue><ssdm name="sext_ln17_400"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:255 %r_V_876 = sub i21 %shl_ln1273_495, i21 %sext_ln1273_808

]]></Node>
<StgValue><ssdm name="r_V_876"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:256 %mult_V_986 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_876, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_986"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:257 %shl_ln1273_496 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_264, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_496"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="20" op_0_bw="19">
<![CDATA[
entry:258 %sext_ln1273_809 = sext i19 %shl_ln1273_496

]]></Node>
<StgValue><ssdm name="sext_ln1273_809"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:259 %shl_ln1273_497 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_264, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_497"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="20" op_0_bw="17">
<![CDATA[
entry:260 %sext_ln1273_810 = sext i17 %shl_ln1273_497

]]></Node>
<StgValue><ssdm name="sext_ln1273_810"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:261 %r_V_877 = sub i20 %sext_ln1273_810, i20 %sext_ln1273_809

]]></Node>
<StgValue><ssdm name="r_V_877"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:262 %mult_V_987 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_877, i32 5, i32 19

]]></Node>
<StgValue><ssdm name="mult_V_987"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="15">
<![CDATA[
entry:263 %sext_ln818_325 = sext i15 %mult_V_987

]]></Node>
<StgValue><ssdm name="sext_ln818_325"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:264 %r_V_878 = sub i20 0, i20 %sext_ln1273_809

]]></Node>
<StgValue><ssdm name="r_V_878"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:265 %mult_V_988 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_878, i32 5, i32 19

]]></Node>
<StgValue><ssdm name="mult_V_988"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16">
<![CDATA[
entry:267 %a_V_265 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10

]]></Node>
<StgValue><ssdm name="a_V_265"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="21" op_0_bw="16">
<![CDATA[
entry:268 %sext_ln1273_811 = sext i16 %a_V_265

]]></Node>
<StgValue><ssdm name="sext_ln1273_811"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:269 %shl_ln1273_498 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_265, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_498"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:270 %r_V_879 = sub i21 %shl_ln1273_498, i21 %sext_ln1273_811

]]></Node>
<StgValue><ssdm name="r_V_879"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:271 %mult_V_989 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_879, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_989"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:272 %r_V_880 = sub i21 0, i21 %shl_ln1273_498

]]></Node>
<StgValue><ssdm name="r_V_880"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:273 %mult_V_990 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_880, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_990"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:274 %r_V_881 = mul i21 %sext_ln1273_811, i21 13

]]></Node>
<StgValue><ssdm name="r_V_881"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:275 %mult_V_991 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_881, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_991"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16">
<![CDATA[
entry:276 %a_V_266 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9

]]></Node>
<StgValue><ssdm name="a_V_266"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="17" op_0_bw="16">
<![CDATA[
entry:277 %sext_ln1273_812 = sext i16 %a_V_266

]]></Node>
<StgValue><ssdm name="sext_ln1273_812"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="21" op_0_bw="16">
<![CDATA[
entry:278 %sext_ln1273_813 = sext i16 %a_V_266

]]></Node>
<StgValue><ssdm name="sext_ln1273_813"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:279 %shl_ln1273_499 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_266, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_499"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:280 %shl_ln1273_500 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_266, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_500"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="21" op_0_bw="18">
<![CDATA[
entry:281 %sext_ln1273_814 = sext i18 %shl_ln1273_500

]]></Node>
<StgValue><ssdm name="sext_ln1273_814"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:282 %r_V_882 = sub i21 %sext_ln1273_814, i21 %shl_ln1273_499

]]></Node>
<StgValue><ssdm name="r_V_882"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:283 %mult_V_992 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_882, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_992"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:284 %mul_ln1270_65 = mul i21 %sext_ln1273_813, i21 2097126

]]></Node>
<StgValue><ssdm name="mul_ln1270_65"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:285 %mult_V_993 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_65, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_993"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:286 %r_V_883 = sub i21 %shl_ln1273_499, i21 %sext_ln1273_813

]]></Node>
<StgValue><ssdm name="r_V_883"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:287 %mult_V_994 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_883, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_994"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:288 %r_V_884 = sub i21 0, i21 %shl_ln1273_499

]]></Node>
<StgValue><ssdm name="r_V_884"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:289 %mult_V_995 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_884, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_995"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:290 %r_V_885 = sub i17 0, i17 %sext_ln1273_812

]]></Node>
<StgValue><ssdm name="r_V_885"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="12" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:291 %mult_V_996 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_885, i32 5, i32 16

]]></Node>
<StgValue><ssdm name="mult_V_996"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="13" op_0_bw="12">
<![CDATA[
entry:292 %sext_ln17_401 = sext i12 %mult_V_996

]]></Node>
<StgValue><ssdm name="sext_ln17_401"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:293 %shl_ln1273_501 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_266, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_501"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="20" op_0_bw="19">
<![CDATA[
entry:294 %sext_ln1273_815 = sext i19 %shl_ln1273_501

]]></Node>
<StgValue><ssdm name="sext_ln1273_815"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:295 %sub_ln1273_683 = sub i20 0, i20 %sext_ln1273_815

]]></Node>
<StgValue><ssdm name="sub_ln1273_683"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:296 %shl_ln1273_502 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_266, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_502"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="20" op_0_bw="17">
<![CDATA[
entry:297 %sext_ln1273_816 = sext i17 %shl_ln1273_502

]]></Node>
<StgValue><ssdm name="sext_ln1273_816"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:298 %r_V_886 = sub i20 %sub_ln1273_683, i20 %sext_ln1273_816

]]></Node>
<StgValue><ssdm name="r_V_886"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:299 %mult_V_997 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_886, i32 5, i32 19

]]></Node>
<StgValue><ssdm name="mult_V_997"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="15">
<![CDATA[
entry:300 %sext_ln818_327 = sext i15 %mult_V_997

]]></Node>
<StgValue><ssdm name="sext_ln818_327"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:301 %mul_ln1270_66 = mul i21 %sext_ln1273_813, i21 2097127

]]></Node>
<StgValue><ssdm name="mul_ln1270_66"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:302 %mult_V_998 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_66, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_998"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:303 %mult_V_999 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_266, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="mult_V_999"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="13" op_0_bw="12">
<![CDATA[
entry:304 %sext_ln17_402 = sext i12 %mult_V_999

]]></Node>
<StgValue><ssdm name="sext_ln17_402"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16">
<![CDATA[
entry:305 %a_V_267 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8

]]></Node>
<StgValue><ssdm name="a_V_267"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:306 %mult_V_1000 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_267, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="mult_V_1000"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="11">
<![CDATA[
entry:307 %sext_ln17_403 = sext i11 %mult_V_1000

]]></Node>
<StgValue><ssdm name="sext_ln17_403"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="20" op_0_bw="16">
<![CDATA[
entry:308 %sext_ln1273_817 = sext i16 %a_V_267

]]></Node>
<StgValue><ssdm name="sext_ln1273_817"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="21" op_0_bw="16">
<![CDATA[
entry:309 %sext_ln1273_818 = sext i16 %a_V_267

]]></Node>
<StgValue><ssdm name="sext_ln1273_818"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:310 %shl_ln1273_503 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_267, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_503"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:311 %r_V_887 = sub i21 %shl_ln1273_503, i21 %sext_ln1273_818

]]></Node>
<StgValue><ssdm name="r_V_887"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:312 %mult_V_1001 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_887, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1001"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:313 %shl_ln1273_504 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_267, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_504"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="20" op_0_bw="19">
<![CDATA[
entry:314 %sext_ln1273_819 = sext i19 %shl_ln1273_504

]]></Node>
<StgValue><ssdm name="sext_ln1273_819"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:315 %r_V_888 = sub i20 %sext_ln1273_817, i20 %sext_ln1273_819

]]></Node>
<StgValue><ssdm name="r_V_888"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:316 %mult_V_1002 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_888, i32 5, i32 19

]]></Node>
<StgValue><ssdm name="mult_V_1002"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="15">
<![CDATA[
entry:317 %sext_ln818_328 = sext i15 %mult_V_1002

]]></Node>
<StgValue><ssdm name="sext_ln818_328"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:318 %r_V_889 = sub i21 0, i21 %shl_ln1273_503

]]></Node>
<StgValue><ssdm name="r_V_889"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:319 %mult_V_1003 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_889, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1003"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:320 %shl_ln1273_505 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_267, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_505"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="21" op_0_bw="20">
<![CDATA[
entry:321 %sext_ln1273_820 = sext i20 %shl_ln1273_505

]]></Node>
<StgValue><ssdm name="sext_ln1273_820"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:322 %sub_ln1273_688 = sub i21 0, i21 %sext_ln1273_820

]]></Node>
<StgValue><ssdm name="sub_ln1273_688"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:323 %shl_ln1273_506 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_267, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_506"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="21" op_0_bw="18">
<![CDATA[
entry:324 %sext_ln1273_821 = sext i18 %shl_ln1273_506

]]></Node>
<StgValue><ssdm name="sext_ln1273_821"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:325 %r_V_890 = sub i21 %sub_ln1273_688, i21 %sext_ln1273_821

]]></Node>
<StgValue><ssdm name="r_V_890"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:326 %mult_V_1004 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_890, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1004"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16">
<![CDATA[
entry:327 %a_V_268 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7

]]></Node>
<StgValue><ssdm name="a_V_268"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="21" op_0_bw="16">
<![CDATA[
entry:328 %sext_ln1270_30 = sext i16 %a_V_268

]]></Node>
<StgValue><ssdm name="sext_ln1270_30"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:329 %shl_ln1273_507 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_268, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_507"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:330 %r_V_891 = sub i21 %shl_ln1273_507, i21 %sext_ln1270_30

]]></Node>
<StgValue><ssdm name="r_V_891"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:331 %mult_V_1005 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_891, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1005"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:332 %r_V_892 = sub i21 0, i21 %shl_ln1273_507

]]></Node>
<StgValue><ssdm name="r_V_892"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:333 %mult_V_1006 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_892, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1006"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:334 %r_V_893 = mul i21 %sext_ln1270_30, i21 11

]]></Node>
<StgValue><ssdm name="r_V_893"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:335 %mult_V_1007 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_893, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1007"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:336 %mul_ln1270_67 = mul i21 %sext_ln1270_30, i21 22

]]></Node>
<StgValue><ssdm name="mul_ln1270_67"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:337 %mult_V_1008 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_67, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1008"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16">
<![CDATA[
entry:338 %a_V_269 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6

]]></Node>
<StgValue><ssdm name="a_V_269"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="17" op_0_bw="16">
<![CDATA[
entry:339 %sext_ln1273_822 = sext i16 %a_V_269

]]></Node>
<StgValue><ssdm name="sext_ln1273_822"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="21" op_0_bw="16">
<![CDATA[
entry:340 %sext_ln1273_823 = sext i16 %a_V_269

]]></Node>
<StgValue><ssdm name="sext_ln1273_823"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:341 %shl_ln1273_508 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_269, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_508"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:342 %r_V_894 = sub i21 %shl_ln1273_508, i21 %sext_ln1273_823

]]></Node>
<StgValue><ssdm name="r_V_894"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:343 %mult_V_1009 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_894, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1009"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:344 %r_V_895 = sub i17 0, i17 %sext_ln1273_822

]]></Node>
<StgValue><ssdm name="r_V_895"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="12" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:345 %mult_V_1010 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_895, i32 5, i32 16

]]></Node>
<StgValue><ssdm name="mult_V_1010"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="13" op_0_bw="12">
<![CDATA[
entry:346 %sext_ln17_404 = sext i12 %mult_V_1010

]]></Node>
<StgValue><ssdm name="sext_ln17_404"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:347 %shl_ln1273_509 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_269, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_509"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="20" op_0_bw="19">
<![CDATA[
entry:348 %sext_ln1273_824 = sext i19 %shl_ln1273_509

]]></Node>
<StgValue><ssdm name="sext_ln1273_824"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:349 %shl_ln1273_510 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_269, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_510"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="18" op_0_bw="17">
<![CDATA[
entry:350 %sext_ln1273_825 = sext i17 %shl_ln1273_510

]]></Node>
<StgValue><ssdm name="sext_ln1273_825"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="20" op_0_bw="17">
<![CDATA[
entry:351 %sext_ln1273_826 = sext i17 %shl_ln1273_510

]]></Node>
<StgValue><ssdm name="sext_ln1273_826"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:352 %r_V_896 = sub i20 %sext_ln1273_826, i20 %sext_ln1273_824

]]></Node>
<StgValue><ssdm name="r_V_896"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:353 %mult_V_1011 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_896, i32 5, i32 19

]]></Node>
<StgValue><ssdm name="mult_V_1011"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="15">
<![CDATA[
entry:354 %sext_ln818_329 = sext i15 %mult_V_1011

]]></Node>
<StgValue><ssdm name="sext_ln818_329"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:355 %r_V_897 = sub i21 0, i21 %shl_ln1273_508

]]></Node>
<StgValue><ssdm name="r_V_897"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:356 %mult_V_1012 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_897, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1012"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:357 %r_V_898 = sub i18 0, i18 %sext_ln1273_825

]]></Node>
<StgValue><ssdm name="r_V_898"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="13" op_0_bw="13" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:358 %mult_V_1013 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_898, i32 5, i32 17

]]></Node>
<StgValue><ssdm name="mult_V_1013"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="14" op_0_bw="13">
<![CDATA[
entry:359 %sext_ln17_405 = sext i13 %mult_V_1013

]]></Node>
<StgValue><ssdm name="sext_ln17_405"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16">
<![CDATA[
entry:360 %a_V_270 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5

]]></Node>
<StgValue><ssdm name="a_V_270"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="17" op_0_bw="16">
<![CDATA[
entry:361 %sext_ln1273_827 = sext i16 %a_V_270

]]></Node>
<StgValue><ssdm name="sext_ln1273_827"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="21" op_0_bw="16">
<![CDATA[
entry:362 %sext_ln1273_828 = sext i16 %a_V_270

]]></Node>
<StgValue><ssdm name="sext_ln1273_828"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:363 %shl_ln1273_511 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_270, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_511"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:364 %r_V_899 = sub i21 %shl_ln1273_511, i21 %sext_ln1273_828

]]></Node>
<StgValue><ssdm name="r_V_899"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:365 %mult_V_1014 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_899, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1014"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:366 %shl_ln1273_512 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_270, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_512"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="21" op_0_bw="20">
<![CDATA[
entry:367 %sext_ln1273_829 = sext i20 %shl_ln1273_512

]]></Node>
<StgValue><ssdm name="sext_ln1273_829"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:368 %r_V_900 = sub i21 %sext_ln1273_829, i21 %sext_ln1273_828

]]></Node>
<StgValue><ssdm name="r_V_900"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:369 %mult_V_1015 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_900, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1015"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:370 %r_V_901 = sub i21 0, i21 %shl_ln1273_511

]]></Node>
<StgValue><ssdm name="r_V_901"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:371 %mult_V_1016 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_901, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1016"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:372 %shl_ln1273_513 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_270, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_513"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="18" op_0_bw="17">
<![CDATA[
entry:373 %sext_ln1273_830 = sext i17 %shl_ln1273_513

]]></Node>
<StgValue><ssdm name="sext_ln1273_830"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:374 %r_V_902 = sub i18 0, i18 %sext_ln1273_830

]]></Node>
<StgValue><ssdm name="r_V_902"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="13" op_0_bw="13" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:375 %mult_V_1017 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_902, i32 5, i32 17

]]></Node>
<StgValue><ssdm name="mult_V_1017"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="14" op_0_bw="13">
<![CDATA[
entry:376 %sext_ln17_406 = sext i13 %mult_V_1017

]]></Node>
<StgValue><ssdm name="sext_ln17_406"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:377 %r_V_903 = sub i17 0, i17 %sext_ln1273_827

]]></Node>
<StgValue><ssdm name="r_V_903"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="12" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:378 %mult_V_1018 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_903, i32 5, i32 16

]]></Node>
<StgValue><ssdm name="mult_V_1018"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="13" op_0_bw="12">
<![CDATA[
entry:379 %sext_ln17_407 = sext i12 %mult_V_1018

]]></Node>
<StgValue><ssdm name="sext_ln17_407"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="16">
<![CDATA[
entry:380 %a_V_271 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4

]]></Node>
<StgValue><ssdm name="a_V_271"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="21" op_0_bw="16">
<![CDATA[
entry:381 %sext_ln1273_831 = sext i16 %a_V_271

]]></Node>
<StgValue><ssdm name="sext_ln1273_831"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:382 %shl_ln1273_514 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_271, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_514"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:383 %r_V_904 = sub i21 %shl_ln1273_514, i21 %sext_ln1273_831

]]></Node>
<StgValue><ssdm name="r_V_904"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:384 %mult_V_1019 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_904, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1019"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:385 %r_V_905 = sub i21 0, i21 %shl_ln1273_514

]]></Node>
<StgValue><ssdm name="r_V_905"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:386 %mult_V_1020 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_905, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1020"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16">
<![CDATA[
entry:387 %a_V_272 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3

]]></Node>
<StgValue><ssdm name="a_V_272"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="21" op_0_bw="16">
<![CDATA[
entry:388 %sext_ln1270_31 = sext i16 %a_V_272

]]></Node>
<StgValue><ssdm name="sext_ln1270_31"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:389 %shl_ln1273_515 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_272, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_515"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:390 %r_V_906 = sub i21 %shl_ln1273_515, i21 %sext_ln1270_31

]]></Node>
<StgValue><ssdm name="r_V_906"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:391 %mult_V_1021 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_906, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1021"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:392 %r_V_907 = sub i21 0, i21 %shl_ln1273_515

]]></Node>
<StgValue><ssdm name="r_V_907"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:393 %mult_V_1022 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_907, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1022"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:394 %mul_ln1270_68 = mul i21 %sext_ln1270_31, i21 26

]]></Node>
<StgValue><ssdm name="mul_ln1270_68"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:395 %mult_V_1023 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_68, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1023"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="16">
<![CDATA[
entry:396 %a_V_273 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2

]]></Node>
<StgValue><ssdm name="a_V_273"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="21" op_0_bw="16">
<![CDATA[
entry:397 %sext_ln1270_32 = sext i16 %a_V_273

]]></Node>
<StgValue><ssdm name="sext_ln1270_32"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:398 %shl_ln1273_516 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_273, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_516"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="21" op_0_bw="20">
<![CDATA[
entry:399 %sext_ln1273_832 = sext i20 %shl_ln1273_516

]]></Node>
<StgValue><ssdm name="sext_ln1273_832"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:400 %r_V_908 = sub i21 %sext_ln1273_832, i21 %sext_ln1270_32

]]></Node>
<StgValue><ssdm name="r_V_908"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:401 %mult_V_1024 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_908, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1024"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:402 %shl_ln1273_517 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_273, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_517"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:403 %r_V_909 = sub i21 %shl_ln1273_517, i21 %sext_ln1270_32

]]></Node>
<StgValue><ssdm name="r_V_909"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:404 %mult_V_1025 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_909, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1025"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:405 %mul_ln1270_69 = mul i21 %sext_ln1270_32, i21 21

]]></Node>
<StgValue><ssdm name="mul_ln1270_69"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:406 %mult_V_1026 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_69, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1026"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:407 %r_V_910 = sub i21 0, i21 %shl_ln1273_517

]]></Node>
<StgValue><ssdm name="r_V_910"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:408 %mult_V_1027 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_910, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1027"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16">
<![CDATA[
entry:409 %a_V_274 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1

]]></Node>
<StgValue><ssdm name="a_V_274"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="21" op_0_bw="16">
<![CDATA[
entry:410 %sext_ln1273_833 = sext i16 %a_V_274

]]></Node>
<StgValue><ssdm name="sext_ln1273_833"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:411 %shl_ln1273_518 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_274, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_518"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:412 %r_V_911 = sub i21 0, i21 %shl_ln1273_518

]]></Node>
<StgValue><ssdm name="r_V_911"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:413 %mult_V_1028 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_911, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1028"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:414 %r_V_912 = sub i21 %shl_ln1273_518, i21 %sext_ln1273_833

]]></Node>
<StgValue><ssdm name="r_V_912"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:415 %mult_V_1029 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_912, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1029"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="16">
<![CDATA[
entry:416 %a_V_275 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9

]]></Node>
<StgValue><ssdm name="a_V_275"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="17" op_0_bw="16">
<![CDATA[
entry:417 %sext_ln1273_834 = sext i16 %a_V_275

]]></Node>
<StgValue><ssdm name="sext_ln1273_834"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="21" op_0_bw="16">
<![CDATA[
entry:418 %sext_ln1273_835 = sext i16 %a_V_275

]]></Node>
<StgValue><ssdm name="sext_ln1273_835"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="19" op_0_bw="16">
<![CDATA[
entry:419 %sext_ln1273_836 = sext i16 %a_V_275

]]></Node>
<StgValue><ssdm name="sext_ln1273_836"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:420 %shl_ln1273_519 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_275, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_519"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="19" op_0_bw="18">
<![CDATA[
entry:421 %sext_ln1273_837 = sext i18 %shl_ln1273_519

]]></Node>
<StgValue><ssdm name="sext_ln1273_837"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:422 %sub_ln1273_711 = sub i19 0, i19 %sext_ln1273_837

]]></Node>
<StgValue><ssdm name="sub_ln1273_711"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:423 %r_V_913 = sub i19 %sub_ln1273_711, i19 %sext_ln1273_836

]]></Node>
<StgValue><ssdm name="r_V_913"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:424 %mult_V_1030 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_913, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="mult_V_1030"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="15" op_0_bw="14">
<![CDATA[
entry:425 %sext_ln17_408 = sext i14 %mult_V_1030

]]></Node>
<StgValue><ssdm name="sext_ln17_408"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:426 %shl_ln1273_520 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_275, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_520"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:427 %r_V_914 = sub i21 0, i21 %shl_ln1273_520

]]></Node>
<StgValue><ssdm name="r_V_914"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:428 %mult_V_1031 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_914, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1031"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:429 %r_V_915 = sub i21 %shl_ln1273_520, i21 %sext_ln1273_835

]]></Node>
<StgValue><ssdm name="r_V_915"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:430 %mult_V_1032 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_915, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_1032"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:431 %r_V_916 = sub i17 0, i17 %sext_ln1273_834

]]></Node>
<StgValue><ssdm name="r_V_916"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="12" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:432 %mult_V_1033 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_916, i32 5, i32 16

]]></Node>
<StgValue><ssdm name="mult_V_1033"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="13" op_0_bw="12">
<![CDATA[
entry:433 %sext_ln17_409 = sext i12 %mult_V_1033

]]></Node>
<StgValue><ssdm name="sext_ln17_409"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:441 %add_ln813_1041 = add i13 %sext_ln17_404, i13 8096

]]></Node>
<StgValue><ssdm name="add_ln813_1041"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:461 %add_ln813_1060 = add i12 %sext_ln17_403, i12 3936

]]></Node>
<StgValue><ssdm name="add_ln813_1060"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="12">
<![CDATA[
entry:462 %sext_ln813_311 = sext i12 %add_ln813_1060

]]></Node>
<StgValue><ssdm name="sext_ln813_311"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:463 %add_ln813_1061 = add i16 %sext_ln813_311, i16 %mult_V_1021

]]></Node>
<StgValue><ssdm name="add_ln813_1061"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:474 %add_ln813_1072 = add i16 %mult_V_1006, i16 %mult_V_1020

]]></Node>
<StgValue><ssdm name="add_ln813_1072"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:475 %add_ln813_1073 = add i16 %mult_V_1025, i16 64512

]]></Node>
<StgValue><ssdm name="add_ln813_1073"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:476 %add_ln813_1074 = add i16 %add_ln813_1073, i16 %add_ln813_1072

]]></Node>
<StgValue><ssdm name="add_ln813_1074"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:490 %add_ln813_1088 = add i16 %mult_V_1015, i16 %mult_V_1024

]]></Node>
<StgValue><ssdm name="add_ln813_1088"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:491 %add_ln813_1089 = add i16 %sext_ln818_322, i16 800

]]></Node>
<StgValue><ssdm name="add_ln813_1089"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:492 %add_ln813_1090 = add i16 %add_ln813_1089, i16 %mult_V_1028

]]></Node>
<StgValue><ssdm name="add_ln813_1090"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:493 %add_ln813_1091 = add i16 %add_ln813_1090, i16 %add_ln813_1088

]]></Node>
<StgValue><ssdm name="add_ln813_1091"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:506 %add_ln813_1104 = add i16 %mult_V_1021, i16 %mult_V_1025

]]></Node>
<StgValue><ssdm name="add_ln813_1104"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:507 %add_ln813_1105 = add i12 %sext_ln17_400, i12 96

]]></Node>
<StgValue><ssdm name="add_ln813_1105"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="12">
<![CDATA[
entry:508 %sext_ln813_312 = sext i12 %add_ln813_1105

]]></Node>
<StgValue><ssdm name="sext_ln813_312"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:509 %add_ln813_1106 = add i16 %sext_ln813_312, i16 %mult_V_1029

]]></Node>
<StgValue><ssdm name="add_ln813_1106"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:510 %add_ln813_1107 = add i16 %add_ln813_1106, i16 %add_ln813_1104

]]></Node>
<StgValue><ssdm name="add_ln813_1107"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:521 %add_ln813_1118 = add i16 %sext_ln818_325, i16 %sext_ln818_327

]]></Node>
<StgValue><ssdm name="add_ln813_1118"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:522 %add_ln813_1119 = add i16 %sext_ln818_328, i16 65312

]]></Node>
<StgValue><ssdm name="add_ln813_1119"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:523 %add_ln813_1120 = add i16 %add_ln813_1119, i16 %add_ln813_1118

]]></Node>
<StgValue><ssdm name="add_ln813_1120"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:533 %add_ln813_1130 = add i16 %mult_V_1022, i16 %mult_V_1027

]]></Node>
<StgValue><ssdm name="add_ln813_1130"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:534 %add_ln813_1131 = add i16 %mult_V_1028, i16 64512

]]></Node>
<StgValue><ssdm name="add_ln813_1131"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:535 %add_ln813_1132 = add i16 %add_ln813_1131, i16 %add_ln813_1130

]]></Node>
<StgValue><ssdm name="add_ln813_1132"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:547 %add_ln813_1144 = add i16 %mult_V_1009, i16 %mult_V_1025

]]></Node>
<StgValue><ssdm name="add_ln813_1144"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:548 %add_ln813_1145 = add i16 %mult_V_1029, i16 64608

]]></Node>
<StgValue><ssdm name="add_ln813_1145"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:549 %add_ln813_1146 = add i16 %add_ln813_1145, i16 %add_ln813_1144

]]></Node>
<StgValue><ssdm name="add_ln813_1146"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:554 %add_ln813_1151 = add i16 %mult_V_946, i16 %mult_V_954

]]></Node>
<StgValue><ssdm name="add_ln813_1151"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:555 %add_ln813_1152 = add i16 %mult_V_960, i16 %mult_V_971

]]></Node>
<StgValue><ssdm name="add_ln813_1152"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:556 %add_ln813_1153 = add i16 %add_ln813_1152, i16 %add_ln813_1151

]]></Node>
<StgValue><ssdm name="add_ln813_1153"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:559 %add_ln813_1156 = add i16 %mult_V_1019, i16 %mult_V_1021

]]></Node>
<StgValue><ssdm name="add_ln813_1156"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:561 %add_ln813_1158 = add i16 %mult_V_1029, i16 %sext_ln818_324

]]></Node>
<StgValue><ssdm name="add_ln813_1158"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:562 %add_ln813_1159 = add i15 %sext_ln17_408, i15 896

]]></Node>
<StgValue><ssdm name="add_ln813_1159"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="15">
<![CDATA[
entry:563 %sext_ln813_313 = sext i15 %add_ln813_1159

]]></Node>
<StgValue><ssdm name="sext_ln813_313"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:564 %add_ln813_1160 = add i16 %sext_ln813_313, i16 %add_ln813_1158

]]></Node>
<StgValue><ssdm name="add_ln813_1160"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:574 %add_ln813_1170 = add i16 %mult_V_1020, i16 %mult_V_1031

]]></Node>
<StgValue><ssdm name="add_ln813_1170"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:575 %add_ln813_1171 = add i13 %sext_ln17_401, i13 544

]]></Node>
<StgValue><ssdm name="add_ln813_1171"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="13">
<![CDATA[
entry:576 %sext_ln813_314 = sext i13 %add_ln813_1171

]]></Node>
<StgValue><ssdm name="sext_ln813_314"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:577 %add_ln813_1172 = add i16 %sext_ln813_314, i16 %add_ln813_1170

]]></Node>
<StgValue><ssdm name="add_ln813_1172"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:590 %add_ln813_1185 = add i16 %mult_V_1016, i16 %mult_V_1020

]]></Node>
<StgValue><ssdm name="add_ln813_1185"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:591 %add_ln813_1186 = add i16 %sext_ln818_329, i16 64512

]]></Node>
<StgValue><ssdm name="add_ln813_1186"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:592 %add_ln813_1187 = add i16 %add_ln813_1186, i16 %mult_V_1032

]]></Node>
<StgValue><ssdm name="add_ln813_1187"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:593 %add_ln813_1188 = add i16 %add_ln813_1187, i16 %add_ln813_1185

]]></Node>
<StgValue><ssdm name="add_ln813_1188"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:603 %add_ln813_1198 = add i16 %mult_V_1021, i16 %mult_V_1027

]]></Node>
<StgValue><ssdm name="add_ln813_1198"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:604 %add_ln813_1199 = add i16 %mult_V_1028, i16 %mult_V_1032

]]></Node>
<StgValue><ssdm name="add_ln813_1199"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:606 %add_ln813_1201 = add i16 %sext_ln818_321, i16 %sext_ln818_323

]]></Node>
<StgValue><ssdm name="add_ln813_1201"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:607 %add_ln813_1202 = add i14 %sext_ln17_405, i14 15360

]]></Node>
<StgValue><ssdm name="add_ln813_1202"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="14">
<![CDATA[
entry:608 %sext_ln813_315 = sext i14 %add_ln813_1202

]]></Node>
<StgValue><ssdm name="sext_ln813_315"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:609 %add_ln813_1203 = add i16 %sext_ln813_315, i16 %add_ln813_1201

]]></Node>
<StgValue><ssdm name="add_ln813_1203"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:618 %add_ln813_1212 = add i16 %mult_V_990, i16 %mult_V_1004

]]></Node>
<StgValue><ssdm name="add_ln813_1212"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:621 %add_ln813_1215 = add i16 %mult_V_1028, i16 %mult_V_1031

]]></Node>
<StgValue><ssdm name="add_ln813_1215"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:622 %add_ln813_1216 = add i16 %sext_ln818, i16 64512

]]></Node>
<StgValue><ssdm name="add_ln813_1216"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:623 %add_ln813_1217 = add i16 %add_ln813_1216, i16 %add_ln813_1215

]]></Node>
<StgValue><ssdm name="add_ln813_1217"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:633 %add_ln813_1227 = add i15 %sext_ln17, i15 %sext_ln17_398

]]></Node>
<StgValue><ssdm name="add_ln813_1227"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:635 %add_ln813_1228 = add i14 %sext_ln17_397, i14 %sext_ln17_406

]]></Node>
<StgValue><ssdm name="add_ln813_1228"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:638 %add_ln813_1230 = add i13 %sext_ln17_399, i13 %sext_ln17_402

]]></Node>
<StgValue><ssdm name="add_ln813_1230"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="14" op_0_bw="13">
<![CDATA[
entry:639 %sext_ln813_318 = sext i13 %add_ln813_1230

]]></Node>
<StgValue><ssdm name="sext_ln813_318"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:640 %add_ln813_1231 = add i13 %sext_ln17_409, i13 7968

]]></Node>
<StgValue><ssdm name="add_ln813_1231"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="14" op_0_bw="13">
<![CDATA[
entry:641 %sext_ln813_319 = sext i13 %add_ln813_1231

]]></Node>
<StgValue><ssdm name="sext_ln813_319"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:642 %add_ln813_1232 = add i14 %sext_ln813_319, i14 %sext_ln813_318

]]></Node>
<StgValue><ssdm name="add_ln813_1232"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:648 %add_ln813_1237 = add i16 %mult_V_979, i16 %mult_V_980

]]></Node>
<StgValue><ssdm name="add_ln813_1237"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:649 %add_ln813_1238 = add i16 %add_ln813_1237, i16 %mult_V_974

]]></Node>
<StgValue><ssdm name="add_ln813_1238"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:653 %add_ln813_1242 = add i13 %sext_ln17_407, i13 544

]]></Node>
<StgValue><ssdm name="add_ln813_1242"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="13">
<![CDATA[
entry:654 %sext_ln813_321 = sext i13 %add_ln813_1242

]]></Node>
<StgValue><ssdm name="sext_ln813_321"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:655 %add_ln813_1243 = add i16 %sext_ln813_321, i16 %mult_V_1032

]]></Node>
<StgValue><ssdm name="add_ln813_1243"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:1 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 205, void @empty_12, void @empty, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:4 %shl_ln = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:5 %r_V = sub i21 %shl_ln, i21 %sext_ln1270

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %mult_V = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:7 %r_V_820 = sub i21 0, i21 %shl_ln

]]></Node>
<StgValue><ssdm name="r_V_820"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %mult_V_923 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_820, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_923"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:9 %shl_ln1273_s = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_s"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="21" op_0_bw="20">
<![CDATA[
entry:10 %sext_ln1273 = sext i20 %shl_ln1273_s

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:11 %shl_ln1273_456 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_456"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="21" op_0_bw="17">
<![CDATA[
entry:12 %sext_ln1273_765 = sext i17 %shl_ln1273_456

]]></Node>
<StgValue><ssdm name="sext_ln1273_765"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:13 %r_V_821 = sub i21 %sext_ln1273, i21 %sext_ln1273_765

]]></Node>
<StgValue><ssdm name="r_V_821"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %mult_V_924 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_821, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_924"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="21" op_0_bw="16">
<![CDATA[
entry:44 %sext_ln1273_770 = sext i16 %a_V_252

]]></Node>
<StgValue><ssdm name="sext_ln1273_770"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:45 %shl_ln1273_460 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_252, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_460"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:46 %r_V_828 = sub i21 0, i21 %shl_ln1273_460

]]></Node>
<StgValue><ssdm name="r_V_828"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:47 %mult_V_933 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_828, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_933"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:48 %r_V_829 = sub i21 %shl_ln1273_460, i21 %sext_ln1273_770

]]></Node>
<StgValue><ssdm name="r_V_829"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:49 %mult_V_934 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_829, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_934"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16">
<![CDATA[
entry:65 %a_V_254 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4

]]></Node>
<StgValue><ssdm name="a_V_254"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="21" op_0_bw="16">
<![CDATA[
entry:66 %sext_ln1273_772 = sext i16 %a_V_254

]]></Node>
<StgValue><ssdm name="sext_ln1273_772"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:67 %shl_ln1273_463 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_254, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_463"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:68 %r_V_833 = sub i21 0, i21 %shl_ln1273_463

]]></Node>
<StgValue><ssdm name="r_V_833"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:69 %mult_V_939 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_833, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_939"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:70 %r_V_834 = sub i21 %shl_ln1273_463, i21 %sext_ln1273_772

]]></Node>
<StgValue><ssdm name="r_V_834"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:71 %mult_V_940 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_834, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_940"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:72 %shl_ln1273_464 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_254, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_464"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="21" op_0_bw="20">
<![CDATA[
entry:73 %sext_ln1273_773 = sext i20 %shl_ln1273_464

]]></Node>
<StgValue><ssdm name="sext_ln1273_773"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:74 %sub_ln1273_633 = sub i21 0, i21 %sext_ln1273_773

]]></Node>
<StgValue><ssdm name="sub_ln1273_633"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:75 %shl_ln1273_465 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_254, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_465"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="21" op_0_bw="17">
<![CDATA[
entry:76 %sext_ln1273_774 = sext i17 %shl_ln1273_465

]]></Node>
<StgValue><ssdm name="sext_ln1273_774"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:77 %r_V_835 = sub i21 %sub_ln1273_633, i21 %sext_ln1273_774

]]></Node>
<StgValue><ssdm name="r_V_835"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:78 %mult_V_941 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_835, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_941"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="21" op_0_bw="16">
<![CDATA[
entry:103 %sext_ln1273_779 = sext i16 %a_V_257

]]></Node>
<StgValue><ssdm name="sext_ln1273_779"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:104 %shl_ln1273_470 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_257, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_470"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:105 %r_V_841 = sub i21 0, i21 %shl_ln1273_470

]]></Node>
<StgValue><ssdm name="r_V_841"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:106 %mult_V_948 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_841, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_948"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:107 %r_V_842 = sub i21 %shl_ln1273_470, i21 %sext_ln1273_779

]]></Node>
<StgValue><ssdm name="r_V_842"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:108 %mult_V_949 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_842, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_949"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="21" op_0_bw="16">
<![CDATA[
entry:121 %sext_ln1273_783 = sext i16 %a_V_258

]]></Node>
<StgValue><ssdm name="sext_ln1273_783"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:122 %shl_ln1273_473 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_258, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1273_473"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:123 %r_V_845 = sub i21 0, i21 %shl_ln1273_473

]]></Node>
<StgValue><ssdm name="r_V_845"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:124 %mult_V_952 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_845, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_952"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:139 %r_V_848 = sub i21 %shl_ln1273_473, i21 %sext_ln1273_783

]]></Node>
<StgValue><ssdm name="r_V_848"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:140 %mult_V_955 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_848, i32 5, i32 20

]]></Node>
<StgValue><ssdm name="mult_V_955"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="15">
<![CDATA[
entry:266 %sext_ln818_326 = sext i15 %mult_V_988

]]></Node>
<StgValue><ssdm name="sext_ln818_326"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:434 %add_ln813 = add i16 %mult_V_927, i16 %mult_V_936

]]></Node>
<StgValue><ssdm name="add_ln813"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:435 %add_ln813_1035 = add i16 %add_ln813, i16 %mult_V

]]></Node>
<StgValue><ssdm name="add_ln813_1035"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:436 %add_ln813_1036 = add i16 %mult_V_942, i16 %mult_V_959

]]></Node>
<StgValue><ssdm name="add_ln813_1036"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:437 %add_ln813_1037 = add i16 %add_ln813_1036, i16 %mult_V_939

]]></Node>
<StgValue><ssdm name="add_ln813_1037"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:438 %add_ln813_1038 = add i16 %add_ln813_1037, i16 %add_ln813_1035

]]></Node>
<StgValue><ssdm name="add_ln813_1038"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:439 %add_ln813_1039 = add i16 %mult_V_977, i16 %mult_V_995

]]></Node>
<StgValue><ssdm name="add_ln813_1039"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:440 %add_ln813_1040 = add i16 %add_ln813_1039, i16 %mult_V_963

]]></Node>
<StgValue><ssdm name="add_ln813_1040"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="13">
<![CDATA[
entry:442 %sext_ln813 = sext i13 %add_ln813_1041

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:443 %add_ln813_1042 = add i16 %sext_ln813, i16 %mult_V_1001

]]></Node>
<StgValue><ssdm name="add_ln813_1042"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:444 %add_ln813_1043 = add i16 %add_ln813_1042, i16 %add_ln813_1040

]]></Node>
<StgValue><ssdm name="add_ln813_1043"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:445 %add_ln813_1044 = add i16 %add_ln813_1043, i16 %add_ln813_1038

]]></Node>
<StgValue><ssdm name="add_ln813_1044"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:446 %add_ln813_1045 = add i16 %mult_V_932, i16 %mult_V_936

]]></Node>
<StgValue><ssdm name="add_ln813_1045"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:447 %add_ln813_1046 = add i16 %add_ln813_1045, i16 %mult_V_925

]]></Node>
<StgValue><ssdm name="add_ln813_1046"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:448 %add_ln813_1047 = add i16 %mult_V_945, i16 %mult_V_949

]]></Node>
<StgValue><ssdm name="add_ln813_1047"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:449 %add_ln813_1048 = add i16 %add_ln813_1047, i16 %mult_V_940

]]></Node>
<StgValue><ssdm name="add_ln813_1048"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:450 %add_ln813_1049 = add i16 %add_ln813_1048, i16 %add_ln813_1046

]]></Node>
<StgValue><ssdm name="add_ln813_1049"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:451 %add_ln813_1050 = add i16 %mult_V_968, i16 %mult_V_983

]]></Node>
<StgValue><ssdm name="add_ln813_1050"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:452 %add_ln813_1051 = add i16 %add_ln813_1050, i16 %mult_V_957

]]></Node>
<StgValue><ssdm name="add_ln813_1051"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:453 %add_ln813_1052 = add i16 %mult_V_1012, i16 608

]]></Node>
<StgValue><ssdm name="add_ln813_1052"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:454 %add_ln813_1053 = add i16 %add_ln813_1052, i16 %mult_V_1006

]]></Node>
<StgValue><ssdm name="add_ln813_1053"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:455 %add_ln813_1054 = add i16 %add_ln813_1053, i16 %add_ln813_1051

]]></Node>
<StgValue><ssdm name="add_ln813_1054"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:456 %add_ln813_1055 = add i16 %add_ln813_1054, i16 %add_ln813_1049

]]></Node>
<StgValue><ssdm name="add_ln813_1055"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:457 %add_ln813_1056 = add i16 %mult_V_952, i16 %mult_V_957

]]></Node>
<StgValue><ssdm name="add_ln813_1056"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:458 %add_ln813_1057 = add i16 %mult_V_969, i16 %mult_V_992

]]></Node>
<StgValue><ssdm name="add_ln813_1057"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:459 %add_ln813_1058 = add i16 %add_ln813_1057, i16 %add_ln813_1056

]]></Node>
<StgValue><ssdm name="add_ln813_1058"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:460 %add_ln813_1059 = add i16 %mult_V_1005, i16 %mult_V_1014

]]></Node>
<StgValue><ssdm name="add_ln813_1059"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:464 %add_ln813_1062 = add i16 %add_ln813_1061, i16 %add_ln813_1059

]]></Node>
<StgValue><ssdm name="add_ln813_1062"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:465 %add_ln813_1063 = add i16 %add_ln813_1062, i16 %add_ln813_1058

]]></Node>
<StgValue><ssdm name="add_ln813_1063"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:466 %add_ln813_1064 = add i16 %mult_V_926, i16 %mult_V_947

]]></Node>
<StgValue><ssdm name="add_ln813_1064"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:467 %add_ln813_1065 = add i16 %add_ln813_1064, i16 %mult_V_923

]]></Node>
<StgValue><ssdm name="add_ln813_1065"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:468 %add_ln813_1066 = add i16 %mult_V_961, i16 %mult_V_969

]]></Node>
<StgValue><ssdm name="add_ln813_1066"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:469 %add_ln813_1067 = add i16 %mult_V_980, i16 %mult_V_986

]]></Node>
<StgValue><ssdm name="add_ln813_1067"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:470 %add_ln813_1068 = add i16 %add_ln813_1067, i16 %add_ln813_1066

]]></Node>
<StgValue><ssdm name="add_ln813_1068"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:471 %add_ln813_1069 = add i16 %add_ln813_1068, i16 %add_ln813_1065

]]></Node>
<StgValue><ssdm name="add_ln813_1069"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:472 %add_ln813_1070 = add i16 %mult_V_994, i16 %mult_V_1003

]]></Node>
<StgValue><ssdm name="add_ln813_1070"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:473 %add_ln813_1071 = add i16 %add_ln813_1070, i16 %mult_V_989

]]></Node>
<StgValue><ssdm name="add_ln813_1071"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:477 %add_ln813_1075 = add i16 %add_ln813_1074, i16 %add_ln813_1071

]]></Node>
<StgValue><ssdm name="add_ln813_1075"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:478 %add_ln813_1076 = add i16 %add_ln813_1075, i16 %add_ln813_1069

]]></Node>
<StgValue><ssdm name="add_ln813_1076"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:479 %add_ln813_1077 = add i16 %mult_V_929, i16 %mult_V_933

]]></Node>
<StgValue><ssdm name="add_ln813_1077"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:480 %add_ln813_1078 = add i16 %mult_V_942, i16 %mult_V_946

]]></Node>
<StgValue><ssdm name="add_ln813_1078"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:481 %add_ln813_1079 = add i16 %add_ln813_1078, i16 %add_ln813_1077

]]></Node>
<StgValue><ssdm name="add_ln813_1079"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:482 %add_ln813_1080 = add i16 %mult_V_948, i16 %mult_V_958

]]></Node>
<StgValue><ssdm name="add_ln813_1080"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:483 %add_ln813_1081 = add i16 %mult_V_975, i16 %mult_V_984

]]></Node>
<StgValue><ssdm name="add_ln813_1081"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:484 %add_ln813_1082 = add i16 %add_ln813_1081, i16 %mult_V_970

]]></Node>
<StgValue><ssdm name="add_ln813_1082"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:485 %add_ln813_1083 = add i16 %add_ln813_1082, i16 %add_ln813_1080

]]></Node>
<StgValue><ssdm name="add_ln813_1083"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:486 %add_ln813_1084 = add i16 %add_ln813_1083, i16 %add_ln813_1079

]]></Node>
<StgValue><ssdm name="add_ln813_1084"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:487 %add_ln813_1085 = add i16 %mult_V_993, i16 %mult_V_1001

]]></Node>
<StgValue><ssdm name="add_ln813_1085"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:488 %add_ln813_1086 = add i16 %mult_V_1005, i16 %mult_V_1009

]]></Node>
<StgValue><ssdm name="add_ln813_1086"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:489 %add_ln813_1087 = add i16 %add_ln813_1086, i16 %add_ln813_1085

]]></Node>
<StgValue><ssdm name="add_ln813_1087"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:494 %add_ln813_1092 = add i16 %add_ln813_1091, i16 %add_ln813_1087

]]></Node>
<StgValue><ssdm name="add_ln813_1092"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:495 %add_ln813_1093 = add i16 %add_ln813_1092, i16 %add_ln813_1084

]]></Node>
<StgValue><ssdm name="add_ln813_1093"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:496 %add_ln813_1094 = add i16 %mult_V_926, i16 %mult_V_930

]]></Node>
<StgValue><ssdm name="add_ln813_1094"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:497 %add_ln813_1095 = add i16 %mult_V_939, i16 %mult_V_942

]]></Node>
<StgValue><ssdm name="add_ln813_1095"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:498 %add_ln813_1096 = add i16 %add_ln813_1095, i16 %add_ln813_1094

]]></Node>
<StgValue><ssdm name="add_ln813_1096"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:499 %add_ln813_1097 = add i16 %mult_V_948, i16 %mult_V_957

]]></Node>
<StgValue><ssdm name="add_ln813_1097"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:500 %add_ln813_1098 = add i16 %mult_V_976, i16 %mult_V_980

]]></Node>
<StgValue><ssdm name="add_ln813_1098"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:501 %add_ln813_1099 = add i16 %add_ln813_1098, i16 %add_ln813_1097

]]></Node>
<StgValue><ssdm name="add_ln813_1099"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:502 %add_ln813_1100 = add i16 %add_ln813_1099, i16 %add_ln813_1096

]]></Node>
<StgValue><ssdm name="add_ln813_1100"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:503 %add_ln813_1101 = add i16 %mult_V_989, i16 %mult_V_994

]]></Node>
<StgValue><ssdm name="add_ln813_1101"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:504 %add_ln813_1102 = add i16 %mult_V_1006, i16 %mult_V_1009

]]></Node>
<StgValue><ssdm name="add_ln813_1102"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:505 %add_ln813_1103 = add i16 %add_ln813_1102, i16 %add_ln813_1101

]]></Node>
<StgValue><ssdm name="add_ln813_1103"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:511 %add_ln813_1108 = add i16 %add_ln813_1107, i16 %add_ln813_1103

]]></Node>
<StgValue><ssdm name="add_ln813_1108"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:512 %add_ln813_1109 = add i16 %add_ln813_1108, i16 %add_ln813_1100

]]></Node>
<StgValue><ssdm name="add_ln813_1109"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:513 %add_ln813_1110 = add i16 %mult_V_942, i16 %mult_V_948

]]></Node>
<StgValue><ssdm name="add_ln813_1110"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:514 %add_ln813_1111 = add i16 %add_ln813_1110, i16 %mult_V_939

]]></Node>
<StgValue><ssdm name="add_ln813_1111"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:515 %add_ln813_1112 = add i16 %mult_V_959, i16 %mult_V_966

]]></Node>
<StgValue><ssdm name="add_ln813_1112"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:516 %add_ln813_1113 = add i16 %mult_V_976, i16 %mult_V_981

]]></Node>
<StgValue><ssdm name="add_ln813_1113"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:517 %add_ln813_1114 = add i16 %add_ln813_1113, i16 %add_ln813_1112

]]></Node>
<StgValue><ssdm name="add_ln813_1114"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:518 %add_ln813_1115 = add i16 %add_ln813_1114, i16 %add_ln813_1111

]]></Node>
<StgValue><ssdm name="add_ln813_1115"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:519 %add_ln813_1116 = add i16 %mult_V_1026, i16 %mult_V_1029

]]></Node>
<StgValue><ssdm name="add_ln813_1116"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:520 %add_ln813_1117 = add i16 %add_ln813_1116, i16 %mult_V_1014

]]></Node>
<StgValue><ssdm name="add_ln813_1117"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:524 %add_ln813_1121 = add i16 %add_ln813_1120, i16 %add_ln813_1117

]]></Node>
<StgValue><ssdm name="add_ln813_1121"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:525 %add_ln813_1122 = add i16 %add_ln813_1121, i16 %add_ln813_1115

]]></Node>
<StgValue><ssdm name="add_ln813_1122"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:526 %add_ln813_1123 = add i16 %mult_V_936, i16 %mult_V_940

]]></Node>
<StgValue><ssdm name="add_ln813_1123"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:527 %add_ln813_1124 = add i16 %add_ln813_1123, i16 %mult_V_927

]]></Node>
<StgValue><ssdm name="add_ln813_1124"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:528 %add_ln813_1125 = add i16 %mult_V_969, i16 %mult_V_989

]]></Node>
<StgValue><ssdm name="add_ln813_1125"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:529 %add_ln813_1126 = add i16 %add_ln813_1125, i16 %mult_V_949

]]></Node>
<StgValue><ssdm name="add_ln813_1126"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:530 %add_ln813_1127 = add i16 %add_ln813_1126, i16 %add_ln813_1124

]]></Node>
<StgValue><ssdm name="add_ln813_1127"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:531 %add_ln813_1128 = add i16 %mult_V_1003, i16 %mult_V_1012

]]></Node>
<StgValue><ssdm name="add_ln813_1128"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:532 %add_ln813_1129 = add i16 %add_ln813_1128, i16 %mult_V_998

]]></Node>
<StgValue><ssdm name="add_ln813_1129"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:536 %add_ln813_1133 = add i16 %add_ln813_1132, i16 %add_ln813_1129

]]></Node>
<StgValue><ssdm name="add_ln813_1133"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:537 %add_ln813_1134 = add i16 %add_ln813_1133, i16 %add_ln813_1127

]]></Node>
<StgValue><ssdm name="add_ln813_1134"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:538 %add_ln813_1135 = add i16 %mult_V_930, i16 %mult_V_937

]]></Node>
<StgValue><ssdm name="add_ln813_1135"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:539 %add_ln813_1136 = add i16 %add_ln813_1135, i16 %mult_V_923

]]></Node>
<StgValue><ssdm name="add_ln813_1136"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:540 %add_ln813_1137 = add i16 %mult_V_939, i16 %mult_V_946

]]></Node>
<StgValue><ssdm name="add_ln813_1137"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:541 %add_ln813_1138 = add i16 %mult_V_959, i16 %mult_V_968

]]></Node>
<StgValue><ssdm name="add_ln813_1138"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:542 %add_ln813_1139 = add i16 %add_ln813_1138, i16 %add_ln813_1137

]]></Node>
<StgValue><ssdm name="add_ln813_1139"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:543 %add_ln813_1140 = add i16 %add_ln813_1139, i16 %add_ln813_1136

]]></Node>
<StgValue><ssdm name="add_ln813_1140"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:544 %add_ln813_1141 = add i16 %mult_V_969, i16 %mult_V_977

]]></Node>
<StgValue><ssdm name="add_ln813_1141"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:545 %add_ln813_1142 = add i16 %mult_V_981, i16 %mult_V_984

]]></Node>
<StgValue><ssdm name="add_ln813_1142"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:546 %add_ln813_1143 = add i16 %add_ln813_1142, i16 %add_ln813_1141

]]></Node>
<StgValue><ssdm name="add_ln813_1143"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:550 %add_ln813_1147 = add i16 %add_ln813_1146, i16 %add_ln813_1143

]]></Node>
<StgValue><ssdm name="add_ln813_1147"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:551 %add_ln813_1148 = add i16 %add_ln813_1147, i16 %add_ln813_1140

]]></Node>
<StgValue><ssdm name="add_ln813_1148"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:552 %add_ln813_1149 = add i16 %mult_V_937, i16 %mult_V_939

]]></Node>
<StgValue><ssdm name="add_ln813_1149"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:553 %add_ln813_1150 = add i16 %add_ln813_1149, i16 %add_ln813_1094

]]></Node>
<StgValue><ssdm name="add_ln813_1150"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:557 %add_ln813_1154 = add i16 %add_ln813_1153, i16 %add_ln813_1150

]]></Node>
<StgValue><ssdm name="add_ln813_1154"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:558 %add_ln813_1155 = add i16 %mult_V_978, i16 %mult_V_1005

]]></Node>
<StgValue><ssdm name="add_ln813_1155"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:560 %add_ln813_1157 = add i16 %add_ln813_1156, i16 %add_ln813_1155

]]></Node>
<StgValue><ssdm name="add_ln813_1157"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:565 %add_ln813_1161 = add i16 %add_ln813_1160, i16 %add_ln813_1157

]]></Node>
<StgValue><ssdm name="add_ln813_1161"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:566 %add_ln813_1162 = add i16 %add_ln813_1161, i16 %add_ln813_1154

]]></Node>
<StgValue><ssdm name="add_ln813_1162"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:567 %add_ln813_1163 = add i16 %mult_V_934, i16 %mult_V_947

]]></Node>
<StgValue><ssdm name="add_ln813_1163"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:568 %add_ln813_1164 = add i16 %add_ln813_1163, i16 %mult_V_927

]]></Node>
<StgValue><ssdm name="add_ln813_1164"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:569 %add_ln813_1165 = add i16 %mult_V_952, i16 %mult_V_980

]]></Node>
<StgValue><ssdm name="add_ln813_1165"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:570 %add_ln813_1166 = add i16 %add_ln813_1165, i16 %mult_V_949

]]></Node>
<StgValue><ssdm name="add_ln813_1166"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:571 %add_ln813_1167 = add i16 %add_ln813_1166, i16 %add_ln813_1164

]]></Node>
<StgValue><ssdm name="add_ln813_1167"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:572 %add_ln813_1168 = add i16 %mult_V_989, i16 %mult_V_1016

]]></Node>
<StgValue><ssdm name="add_ln813_1168"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:573 %add_ln813_1169 = add i16 %add_ln813_1168, i16 %mult_V_986

]]></Node>
<StgValue><ssdm name="add_ln813_1169"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:578 %add_ln813_1173 = add i16 %add_ln813_1172, i16 %add_ln813_1169

]]></Node>
<StgValue><ssdm name="add_ln813_1173"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:579 %add_ln813_1174 = add i16 %add_ln813_1173, i16 %add_ln813_1167

]]></Node>
<StgValue><ssdm name="add_ln813_1174"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:580 %add_ln813_1175 = add i16 %mult_V, i16 %mult_V_929

]]></Node>
<StgValue><ssdm name="add_ln813_1175"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:581 %add_ln813_1176 = add i16 %mult_V_937, i16 %mult_V_942

]]></Node>
<StgValue><ssdm name="add_ln813_1176"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:582 %add_ln813_1177 = add i16 %add_ln813_1176, i16 %add_ln813_1175

]]></Node>
<StgValue><ssdm name="add_ln813_1177"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:583 %add_ln813_1178 = add i16 %mult_V_946, i16 %mult_V_955

]]></Node>
<StgValue><ssdm name="add_ln813_1178"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:584 %add_ln813_1179 = add i16 %mult_V_965, i16 %mult_V_972

]]></Node>
<StgValue><ssdm name="add_ln813_1179"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:585 %add_ln813_1180 = add i16 %add_ln813_1179, i16 %mult_V_959

]]></Node>
<StgValue><ssdm name="add_ln813_1180"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:586 %add_ln813_1181 = add i16 %add_ln813_1180, i16 %add_ln813_1178

]]></Node>
<StgValue><ssdm name="add_ln813_1181"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:587 %add_ln813_1182 = add i16 %add_ln813_1181, i16 %add_ln813_1177

]]></Node>
<StgValue><ssdm name="add_ln813_1182"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:588 %add_ln813_1183 = add i16 %mult_V_986, i16 %mult_V_994

]]></Node>
<StgValue><ssdm name="add_ln813_1183"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:589 %add_ln813_1184 = add i16 %add_ln813_1183, i16 %add_ln813_1098

]]></Node>
<StgValue><ssdm name="add_ln813_1184"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:594 %add_ln813_1189 = add i16 %add_ln813_1188, i16 %add_ln813_1184

]]></Node>
<StgValue><ssdm name="add_ln813_1189"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:595 %add_ln813_1190 = add i16 %add_ln813_1189, i16 %add_ln813_1182

]]></Node>
<StgValue><ssdm name="add_ln813_1190"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:596 %add_ln813_1191 = add i16 %mult_V_930, i16 %mult_V_941

]]></Node>
<StgValue><ssdm name="add_ln813_1191"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:597 %add_ln813_1192 = add i16 %mult_V_943, i16 %mult_V_947

]]></Node>
<StgValue><ssdm name="add_ln813_1192"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:598 %add_ln813_1193 = add i16 %add_ln813_1192, i16 %add_ln813_1191

]]></Node>
<StgValue><ssdm name="add_ln813_1193"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:599 %add_ln813_1194 = add i16 %mult_V_963, i16 %mult_V_969

]]></Node>
<StgValue><ssdm name="add_ln813_1194"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:600 %add_ln813_1195 = add i16 %mult_V_984, i16 %mult_V_1007

]]></Node>
<StgValue><ssdm name="add_ln813_1195"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:601 %add_ln813_1196 = add i16 %add_ln813_1195, i16 %add_ln813_1194

]]></Node>
<StgValue><ssdm name="add_ln813_1196"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:602 %add_ln813_1197 = add i16 %add_ln813_1196, i16 %add_ln813_1193

]]></Node>
<StgValue><ssdm name="add_ln813_1197"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:605 %add_ln813_1200 = add i16 %add_ln813_1199, i16 %add_ln813_1198

]]></Node>
<StgValue><ssdm name="add_ln813_1200"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:610 %add_ln813_1204 = add i16 %add_ln813_1203, i16 %add_ln813_1200

]]></Node>
<StgValue><ssdm name="add_ln813_1204"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:611 %add_ln813_1205 = add i16 %add_ln813_1204, i16 %add_ln813_1197

]]></Node>
<StgValue><ssdm name="add_ln813_1205"/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:612 %add_ln813_1206 = add i16 %mult_V_941, i16 %mult_V_955

]]></Node>
<StgValue><ssdm name="add_ln813_1206"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:613 %add_ln813_1207 = add i16 %add_ln813_1206, i16 %mult_V_936

]]></Node>
<StgValue><ssdm name="add_ln813_1207"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:614 %add_ln813_1208 = add i16 %mult_V_959, i16 %mult_V_969

]]></Node>
<StgValue><ssdm name="add_ln813_1208"/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:615 %add_ln813_1209 = add i16 %mult_V_976, i16 %mult_V_982

]]></Node>
<StgValue><ssdm name="add_ln813_1209"/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:616 %add_ln813_1210 = add i16 %add_ln813_1209, i16 %add_ln813_1208

]]></Node>
<StgValue><ssdm name="add_ln813_1210"/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:617 %add_ln813_1211 = add i16 %add_ln813_1210, i16 %add_ln813_1207

]]></Node>
<StgValue><ssdm name="add_ln813_1211"/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:619 %add_ln813_1213 = add i16 %mult_V_1005, i16 %mult_V_1023

]]></Node>
<StgValue><ssdm name="add_ln813_1213"/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:620 %add_ln813_1214 = add i16 %add_ln813_1213, i16 %add_ln813_1212

]]></Node>
<StgValue><ssdm name="add_ln813_1214"/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:624 %add_ln813_1218 = add i16 %add_ln813_1217, i16 %add_ln813_1214

]]></Node>
<StgValue><ssdm name="add_ln813_1218"/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:625 %add_ln813_1219 = add i16 %add_ln813_1218, i16 %add_ln813_1211

]]></Node>
<StgValue><ssdm name="add_ln813_1219"/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:626 %add_ln813_1220 = add i16 %mult_V_924, i16 %mult_V_931

]]></Node>
<StgValue><ssdm name="add_ln813_1220"/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:627 %add_ln813_1221 = add i16 %mult_V_938, i16 %mult_V_944

]]></Node>
<StgValue><ssdm name="add_ln813_1221"/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:628 %add_ln813_1222 = add i16 %add_ln813_1221, i16 %add_ln813_1220

]]></Node>
<StgValue><ssdm name="add_ln813_1222"/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:629 %add_ln813_1223 = add i16 %mult_V_962, i16 %mult_V_991

]]></Node>
<StgValue><ssdm name="add_ln813_1223"/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:630 %add_ln813_1224 = add i16 %mult_V_1008, i16 %sext_ln818_326

]]></Node>
<StgValue><ssdm name="add_ln813_1224"/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:631 %add_ln813_1225 = add i16 %add_ln813_1224, i16 %add_ln813_1223

]]></Node>
<StgValue><ssdm name="add_ln813_1225"/></StgValue>
</operation>

<operation id="647" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:632 %add_ln813_1226 = add i16 %add_ln813_1225, i16 %add_ln813_1222

]]></Node>
<StgValue><ssdm name="add_ln813_1226"/></StgValue>
</operation>

<operation id="648" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="15">
<![CDATA[
entry:634 %sext_ln813_316 = sext i15 %add_ln813_1227

]]></Node>
<StgValue><ssdm name="sext_ln813_316"/></StgValue>
</operation>

<operation id="649" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="14">
<![CDATA[
entry:636 %sext_ln813_317 = sext i14 %add_ln813_1228

]]></Node>
<StgValue><ssdm name="sext_ln813_317"/></StgValue>
</operation>

<operation id="650" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:637 %add_ln813_1229 = add i16 %sext_ln813_317, i16 %sext_ln813_316

]]></Node>
<StgValue><ssdm name="add_ln813_1229"/></StgValue>
</operation>

<operation id="651" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="14">
<![CDATA[
entry:643 %sext_ln813_320 = sext i14 %add_ln813_1232

]]></Node>
<StgValue><ssdm name="sext_ln813_320"/></StgValue>
</operation>

<operation id="652" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:644 %add_ln813_1233 = add i16 %sext_ln813_320, i16 %add_ln813_1229

]]></Node>
<StgValue><ssdm name="add_ln813_1233"/></StgValue>
</operation>

<operation id="653" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:645 %add_ln813_1234 = add i16 %add_ln813_1233, i16 %add_ln813_1226

]]></Node>
<StgValue><ssdm name="add_ln813_1234"/></StgValue>
</operation>

<operation id="654" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:646 %add_ln813_1235 = add i16 %mult_V_933, i16 %mult_V_942

]]></Node>
<StgValue><ssdm name="add_ln813_1235"/></StgValue>
</operation>

<operation id="655" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:647 %add_ln813_1236 = add i16 %add_ln813_1235, i16 %mult_V_930

]]></Node>
<StgValue><ssdm name="add_ln813_1236"/></StgValue>
</operation>

<operation id="656" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:650 %add_ln813_1239 = add i16 %add_ln813_1238, i16 %add_ln813_1236

]]></Node>
<StgValue><ssdm name="add_ln813_1239"/></StgValue>
</operation>

<operation id="657" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:651 %add_ln813_1240 = add i16 %mult_V_1025, i16 %mult_V_1029

]]></Node>
<StgValue><ssdm name="add_ln813_1240"/></StgValue>
</operation>

<operation id="658" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:652 %add_ln813_1241 = add i16 %add_ln813_1240, i16 %mult_V_994

]]></Node>
<StgValue><ssdm name="add_ln813_1241"/></StgValue>
</operation>

<operation id="659" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:656 %add_ln813_1244 = add i16 %add_ln813_1243, i16 %add_ln813_1241

]]></Node>
<StgValue><ssdm name="add_ln813_1244"/></StgValue>
</operation>

<operation id="660" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:657 %add_ln813_1245 = add i16 %add_ln813_1244, i16 %add_ln813_1239

]]></Node>
<StgValue><ssdm name="add_ln813_1245"/></StgValue>
</operation>

<operation id="661" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
entry:658 %mrv_i = insertvalue i256 <undef>, i16 %add_ln813_1063

]]></Node>
<StgValue><ssdm name="mrv_i"/></StgValue>
</operation>

<operation id="662" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
entry:659 %mrv_1_i = insertvalue i256 %mrv_i, i16 %add_ln813_1093

]]></Node>
<StgValue><ssdm name="mrv_1_i"/></StgValue>
</operation>

<operation id="663" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
entry:660 %mrv_2_i = insertvalue i256 %mrv_1_i, i16 %add_ln813_1109

]]></Node>
<StgValue><ssdm name="mrv_2_i"/></StgValue>
</operation>

<operation id="664" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
entry:661 %mrv_3_i = insertvalue i256 %mrv_2_i, i16 %add_ln813_1044

]]></Node>
<StgValue><ssdm name="mrv_3_i"/></StgValue>
</operation>

<operation id="665" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
entry:662 %mrv_4_i = insertvalue i256 %mrv_3_i, i16 %add_ln813_1162

]]></Node>
<StgValue><ssdm name="mrv_4_i"/></StgValue>
</operation>

<operation id="666" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
entry:663 %mrv_5_i = insertvalue i256 %mrv_4_i, i16 %add_ln813_1174

]]></Node>
<StgValue><ssdm name="mrv_5_i"/></StgValue>
</operation>

<operation id="667" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
entry:664 %mrv_6_i = insertvalue i256 %mrv_5_i, i16 %add_ln813_1190

]]></Node>
<StgValue><ssdm name="mrv_6_i"/></StgValue>
</operation>

<operation id="668" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
entry:665 %mrv_7_i = insertvalue i256 %mrv_6_i, i16 %add_ln813_1122

]]></Node>
<StgValue><ssdm name="mrv_7_i"/></StgValue>
</operation>

<operation id="669" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
entry:666 %mrv_8_i = insertvalue i256 %mrv_7_i, i16 %add_ln813_1134

]]></Node>
<StgValue><ssdm name="mrv_8_i"/></StgValue>
</operation>

<operation id="670" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
entry:667 %mrv_9_i = insertvalue i256 %mrv_8_i, i16 %add_ln813_1205

]]></Node>
<StgValue><ssdm name="mrv_9_i"/></StgValue>
</operation>

<operation id="671" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
entry:668 %mrv_10_i = insertvalue i256 %mrv_9_i, i16 %add_ln813_1219

]]></Node>
<StgValue><ssdm name="mrv_10_i"/></StgValue>
</operation>

<operation id="672" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
entry:669 %mrv_11_i = insertvalue i256 %mrv_10_i, i16 %add_ln813_1076

]]></Node>
<StgValue><ssdm name="mrv_11_i"/></StgValue>
</operation>

<operation id="673" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
entry:670 %mrv_12_i = insertvalue i256 %mrv_11_i, i16 %add_ln813_1234

]]></Node>
<StgValue><ssdm name="mrv_12_i"/></StgValue>
</operation>

<operation id="674" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
entry:671 %mrv_13_i = insertvalue i256 %mrv_12_i, i16 %add_ln813_1148

]]></Node>
<StgValue><ssdm name="mrv_13_i"/></StgValue>
</operation>

<operation id="675" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
entry:672 %mrv_14_i = insertvalue i256 %mrv_13_i, i16 %add_ln813_1245

]]></Node>
<StgValue><ssdm name="mrv_14_i"/></StgValue>
</operation>

<operation id="676" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
entry:673 %mrv_i_120 = insertvalue i256 %mrv_14_i, i16 %add_ln813_1055

]]></Node>
<StgValue><ssdm name="mrv_i_120"/></StgValue>
</operation>

<operation id="677" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="256">
<![CDATA[
entry:674 %ret_ln33 = ret i256 %mrv_i_120

]]></Node>
<StgValue><ssdm name="ret_ln33"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
