Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jul  6 11:02:13 2024
| Host         : Hraesvelgr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_asdf_timing_summary_routed.rpt -rpx TOP_asdf_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_asdf
| Device       : 7z030-fbg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: GT_REFCLK_0_clk_p (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/iCAPCLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 68 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.923        0.000                      0                44421        0.038        0.000                      0                44145        0.264        0.000                       0                 18024  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                              ------------         ----------      --------------
ADC_1_CLK_A_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  testADCClk                                                                                                                                                                                       {0.000 4.000}        8.000           125.000         
ADC_1_CLK_B_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  clk_div_out2                                                                                                                                                                                     {0.000 4.000}        8.000           125.000         
ADC_2_CLK_A_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  ADC_DESER1_n_1                                                                                                                                                                                   {0.000 4.000}        8.000           125.000         
ADC_2_CLK_B_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  clk_div_out2_1                                                                                                                                                                                   {0.000 4.000}        8.000           125.000         
ADC_3_CLK_A_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  ADC_DESER1_n_1_1                                                                                                                                                                                 {0.000 4.000}        8.000           125.000         
ADC_3_CLK_B_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  clk_div_out2_2                                                                                                                                                                                   {0.000 4.000}        8.000           125.000         
ADC_4_CLK_A_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  ADC_DESER1_n_1_2                                                                                                                                                                                 {0.000 4.000}        8.000           125.000         
ADC_4_CLK_B_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  clk_div_out2_3                                                                                                                                                                                   {0.000 4.000}        8.000           125.000         
clk_fpga_0                                                                                                                                                                                         {0.000 4.000}        8.000           125.000         
  clk_out2_main_clock                                                                                                                                                                              {0.000 4.000}        8.000           125.000         
  clkfbout_main_clock                                                                                                                                                                              {0.000 4.000}        8.000           125.000         
sCLK_125                                                                                                                                                                                           {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_out4_clk_wiz_0                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_out5_clk_wiz_0                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                                                                                                                                                                               {0.000 20.000}       40.000          25.000          
zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {0.000 2.560}        5.120           195.313         
zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK  {0.000 2.560}        5.120           195.313         
  clkfbout                                                                                                                                                                                         {0.000 2.560}        5.120           195.313         
  sync_clk_i                                                                                                                                                                                       {0.000 2.560}        5.120           195.313         
  user_clk_i                                                                                                                                                                                       {0.000 5.120}        10.240          97.656          
zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK                                 {0.000 2.560}        5.120           195.313         
zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXOUTCLK                                 {0.000 2.560}        5.120           195.313         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_1_CLK_A_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  testADCClk                                                                                                                                                                                             5.535        0.000                      0                  754        0.096        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_1_CLK_B_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  clk_div_out2                                                                                                                                                                                           5.894        0.000                      0                  754        0.106        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_2_CLK_A_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  ADC_DESER1_n_1                                                                                                                                                                                         5.943        0.000                      0                  754        0.062        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_2_CLK_B_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  clk_div_out2_1                                                                                                                                                                                         5.777        0.000                      0                  754        0.062        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_3_CLK_A_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  ADC_DESER1_n_1_1                                                                                                                                                                                       5.879        0.000                      0                  754        0.062        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_3_CLK_B_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  clk_div_out2_2                                                                                                                                                                                         6.253        0.000                      0                  754        0.064        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_4_CLK_A_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  ADC_DESER1_n_1_2                                                                                                                                                                                       5.634        0.000                      0                  754        0.073        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_4_CLK_B_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  clk_div_out2_3                                                                                                                                                                                         5.905        0.000                      0                  754        0.074        0.000                      0                  754        3.232        0.000                       0                   313  
clk_fpga_0                                                                                                                                                                                               0.923        0.000                      0                25004        0.063        0.000                      0                25004        2.000        0.000                       0                  9418  
  clk_out2_main_clock                                                                                                                                                                                    1.478        0.000                      0                 5956        0.087        0.000                      0                 5956        3.358        0.000                       0                  2774  
  clkfbout_main_clock                                                                                                                                                                                                                                                                                                                                6.591        0.000                       0                     3  
sCLK_125                                                                                                                                                                                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                                                                                                                                                                                                 0.264        0.000                       0                     3  
  clk_out2_clk_wiz_0                                                                                                                                                                                                                                                                                                                                 0.264        0.000                       0                     3  
  clk_out4_clk_wiz_0                                                                                                                                                                                                                                                                                                                                 0.264        0.000                       0                     3  
  clk_out5_clk_wiz_0                                                                                                                                                                                                                                                                                                                                 0.264        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                                                                                                                38.929        0.000                       0                     2  
zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK        1.994        0.000                      0                 1357        0.108        0.000                      0                 1357        1.918        0.000                       0                   689  
zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK                                                                                                                                                    1.060        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                                                                           4.049        0.000                       0                     2  
  sync_clk_i                                                                                                                                                                                             2.889        0.000                      0                  128        0.108        0.000                      0                  128        2.018        0.000                       0                    70  
  user_clk_i                                                                                                                                                                                             5.628        0.000                      0                 3262        0.038        0.000                      0                 3262        4.036        0.000                       0                  1713  
zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK                                       1.895        0.000                      0                 1357        0.104        0.000                      0                 1357        1.918        0.000                       0                   689  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_main_clock  clk_div_out2               2.144        0.000                      0                   12        1.492        0.000                      0                    8  
clk_out2_main_clock  ADC_DESER1_n_1             4.174        0.000                      0                   12        0.724        0.000                      0                    8  
clk_out2_main_clock  clk_div_out2_1             3.999        0.000                      0                   12        0.705        0.000                      0                    8  
clk_out2_main_clock  ADC_DESER1_n_1_1           1.991        0.000                      0                   12        1.763        0.000                      0                    8  
clk_out2_main_clock  clk_div_out2_2             1.716        0.000                      0                   12        1.885        0.000                      0                    8  
clk_out2_main_clock  ADC_DESER1_n_1_2           2.685        0.000                      0                   12        1.174        0.000                      0                    8  
clk_out2_main_clock  clk_div_out2_3             2.806        0.000                      0                   12        1.213        0.000                      0                    8  
testADCClk           clk_out2_main_clock        7.345        0.000                      0                    4                                                                        
clk_div_out2         clk_out2_main_clock        7.295        0.000                      0                    4                                                                        
ADC_DESER1_n_1       clk_out2_main_clock        7.245        0.000                      0                    4                                                                        
clk_div_out2_1       clk_out2_main_clock        7.340        0.000                      0                    4                                                                        
ADC_DESER1_n_1_1     clk_out2_main_clock        7.372        0.000                      0                    4                                                                        
clk_div_out2_2       clk_out2_main_clock        7.320        0.000                      0                    4                                                                        
ADC_DESER1_n_1_2     clk_out2_main_clock        7.387        0.000                      0                    4                                                                        
clk_div_out2_3       clk_out2_main_clock        7.299        0.000                      0                    4                                                                        
clk_fpga_0           clk_out2_main_clock       14.985        0.000                      0                  136                                                                        
user_clk_i           clk_out2_main_clock        9.310        0.000                      0                   40                                                                        
clk_out2_main_clock  user_clk_i                 7.190        0.000                      0                   40                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    ADC_DESER1_n_1       ADC_DESER1_n_1             6.973        0.000                      0                   23        0.322        0.000                      0                   23  
**async_default**    ADC_DESER1_n_1_1     ADC_DESER1_n_1_1           6.952        0.000                      0                   23        0.285        0.000                      0                   23  
**async_default**    ADC_DESER1_n_1_2     ADC_DESER1_n_1_2           6.991        0.000                      0                   23        0.268        0.000                      0                   23  
**async_default**    clk_div_out2         clk_div_out2               6.874        0.000                      0                   23        0.308        0.000                      0                   23  
**async_default**    clk_div_out2_1       clk_div_out2_1             6.979        0.000                      0                   23        0.313        0.000                      0                   23  
**async_default**    clk_div_out2_2       clk_div_out2_2             7.061        0.000                      0                   23        0.282        0.000                      0                   23  
**async_default**    clk_div_out2_3       clk_div_out2_3             6.964        0.000                      0                   23        0.308        0.000                      0                   23  
**async_default**    clk_fpga_0           clk_fpga_0                 5.343        0.000                      0                  193        0.384        0.000                      0                  193  
**async_default**    clk_out2_main_clock  clk_out2_main_clock        5.323        0.000                      0                  616        0.271        0.000                      0                  616  
**async_default**    testADCClk           testADCClk                 6.833        0.000                      0                   23        0.330        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_1_CLK_A_P
  To Clock:  ADC_1_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_1_CLK_A_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_1_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y15    adcs/adc_interface1/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y12     adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y166  adcs/adc_interface1/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y166  adcs/adc_interface1/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y164  adcs/adc_interface1/ADC_DESER1/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y164  adcs/adc_interface1/ADC_DESER1/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y160  adcs/adc_interface1/ADC_DESER1/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y160  adcs/adc_interface1/ADC_DESER1/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y162  adcs/adc_interface1/ADC_DESER1/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y162  adcs/adc_interface1/ADC_DESER1/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  testADCClk
  To Clock:  testADCClk

Setup :            0  Failing Endpoints,  Worst Slack        5.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.223ns (9.730%)  route 2.069ns (90.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.204    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y159       FDRE (Prop_fdre_C_Q)         0.223     3.427 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           2.069     5.496    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][4]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.835    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.143    
                         clock uncertainty           -0.035    11.108    
    IDELAY_X1Y198        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    11.031    adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.223ns (9.848%)  route 2.041ns (90.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.204    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y159       FDRE (Prop_fdre_C_Q)         0.223     3.427 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           2.041     5.468    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][2]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.835    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.143    
                         clock uncertainty           -0.035    11.108    
    IDELAY_X1Y198        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.077    11.031    adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -5.468    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.223ns (10.353%)  route 1.931ns (89.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.204    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y159       FDRE (Prop_fdre_C_Q)         0.223     3.427 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.931     5.358    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][4]
    IDELAY_X1Y192        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.834    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y192        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/C
                         clock pessimism              0.308    11.142    
                         clock uncertainty           -0.035    11.107    
    IDELAY_X1Y192        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    11.030    adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.030    
                         arrival time                          -5.358    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.223ns (10.477%)  route 1.905ns (89.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.204    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y159       FDRE (Prop_fdre_C_Q)         0.223     3.427 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.905     5.333    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][2]
    IDELAY_X1Y192        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.834    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y192        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/C
                         clock pessimism              0.308    11.142    
                         clock uncertainty           -0.035    11.107    
    IDELAY_X1Y192        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.077    11.030    adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.030    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.813ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.223ns (11.097%)  route 1.787ns (88.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 10.831 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.204    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y159       FDRE (Prop_fdre_C_Q)         0.223     3.427 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.787     5.214    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][4]
    IDELAY_X1Y186        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.831    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y186        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[7].idelaye2_bus/C
                         clock pessimism              0.308    11.139    
                         clock uncertainty           -0.035    11.104    
    IDELAY_X1Y186        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    11.027    adcs/adc_interface1/ADC_DESER1/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.027    
                         arrival time                          -5.214    
  -------------------------------------------------------------------
                         slack                                  5.813    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.259ns (12.988%)  route 1.735ns (87.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.578     3.203    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X118Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y160       FDRE (Prop_fdre_C_Q)         0.259     3.462 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.735     5.197    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][3]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.835    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.143    
                         clock uncertainty           -0.035    11.108    
    IDELAY_X1Y198        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077    11.031    adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.223ns (11.228%)  route 1.763ns (88.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 10.831 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.204    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y159       FDRE (Prop_fdre_C_Q)         0.223     3.427 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.763     5.190    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][2]
    IDELAY_X1Y186        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.831    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y186        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[7].idelaye2_bus/C
                         clock pessimism              0.308    11.139    
                         clock uncertainty           -0.035    11.104    
    IDELAY_X1Y186        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.077    11.027    adcs/adc_interface1/ADC_DESER1/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.027    
                         arrival time                          -5.190    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.259ns (13.953%)  route 1.597ns (86.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.578     3.203    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X118Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y160       FDRE (Prop_fdre_C_Q)         0.259     3.462 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.597     5.059    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][3]
    IDELAY_X1Y192        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.834    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y192        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/C
                         clock pessimism              0.308    11.142    
                         clock uncertainty           -0.035    11.107    
    IDELAY_X1Y192        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077    11.030    adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.030    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[8].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.223ns (12.130%)  route 1.615ns (87.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 10.829 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.204    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y159       FDRE (Prop_fdre_C_Q)         0.223     3.427 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.615     5.043    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][4]
    IDELAY_X1Y184        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[8].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.829    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y184        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[8].idelaye2_bus/C
                         clock pessimism              0.308    11.137    
                         clock uncertainty           -0.035    11.102    
    IDELAY_X1Y184        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    11.025    adcs/adc_interface1/ADC_DESER1/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.025    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.259ns (14.130%)  route 1.574ns (85.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.204    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X118Y158       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y158       FDRE (Prop_fdre_C_Q)         0.259     3.463 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.574     5.037    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][1]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.835    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.143    
                         clock uncertainty           -0.035    11.108    
    IDELAY_X1Y198        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077    11.031    adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                  5.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADDESR[0].ADC_B_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.142%)  route 0.149ns (59.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.334    adcs/adc_interface1/CLK
    SLICE_X116Y159       FDRE                                         r  adcs/adc_interface1/ADDESR[0].ADC_B_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y159       FDRE (Prop_fdre_C_Q)         0.100     1.434 r  adcs/adc_interface1/ADDESR[0].ADC_B_0_reg[0]/Q
                         net (fo=1, routed)           0.149     1.583    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIB1
    SLICE_X114Y157       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.582    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y157       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism             -0.210     1.372    
    SLICE_X114Y157       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.487    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADDESR[5].ADC_B_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.059%)  route 0.144ns (58.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.275     1.335    adcs/adc_interface1/CLK
    SLICE_X115Y158       FDRE                                         r  adcs/adc_interface1/ADDESR[5].ADC_B_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y158       FDRE (Prop_fdre_C_Q)         0.100     1.435 r  adcs/adc_interface1/ADDESR[5].ADC_B_2_reg[5]/Q
                         net (fo=1, routed)           0.144     1.579    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIB0
    SLICE_X114Y156       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.583    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y156       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.233     1.350    
    SLICE_X114Y156       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.482    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADDESR[6].ADC_A_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.275     1.335    adcs/adc_interface1/CLK
    SLICE_X115Y158       FDRE                                         r  adcs/adc_interface1/ADDESR[6].ADC_A_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y158       FDRE (Prop_fdre_C_Q)         0.091     1.426 r  adcs/adc_interface1/ADDESR[6].ADC_A_2_reg[6]/Q
                         net (fo=1, routed)           0.094     1.520    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIC1
    SLICE_X114Y157       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.582    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y157       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism             -0.233     1.349    
    SLICE_X114Y157       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     1.417    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADDESR[1].ADC_B_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.931%)  route 0.178ns (64.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.331    adcs/adc_interface1/CLK
    SLICE_X117Y164       FDRE                                         r  adcs/adc_interface1/ADDESR[1].ADC_B_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y164       FDRE (Prop_fdre_C_Q)         0.100     1.431 r  adcs/adc_interface1/ADDESR[1].ADC_B_0_reg[1]/Q
                         net (fo=1, routed)           0.178     1.610    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIB0
    SLICE_X114Y157       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.582    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y157       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.210     1.372    
    SLICE_X114Y157       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.504    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.333    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y160       FDRE (Prop_fdre_C_Q)         0.100     1.433 r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.488    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.581    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.333    
    SLICE_X117Y160       FDRE (Hold_fdre_C_D)         0.047     1.380    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.332    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y162       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y162       FDRE (Prop_fdre_C_Q)         0.100     1.432 r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.487    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y162       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.579    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y162       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.247     1.332    
    SLICE_X119Y162       FDRE (Hold_fdre_C_D)         0.047     1.379    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.332    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X115Y163       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y163       FDRE (Prop_fdre_C_Q)         0.100     1.432 r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.487    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X115Y163       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.578    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X115Y163       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.246     1.332    
    SLICE_X115Y163       FDRE (Hold_fdre_C_D)         0.047     1.379    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.331    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y163       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y163       FDRE (Prop_fdre_C_Q)         0.100     1.431 r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.486    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y163       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.578    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y163       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.247     1.331    
    SLICE_X117Y163       FDRE (Hold_fdre_C_D)         0.047     1.378    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.331    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y184       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y184       FDRE (Prop_fdre_C_Q)         0.100     1.431 r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.486    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y184       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.577    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y184       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.246     1.331    
    SLICE_X117Y184       FDRE (Hold_fdre_C_D)         0.047     1.378    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.334    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y159       FDRE (Prop_fdre_C_Q)         0.100     1.434 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.489    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.582    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.334    
    SLICE_X119Y159       FDRE (Hold_fdre_C_D)         0.047     1.381    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         testADCClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y166   adcs/adc_interface1/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y164   adcs/adc_interface1/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y160   adcs/adc_interface1/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y162   adcs/adc_interface1/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y198   adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y192   adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y186   adcs/adc_interface1/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y184   adcs/adc_interface1/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y166   adcs/adc_interface1/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y164   adcs/adc_interface1/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y155  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y155  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_1_CLK_B_P
  To Clock:  ADC_1_CLK_B_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_1_CLK_B_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_1_CLK_B_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y12    adcs/adc_interface1/ADC_DESER2/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y13     adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y168  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y168  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y158  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y158  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y190  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y190  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y188  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y188  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2
  To Clock:  clk_div_out2

Setup :            0  Failing Endpoints,  Worst Slack        5.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.223ns (11.544%)  route 1.709ns (88.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580     3.224    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y157       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y157       FDRE (Prop_fdre_C_Q)         0.223     3.447 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.709     5.156    adcs/adc_interface1/ADC_DESER2/syncstages_ff_reg[3][1]
    IDELAY_X1Y196        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.854    adcs/adc_interface1/ADC_DESER2/CLK
    IDELAY_X1Y196        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.162    
                         clock uncertainty           -0.035    11.127    
    IDELAY_X1Y196        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077    11.050    adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.223ns (11.358%)  route 1.740ns (88.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 10.907 - 8.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.225    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y152       FDCE (Prop_fdce_C_Q)         0.223     3.448 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          1.740     5.189    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X108Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.907    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X108Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.308    11.215    
                         clock uncertainty           -0.035    11.180    
    SLICE_X108Y150       RAMD32 (Setup_ramd32_CLK_WADR2)
                                                     -0.050    11.130    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         11.130    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.223ns (11.358%)  route 1.740ns (88.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 10.907 - 8.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.225    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y152       FDCE (Prop_fdce_C_Q)         0.223     3.448 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          1.740     5.189    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X108Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.907    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X108Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.308    11.215    
                         clock uncertainty           -0.035    11.180    
    SLICE_X108Y150       RAMD32 (Setup_ramd32_CLK_WADR2)
                                                     -0.050    11.130    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.130    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.223ns (11.358%)  route 1.740ns (88.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 10.907 - 8.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.225    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y152       FDCE (Prop_fdce_C_Q)         0.223     3.448 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          1.740     5.189    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X108Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.907    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X108Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.308    11.215    
                         clock uncertainty           -0.035    11.180    
    SLICE_X108Y150       RAMD32 (Setup_ramd32_CLK_WADR2)
                                                     -0.050    11.130    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         11.130    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.223ns (11.358%)  route 1.740ns (88.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 10.907 - 8.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.225    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y152       FDCE (Prop_fdce_C_Q)         0.223     3.448 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          1.740     5.189    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X108Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.907    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X108Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.308    11.215    
                         clock uncertainty           -0.035    11.180    
    SLICE_X108Y150       RAMD32 (Setup_ramd32_CLK_WADR2)
                                                     -0.050    11.130    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.130    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.223ns (11.358%)  route 1.740ns (88.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 10.907 - 8.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.225    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y152       FDCE (Prop_fdce_C_Q)         0.223     3.448 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          1.740     5.189    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X108Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.907    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X108Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.308    11.215    
                         clock uncertainty           -0.035    11.180    
    SLICE_X108Y150       RAMD32 (Setup_ramd32_CLK_WADR2)
                                                     -0.050    11.130    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         11.130    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.223ns (11.358%)  route 1.740ns (88.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 10.907 - 8.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.225    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y152       FDCE (Prop_fdce_C_Q)         0.223     3.448 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          1.740     5.189    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X108Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.907    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X108Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.308    11.215    
                         clock uncertainty           -0.035    11.180    
    SLICE_X108Y150       RAMD32 (Setup_ramd32_CLK_WADR2)
                                                     -0.050    11.130    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         11.130    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.223ns (11.358%)  route 1.740ns (88.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 10.907 - 8.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.225    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y152       FDCE (Prop_fdce_C_Q)         0.223     3.448 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          1.740     5.189    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X108Y150       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.907    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X108Y150       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.308    11.215    
                         clock uncertainty           -0.035    11.180    
    SLICE_X108Y150       RAMS32 (Setup_rams32_CLK_ADR2)
                                                     -0.050    11.130    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         11.130    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.223ns (11.358%)  route 1.740ns (88.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 10.907 - 8.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.225    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y152       FDCE (Prop_fdce_C_Q)         0.223     3.448 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          1.740     5.189    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X108Y150       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.907    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X108Y150       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.308    11.215    
                         clock uncertainty           -0.035    11.180    
    SLICE_X108Y150       RAMS32 (Setup_rams32_CLK_ADR2)
                                                     -0.050    11.130    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         11.130    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.223ns (11.510%)  route 1.714ns (88.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 10.859 - 8.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.225    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y150       FDCE (Prop_fdce_C_Q)         0.223     3.448 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.714     5.163    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X118Y153       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.859    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X118Y153       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.308    11.167    
                         clock uncertainty           -0.035    11.132    
    SLICE_X118Y153       RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.124    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         11.124    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                  5.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.091ns (29.523%)  route 0.217ns (70.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.356    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y151       FDCE (Prop_fdce_C_Q)         0.091     1.447 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.217     1.664    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD3
    SLICE_X114Y153       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y153       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.233     1.369    
    SLICE_X114Y153       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     1.558    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.091ns (29.523%)  route 0.217ns (70.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.356    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y151       FDCE (Prop_fdce_C_Q)         0.091     1.447 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.217     1.664    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD3
    SLICE_X114Y153       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y153       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism             -0.233     1.369    
    SLICE_X114Y153       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     1.558    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.091ns (29.523%)  route 0.217ns (70.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.356    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y151       FDCE (Prop_fdce_C_Q)         0.091     1.447 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.217     1.664    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD3
    SLICE_X114Y153       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y153       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism             -0.233     1.369    
    SLICE_X114Y153       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     1.558    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.091ns (29.523%)  route 0.217ns (70.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.356    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y151       FDCE (Prop_fdce_C_Q)         0.091     1.447 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.217     1.664    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD3
    SLICE_X114Y153       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y153       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism             -0.233     1.369    
    SLICE_X114Y153       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     1.558    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.091ns (29.523%)  route 0.217ns (70.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.356    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y151       FDCE (Prop_fdce_C_Q)         0.091     1.447 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.217     1.664    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD3
    SLICE_X114Y153       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y153       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
                         clock pessimism             -0.233     1.369    
    SLICE_X114Y153       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     1.558    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.091ns (29.523%)  route 0.217ns (70.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.356    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y151       FDCE (Prop_fdce_C_Q)         0.091     1.447 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.217     1.664    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD3
    SLICE_X114Y153       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y153       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism             -0.233     1.369    
    SLICE_X114Y153       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     1.558    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.091ns (29.523%)  route 0.217ns (70.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.356    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y151       FDCE (Prop_fdce_C_Q)         0.091     1.447 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.217     1.664    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD3
    SLICE_X114Y153       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y153       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
                         clock pessimism             -0.233     1.369    
    SLICE_X114Y153       RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.189     1.558    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.091ns (29.523%)  route 0.217ns (70.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.356    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y151       FDCE (Prop_fdce_C_Q)         0.091     1.447 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.217     1.664    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD3
    SLICE_X114Y153       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y153       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
                         clock pessimism             -0.233     1.369    
    SLICE_X114Y153       RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.189     1.558    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.356    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y151       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y151       FDRE (Prop_fdre_C_Q)         0.100     1.456 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.511    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X115Y151       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.603    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y151       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.247     1.356    
    SLICE_X115Y151       FDRE (Hold_fdre_C_D)         0.047     1.403    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.356    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y151       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y151       FDRE (Prop_fdre_C_Q)         0.100     1.456 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     1.511    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X115Y151       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.603    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y151       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.247     1.356    
    SLICE_X115Y151       FDRE (Hold_fdre_C_D)         0.047     1.403    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y168   adcs/adc_interface1/ADC_DESER2/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y158   adcs/adc_interface1/ADC_DESER2/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y190   adcs/adc_interface1/ADC_DESER2/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y188   adcs/adc_interface1/ADC_DESER2/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y196   adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y194   adcs/adc_interface1/ADC_DESER2/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y182   adcs/adc_interface1/ADC_DESER2/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y180   adcs/adc_interface1/ADC_DESER2/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y168   adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y158   adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y153  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y153  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y153  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y153  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y153  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y153  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y153  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y153  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y152  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y152  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X108Y150  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X108Y150  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X108Y150  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X108Y150  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X108Y150  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X108Y150  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X108Y150  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X108Y150  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X108Y150  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X108Y150  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_2_CLK_A_P
  To Clock:  ADC_2_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_2_CLK_A_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_2_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y11    adcs/adc_interface2/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y8      adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y118  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y118  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y116  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y116  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y112  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y112  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y114  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y114  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack        5.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.223ns (11.799%)  route 1.667ns (88.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 10.848 - 8.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.573     3.211    adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y115       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y115       FDRE (Prop_fdre_C_Q)         0.223     3.434 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.667     5.101    adcs/adc_interface2/ADC_DESER1/syncstages_ff_reg[3][4]
    IDELAY_X1Y146        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.848    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y146        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.156    
                         clock uncertainty           -0.035    11.121    
    IDELAY_X1Y146        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    11.044    adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                          -5.101    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.223ns (12.353%)  route 1.582ns (87.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 10.848 - 8.000 ) 
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.214    adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y113       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y113       FDRE (Prop_fdre_C_Q)         0.223     3.437 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.582     5.019    adcs/adc_interface2/ADC_DESER1/syncstages_ff_reg[3][1]
    IDELAY_X1Y146        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.848    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y146        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.156    
                         clock uncertainty           -0.035    11.121    
    IDELAY_X1Y146        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077    11.044    adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.266ns (17.094%)  route 1.290ns (82.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.200    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDPE (Prop_fdpe_C_Q)         0.223     3.423 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.459     3.882    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y124       LUT2 (Prop_lut2_I1_O)        0.043     3.925 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.831     4.756    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.838    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.111    
    SLICE_X118Y124       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.808    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.266ns (17.094%)  route 1.290ns (82.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.200    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDPE (Prop_fdpe_C_Q)         0.223     3.423 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.459     3.882    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y124       LUT2 (Prop_lut2_I1_O)        0.043     3.925 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.831     4.756    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.838    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.111    
    SLICE_X118Y124       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.808    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.266ns (17.094%)  route 1.290ns (82.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.200    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDPE (Prop_fdpe_C_Q)         0.223     3.423 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.459     3.882    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y124       LUT2 (Prop_lut2_I1_O)        0.043     3.925 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.831     4.756    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.838    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.111    
    SLICE_X118Y124       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.808    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.266ns (17.094%)  route 1.290ns (82.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.200    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDPE (Prop_fdpe_C_Q)         0.223     3.423 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.459     3.882    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y124       LUT2 (Prop_lut2_I1_O)        0.043     3.925 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.831     4.756    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.838    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.111    
    SLICE_X118Y124       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.808    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.266ns (17.094%)  route 1.290ns (82.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.200    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDPE (Prop_fdpe_C_Q)         0.223     3.423 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.459     3.882    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y124       LUT2 (Prop_lut2_I1_O)        0.043     3.925 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.831     4.756    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.838    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.111    
    SLICE_X118Y124       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.808    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.266ns (17.094%)  route 1.290ns (82.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.200    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDPE (Prop_fdpe_C_Q)         0.223     3.423 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.459     3.882    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y124       LUT2 (Prop_lut2_I1_O)        0.043     3.925 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.831     4.756    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.838    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.111    
    SLICE_X118Y124       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.808    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.266ns (17.094%)  route 1.290ns (82.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.200    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDPE (Prop_fdpe_C_Q)         0.223     3.423 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.459     3.882    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y124       LUT2 (Prop_lut2_I1_O)        0.043     3.925 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.831     4.756    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y124       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.838    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y124       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.111    
    SLICE_X118Y124       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.808    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.266ns (17.094%)  route 1.290ns (82.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.200    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDPE (Prop_fdpe_C_Q)         0.223     3.423 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.459     3.882    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y124       LUT2 (Prop_lut2_I1_O)        0.043     3.925 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.831     4.756    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y124       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.838    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y124       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.111    
    SLICE_X118Y124       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.808    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  6.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[5].ADC_B_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.343    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X115Y117       FDRE                                         r  adcs/adc_interface2/ADDESR[5].ADC_B_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y117       FDRE (Prop_fdre_C_Q)         0.100     1.443 r  adcs/adc_interface2/ADDESR[5].ADC_B_0_reg[5]/Q
                         net (fo=1, routed)           0.101     1.545    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X114Y119       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.586    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y119       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.233     1.353    
    SLICE_X114Y119       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.482    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[7].ADC_A_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.282%)  route 0.094ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.341    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X119Y118       FDRE                                         r  adcs/adc_interface2/ADDESR[7].ADC_A_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y118       FDRE (Prop_fdre_C_Q)         0.091     1.432 r  adcs/adc_interface2/ADDESR[7].ADC_A_0_reg[7]/Q
                         net (fo=1, routed)           0.094     1.526    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X118Y119       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.586    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y119       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.234     1.352    
    SLICE_X118Y119       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095     1.447    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[2].ADC_A_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.795%)  route 0.097ns (49.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.341    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X119Y118       FDRE                                         r  adcs/adc_interface2/ADDESR[2].ADC_A_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y118       FDRE (Prop_fdre_C_Q)         0.100     1.441 r  adcs/adc_interface2/ADDESR[2].ADC_A_0_reg[2]/Q
                         net (fo=1, routed)           0.097     1.538    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X118Y119       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.586    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y119       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.234     1.352    
    SLICE_X118Y119       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.458    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[1].ADC_A_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.407%)  route 0.154ns (60.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.340    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X116Y119       FDRE                                         r  adcs/adc_interface2/ADDESR[1].ADC_A_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y119       FDRE (Prop_fdre_C_Q)         0.100     1.440 r  adcs/adc_interface2/ADDESR[1].ADC_A_0_reg[1]/Q
                         net (fo=1, routed)           0.154     1.594    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X114Y119       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.586    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y119       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.210     1.376    
    SLICE_X114Y119       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.507    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[5].ADC_A_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.135%)  route 0.106ns (53.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.341    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X119Y118       FDRE                                         r  adcs/adc_interface2/ADDESR[5].ADC_A_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y118       FDRE (Prop_fdre_C_Q)         0.091     1.432 r  adcs/adc_interface2/ADDESR[5].ADC_A_0_reg[5]/Q
                         net (fo=1, routed)           0.106     1.538    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X118Y119       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.586    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y119       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.234     1.352    
    SLICE_X118Y119       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     1.448    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[7].ADC_A_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.135%)  route 0.106ns (53.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.343    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X115Y117       FDRE                                         r  adcs/adc_interface2/ADDESR[7].ADC_A_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y117       FDRE (Prop_fdre_C_Q)         0.091     1.434 r  adcs/adc_interface2/ADDESR[7].ADC_A_2_reg[7]/Q
                         net (fo=1, routed)           0.106     1.540    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIC0
    SLICE_X114Y117       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.588    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y117       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
                         clock pessimism             -0.234     1.354    
    SLICE_X114Y117       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.447    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[3].ADC_B_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.193%)  route 0.143ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.343    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X118Y116       FDRE                                         r  adcs/adc_interface2/ADDESR[3].ADC_B_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y116       FDRE (Prop_fdre_C_Q)         0.118     1.461 r  adcs/adc_interface2/ADDESR[3].ADC_B_0_reg[3]/Q
                         net (fo=1, routed)           0.143     1.604    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIA0
    SLICE_X114Y117       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.588    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y117       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.210     1.378    
    SLICE_X114Y117       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.509    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[4].ADC_A_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.341    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X119Y118       FDRE                                         r  adcs/adc_interface2/ADDESR[4].ADC_A_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y118       FDRE (Prop_fdre_C_Q)         0.091     1.432 r  adcs/adc_interface2/ADDESR[4].ADC_A_0_reg[4]/Q
                         net (fo=1, routed)           0.094     1.526    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X118Y119       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.586    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y119       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.234     1.352    
    SLICE_X118Y119       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.077     1.429    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[1].ADC_B_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.059%)  route 0.144ns (58.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.341    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X119Y118       FDRE                                         r  adcs/adc_interface2/ADDESR[1].ADC_B_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y118       FDRE (Prop_fdre_C_Q)         0.100     1.441 r  adcs/adc_interface2/ADDESR[1].ADC_B_2_reg[1]/Q
                         net (fo=1, routed)           0.144     1.585    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIA0
    SLICE_X118Y121       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.584    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y121       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
                         clock pessimism             -0.234     1.350    
    SLICE_X118Y121       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.481    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.342    adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y117       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y117       FDRE (Prop_fdre_C_Q)         0.100     1.442 r  adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.497    adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y117       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.588    adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y117       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.246     1.342    
    SLICE_X117Y117       FDRE (Hold_fdre_C_D)         0.047     1.389    adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y118   adcs/adc_interface2/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y116   adcs/adc_interface2/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y112   adcs/adc_interface2/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y114   adcs/adc_interface2/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y146   adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y138   adcs/adc_interface2/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y130   adcs/adc_interface2/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y136   adcs/adc_interface2/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y118   adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y116   adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y117  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y117  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y119  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_2_CLK_B_P
  To Clock:  ADC_2_CLK_B_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_2_CLK_B_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_2_CLK_B_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y8     adcs/adc_interface2/ADC_DESER2/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y9      adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y120  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y120  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y134  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y134  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y108  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y108  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y110  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y110  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_1
  To Clock:  clk_div_out2_1

Setup :            0  Failing Endpoints,  Worst Slack        5.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.266ns (14.587%)  route 1.558ns (85.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.570     3.229    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDPE (Prop_fdpe_C_Q)         0.223     3.452 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.447     3.900    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y131       LUT2 (Prop_lut2_I1_O)        0.043     3.943 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.110     5.053    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WE
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.860    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X114Y124       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.830    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         10.830    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.266ns (14.587%)  route 1.558ns (85.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.570     3.229    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDPE (Prop_fdpe_C_Q)         0.223     3.452 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.447     3.900    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y131       LUT2 (Prop_lut2_I1_O)        0.043     3.943 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.110     5.053    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WE
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.860    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X114Y124       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.830    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.830    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.266ns (14.587%)  route 1.558ns (85.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.570     3.229    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDPE (Prop_fdpe_C_Q)         0.223     3.452 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.447     3.900    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y131       LUT2 (Prop_lut2_I1_O)        0.043     3.943 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.110     5.053    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WE
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.860    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X114Y124       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.830    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         10.830    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.266ns (14.587%)  route 1.558ns (85.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.570     3.229    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDPE (Prop_fdpe_C_Q)         0.223     3.452 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.447     3.900    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y131       LUT2 (Prop_lut2_I1_O)        0.043     3.943 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.110     5.053    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WE
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.860    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X114Y124       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.830    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.830    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.266ns (14.587%)  route 1.558ns (85.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.570     3.229    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDPE (Prop_fdpe_C_Q)         0.223     3.452 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.447     3.900    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y131       LUT2 (Prop_lut2_I1_O)        0.043     3.943 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.110     5.053    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WE
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.860    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X114Y124       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.830    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         10.830    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.266ns (14.587%)  route 1.558ns (85.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.570     3.229    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDPE (Prop_fdpe_C_Q)         0.223     3.452 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.447     3.900    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y131       LUT2 (Prop_lut2_I1_O)        0.043     3.943 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.110     5.053    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WE
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.860    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y124       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/CLK
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X114Y124       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.830    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.830    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.266ns (14.587%)  route 1.558ns (85.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.570     3.229    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDPE (Prop_fdpe_C_Q)         0.223     3.452 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.447     3.900    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y131       LUT2 (Prop_lut2_I1_O)        0.043     3.943 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.110     5.053    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WE
    SLICE_X114Y124       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.860    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y124       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/CLK
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X114Y124       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.830    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         10.830    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.266ns (14.587%)  route 1.558ns (85.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.570     3.229    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDPE (Prop_fdpe_C_Q)         0.223     3.452 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.447     3.900    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y131       LUT2 (Prop_lut2_I1_O)        0.043     3.943 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.110     5.053    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WE
    SLICE_X114Y124       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.860    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y124       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1/CLK
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X114Y124       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.830    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         10.830    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.789ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.266ns (14.668%)  route 1.547ns (85.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.570     3.229    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDPE (Prop_fdpe_C_Q)         0.223     3.452 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.447     3.900    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y131       LUT2 (Prop_lut2_I1_O)        0.043     3.943 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.100     5.042    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X118Y128       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X118Y128       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.308    11.170    
                         clock uncertainty           -0.035    11.135    
    SLICE_X118Y128       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.832    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  5.789    

Slack (MET) :             5.789ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.266ns (14.668%)  route 1.547ns (85.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.570     3.229    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDPE (Prop_fdpe_C_Q)         0.223     3.452 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.447     3.900    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y131       LUT2 (Prop_lut2_I1_O)        0.043     3.943 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.100     5.042    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X118Y128       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X118Y128       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.308    11.170    
                         clock uncertainty           -0.035    11.135    
    SLICE_X118Y128       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.832    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  5.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[6].ADC_A_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.264     1.358    adcs/adc_interface2/clk_div_out2
    SLICE_X115Y126       FDRE                                         r  adcs/adc_interface2/ADDESR[6].ADC_A_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y126       FDRE (Prop_fdre_C_Q)         0.091     1.449 r  adcs/adc_interface2/ADDESR[6].ADC_A_1_reg[6]/Q
                         net (fo=1, routed)           0.054     1.502    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X114Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.602    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.233     1.369    
    SLICE_X114Y126       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     1.441    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[4].ADC_A_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.264     1.358    adcs/adc_interface2/clk_div_out2
    SLICE_X115Y126       FDRE                                         r  adcs/adc_interface2/ADDESR[4].ADC_A_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y126       FDRE (Prop_fdre_C_Q)         0.100     1.458 r  adcs/adc_interface2/ADDESR[4].ADC_A_1_reg[4]/Q
                         net (fo=1, routed)           0.096     1.554    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X114Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.602    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.233     1.369    
    SLICE_X114Y126       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.484    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.091ns (29.207%)  route 0.221ns (70.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.361    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y129       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDCE (Prop_fdce_C_Q)         0.091     1.452 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.221     1.672    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X114Y129       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y129       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.233     1.373    
    SLICE_X114Y129       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.578    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.091ns (29.207%)  route 0.221ns (70.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.361    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y129       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDCE (Prop_fdce_C_Q)         0.091     1.452 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.221     1.672    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X114Y129       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y129       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.233     1.373    
    SLICE_X114Y129       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.578    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.091ns (29.207%)  route 0.221ns (70.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.361    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y129       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDCE (Prop_fdce_C_Q)         0.091     1.452 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.221     1.672    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X114Y129       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y129       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.233     1.373    
    SLICE_X114Y129       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.578    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.091ns (29.207%)  route 0.221ns (70.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.361    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y129       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDCE (Prop_fdce_C_Q)         0.091     1.452 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.221     1.672    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X114Y129       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y129       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism             -0.233     1.373    
    SLICE_X114Y129       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.578    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.091ns (29.207%)  route 0.221ns (70.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.361    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y129       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDCE (Prop_fdce_C_Q)         0.091     1.452 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.221     1.672    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X114Y129       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y129       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
                         clock pessimism             -0.233     1.373    
    SLICE_X114Y129       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.578    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.091ns (29.207%)  route 0.221ns (70.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.361    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y129       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDCE (Prop_fdce_C_Q)         0.091     1.452 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.221     1.672    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X114Y129       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y129       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism             -0.233     1.373    
    SLICE_X114Y129       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.578    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.091ns (29.207%)  route 0.221ns (70.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.361    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y129       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDCE (Prop_fdce_C_Q)         0.091     1.452 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.221     1.672    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X114Y129       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y129       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
                         clock pessimism             -0.233     1.373    
    SLICE_X114Y129       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     1.578    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.091ns (29.207%)  route 0.221ns (70.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.361    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y129       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDCE (Prop_fdce_C_Q)         0.091     1.452 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.221     1.672    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X114Y129       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y129       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
                         clock pessimism             -0.233     1.373    
    SLICE_X114Y129       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     1.578    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out2_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y120   adcs/adc_interface2/ADC_DESER2/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y134   adcs/adc_interface2/ADC_DESER2/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y108   adcs/adc_interface2/ADC_DESER2/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y110   adcs/adc_interface2/ADC_DESER2/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y140   adcs/adc_interface2/ADC_DESER2/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y148   adcs/adc_interface2/ADC_DESER2/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y132   adcs/adc_interface2/ADC_DESER2/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y142   adcs/adc_interface2/ADC_DESER2/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y120   adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y134   adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y129  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y129  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y129  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y129  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y129  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y129  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y129  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y129  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y132  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y132  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y125  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y125  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y125  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y125  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y125  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y125  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y125  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y125  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y125  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y125  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_3_CLK_A_P
  To Clock:  ADC_3_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_3_CLK_A_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_3_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y4    adcs/adc_interface3/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y4     adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y88  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y88  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y98  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y98  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y96  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y96  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y90  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y90  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1_1
  To Clock:  ADC_DESER1_n_1_1

Setup :            0  Failing Endpoints,  Worst Slack        5.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.266ns (15.908%)  route 1.406ns (84.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 10.833 - 8.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.628     3.252    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y92        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDPE (Prop_fdpe_C_Q)         0.223     3.475 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.411     3.887    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y92        LUT2 (Prop_lut2_I1_O)        0.043     3.930 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.995     4.924    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y84        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.833    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y84        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
                         clock pessimism              0.308    11.141    
                         clock uncertainty           -0.035    11.106    
    SLICE_X118Y84        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.803    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         10.803    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.266ns (15.908%)  route 1.406ns (84.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 10.833 - 8.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.628     3.252    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y92        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDPE (Prop_fdpe_C_Q)         0.223     3.475 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.411     3.887    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y92        LUT2 (Prop_lut2_I1_O)        0.043     3.930 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.995     4.924    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y84        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.833    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y84        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK
                         clock pessimism              0.308    11.141    
                         clock uncertainty           -0.035    11.106    
    SLICE_X118Y84        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.803    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.803    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.266ns (15.908%)  route 1.406ns (84.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 10.833 - 8.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.628     3.252    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y92        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDPE (Prop_fdpe_C_Q)         0.223     3.475 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.411     3.887    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y92        LUT2 (Prop_lut2_I1_O)        0.043     3.930 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.995     4.924    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y84        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.833    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y84        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/CLK
                         clock pessimism              0.308    11.141    
                         clock uncertainty           -0.035    11.106    
    SLICE_X118Y84        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.803    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB
  -------------------------------------------------------------------
                         required time                         10.803    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.266ns (15.908%)  route 1.406ns (84.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 10.833 - 8.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.628     3.252    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y92        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDPE (Prop_fdpe_C_Q)         0.223     3.475 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.411     3.887    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y92        LUT2 (Prop_lut2_I1_O)        0.043     3.930 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.995     4.924    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y84        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.833    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y84        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/CLK
                         clock pessimism              0.308    11.141    
                         clock uncertainty           -0.035    11.106    
    SLICE_X118Y84        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.803    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.803    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.266ns (15.908%)  route 1.406ns (84.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 10.833 - 8.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.628     3.252    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y92        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDPE (Prop_fdpe_C_Q)         0.223     3.475 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.411     3.887    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y92        LUT2 (Prop_lut2_I1_O)        0.043     3.930 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.995     4.924    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y84        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.833    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y84        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/CLK
                         clock pessimism              0.308    11.141    
                         clock uncertainty           -0.035    11.106    
    SLICE_X118Y84        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.803    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC
  -------------------------------------------------------------------
                         required time                         10.803    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.266ns (15.908%)  route 1.406ns (84.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 10.833 - 8.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.628     3.252    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y92        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDPE (Prop_fdpe_C_Q)         0.223     3.475 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.411     3.887    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y92        LUT2 (Prop_lut2_I1_O)        0.043     3.930 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.995     4.924    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y84        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.833    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y84        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/CLK
                         clock pessimism              0.308    11.141    
                         clock uncertainty           -0.035    11.106    
    SLICE_X118Y84        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.803    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.803    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.266ns (15.908%)  route 1.406ns (84.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 10.833 - 8.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.628     3.252    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y92        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDPE (Prop_fdpe_C_Q)         0.223     3.475 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.411     3.887    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y92        LUT2 (Prop_lut2_I1_O)        0.043     3.930 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.995     4.924    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y84        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.833    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y84        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/CLK
                         clock pessimism              0.308    11.141    
                         clock uncertainty           -0.035    11.106    
    SLICE_X118Y84        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.803    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD
  -------------------------------------------------------------------
                         required time                         10.803    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.266ns (15.908%)  route 1.406ns (84.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 10.833 - 8.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.628     3.252    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y92        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDPE (Prop_fdpe_C_Q)         0.223     3.475 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.411     3.887    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y92        LUT2 (Prop_lut2_I1_O)        0.043     3.930 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.995     4.924    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y84        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.833    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y84        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/CLK
                         clock pessimism              0.308    11.141    
                         clock uncertainty           -0.035    11.106    
    SLICE_X118Y84        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.803    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1
  -------------------------------------------------------------------
                         required time                         10.803    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.266ns (17.842%)  route 1.225ns (82.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.628     3.252    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y92        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDPE (Prop_fdpe_C_Q)         0.223     3.475 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.411     3.887    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y92        LUT2 (Prop_lut2_I1_O)        0.043     3.930 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.814     4.743    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WE
    SLICE_X114Y85        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.835    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y85        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/CLK
                         clock pessimism              0.308    11.143    
                         clock uncertainty           -0.035    11.108    
    SLICE_X114Y85        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.805    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA
  -------------------------------------------------------------------
                         required time                         10.805    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.266ns (17.842%)  route 1.225ns (82.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.628     3.252    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y92        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDPE (Prop_fdpe_C_Q)         0.223     3.475 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.411     3.887    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y92        LUT2 (Prop_lut2_I1_O)        0.043     3.930 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.814     4.743    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WE
    SLICE_X114Y85        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.835    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y85        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/CLK
                         clock pessimism              0.308    11.143    
                         clock uncertainty           -0.035    11.108    
    SLICE_X114Y85        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.805    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.805    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  6.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[3].ADC_A_4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.717%)  route 0.104ns (53.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.330    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X116Y86        FDRE                                         r  adcs/adc_interface3/ADDESR[3].ADC_A_4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y86        FDRE (Prop_fdre_C_Q)         0.091     1.421 r  adcs/adc_interface3/ADDESR[3].ADC_A_4_reg[3]/Q
                         net (fo=1, routed)           0.104     1.525    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIA0
    SLICE_X114Y87        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.578    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X114Y87        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
                         clock pessimism             -0.210     1.368    
    SLICE_X114Y87        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095     1.463    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[2].ADC_A_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X119Y88        FDRE                                         r  adcs/adc_interface3/ADDESR[2].ADC_A_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y88        FDRE (Prop_fdre_C_Q)         0.091     1.423 r  adcs/adc_interface3/ADDESR[2].ADC_A_0_reg[2]/Q
                         net (fo=1, routed)           0.054     1.477    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X118Y88        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.580    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y88        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.237     1.343    
    SLICE_X118Y88        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     1.411    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[2].ADC_A_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.275     1.334    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X119Y93        FDRE                                         r  adcs/adc_interface3/ADDESR[2].ADC_A_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y93        FDRE (Prop_fdre_C_Q)         0.100     1.434 r  adcs/adc_interface3/ADDESR[2].ADC_A_2_reg[2]/Q
                         net (fo=1, routed)           0.101     1.536    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/DIB1
    SLICE_X118Y91        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.581    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X118Y91        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism             -0.234     1.347    
    SLICE_X118Y91        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.462    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[7].ADC_A_4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.563%)  route 0.147ns (59.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X116Y88        FDRE                                         r  adcs/adc_interface3/ADDESR[7].ADC_A_4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y88        FDRE (Prop_fdre_C_Q)         0.100     1.432 r  adcs/adc_interface3/ADDESR[7].ADC_A_4_reg[7]/Q
                         net (fo=1, routed)           0.147     1.579    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIB0
    SLICE_X114Y88        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.580    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X114Y88        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/CLK
                         clock pessimism             -0.210     1.370    
    SLICE_X114Y88        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.502    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[5].ADC_B_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.563%)  route 0.147ns (59.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.333    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X116Y91        FDRE                                         r  adcs/adc_interface3/ADDESR[5].ADC_B_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y91        FDRE (Prop_fdre_C_Q)         0.100     1.433 r  adcs/adc_interface3/ADDESR[5].ADC_B_2_reg[5]/Q
                         net (fo=1, routed)           0.147     1.580    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIB0
    SLICE_X114Y91        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.581    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y91        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.210     1.371    
    SLICE_X114Y91        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.503    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[1].ADC_B_4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.717%)  route 0.152ns (60.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.330    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X116Y84        FDRE                                         r  adcs/adc_interface3/ADDESR[1].ADC_B_4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y84        FDRE (Prop_fdre_C_Q)         0.100     1.430 r  adcs/adc_interface3/ADDESR[1].ADC_B_4_reg[1]/Q
                         net (fo=1, routed)           0.152     1.582    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/DIC0
    SLICE_X114Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WCLK
    SLICE_X114Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC/CLK
                         clock pessimism             -0.210     1.367    
    SLICE_X114Y86        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.496    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[7].ADC_A_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.196%)  route 0.106ns (53.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X119Y88        FDRE                                         r  adcs/adc_interface3/ADDESR[7].ADC_A_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y88        FDRE (Prop_fdre_C_Q)         0.091     1.423 r  adcs/adc_interface3/ADDESR[7].ADC_A_0_reg[7]/Q
                         net (fo=1, routed)           0.106     1.529    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X118Y88        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.580    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y88        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.237     1.343    
    SLICE_X118Y88        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095     1.438    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[1].ADC_A_4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.253%)  route 0.161ns (61.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.330    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X116Y86        FDRE                                         r  adcs/adc_interface3/ADDESR[1].ADC_A_4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y86        FDRE (Prop_fdre_C_Q)         0.100     1.430 r  adcs/adc_interface3/ADDESR[1].ADC_A_4_reg[1]/Q
                         net (fo=1, routed)           0.161     1.592    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIB0
    SLICE_X114Y87        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.578    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X114Y87        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/CLK
                         clock pessimism             -0.210     1.368    
    SLICE_X114Y87        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.500    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[2].ADC_B_4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.290%)  route 0.148ns (59.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.330    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X116Y84        FDRE                                         r  adcs/adc_interface3/ADDESR[2].ADC_B_4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y84        FDRE (Prop_fdre_C_Q)         0.100     1.430 r  adcs/adc_interface3/ADDESR[2].ADC_B_4_reg[2]/Q
                         net (fo=1, routed)           0.148     1.579    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/DIB1
    SLICE_X114Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WCLK
    SLICE_X114Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB_D1/CLK
                         clock pessimism             -0.210     1.367    
    SLICE_X114Y86        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.482    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[6].ADC_B_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.090%)  route 0.143ns (58.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.333    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X116Y90        FDRE                                         r  adcs/adc_interface3/ADDESR[6].ADC_B_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y90        FDRE (Prop_fdre_C_Q)         0.100     1.433 r  adcs/adc_interface3/ADDESR[6].ADC_B_2_reg[6]/Q
                         net (fo=1, routed)           0.143     1.577    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIA1
    SLICE_X114Y91        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.581    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y91        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism             -0.210     1.371    
    SLICE_X114Y91        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.479    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y88   adcs/adc_interface3/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y98   adcs/adc_interface3/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y96   adcs/adc_interface3/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y90   adcs/adc_interface3/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y86   adcs/adc_interface3/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y84   adcs/adc_interface3/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y64   adcs/adc_interface3/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y66   adcs/adc_interface3/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y88   adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y98   adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y88  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y88  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y88  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y88  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y88  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y88  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y88  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y88  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y88  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y88  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y90  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y90  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y90  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y90  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y90  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y90  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y90  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y90  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y88  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y88  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_3_CLK_B_P
  To Clock:  ADC_3_CLK_B_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_3_CLK_B_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_3_CLK_B_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y7    adcs/adc_interface3/ADC_DESER2/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y5     adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y60  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y60  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y92  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y92  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y94  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y94  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y80  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y80  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_2
  To Clock:  clk_div_out2_2

Setup :            0  Failing Endpoints,  Worst Slack        6.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.259ns (15.688%)  route 1.392ns (84.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.203    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X114Y78        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y78        FDCE (Prop_fdce_C_Q)         0.259     3.462 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.392     4.854    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD0
    SLICE_X118Y79        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.842    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y79        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/CLK
                         clock pessimism              0.308    11.150    
                         clock uncertainty           -0.035    11.114    
    SLICE_X118Y79        RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.106    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         11.106    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.259ns (15.688%)  route 1.392ns (84.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.203    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X114Y78        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y78        FDCE (Prop_fdce_C_Q)         0.259     3.462 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.392     4.854    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD0
    SLICE_X118Y79        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.842    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y79        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1/CLK
                         clock pessimism              0.308    11.150    
                         clock uncertainty           -0.035    11.114    
    SLICE_X118Y79        RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.106    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.106    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.259ns (15.688%)  route 1.392ns (84.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.203    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X114Y78        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y78        FDCE (Prop_fdce_C_Q)         0.259     3.462 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.392     4.854    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD0
    SLICE_X118Y79        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.842    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y79        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/CLK
                         clock pessimism              0.308    11.150    
                         clock uncertainty           -0.035    11.114    
    SLICE_X118Y79        RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.106    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB
  -------------------------------------------------------------------
                         required time                         11.106    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.259ns (15.688%)  route 1.392ns (84.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.203    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X114Y78        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y78        FDCE (Prop_fdce_C_Q)         0.259     3.462 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.392     4.854    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD0
    SLICE_X118Y79        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.842    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y79        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/CLK
                         clock pessimism              0.308    11.150    
                         clock uncertainty           -0.035    11.114    
    SLICE_X118Y79        RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.106    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.106    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.259ns (15.688%)  route 1.392ns (84.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.203    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X114Y78        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y78        FDCE (Prop_fdce_C_Q)         0.259     3.462 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.392     4.854    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD0
    SLICE_X118Y79        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.842    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y79        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/CLK
                         clock pessimism              0.308    11.150    
                         clock uncertainty           -0.035    11.114    
    SLICE_X118Y79        RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.106    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         11.106    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.259ns (15.688%)  route 1.392ns (84.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.203    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X114Y78        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y78        FDCE (Prop_fdce_C_Q)         0.259     3.462 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.392     4.854    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD0
    SLICE_X118Y79        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.842    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y79        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC_D1/CLK
                         clock pessimism              0.308    11.150    
                         clock uncertainty           -0.035    11.114    
    SLICE_X118Y79        RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.106    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC_D1
  -------------------------------------------------------------------
                         required time                         11.106    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.259ns (15.688%)  route 1.392ns (84.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.203    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X114Y78        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y78        FDCE (Prop_fdce_C_Q)         0.259     3.462 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.392     4.854    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD0
    SLICE_X118Y79        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.842    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y79        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD/CLK
                         clock pessimism              0.308    11.150    
                         clock uncertainty           -0.035    11.114    
    SLICE_X118Y79        RAMS32 (Setup_rams32_CLK_ADR0)
                                                     -0.008    11.106    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD
  -------------------------------------------------------------------
                         required time                         11.106    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.259ns (15.688%)  route 1.392ns (84.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.203    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X114Y78        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y78        FDCE (Prop_fdce_C_Q)         0.259     3.462 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.392     4.854    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/ADDRD0
    SLICE_X118Y79        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.842    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y79        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD_D1/CLK
                         clock pessimism              0.308    11.150    
                         clock uncertainty           -0.035    11.114    
    SLICE_X118Y79        RAMS32 (Setup_rams32_CLK_ADR0)
                                                     -0.008    11.106    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD_D1
  -------------------------------------------------------------------
                         required time                         11.106    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.259ns (15.801%)  route 1.380ns (84.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.203    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X114Y78        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y78        FDCE (Prop_fdce_C_Q)         0.259     3.462 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.380     4.842    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X118Y80        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.843    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y80        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.308    11.151    
                         clock uncertainty           -0.035    11.115    
    SLICE_X118Y80        RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.107    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         11.107    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.259ns (15.801%)  route 1.380ns (84.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.203    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X114Y78        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y78        FDCE (Prop_fdce_C_Q)         0.259     3.462 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.380     4.842    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X118Y80        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.843    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y80        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.308    11.151    
                         clock uncertainty           -0.035    11.115    
    SLICE_X118Y80        RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.107    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.107    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                  6.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[1].ADC_A_5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.341    adcs/adc_interface3/clk_div_out2
    SLICE_X119Y82        FDRE                                         r  adcs/adc_interface3/ADDESR[1].ADC_A_5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y82        FDRE (Prop_fdre_C_Q)         0.100     1.441 r  adcs/adc_interface3/ADDESR[1].ADC_A_5_reg[1]/Q
                         net (fo=1, routed)           0.107     1.548    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIB0
    SLICE_X118Y82        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.587    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X118Y82        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/CLK
                         clock pessimism             -0.235     1.352    
    SLICE_X118Y82        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.484    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[1].ADC_B_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.340    adcs/adc_interface3/clk_div_out2
    SLICE_X119Y81        FDRE                                         r  adcs/adc_interface3/ADDESR[1].ADC_B_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y81        FDRE (Prop_fdre_C_Q)         0.100     1.440 r  adcs/adc_interface3/ADDESR[1].ADC_B_3_reg[1]/Q
                         net (fo=1, routed)           0.107     1.547    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIA0
    SLICE_X118Y81        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.586    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y81        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
                         clock pessimism             -0.235     1.351    
    SLICE_X118Y81        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.482    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[5].ADC_B_3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.507%)  route 0.147ns (59.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.339    adcs/adc_interface3/clk_div_out2
    SLICE_X117Y80        FDRE                                         r  adcs/adc_interface3/ADDESR[5].ADC_B_3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y80        FDRE (Prop_fdre_C_Q)         0.100     1.439 r  adcs/adc_interface3/ADDESR[5].ADC_B_3_reg[5]/Q
                         net (fo=1, routed)           0.147     1.585    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIB0
    SLICE_X114Y82        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.587    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y82        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.210     1.377    
    SLICE_X114Y82        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.509    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[7].ADC_A_5_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.340    adcs/adc_interface3/clk_div_out2
    SLICE_X119Y81        FDRE                                         r  adcs/adc_interface3/ADDESR[7].ADC_A_5_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y81        FDRE (Prop_fdre_C_Q)         0.091     1.431 r  adcs/adc_interface3/ADDESR[7].ADC_A_5_reg[7]/Q
                         net (fo=1, routed)           0.095     1.526    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIB0
    SLICE_X118Y81        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.586    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y81        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/CLK
                         clock pessimism             -0.235     1.351    
    SLICE_X118Y81        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     1.447    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[7].ADC_B_3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.207%)  route 0.137ns (57.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.340    adcs/adc_interface3/clk_div_out2
    SLICE_X115Y80        FDRE                                         r  adcs/adc_interface3/ADDESR[7].ADC_B_3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y80        FDRE (Prop_fdre_C_Q)         0.100     1.440 r  adcs/adc_interface3/ADDESR[7].ADC_B_3_reg[7]/Q
                         net (fo=1, routed)           0.137     1.576    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIA0
    SLICE_X114Y82        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.587    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y82        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism             -0.233     1.354    
    SLICE_X114Y82        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.485    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[3].ADC_B_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.891%)  route 0.145ns (59.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.340    adcs/adc_interface3/clk_div_out2
    SLICE_X115Y80        FDRE                                         r  adcs/adc_interface3/ADDESR[3].ADC_B_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y80        FDRE (Prop_fdre_C_Q)         0.100     1.440 r  adcs/adc_interface3/ADDESR[3].ADC_B_3_reg[3]/Q
                         net (fo=1, routed)           0.145     1.584    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIC0
    SLICE_X114Y82        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.587    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y82        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
                         clock pessimism             -0.233     1.354    
    SLICE_X114Y82        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.483    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/obitslip2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/bitsleep2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.200%)  route 0.052ns (28.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.346    adcs/adc_interface3/clk_div_out2
    SLICE_X116Y92        FDRE                                         r  adcs/adc_interface3/obitslip2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y92        FDRE (Prop_fdre_C_Q)         0.100     1.446 f  adcs/adc_interface3/obitslip2_reg[2]/Q
                         net (fo=1, routed)           0.052     1.497    adcs/adc_interface3/obitslip2[2]
    SLICE_X117Y92        LUT2 (Prop_lut2_I1_O)        0.028     1.525 r  adcs/adc_interface3/bitsleep2[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.525    adcs/adc_interface3/bitsleep2[2]_i_1__1_n_0
    SLICE_X117Y92        FDRE                                         r  adcs/adc_interface3/bitsleep2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.594    adcs/adc_interface3/clk_div_out2
    SLICE_X117Y92        FDRE                                         r  adcs/adc_interface3/bitsleep2_reg[2]/C
                         clock pessimism             -0.237     1.357    
    SLICE_X117Y92        FDRE (Hold_fdre_C_D)         0.061     1.418    adcs/adc_interface3/bitsleep2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.345    adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y60        FDRE                                         r  adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y60        FDRE (Prop_fdre_C_Q)         0.100     1.445 r  adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.499    adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y60        FDRE                                         r  adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.593    adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y60        FDRE                                         r  adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.345    
    SLICE_X119Y60        FDRE (Hold_fdre_C_D)         0.047     1.392    adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.294     1.366    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X111Y79        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.100     1.466 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.520    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X111Y79        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.331     1.613    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X111Y79        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.247     1.366    
    SLICE_X111Y79        FDRE (Hold_fdre_C_D)         0.047     1.413    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.339    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y79        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.100     1.439 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     1.493    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X113Y79        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.584    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y79        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.245     1.339    
    SLICE_X113Y79        FDRE (Hold_fdre_C_D)         0.047     1.386    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out2_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y60   adcs/adc_interface3/ADC_DESER2/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y92   adcs/adc_interface3/ADC_DESER2/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y94   adcs/adc_interface3/ADC_DESER2/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y80   adcs/adc_interface3/ADC_DESER2/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y82   adcs/adc_interface3/ADC_DESER2/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y68   adcs/adc_interface3/ADC_DESER2/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y62   adcs/adc_interface3/ADC_DESER2/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y58   adcs/adc_interface3/ADC_DESER2/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y60   adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y92   adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y83  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y83  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y83  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y83  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_4_CLK_A_P
  To Clock:  ADC_4_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_4_CLK_A_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_4_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X0Y0    adcs/adc_interface4/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X0Y0     adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y34  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y34  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y48  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y48  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y44  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y44  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y38  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y38  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1_2
  To Clock:  ADC_DESER1_n_1_2

Setup :            0  Failing Endpoints,  Worst Slack        5.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.302ns (15.755%)  route 1.615ns (84.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.770 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.423 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.536     3.959    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.043     4.002 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.079     5.081    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X4Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.770    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X4Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.283    11.053    
                         clock uncertainty           -0.035    11.017    
    SLICE_X4Y49          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.714    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         10.714    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.302ns (15.755%)  route 1.615ns (84.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.770 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.423 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.536     3.959    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.043     4.002 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.079     5.081    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X4Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.770    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X4Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.283    11.053    
                         clock uncertainty           -0.035    11.017    
    SLICE_X4Y49          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.714    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.714    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.302ns (15.755%)  route 1.615ns (84.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.770 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.423 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.536     3.959    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.043     4.002 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.079     5.081    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X4Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.770    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X4Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
                         clock pessimism              0.283    11.053    
                         clock uncertainty           -0.035    11.017    
    SLICE_X4Y49          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.714    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         10.714    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.302ns (15.755%)  route 1.615ns (84.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.770 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.423 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.536     3.959    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.043     4.002 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.079     5.081    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X4Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.770    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X4Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism              0.283    11.053    
                         clock uncertainty           -0.035    11.017    
    SLICE_X4Y49          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.714    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.714    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.302ns (15.755%)  route 1.615ns (84.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.770 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.423 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.536     3.959    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.043     4.002 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.079     5.081    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X4Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.770    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X4Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
                         clock pessimism              0.283    11.053    
                         clock uncertainty           -0.035    11.017    
    SLICE_X4Y49          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.714    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         10.714    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.302ns (15.755%)  route 1.615ns (84.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.770 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.423 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.536     3.959    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.043     4.002 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.079     5.081    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X4Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.770    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X4Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism              0.283    11.053    
                         clock uncertainty           -0.035    11.017    
    SLICE_X4Y49          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.714    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.714    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.302ns (15.755%)  route 1.615ns (84.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.770 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.423 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.536     3.959    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.043     4.002 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.079     5.081    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X4Y49          RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.770    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X4Y49          RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
                         clock pessimism              0.283    11.053    
                         clock uncertainty           -0.035    11.017    
    SLICE_X4Y49          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.714    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         10.714    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.302ns (15.755%)  route 1.615ns (84.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.770 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.423 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.536     3.959    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.043     4.002 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.079     5.081    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WE
    SLICE_X4Y49          RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.770    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X4Y49          RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
                         clock pessimism              0.283    11.053    
                         clock uncertainty           -0.035    11.017    
    SLICE_X4Y49          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.714    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         10.714    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.302ns (16.578%)  route 1.520ns (83.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.770 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.423 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.536     3.959    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.043     4.002 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.983     4.985    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X4Y47          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.770    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X4Y47          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
                         clock pessimism              0.283    11.053    
                         clock uncertainty           -0.035    11.017    
    SLICE_X4Y47          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.714    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         10.714    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.302ns (16.578%)  route 1.520ns (83.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.770 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.423 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.536     3.959    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.043     4.002 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.983     4.985    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X4Y47          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.770    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X4Y47          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK
                         clock pessimism              0.283    11.053    
                         clock uncertainty           -0.035    11.017    
    SLICE_X4Y47          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.714    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.714    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  5.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADDESR[7].ADC_A_4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.207%)  route 0.143ns (58.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.381    adcs/adc_interface4/ADC_DESER1_n_1
    SLICE_X3Y47          FDRE                                         r  adcs/adc_interface4/ADDESR[7].ADC_A_4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.100     1.481 r  adcs/adc_interface4/ADDESR[7].ADC_A_4_reg[7]/Q
                         net (fo=1, routed)           0.143     1.623    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIB0
    SLICE_X6Y48          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.621    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X6Y48          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/CLK
                         clock pessimism             -0.202     1.419    
    SLICE_X6Y48          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.551    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADDESR[0].ADC_B_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.945%)  route 0.144ns (59.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.381    adcs/adc_interface4/ADC_DESER1_n_1
    SLICE_X3Y48          FDRE                                         r  adcs/adc_interface4/ADDESR[0].ADC_B_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.100     1.481 r  adcs/adc_interface4/ADDESR[0].ADC_B_0_reg[0]/Q
                         net (fo=1, routed)           0.144     1.625    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIB1
    SLICE_X4Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.621    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X4Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism             -0.202     1.419    
    SLICE_X4Y49          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.534    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADDESR[1].ADC_B_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.877%)  route 0.145ns (55.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.381    adcs/adc_interface4/ADC_DESER1_n_1
    SLICE_X0Y48          FDRE                                         r  adcs/adc_interface4/ADDESR[1].ADC_B_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.118     1.499 r  adcs/adc_interface4/ADDESR[1].ADC_B_0_reg[1]/Q
                         net (fo=1, routed)           0.145     1.644    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIB0
    SLICE_X4Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.621    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X4Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.202     1.419    
    SLICE_X4Y49          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.551    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADDESR[3].ADC_B_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.877%)  route 0.145ns (55.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.381    adcs/adc_interface4/ADC_DESER1_n_1
    SLICE_X0Y48          FDRE                                         r  adcs/adc_interface4/ADDESR[3].ADC_B_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.118     1.499 r  adcs/adc_interface4/ADDESR[3].ADC_B_0_reg[3]/Q
                         net (fo=1, routed)           0.145     1.644    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIA0
    SLICE_X4Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.621    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X4Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.202     1.419    
    SLICE_X4Y49          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.550    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADDESR[7].ADC_A_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.682%)  route 0.165ns (62.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.275     1.380    adcs/adc_interface4/ADC_DESER1_n_1
    SLICE_X1Y44          FDRE                                         r  adcs/adc_interface4/ADDESR[7].ADC_A_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.100     1.480 r  adcs/adc_interface4/ADDESR[7].ADC_A_2_reg[7]/Q
                         net (fo=1, routed)           0.165     1.645    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIC0
    SLICE_X4Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.621    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X4Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
                         clock pessimism             -0.202     1.419    
    SLICE_X4Y49          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.548    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADDESR[2].ADC_A_4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.951%)  route 0.150ns (60.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.381    adcs/adc_interface4/ADC_DESER1_n_1
    SLICE_X3Y47          FDRE                                         r  adcs/adc_interface4/ADDESR[2].ADC_A_4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.100     1.481 r  adcs/adc_interface4/ADDESR[2].ADC_A_4_reg[2]/Q
                         net (fo=1, routed)           0.150     1.631    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIA1
    SLICE_X6Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.621    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X6Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK
                         clock pessimism             -0.202     1.419    
    SLICE_X6Y49          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.527    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADDESR[5].ADC_B_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.389%)  route 0.199ns (66.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.382    adcs/adc_interface4/ADC_DESER1_n_1
    SLICE_X7Y49          FDRE                                         r  adcs/adc_interface4/ADDESR[5].ADC_B_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.100     1.482 r  adcs/adc_interface4/ADDESR[5].ADC_B_0_reg[5]/Q
                         net (fo=1, routed)           0.199     1.681    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X8Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.649    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X8Y49          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.202     1.447    
    SLICE_X8Y49          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.576    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADDESR[6].ADC_A_4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.386%)  route 0.136ns (57.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.382    adcs/adc_interface4/ADC_DESER1_n_1
    SLICE_X5Y47          FDRE                                         r  adcs/adc_interface4/ADDESR[6].ADC_A_4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.100     1.482 r  adcs/adc_interface4/ADDESR[6].ADC_A_4_reg[6]/Q
                         net (fo=1, routed)           0.136     1.618    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIB1
    SLICE_X6Y48          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.621    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X6Y48          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/CLK
                         clock pessimism             -0.225     1.396    
    SLICE_X6Y48          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.511    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.410    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.100     1.510 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.565    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X15Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.345     1.652    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.242     1.410    
    SLICE_X15Y46         FDPE (Hold_fdpe_C_D)         0.047     1.457    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.378    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y38          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.100     1.478 r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.533    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X1Y38          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.618    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y38          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.240     1.378    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.047     1.425    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y34  adcs/adc_interface4/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y48  adcs/adc_interface4/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y44  adcs/adc_interface4/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y38  adcs/adc_interface4/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y46  adcs/adc_interface4/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y36  adcs/adc_interface4/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y8   adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y14  adcs/adc_interface4/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X0Y34  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X0Y48  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y49   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y49   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y49   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y49   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y49   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y49   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y49   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y49   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y48   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y48   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X8Y48   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X8Y48   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X8Y48   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X8Y48   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X8Y48   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X8Y48   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X8Y48   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X8Y48   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X8Y47   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X8Y47   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_4_CLK_B_P
  To Clock:  ADC_4_CLK_B_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_4_CLK_B_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_4_CLK_B_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X0Y3    adcs/adc_interface4/ADC_DESER2/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X0Y1     adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y40  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y40  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y30  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y30  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y10  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y10  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y42  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y42  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_3
  To Clock:  clk_div_out2_3

Setup :            0  Failing Endpoints,  Worst Slack        5.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.259ns (13.513%)  route 1.658ns (86.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580     3.138    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y42          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.259     3.397 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.658     5.055    adcs/adc_interface4/ADC_DESER2/syncstages_ff_reg[3][4]
    IDELAY_X0Y10         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_DESER2/CLK
    IDELAY_X0Y10         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/C
                         clock pessimism              0.283    11.072    
                         clock uncertainty           -0.035    11.037    
    IDELAY_X0Y10         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    10.960    adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.259ns (14.173%)  route 1.568ns (85.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.137    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y41          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.259     3.396 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.568     4.965    adcs/adc_interface4/ADC_DESER2/syncstages_ff_reg[3][2]
    IDELAY_X0Y10         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_DESER2/CLK
    IDELAY_X0Y10         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/C
                         clock pessimism              0.283    11.072    
                         clock uncertainty           -0.035    11.037    
    IDELAY_X0Y10         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.077    10.960    adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.259ns (14.531%)  route 1.523ns (85.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 10.785 - 8.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580     3.138    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y42          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.259     3.397 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.523     4.921    adcs/adc_interface4/ADC_DESER2/syncstages_ff_reg[3][4]
    IDELAY_X0Y16         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.785    adcs/adc_interface4/ADC_DESER2/CLK
    IDELAY_X0Y16         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus/C
                         clock pessimism              0.283    11.068    
                         clock uncertainty           -0.035    11.033    
    IDELAY_X0Y16         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    10.956    adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[7].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.259ns (15.340%)  route 1.429ns (84.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 10.783 - 8.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580     3.138    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y42          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.259     3.397 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.429     4.827    adcs/adc_interface4/ADC_DESER2/syncstages_ff_reg[3][4]
    IDELAY_X0Y18         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[7].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.783    adcs/adc_interface4/ADC_DESER2/CLK
    IDELAY_X0Y18         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[7].idelaye2_bus/C
                         clock pessimism              0.283    11.066    
                         clock uncertainty           -0.035    11.031    
    IDELAY_X0Y18         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    10.954    adcs/adc_interface4/ADC_DESER2/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.954    
                         arrival time                          -4.827    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.259ns (15.319%)  route 1.432ns (84.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 10.785 - 8.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.137    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y41          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.259     3.396 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.432     4.828    adcs/adc_interface4/ADC_DESER2/syncstages_ff_reg[3][2]
    IDELAY_X0Y16         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.785    adcs/adc_interface4/ADC_DESER2/CLK
    IDELAY_X0Y16         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus/C
                         clock pessimism              0.283    11.068    
                         clock uncertainty           -0.035    11.033    
    IDELAY_X0Y16         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.077    10.956    adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.259ns (15.414%)  route 1.421ns (84.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.137    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y41          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.259     3.396 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.421     4.818    adcs/adc_interface4/ADC_DESER2/syncstages_ff_reg[3][1]
    IDELAY_X0Y10         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_DESER2/CLK
    IDELAY_X0Y10         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/C
                         clock pessimism              0.283    11.072    
                         clock uncertainty           -0.035    11.037    
    IDELAY_X0Y10         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077    10.960    adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.223ns (13.434%)  route 1.437ns (86.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580     3.138    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y42          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.223     3.361 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.437     4.798    adcs/adc_interface4/ADC_DESER2/syncstages_ff_reg[3][0]
    IDELAY_X0Y10         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_DESER2/CLK
    IDELAY_X0Y10         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/C
                         clock pessimism              0.283    11.072    
                         clock uncertainty           -0.035    11.037    
    IDELAY_X0Y10         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.077    10.960    adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[7].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.259ns (16.221%)  route 1.338ns (83.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 10.783 - 8.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.137    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y41          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.259     3.396 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.338     4.734    adcs/adc_interface4/ADC_DESER2/syncstages_ff_reg[3][2]
    IDELAY_X0Y18         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[7].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.783    adcs/adc_interface4/ADC_DESER2/CLK
    IDELAY_X0Y18         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[7].idelaye2_bus/C
                         clock pessimism              0.283    11.066    
                         clock uncertainty           -0.035    11.031    
    IDELAY_X0Y18         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.077    10.954    adcs/adc_interface4/ADC_DESER2/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.954    
                         arrival time                          -4.734    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.223ns (13.958%)  route 1.375ns (86.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580     3.138    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y42          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.223     3.361 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.375     4.736    adcs/adc_interface4/ADC_DESER2/syncstages_ff_reg[3][3]
    IDELAY_X0Y10         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_DESER2/CLK
    IDELAY_X0Y10         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/C
                         clock pessimism              0.283    11.072    
                         clock uncertainty           -0.035    11.037    
    IDELAY_X0Y10         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077    10.960    adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.223ns (14.456%)  route 1.320ns (85.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 10.785 - 8.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580     3.138    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y42          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.223     3.361 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.320     4.681    adcs/adc_interface4/ADC_DESER2/syncstages_ff_reg[3][3]
    IDELAY_X0Y16         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.785    adcs/adc_interface4/ADC_DESER2/CLK
    IDELAY_X0Y16         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus/C
                         clock pessimism              0.283    11.068    
                         clock uncertainty           -0.035    11.033    
    IDELAY_X0Y16         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077    10.956    adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -4.681    
  -------------------------------------------------------------------
                         slack                                  6.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADDESR[3].ADC_B_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.294%)  route 0.142ns (58.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.408    adcs/adc_interface4/clk_div_out2
    SLICE_X3Y42          FDRE                                         r  adcs/adc_interface4/ADDESR[3].ADC_B_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.100     1.508 r  adcs/adc_interface4/ADDESR[3].ADC_B_3_reg[3]/Q
                         net (fo=1, routed)           0.142     1.650    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIC0
    SLICE_X6Y43          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.649    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X6Y43          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
                         clock pessimism             -0.202     1.447    
    SLICE_X6Y43          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.576    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADDESR[5].ADC_A_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.036%)  route 0.144ns (54.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.408    adcs/adc_interface4/clk_div_out2
    SLICE_X2Y42          FDRE                                         r  adcs/adc_interface4/ADDESR[5].ADC_A_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.118     1.526 r  adcs/adc_interface4/ADDESR[5].ADC_A_1_reg[5]/Q
                         net (fo=1, routed)           0.144     1.670    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X6Y42          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.648    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X6Y42          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.202     1.446    
    SLICE_X6Y42          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.578    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADDESR[5].ADC_B_3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (38.979%)  route 0.142ns (61.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.408    adcs/adc_interface4/clk_div_out2
    SLICE_X3Y42          FDRE                                         r  adcs/adc_interface4/ADDESR[5].ADC_B_3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.091     1.499 r  adcs/adc_interface4/ADDESR[5].ADC_B_3_reg[5]/Q
                         net (fo=1, routed)           0.142     1.642    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIB0
    SLICE_X6Y43          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.649    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X6Y43          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.202     1.447    
    SLICE_X6Y43          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     1.543    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.407    adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y38          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.100     1.507 r  adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.562    adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X3Y38          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.647    adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y38          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.240     1.407    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.047     1.454    adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.407    adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y39          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.100     1.507 r  adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.562    adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X3Y39          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.647    adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y39          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.240     1.407    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.047     1.454    adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.275     1.409    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y42          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.100     1.509 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.564    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X7Y42          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.648    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y42          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.239     1.409    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.047     1.456    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.410    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y44          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.100     1.510 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     1.565    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X7Y44          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.649    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X7Y44          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.239     1.410    
    SLICE_X7Y44          FDRE (Hold_fdre_C_D)         0.047     1.457    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.408    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y42          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.100     1.508 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.563    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X3Y42          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.648    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y42          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.240     1.408    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.047     1.455    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.437    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y43         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDPE (Prop_fdpe_C_Q)         0.100     1.537 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.592    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X11Y43         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.679    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y43         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.242     1.437    
    SLICE_X11Y43         FDPE (Hold_fdpe_C_D)         0.047     1.484    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.408    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y42          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.100     1.508 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.563    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X3Y42          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.648    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y42          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.240     1.408    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.047     1.455    adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out2_3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y40  adcs/adc_interface4/ADC_DESER2/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y30  adcs/adc_interface4/ADC_DESER2/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y10  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y42  adcs/adc_interface4/ADC_DESER2/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y32  adcs/adc_interface4/ADC_DESER2/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y20  adcs/adc_interface4/ADC_DESER2/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y18  adcs/adc_interface4/ADC_DESER2/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y16  adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X0Y40  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X0Y30  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y41   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y41   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y41   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y41   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y41   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y41   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y41   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X4Y41   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y41   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y41   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y42   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y42   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y42   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y42   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y42   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y42   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y42   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y42   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y42   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y42   adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/gen_write[1].mem_reg/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 1.127ns (16.844%)  route 5.564ns (83.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 9.977 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=145, routed)         5.564     8.897    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/s_axi_axil_WDATA[19]
    RAMB36_X2Y22         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/gen_write[1].mem_reg/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.106     9.977    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/ap_clk
    RAMB36_X2Y22         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/gen_write[1].mem_reg/CLKBWRCLK
                         clock pessimism              0.151    10.128    
                         clock uncertainty           -0.125    10.002    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                     -0.182     9.820    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                          9.820    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_ack_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 1.170ns (17.103%)  route 5.671ns (82.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 9.944 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=145, routed)         5.671     9.004    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/s_axi_axil_WDATA[16]
    SLICE_X37Y116        LUT3 (Prop_lut3_I0_O)        0.043     9.047 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_ack[16]_i_1/O
                         net (fo=1, routed)           0.000     9.047    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/or0_out[16]
    SLICE_X37Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_ack_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.073     9.944    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/ap_clk
    SLICE_X37Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_ack_reg[16]/C
                         clock pessimism              0.151    10.095    
                         clock uncertainty           -0.125     9.970    
    SLICE_X37Y116        FDRE (Setup_fdre_C_D)        0.034    10.004    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_ack_reg[16]
  -------------------------------------------------------------------
                         required time                         10.004    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/gen_write[1].mem_reg/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 1.127ns (17.011%)  route 5.498ns (82.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 9.977 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=145, routed)         5.498     8.831    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/s_axi_axil_WDATA[16]
    RAMB36_X2Y22         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/gen_write[1].mem_reg/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.106     9.977    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/ap_clk
    RAMB36_X2Y22         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/gen_write[1].mem_reg/CLKBWRCLK
                         clock pessimism              0.151    10.128    
                         clock uncertainty           -0.125    10.002    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                     -0.182     9.820    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                          9.820    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/slv_reg8_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.773ns  (logic 1.127ns (16.641%)  route 5.646ns (83.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.934ns = ( 9.934 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=145, routed)         5.646     8.979    zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/s00_axi_wdata[16]
    SLICE_X50Y125        FDRE                                         r  zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/slv_reg8_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.063     9.934    zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y125        FDRE                                         r  zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
                         clock pessimism              0.151    10.085    
                         clock uncertainty           -0.125     9.960    
    SLICE_X50Y125        FDRE (Setup_fdre_C_D)        0.021     9.981    zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/slv_reg8_reg[16]
  -------------------------------------------------------------------
                         required time                          9.981    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_0/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 1.127ns (17.066%)  route 5.477ns (82.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 9.975 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=145, routed)         5.477     8.810    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/s_axi_axil_WDATA[16]
    RAMB36_X3Y21         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_0/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.104     9.975    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/ap_clk
    RAMB36_X3Y21         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_0/CLKBWRCLK
                         clock pessimism              0.151    10.126    
                         clock uncertainty           -0.125    10.000    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                     -0.182     9.818    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_DDROFFSET_V_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 1.170ns (17.234%)  route 5.619ns (82.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 9.946 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=145, routed)         5.619     8.952    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/s_axi_axil_WDATA[16]
    SLICE_X36Y114        LUT3 (Prop_lut3_I0_O)        0.043     8.995 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_DDROFFSET_V[16]_i_1/O
                         net (fo=1, routed)           0.000     8.995    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_DDROFFSET_V[16]_i_1_n_0
    SLICE_X36Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_DDROFFSET_V_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.075     9.946    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/ap_clk
    SLICE_X36Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_DDROFFSET_V_reg[16]/C
                         clock pessimism              0.151    10.097    
                         clock uncertainty           -0.125     9.972    
    SLICE_X36Y114        FDRE (Setup_fdre_C_D)        0.065    10.037    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_DDROFFSET_V_reg[16]
  -------------------------------------------------------------------
                         required time                         10.037    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/slv_reg12_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 1.127ns (16.892%)  route 5.545ns (83.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.934ns = ( 9.934 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=145, routed)         5.545     8.878    zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/s00_axi_wdata[16]
    SLICE_X51Y124        FDRE                                         r  zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/slv_reg12_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.063     9.934    zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y124        FDRE                                         r  zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/slv_reg12_reg[16]/C
                         clock pessimism              0.151    10.085    
                         clock uncertainty           -0.125     9.960    
    SLICE_X51Y124        FDRE (Setup_fdre_C_D)       -0.009     9.951    zynq_subsystem/ZynqDesign_i/FirmwareStatus_0/U0/FirmwareStatus_v1_0_S00_AXI_inst/slv_reg12_reg[16]
  -------------------------------------------------------------------
                         required time                          9.951    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/gen_write[1].mem_reg/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 1.127ns (17.340%)  route 5.372ns (82.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 9.977 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=145, routed)         5.372     8.705    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/s_axi_axil_WDATA[20]
    RAMB36_X2Y22         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/gen_write[1].mem_reg/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.106     9.977    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/ap_clk
    RAMB36_X2Y22         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/gen_write[1].mem_reg/CLKBWRCLK
                         clock pessimism              0.151    10.128    
                         clock uncertainty           -0.125    10.002    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                     -0.182     9.820    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                          9.820    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 1.127ns (17.216%)  route 5.419ns (82.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 9.947 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=145, routed)         5.419     8.752    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_in[17]
    SLICE_X66Y112        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.076     9.947    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_clk
    SLICE_X66Y112        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[17]/C
                         clock pessimism              0.071    10.018    
                         clock uncertainty           -0.125     9.893    
    SLICE_X66Y112        FDRE (Setup_fdre_C_D)        0.000     9.893    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                          9.893    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg5_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 1.127ns (17.103%)  route 5.463ns (82.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 9.940 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=145, routed)         5.463     8.796    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_wdata[21]
    SLICE_X55Y134        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg5_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.069     9.940    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y134        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg5_reg[21]/C
                         clock pessimism              0.151    10.091    
                         clock uncertainty           -0.125     9.966    
    SLICE_X55Y134        FDRE (Setup_fdre_C_D)       -0.019     9.947    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg5_reg[21]
  -------------------------------------------------------------------
                         required time                          9.947    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  1.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.204ns (61.964%)  route 0.125ns (38.036%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.107ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.523     0.865    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y139        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y139        FDRE (Prop_fdre_C_Q)         0.100     0.965 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=1, routed)           0.125     1.090    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg3[15]
    SLICE_X57Y139        LUT5 (Prop_lut5_I0_O)        0.028     1.118 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[15]_i_4/O
                         net (fo=1, routed)           0.000     1.118    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[15]_i_4_n_0
    SLICE_X57Y139        MUXF7 (Prop_muxf7_I0_O)      0.059     1.177 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[15]_i_2/O
                         net (fo=1, routed)           0.000     1.177    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[15]_i_2_n_0
    SLICE_X57Y139        MUXF8 (Prop_muxf8_I0_O)      0.017     1.194 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.194    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/reg_data_out__0[15]
    SLICE_X57Y139        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.727     1.107    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y139        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.046     1.061    
    SLICE_X57Y139        FDRE (Hold_fdre_C_D)         0.070     1.131    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/msms_set_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.475%)  route 0.322ns (71.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.531     0.873    zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X51Y147        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y147        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/Q
                         net (fo=9, routed)           0.322     1.295    zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/D[0]
    SLICE_X50Y152        LUT5 (Prop_lut5_I0_O)        0.028     1.323 r  zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/msms_set_i_i_1/O
                         net (fo=1, routed)           0.000     1.323    zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/msms_set_i_i_1_n_0
    SLICE_X50Y152        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/msms_set_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.836     1.216    zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X50Y152        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/msms_set_i_reg/C
                         clock pessimism             -0.046     1.170    
    SLICE_X50Y152        FDRE (Hold_fdre_C_D)         0.087     1.257    zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/msms_set_i_reg
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg15_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.196ns (58.763%)  route 0.138ns (41.237%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.104ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.519     0.861    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y134        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg15_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y134        FDRE (Prop_fdre_C_Q)         0.100     0.961 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg15_reg[19]/Q
                         net (fo=1, routed)           0.138     1.099    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg15[19]
    SLICE_X59Y133        LUT6 (Prop_lut6_I0_O)        0.028     1.127 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[19]_i_7/O
                         net (fo=1, routed)           0.000     1.127    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[19]_i_7_n_0
    SLICE_X59Y133        MUXF7 (Prop_muxf7_I1_O)      0.051     1.178 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     1.178    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[19]_i_3_n_0
    SLICE_X59Y133        MUXF8 (Prop_muxf8_I1_O)      0.017     1.195 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.195    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/reg_data_out__0[19]
    SLICE_X59Y133        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.724     1.104    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y133        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism             -0.046     1.058    
    SLICE_X59Y133        FDRE (Hold_fdre_C_D)         0.070     1.128    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 counter_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_int_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.333ns (76.555%)  route 0.102ns (23.445%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.553     0.895    MAIN_CLOCK
    SLICE_X31Y147        FDRE                                         r  counter_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y147        FDRE (Prop_fdre_C_Q)         0.100     0.995 r  counter_int_reg[12]/Q
                         net (fo=3, routed)           0.101     1.096    counter_int_reg[12]
    SLICE_X31Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     1.238 r  counter_int_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.238    counter_int_reg[12]_i_1_n_0
    SLICE_X31Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.263 r  counter_int_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.263    counter_int_reg[16]_i_1_n_0
    SLICE_X31Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.288 r  counter_int_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.289    counter_int_reg[20]_i_1_n_0
    SLICE_X31Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.330 r  counter_int_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.330    counter_int_reg[24]_i_1_n_7
    SLICE_X31Y150        FDRE                                         r  counter_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.858     1.238    MAIN_CLOCK
    SLICE_X31Y150        FDRE                                         r  counter_int_reg[24]/C
                         clock pessimism             -0.046     1.192    
    SLICE_X31Y150        FDRE (Hold_fdre_C_D)         0.071     1.263    counter_int_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.960%)  route 0.100ns (50.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.553     0.895    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y147        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y147        FDRE (Prop_fdre_C_Q)         0.100     0.995 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.100     1.095    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y147        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.757     1.137    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y147        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.211     0.926    
    SLICE_X26Y147        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.024    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.837%)  route 0.105ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.529     0.871    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y139        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y139        FDRE (Prop_fdre_C_Q)         0.100     0.971 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.105     1.076    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X38Y138        SRLC32E                                      r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.735     1.115    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y138        SRLC32E                                      r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.211     0.904    
    SLICE_X38Y138        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.003    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg13_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.196ns (57.130%)  route 0.147ns (42.870%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.522     0.864    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y140        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg13_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y140        FDRE (Prop_fdre_C_Q)         0.100     0.964 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg13_reg[12]/Q
                         net (fo=1, routed)           0.147     1.111    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg13[12]
    SLICE_X60Y139        LUT6 (Prop_lut6_I3_O)        0.028     1.139 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[12]_i_7/O
                         net (fo=1, routed)           0.000     1.139    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[12]_i_7_n_0
    SLICE_X60Y139        MUXF7 (Prop_muxf7_I1_O)      0.051     1.190 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3/O
                         net (fo=1, routed)           0.000     1.190    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3_n_0
    SLICE_X60Y139        MUXF8 (Prop_muxf8_I1_O)      0.017     1.207 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.207    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/reg_data_out__0[12]
    SLICE_X60Y139        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.729     1.109    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y139        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.046     1.063    
    SLICE_X60Y139        FDRE (Hold_fdre_C_D)         0.070     1.133    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg15_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.196ns (57.243%)  route 0.146ns (42.757%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.105ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.519     0.861    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y134        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg15_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y134        FDRE (Prop_fdre_C_Q)         0.100     0.961 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg15_reg[17]/Q
                         net (fo=1, routed)           0.146     1.107    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg15[17]
    SLICE_X60Y134        LUT6 (Prop_lut6_I0_O)        0.028     1.135 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[17]_i_7/O
                         net (fo=1, routed)           0.000     1.135    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[17]_i_7_n_0
    SLICE_X60Y134        MUXF7 (Prop_muxf7_I1_O)      0.051     1.186 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_3/O
                         net (fo=1, routed)           0.000     1.186    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_3_n_0
    SLICE_X60Y134        MUXF8 (Prop_muxf8_I1_O)      0.017     1.203 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.203    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/reg_data_out__0[17]
    SLICE_X60Y134        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.725     1.105    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y134        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism             -0.046     1.059    
    SLICE_X60Y134        FDRE (Hold_fdre_C_D)         0.070     1.129    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (44.977%)  route 0.144ns (55.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.529     0.871    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X42Y138        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y138        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.144     1.133    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X36Y138        SRLC32E                                      r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.735     1.115    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y138        SRLC32E                                      r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.211     0.904    
    SLICE_X36Y138        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.058    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.122%)  route 0.144ns (54.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.529     0.871    zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X52Y147        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y147        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.144     1.133    zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X54Y147        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.734     1.114    zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X54Y147        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.211     0.903    
    SLICE_X54Y147        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.057    zynq_subsystem/ZynqDesign_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X0Y0   zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/gt_common_support/gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         8.000       5.905      RAMB36_X3Y23        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_seq/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X3Y23        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_seq/gen_write[1].mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         8.000       5.905      RAMB36_X3Y24        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_seq/gen_write[1].mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X3Y24        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_seq/gen_write[1].mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X1Y18        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/inbuffer_V_U/data_mover_inbuffbkb_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         8.000       5.905      RAMB36_X2Y22        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X2Y22        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/gen_write[1].mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1     n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1     n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1     n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X8Y91         zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X8Y91         zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X30Y95        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X30Y95        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X30Y95        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X30Y95        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X30Y95        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X30Y95        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1     n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1     n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X8Y91         zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X8Y91         zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X30Y95        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X30Y95        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X30Y95        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X30Y95        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X30Y95        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X30Y95        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 0.578ns (9.487%)  route 5.514ns (90.513%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 9.952 - 8.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.235     2.166    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y90         FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.223     2.389 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=178, routed)         2.189     4.578    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X6Y57          LUT6 (Prop_lut6_I2_O)        0.043     4.621 r  adcs/adc_interface4/zynq_subsystem_i_150/O
                         net (fo=1, routed)           0.000     4.621    adcs/adc_interface4/zynq_subsystem_i_150_n_0
    SLICE_X6Y57          MUXF7 (Prop_muxf7_I1_O)      0.103     4.724 r  adcs/adc_interface4/zynq_subsystem_i_60/O
                         net (fo=1, routed)           1.958     6.681    adcs/adc_interface1/bbstub_dout[34]_0
    SLICE_X71Y102        LUT6 (Prop_lut6_I4_O)        0.123     6.804 r  adcs/adc_interface1/zynq_subsystem_i_15/O
                         net (fo=3, routed)           0.418     7.222    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[2]
    SLICE_X70Y103        LUT6 (Prop_lut6_I2_O)        0.043     7.265 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3/O
                         net (fo=1, routed)           0.435     7.700    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3_n_0
    SLICE_X70Y104        LUT6 (Prop_lut6_I0_O)        0.043     7.743 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_1/O
                         net (fo=32, routed)          0.516     8.258    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_5
    SLICE_X67Y110        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.079     9.952    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X67Y110        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[20]/C
                         clock pessimism              0.058    10.010    
                         clock uncertainty           -0.073     9.937    
    SLICE_X67Y110        FDRE (Setup_fdre_C_CE)      -0.201     9.736    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[20]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 0.578ns (9.487%)  route 5.514ns (90.513%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 9.952 - 8.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.235     2.166    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y90         FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.223     2.389 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=178, routed)         2.189     4.578    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X6Y57          LUT6 (Prop_lut6_I2_O)        0.043     4.621 r  adcs/adc_interface4/zynq_subsystem_i_150/O
                         net (fo=1, routed)           0.000     4.621    adcs/adc_interface4/zynq_subsystem_i_150_n_0
    SLICE_X6Y57          MUXF7 (Prop_muxf7_I1_O)      0.103     4.724 r  adcs/adc_interface4/zynq_subsystem_i_60/O
                         net (fo=1, routed)           1.958     6.681    adcs/adc_interface1/bbstub_dout[34]_0
    SLICE_X71Y102        LUT6 (Prop_lut6_I4_O)        0.123     6.804 r  adcs/adc_interface1/zynq_subsystem_i_15/O
                         net (fo=3, routed)           0.418     7.222    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[2]
    SLICE_X70Y103        LUT6 (Prop_lut6_I2_O)        0.043     7.265 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3/O
                         net (fo=1, routed)           0.435     7.700    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3_n_0
    SLICE_X70Y104        LUT6 (Prop_lut6_I0_O)        0.043     7.743 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_1/O
                         net (fo=32, routed)          0.516     8.258    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_5
    SLICE_X67Y110        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.079     9.952    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X67Y110        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[21]/C
                         clock pessimism              0.058    10.010    
                         clock uncertainty           -0.073     9.937    
    SLICE_X67Y110        FDRE (Setup_fdre_C_CE)      -0.201     9.736    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[21]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 0.578ns (9.487%)  route 5.514ns (90.513%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 9.952 - 8.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.235     2.166    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y90         FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.223     2.389 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=178, routed)         2.189     4.578    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X6Y57          LUT6 (Prop_lut6_I2_O)        0.043     4.621 r  adcs/adc_interface4/zynq_subsystem_i_150/O
                         net (fo=1, routed)           0.000     4.621    adcs/adc_interface4/zynq_subsystem_i_150_n_0
    SLICE_X6Y57          MUXF7 (Prop_muxf7_I1_O)      0.103     4.724 r  adcs/adc_interface4/zynq_subsystem_i_60/O
                         net (fo=1, routed)           1.958     6.681    adcs/adc_interface1/bbstub_dout[34]_0
    SLICE_X71Y102        LUT6 (Prop_lut6_I4_O)        0.123     6.804 r  adcs/adc_interface1/zynq_subsystem_i_15/O
                         net (fo=3, routed)           0.418     7.222    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[2]
    SLICE_X70Y103        LUT6 (Prop_lut6_I2_O)        0.043     7.265 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3/O
                         net (fo=1, routed)           0.435     7.700    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3_n_0
    SLICE_X70Y104        LUT6 (Prop_lut6_I0_O)        0.043     7.743 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_1/O
                         net (fo=32, routed)          0.516     8.258    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_5
    SLICE_X67Y110        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.079     9.952    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X67Y110        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[22]/C
                         clock pessimism              0.058    10.010    
                         clock uncertainty           -0.073     9.937    
    SLICE_X67Y110        FDRE (Setup_fdre_C_CE)      -0.201     9.736    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[22]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 0.578ns (9.487%)  route 5.514ns (90.513%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 9.952 - 8.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.235     2.166    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y90         FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.223     2.389 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=178, routed)         2.189     4.578    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X6Y57          LUT6 (Prop_lut6_I2_O)        0.043     4.621 r  adcs/adc_interface4/zynq_subsystem_i_150/O
                         net (fo=1, routed)           0.000     4.621    adcs/adc_interface4/zynq_subsystem_i_150_n_0
    SLICE_X6Y57          MUXF7 (Prop_muxf7_I1_O)      0.103     4.724 r  adcs/adc_interface4/zynq_subsystem_i_60/O
                         net (fo=1, routed)           1.958     6.681    adcs/adc_interface1/bbstub_dout[34]_0
    SLICE_X71Y102        LUT6 (Prop_lut6_I4_O)        0.123     6.804 r  adcs/adc_interface1/zynq_subsystem_i_15/O
                         net (fo=3, routed)           0.418     7.222    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[2]
    SLICE_X70Y103        LUT6 (Prop_lut6_I2_O)        0.043     7.265 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3/O
                         net (fo=1, routed)           0.435     7.700    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3_n_0
    SLICE_X70Y104        LUT6 (Prop_lut6_I0_O)        0.043     7.743 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_1/O
                         net (fo=32, routed)          0.516     8.258    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_5
    SLICE_X67Y110        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.079     9.952    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X67Y110        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[23]/C
                         clock pessimism              0.058    10.010    
                         clock uncertainty           -0.073     9.937    
    SLICE_X67Y110        FDRE (Setup_fdre_C_CE)      -0.201     9.736    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[23]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 0.578ns (9.555%)  route 5.471ns (90.445%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 9.950 - 8.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.235     2.166    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y90         FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.223     2.389 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=178, routed)         2.102     4.491    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.043     4.534 r  adcs/adc_interface4/zynq_subsystem_i_114/O
                         net (fo=1, routed)           0.000     4.534    adcs/adc_interface4/zynq_subsystem_i_114_n_0
    SLICE_X12Y52         MUXF7 (Prop_muxf7_I1_O)      0.103     4.637 r  adcs/adc_interface4/zynq_subsystem_i_42/O
                         net (fo=1, routed)           1.819     6.456    adcs/adc_interface1/bbstub_dout[40]_0
    SLICE_X71Y101        LUT6 (Prop_lut6_I4_O)        0.123     6.579 r  adcs/adc_interface1/zynq_subsystem_i_9/O
                         net (fo=4, routed)           0.460     7.039    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[8]
    SLICE_X70Y103        LUT6 (Prop_lut6_I1_O)        0.043     7.082 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_3/O
                         net (fo=1, routed)           0.545     7.626    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_3_n_0
    SLICE_X70Y106        LUT6 (Prop_lut6_I0_O)        0.043     7.669 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_1/O
                         net (fo=32, routed)          0.546     8.215    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_6
    SLICE_X68Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.077     9.950    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X68Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[28]/C
                         clock pessimism              0.058    10.008    
                         clock uncertainty           -0.073     9.935    
    SLICE_X68Y114        FDRE (Setup_fdre_C_CE)      -0.201     9.734    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[28]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 0.578ns (9.555%)  route 5.471ns (90.445%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 9.950 - 8.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.235     2.166    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y90         FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.223     2.389 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=178, routed)         2.102     4.491    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.043     4.534 r  adcs/adc_interface4/zynq_subsystem_i_114/O
                         net (fo=1, routed)           0.000     4.534    adcs/adc_interface4/zynq_subsystem_i_114_n_0
    SLICE_X12Y52         MUXF7 (Prop_muxf7_I1_O)      0.103     4.637 r  adcs/adc_interface4/zynq_subsystem_i_42/O
                         net (fo=1, routed)           1.819     6.456    adcs/adc_interface1/bbstub_dout[40]_0
    SLICE_X71Y101        LUT6 (Prop_lut6_I4_O)        0.123     6.579 r  adcs/adc_interface1/zynq_subsystem_i_9/O
                         net (fo=4, routed)           0.460     7.039    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[8]
    SLICE_X70Y103        LUT6 (Prop_lut6_I1_O)        0.043     7.082 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_3/O
                         net (fo=1, routed)           0.545     7.626    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_3_n_0
    SLICE_X70Y106        LUT6 (Prop_lut6_I0_O)        0.043     7.669 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_1/O
                         net (fo=32, routed)          0.546     8.215    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_6
    SLICE_X68Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.077     9.950    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X68Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[29]/C
                         clock pessimism              0.058    10.008    
                         clock uncertainty           -0.073     9.935    
    SLICE_X68Y114        FDRE (Setup_fdre_C_CE)      -0.201     9.734    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[29]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 0.578ns (9.555%)  route 5.471ns (90.445%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 9.950 - 8.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.235     2.166    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y90         FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.223     2.389 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=178, routed)         2.102     4.491    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.043     4.534 r  adcs/adc_interface4/zynq_subsystem_i_114/O
                         net (fo=1, routed)           0.000     4.534    adcs/adc_interface4/zynq_subsystem_i_114_n_0
    SLICE_X12Y52         MUXF7 (Prop_muxf7_I1_O)      0.103     4.637 r  adcs/adc_interface4/zynq_subsystem_i_42/O
                         net (fo=1, routed)           1.819     6.456    adcs/adc_interface1/bbstub_dout[40]_0
    SLICE_X71Y101        LUT6 (Prop_lut6_I4_O)        0.123     6.579 r  adcs/adc_interface1/zynq_subsystem_i_9/O
                         net (fo=4, routed)           0.460     7.039    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[8]
    SLICE_X70Y103        LUT6 (Prop_lut6_I1_O)        0.043     7.082 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_3/O
                         net (fo=1, routed)           0.545     7.626    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_3_n_0
    SLICE_X70Y106        LUT6 (Prop_lut6_I0_O)        0.043     7.669 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_1/O
                         net (fo=32, routed)          0.546     8.215    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_6
    SLICE_X68Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.077     9.950    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X68Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[30]/C
                         clock pessimism              0.058    10.008    
                         clock uncertainty           -0.073     9.935    
    SLICE_X68Y114        FDRE (Setup_fdre_C_CE)      -0.201     9.734    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[30]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 0.578ns (9.555%)  route 5.471ns (90.445%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 9.950 - 8.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.235     2.166    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y90         FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.223     2.389 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=178, routed)         2.102     4.491    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.043     4.534 r  adcs/adc_interface4/zynq_subsystem_i_114/O
                         net (fo=1, routed)           0.000     4.534    adcs/adc_interface4/zynq_subsystem_i_114_n_0
    SLICE_X12Y52         MUXF7 (Prop_muxf7_I1_O)      0.103     4.637 r  adcs/adc_interface4/zynq_subsystem_i_42/O
                         net (fo=1, routed)           1.819     6.456    adcs/adc_interface1/bbstub_dout[40]_0
    SLICE_X71Y101        LUT6 (Prop_lut6_I4_O)        0.123     6.579 r  adcs/adc_interface1/zynq_subsystem_i_9/O
                         net (fo=4, routed)           0.460     7.039    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[8]
    SLICE_X70Y103        LUT6 (Prop_lut6_I1_O)        0.043     7.082 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_3/O
                         net (fo=1, routed)           0.545     7.626    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_3_n_0
    SLICE_X70Y106        LUT6 (Prop_lut6_I0_O)        0.043     7.669 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_1/O
                         net (fo=32, routed)          0.546     8.215    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_6
    SLICE_X68Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.077     9.950    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X68Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[31]/C
                         clock pessimism              0.058    10.008    
                         clock uncertainty           -0.073     9.935    
    SLICE_X68Y114        FDRE (Setup_fdre_C_CE)      -0.201     9.734    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[31]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.034ns  (logic 0.578ns (9.579%)  route 5.456ns (90.421%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 9.951 - 8.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.235     2.166    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y90         FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.223     2.389 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=178, routed)         2.189     4.578    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X6Y57          LUT6 (Prop_lut6_I2_O)        0.043     4.621 r  adcs/adc_interface4/zynq_subsystem_i_150/O
                         net (fo=1, routed)           0.000     4.621    adcs/adc_interface4/zynq_subsystem_i_150_n_0
    SLICE_X6Y57          MUXF7 (Prop_muxf7_I1_O)      0.103     4.724 r  adcs/adc_interface4/zynq_subsystem_i_60/O
                         net (fo=1, routed)           1.958     6.681    adcs/adc_interface1/bbstub_dout[34]_0
    SLICE_X71Y102        LUT6 (Prop_lut6_I4_O)        0.123     6.804 r  adcs/adc_interface1/zynq_subsystem_i_15/O
                         net (fo=3, routed)           0.418     7.222    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[2]
    SLICE_X70Y103        LUT6 (Prop_lut6_I2_O)        0.043     7.265 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3/O
                         net (fo=1, routed)           0.435     7.700    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3_n_0
    SLICE_X70Y104        LUT6 (Prop_lut6_I0_O)        0.043     7.743 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_1/O
                         net (fo=32, routed)          0.457     8.200    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_5
    SLICE_X67Y112        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.078     9.951    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X67Y112        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[28]/C
                         clock pessimism              0.058    10.009    
                         clock uncertainty           -0.073     9.936    
    SLICE_X67Y112        FDRE (Setup_fdre_C_CE)      -0.201     9.735    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[28]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.034ns  (logic 0.578ns (9.579%)  route 5.456ns (90.421%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 9.951 - 8.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.235     2.166    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y90         FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.223     2.389 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=178, routed)         2.189     4.578    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X6Y57          LUT6 (Prop_lut6_I2_O)        0.043     4.621 r  adcs/adc_interface4/zynq_subsystem_i_150/O
                         net (fo=1, routed)           0.000     4.621    adcs/adc_interface4/zynq_subsystem_i_150_n_0
    SLICE_X6Y57          MUXF7 (Prop_muxf7_I1_O)      0.103     4.724 r  adcs/adc_interface4/zynq_subsystem_i_60/O
                         net (fo=1, routed)           1.958     6.681    adcs/adc_interface1/bbstub_dout[34]_0
    SLICE_X71Y102        LUT6 (Prop_lut6_I4_O)        0.123     6.804 r  adcs/adc_interface1/zynq_subsystem_i_15/O
                         net (fo=3, routed)           0.418     7.222    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[2]
    SLICE_X70Y103        LUT6 (Prop_lut6_I2_O)        0.043     7.265 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3/O
                         net (fo=1, routed)           0.435     7.700    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_3_n_0
    SLICE_X70Y104        LUT6 (Prop_lut6_I0_O)        0.043     7.743 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_1/O
                         net (fo=32, routed)          0.457     8.200    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_5
    SLICE_X67Y112        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.078     9.951    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X67Y112        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[29]/C
                         clock pessimism              0.058    10.009    
                         clock uncertainty           -0.073     9.936    
    SLICE_X67Y112        FDRE (Setup_fdre_C_CE)      -0.201     9.735    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[29]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  1.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.179ns (53.050%)  route 0.158ns (46.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.594     0.938    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y5          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.107     1.045 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/Q
                         net (fo=6, routed)           0.158     1.203    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][8]
    SLICE_X56Y4          LUT6 (Prop_lut6_I3_O)        0.072     1.275 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000     1.275    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X56Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.812     1.194    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism             -0.066     1.128    
    SLICE_X56Y4          FDRE (Hold_fdre_C_D)         0.060     1.188    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.596     0.940    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/m_aclk
    SLICE_X55Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.100     1.040 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.101     1.141    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X54Y1          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.817     1.199    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/m_aclk
    SLICE_X54Y1          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.248     0.951    
    SLICE_X54Y1          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.053    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.607     0.951    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X91Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y1          FDRE (Prop_fdre_C_Q)         0.100     1.051 f  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/Q
                         net (fo=3, routed)           0.062     1.113    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_wr_ext[0]
    SLICE_X90Y1          LUT6 (Prop_lut6_I3_O)        0.028     1.141 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1/O
                         net (fo=1, routed)           0.000     1.141    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0
    SLICE_X90Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.828     1.210    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X90Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.248     0.962    
    SLICE_X90Y1          FDRE (Hold_fdre_C_D)         0.087     1.049    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.547     0.891    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_clk
    SLICE_X31Y131        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y131        FDRE (Prop_fdre_C_Q)         0.100     0.991 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[30]/Q
                         net (fo=2, routed)           0.064     1.055    zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_awaddr[28]
    SLICE_X30Y131        LUT5 (Prop_lut5_I3_O)        0.028     1.083 r  zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address[28]_i_1/O
                         net (fo=1, routed)           0.000     1.083    zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address[28]_i_1_n_0
    SLICE_X30Y131        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.750     1.132    zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_aclk
    SLICE_X30Y131        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[28]/C
                         clock pessimism             -0.230     0.902    
    SLICE_X30Y131        FDRE (Hold_fdre_C_D)         0.087     0.989    zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.173ns (49.778%)  route 0.175ns (50.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.594     0.938    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.107     1.045 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.175     1.220    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.066     1.286 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     1.286    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X56Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.812     1.194    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism             -0.066     1.128    
    SLICE_X56Y4          FDRE (Hold_fdre_C_D)         0.060     1.188    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.100ns (30.549%)  route 0.227ns (69.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.631     0.975    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X93Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y4          FDRE (Prop_fdre_C_Q)         0.100     1.075 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/Q
                         net (fo=4, routed)           0.227     1.302    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[6]
    RAMB36_X5Y0          RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.882     1.264    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y0          RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     1.019    
    RAMB36_X5Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.202    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.283%)  route 0.257ns (66.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.590     0.934    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X57Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.100     1.034 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.257     1.291    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[4]
    SLICE_X58Y5          LUT2 (Prop_lut2_I0_O)        0.028     1.319 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[4]_i_1/O
                         net (fo=1, routed)           0.000     1.319    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[4]
    SLICE_X58Y5          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.814     1.196    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X58Y5          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                         clock pessimism             -0.066     1.130    
    SLICE_X58Y5          FDRE (Hold_fdre_C_D)         0.087     1.217    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.394%)  route 0.258ns (68.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.606     0.950    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X90Y5          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y5          FDRE (Prop_fdre_C_Q)         0.118     1.068 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=3, routed)           0.258     1.326    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X5Y0          RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.882     1.264    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y0          RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.226     1.038    
    RAMB36_X5Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.221    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.623     0.967    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X101Y29        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y29        FDRE (Prop_fdre_C_Q)         0.100     1.067 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     1.122    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X101Y29        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.843     1.225    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X101Y29        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.258     0.967    
    SLICE_X101Y29        FDRE (Hold_fdre_C_D)         0.049     1.016    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.599     0.943    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X77Y34         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDRE (Prop_fdre_C_Q)         0.100     1.043 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     1.098    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X77Y34         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.818     1.200    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X77Y34         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.257     0.943    
    SLICE_X77Y34         FDRE (Hold_fdre_C_D)         0.049     0.992    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_main_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { main_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y48     U42/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X5Y1      zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X5Y0      zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X6Y5      zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB18_X2Y48     U42/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X6Y6      zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y4    main_clock_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X89Y5      zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X92Y14     zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X90Y11     zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X84Y33     zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y1      zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X104Y29    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X26Y121    zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y1      zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X90Y11     zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X84Y33     zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X104Y29    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X26Y121    zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X104Y29    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X26Y121    zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X90Y11     zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X84Y33     zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X84Y33     zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y1      zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X90Y11     zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y1      zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X104Y29    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X26Y121    zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_clock
  To Clock:  clkfbout_main_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { main_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         8.000       6.591      BUFGCTRL_X0Y5    main_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sCLK_125
  To Clock:  sCLK_125

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sCLK_125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sCLK_125 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y3  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y17   adcs/dcm_ref/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  adcs/adc_interface2/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y18   adcs/dcm_ref/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  adcs/adc_interface2/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  adcs/adc_interface3/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y19   adcs/dcm_ref/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  adcs/adc_interface3/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  adcs/adc_interface4/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y20   adcs/dcm_ref/inst/clkout5_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT4
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  adcs/adc_interface4/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  To Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.732ns (23.802%)  route 2.343ns (76.198%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 7.630 - 5.120 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.409     2.715    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X90Y10         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y10         FDRE (Prop_fdre_C_Q)         0.236     2.951 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[8]/Q
                         net (fo=4, routed)           0.588     3.539    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][8]
    SLICE_X86Y8          LUT4 (Prop_lut4_I2_O)        0.126     3.665 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_19/O
                         net (fo=1, routed)           0.439     4.103    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_19_n_0
    SLICE_X84Y11         LUT4 (Prop_lut4_I0_O)        0.043     4.146 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.582     4.729    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X81Y6          LUT4 (Prop_lut4_I2_O)        0.049     4.778 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.459     5.237    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X79Y6          LUT2 (Prop_lut2_I1_O)        0.142     5.379 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.276     5.654    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X79Y6          LUT6 (Prop_lut6_I2_O)        0.136     5.790 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.790    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[2]_i_1_n_0
    SLICE_X79Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.273     7.630    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X79Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]/C
                         clock pessimism              0.157     7.787    
                         clock uncertainty           -0.035     7.752    
    SLICE_X79Y6          FDRE (Setup_fdre_C_D)        0.033     7.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.633ns (20.680%)  route 2.428ns (79.320%))
  Logic Levels:           5  (LUT4=4 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 7.630 - 5.120 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.409     2.715    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X90Y10         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y10         FDRE (Prop_fdre_C_Q)         0.236     2.951 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[8]/Q
                         net (fo=4, routed)           0.588     3.539    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][8]
    SLICE_X86Y8          LUT4 (Prop_lut4_I2_O)        0.126     3.665 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_19/O
                         net (fo=1, routed)           0.439     4.103    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_19_n_0
    SLICE_X84Y11         LUT4 (Prop_lut4_I0_O)        0.043     4.146 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.582     4.729    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X81Y6          LUT4 (Prop_lut4_I2_O)        0.049     4.778 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.459     5.237    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X79Y6          LUT4 (Prop_lut4_I1_O)        0.136     5.373 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[0]_i_4/O
                         net (fo=1, routed)           0.360     5.733    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[0]_i_4_n_0
    SLICE_X79Y7          LUT6 (Prop_lut6_I5_O)        0.043     5.776 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.776    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[0]_i_1_n_0
    SLICE_X79Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.273     7.630    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X79Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[0]/C
                         clock pessimism              0.157     7.787    
                         clock uncertainty           -0.035     7.752    
    SLICE_X79Y7          FDRE (Setup_fdre_C_D)        0.034     7.786    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  2.010    

Slack (MET) :             2.021ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.732ns (24.006%)  route 2.317ns (75.994%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 7.630 - 5.120 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.409     2.715    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X90Y10         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y10         FDRE (Prop_fdre_C_Q)         0.236     2.951 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[8]/Q
                         net (fo=4, routed)           0.588     3.539    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][8]
    SLICE_X86Y8          LUT4 (Prop_lut4_I2_O)        0.126     3.665 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_19/O
                         net (fo=1, routed)           0.439     4.103    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_19_n_0
    SLICE_X84Y11         LUT4 (Prop_lut4_I0_O)        0.043     4.146 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.582     4.729    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X81Y6          LUT4 (Prop_lut4_I2_O)        0.049     4.778 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.459     5.237    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X79Y6          LUT2 (Prop_lut2_I1_O)        0.142     5.379 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.250     5.628    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X79Y6          LUT6 (Prop_lut6_I0_O)        0.136     5.764 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_1/O
                         net (fo=1, routed)           0.000     5.764    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_1_n_0
    SLICE_X79Y6          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.273     7.630    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X79Y6          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[4]/C
                         clock pessimism              0.157     7.787    
                         clock uncertainty           -0.035     7.752    
    SLICE_X79Y6          FDSE (Setup_fdse_C_D)        0.034     7.786    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  2.021    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.732ns (24.021%)  route 2.315ns (75.979%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 7.630 - 5.120 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.409     2.715    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X90Y10         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y10         FDRE (Prop_fdre_C_Q)         0.236     2.951 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[8]/Q
                         net (fo=4, routed)           0.588     3.539    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][8]
    SLICE_X86Y8          LUT4 (Prop_lut4_I2_O)        0.126     3.665 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_19/O
                         net (fo=1, routed)           0.439     4.103    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_19_n_0
    SLICE_X84Y11         LUT4 (Prop_lut4_I0_O)        0.043     4.146 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.582     4.729    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X81Y6          LUT4 (Prop_lut4_I2_O)        0.049     4.778 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.459     5.237    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X79Y6          LUT2 (Prop_lut2_I1_O)        0.142     5.379 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.248     5.626    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X79Y7          LUT6 (Prop_lut6_I3_O)        0.136     5.762 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.762    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[1]_i_1_n_0
    SLICE_X79Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.273     7.630    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X79Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[1]/C
                         clock pessimism              0.157     7.787    
                         clock uncertainty           -0.035     7.752    
    SLICE_X79Y7          FDRE (Setup_fdre_C_D)        0.033     7.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.590ns (21.744%)  route 2.123ns (78.256%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 7.630 - 5.120 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.410     2.716    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X90Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y9          FDRE (Prop_fdre_C_Q)         0.236     2.952 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[29]/Q
                         net (fo=7, routed)           0.833     3.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][29]
    SLICE_X83Y8          LUT4 (Prop_lut4_I1_O)        0.123     3.908 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4/O
                         net (fo=1, routed)           0.232     4.140    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4_n_0
    SLICE_X83Y8          LUT5 (Prop_lut5_I4_O)        0.052     4.192 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2/O
                         net (fo=3, routed)           0.523     4.715    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2_n_0
    SLICE_X82Y6          LUT6 (Prop_lut6_I5_O)        0.136     4.851 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/idl_count[4]_i_5/O
                         net (fo=1, routed)           0.240     5.091    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[27]
    SLICE_X79Y6          LUT6 (Prop_lut6_I0_O)        0.043     5.134 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count[4]_i_2/O
                         net (fo=5, routed)           0.295     5.429    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count[4]_i_2_n_0
    SLICE_X80Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.273     7.630    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X80Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[0]/C
                         clock pessimism              0.157     7.787    
                         clock uncertainty           -0.035     7.752    
    SLICE_X80Y8          FDRE (Setup_fdre_C_CE)      -0.201     7.551    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.551    
                         arrival time                          -5.429    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.590ns (21.744%)  route 2.123ns (78.256%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 7.630 - 5.120 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.410     2.716    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X90Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y9          FDRE (Prop_fdre_C_Q)         0.236     2.952 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[29]/Q
                         net (fo=7, routed)           0.833     3.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][29]
    SLICE_X83Y8          LUT4 (Prop_lut4_I1_O)        0.123     3.908 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4/O
                         net (fo=1, routed)           0.232     4.140    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4_n_0
    SLICE_X83Y8          LUT5 (Prop_lut5_I4_O)        0.052     4.192 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2/O
                         net (fo=3, routed)           0.523     4.715    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2_n_0
    SLICE_X82Y6          LUT6 (Prop_lut6_I5_O)        0.136     4.851 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/idl_count[4]_i_5/O
                         net (fo=1, routed)           0.240     5.091    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[27]
    SLICE_X79Y6          LUT6 (Prop_lut6_I0_O)        0.043     5.134 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count[4]_i_2/O
                         net (fo=5, routed)           0.295     5.429    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count[4]_i_2_n_0
    SLICE_X80Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.273     7.630    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X80Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[1]/C
                         clock pessimism              0.157     7.787    
                         clock uncertainty           -0.035     7.752    
    SLICE_X80Y8          FDRE (Setup_fdre_C_CE)      -0.201     7.551    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.551    
                         arrival time                          -5.429    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.590ns (21.744%)  route 2.123ns (78.256%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 7.630 - 5.120 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.410     2.716    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X90Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y9          FDRE (Prop_fdre_C_Q)         0.236     2.952 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[29]/Q
                         net (fo=7, routed)           0.833     3.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][29]
    SLICE_X83Y8          LUT4 (Prop_lut4_I1_O)        0.123     3.908 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4/O
                         net (fo=1, routed)           0.232     4.140    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4_n_0
    SLICE_X83Y8          LUT5 (Prop_lut5_I4_O)        0.052     4.192 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2/O
                         net (fo=3, routed)           0.523     4.715    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2_n_0
    SLICE_X82Y6          LUT6 (Prop_lut6_I5_O)        0.136     4.851 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/idl_count[4]_i_5/O
                         net (fo=1, routed)           0.240     5.091    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[27]
    SLICE_X79Y6          LUT6 (Prop_lut6_I0_O)        0.043     5.134 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count[4]_i_2/O
                         net (fo=5, routed)           0.295     5.429    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count[4]_i_2_n_0
    SLICE_X80Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.273     7.630    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X80Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[2]/C
                         clock pessimism              0.157     7.787    
                         clock uncertainty           -0.035     7.752    
    SLICE_X80Y8          FDRE (Setup_fdre_C_CE)      -0.201     7.551    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.551    
                         arrival time                          -5.429    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.590ns (21.853%)  route 2.110ns (78.147%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.410     2.716    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X90Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y9          FDRE (Prop_fdre_C_Q)         0.236     2.952 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[29]/Q
                         net (fo=7, routed)           0.833     3.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][29]
    SLICE_X83Y8          LUT4 (Prop_lut4_I1_O)        0.123     3.908 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4/O
                         net (fo=1, routed)           0.232     4.140    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4_n_0
    SLICE_X83Y8          LUT5 (Prop_lut5_I4_O)        0.052     4.192 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2/O
                         net (fo=3, routed)           0.523     4.715    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2_n_0
    SLICE_X82Y6          LUT6 (Prop_lut6_I5_O)        0.136     4.851 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/idl_count[4]_i_5/O
                         net (fo=1, routed)           0.240     5.091    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[27]
    SLICE_X79Y6          LUT6 (Prop_lut6_I0_O)        0.043     5.134 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count[4]_i_2/O
                         net (fo=5, routed)           0.282     5.416    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count[4]_i_2_n_0
    SLICE_X79Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X79Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[3]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X79Y8          FDRE (Setup_fdre_C_CE)      -0.201     7.550    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.590ns (21.853%)  route 2.110ns (78.147%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.410     2.716    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X90Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y9          FDRE (Prop_fdre_C_Q)         0.236     2.952 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[29]/Q
                         net (fo=7, routed)           0.833     3.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][29]
    SLICE_X83Y8          LUT4 (Prop_lut4_I1_O)        0.123     3.908 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4/O
                         net (fo=1, routed)           0.232     4.140    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4_n_0
    SLICE_X83Y8          LUT5 (Prop_lut5_I4_O)        0.052     4.192 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2/O
                         net (fo=3, routed)           0.523     4.715    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2_n_0
    SLICE_X82Y6          LUT6 (Prop_lut6_I5_O)        0.136     4.851 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/idl_count[4]_i_5/O
                         net (fo=1, routed)           0.240     5.091    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[27]
    SLICE_X79Y6          LUT6 (Prop_lut6_I0_O)        0.043     5.134 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count[4]_i_2/O
                         net (fo=5, routed)           0.282     5.416    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count[4]_i_2_n_0
    SLICE_X79Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X79Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[4]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X79Y8          FDRE (Setup_fdre_C_CE)      -0.201     7.550    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.675ns (23.227%)  route 2.231ns (76.773%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 7.630 - 5.120 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.410     2.716    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y8          FDRE (Prop_fdre_C_Q)         0.259     2.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/Q
                         net (fo=7, routed)           0.460     3.435    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][24]
    SLICE_X84Y8          LUT2 (Prop_lut2_I0_O)        0.051     3.486 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CB_detect_dlyd0p5_i_3/O
                         net (fo=1, routed)           0.530     4.016    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CB_detect_dlyd0p5_i_3_n_0
    SLICE_X83Y8          LUT6 (Prop_lut6_I2_O)        0.134     4.150 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CB_detect_dlyd0p5_i_2/O
                         net (fo=3, routed)           0.518     4.668    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CB_detect_dlyd0p5_i_2_n_0
    SLICE_X80Y7          LUT6 (Prop_lut6_I1_O)        0.043     4.711 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_15/O
                         net (fo=3, routed)           0.339     5.050    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[28]
    SLICE_X79Y7          LUT3 (Prop_lut3_I2_O)        0.052     5.102 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_5/O
                         net (fo=2, routed)           0.384     5.486    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_5_n_0
    SLICE_X79Y7          LUT6 (Prop_lut6_I4_O)        0.136     5.622 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.622    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_1_n_0
    SLICE_X79Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.273     7.630    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X79Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[3]/C
                         clock pessimism              0.157     7.787    
                         clock uncertainty           -0.035     7.752    
    SLICE_X79Y7          FDRE (Setup_fdre_C_D)        0.034     7.786    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                  2.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.596     1.148    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/out
    SLICE_X69Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y8          FDRE (Prop_fdre_C_Q)         0.100     1.248 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.303    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X69Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.817     1.410    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/out
    SLICE_X69Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/C
                         clock pessimism             -0.262     1.148    
    SLICE_X69Y8          FDRE (Hold_fdre_C_D)         0.047     1.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.596     1.148    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/rx_cdrlocked_reg
    SLICE_X69Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y9          FDRE (Prop_fdre_C_Q)         0.100     1.248 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.303    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X69Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.817     1.410    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/rx_cdrlocked_reg
    SLICE_X69Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg2_reg/C
                         clock pessimism             -0.262     1.148    
    SLICE_X69Y9          FDRE (Hold_fdre_C_D)         0.047     1.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc__in_polarity/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc__in_polarity/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.417ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.603     1.155    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc__in_polarity/rx_cdrlocked_reg
    SLICE_X77Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc__in_polarity/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y6          FDRE (Prop_fdre_C_Q)         0.100     1.255 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc__in_polarity/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.310    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc__in_polarity/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X77Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc__in_polarity/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.824     1.417    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc__in_polarity/rx_cdrlocked_reg
    SLICE_X77Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc__in_polarity/s_level_out_d2_reg/C
                         clock pessimism             -0.262     1.155    
    SLICE_X77Y6          FDRE (Hold_fdre_C_D)         0.047     1.202    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc__in_polarity/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.598     1.150    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/out
    SLICE_X71Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y8          FDRE (Prop_fdre_C_Q)         0.100     1.250 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X71Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.818     1.411    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/out
    SLICE_X71Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/C
                         clock pessimism             -0.261     1.150    
    SLICE_X71Y8          FDRE (Hold_fdre_C_D)         0.047     1.197    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.406ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.593     1.145    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/rx_cdrlocked_reg
    SLICE_X69Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y14         FDRE (Prop_fdre_C_Q)         0.100     1.245 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.300    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X69Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.813     1.406    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/rx_cdrlocked_reg
    SLICE_X69Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/C
                         clock pessimism             -0.261     1.145    
    SLICE_X69Y14         FDRE (Hold_fdre_C_D)         0.047     1.192    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.773%)  route 0.196ns (66.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.605     1.157    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X91Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y8          FDRE (Prop_fdre_C_Q)         0.100     1.257 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[23]/Q
                         net (fo=8, routed)           0.196     1.453    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[23]
    SLICE_X86Y5          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.826     1.419    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X86Y5          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/CLK
                         clock pessimism             -0.229     1.190    
    SLICE_X86Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.344    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.417ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.603     1.155    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/rx_cdrlocked_reg
    SLICE_X77Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y6          FDRE (Prop_fdre_C_Q)         0.100     1.255 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.310    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X77Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.824     1.417    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/rx_cdrlocked_reg
    SLICE_X77Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/C
                         clock pessimism             -0.262     1.155    
    SLICE_X77Y6          FDRE (Hold_fdre_C_D)         0.044     1.199    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.601     1.153    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/out
    SLICE_X72Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y8          FDRE (Prop_fdre_C_Q)         0.100     1.253 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     1.313    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X72Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.822     1.415    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/out
    SLICE_X72Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d2_reg/C
                         clock pessimism             -0.262     1.153    
    SLICE_X72Y8          FDRE (Hold_fdre_C_D)         0.047     1.200    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.598     1.150    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/rx_cdrlocked_reg
    SLICE_X72Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y15         FDRE (Prop_fdre_C_Q)         0.100     1.250 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     1.310    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X72Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.817     1.410    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/rx_cdrlocked_reg
    SLICE_X72Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.260     1.150    
    SLICE_X72Y15         FDRE (Hold_fdre_C_D)         0.047     1.197    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_rst_sync_blocksyncprop_inrxclk_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxlossofsync_out_q_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.375%)  route 0.057ns (30.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.601     1.153    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_rst_sync_blocksyncprop_inrxclk_sync/out
    SLICE_X77Y10         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_rst_sync_blocksyncprop_inrxclk_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.100     1.253 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_rst_sync_blocksyncprop_inrxclk_sync/stg5_reg/Q
                         net (fo=1, routed)           0.057     1.310    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/allow_block_sync_propagation_inrxclk
    SLICE_X76Y10         LUT2 (Prop_lut2_I1_O)        0.028     1.338 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/rxlossofsync_out_q_i_1/O
                         net (fo=1, routed)           0.000     1.338    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxlossofsync_out_i
    SLICE_X76Y10         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxlossofsync_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.822     1.415    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X76Y10         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxlossofsync_out_q_reg/C
                         clock pessimism             -0.251     1.164    
    SLICE_X76Y10         FDRE (Hold_fdre_C_D)         0.060     1.224    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxlossofsync_out_q_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         5.120       2.696      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
Min Period        n/a     FIFO36E1/WRCLK           n/a            1.839         5.120       3.281      RAMB36_X4Y0         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
Min Period        n/a     BUFGCTRL/I0              n/a            1.409         5.120       3.711      BUFGCTRL_X0Y1       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/I0
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X84Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[13]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X84Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[14]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X84Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[15]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X84Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[16]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[20]/C
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[19].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[1].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[20].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[21].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[22].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[31].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
  To Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         5.120       2.696      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         5.120       3.711      BUFGCTRL_X0Y6       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       5.120       94.880     MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.120       94.880     MMCME2_ADV_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.120       208.240    MMCME2_ADV_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_clk_i
  To Clock:  sync_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        2.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.397ns (21.334%)  route 1.464ns (78.666%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 10.932 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y14        FDRE (Prop_fdre_C_Q)         0.223     6.530 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.372     6.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X102Y14        LUT4 (Prop_lut4_I1_O)        0.043     6.945 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.247     7.192    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.235 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.188     7.423    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y12        LUT6 (Prop_lut6_I5_O)        0.043     7.466 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.262     7.728    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X104Y12        LUT2 (Prop_lut2_I0_O)        0.045     7.773 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.395     8.168    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y15        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.319    10.932    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y15        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.471    11.403    
                         clock uncertainty           -0.056    11.347    
    SLICE_X103Y15        FDRE (Setup_fdre_C_CE)      -0.290    11.057    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.403ns (21.756%)  route 1.449ns (78.244%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 10.930 - 5.120 ) 
    Source Clock Delay      (SCD):    6.306ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.453     6.306    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X103Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDRE (Prop_fdre_C_Q)         0.223     6.529 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.459     6.988    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y35        LUT4 (Prop_lut4_I0_O)        0.043     7.031 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.191     7.222    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y34        LUT5 (Prop_lut5_I4_O)        0.043     7.265 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.242     7.506    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y33        LUT6 (Prop_lut6_I5_O)        0.043     7.549 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.244     7.794    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X102Y33        LUT2 (Prop_lut2_I0_O)        0.051     7.845 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.314     8.158    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y32        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.317    10.930    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X103Y32        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.471    11.401    
                         clock uncertainty           -0.056    11.345    
    SLICE_X103Y32        FDRE (Setup_fdre_C_CE)      -0.292    11.053    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.053    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.403ns (21.756%)  route 1.449ns (78.244%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 10.930 - 5.120 ) 
    Source Clock Delay      (SCD):    6.306ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.453     6.306    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X103Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDRE (Prop_fdre_C_Q)         0.223     6.529 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.459     6.988    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y35        LUT4 (Prop_lut4_I0_O)        0.043     7.031 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.191     7.222    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y34        LUT5 (Prop_lut5_I4_O)        0.043     7.265 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.242     7.506    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y33        LUT6 (Prop_lut6_I5_O)        0.043     7.549 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.244     7.794    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X102Y33        LUT2 (Prop_lut2_I0_O)        0.051     7.845 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.314     8.158    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y32        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.317    10.930    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X103Y32        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.471    11.401    
                         clock uncertainty           -0.056    11.345    
    SLICE_X103Y32        FDRE (Setup_fdre_C_CE)      -0.292    11.053    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.053    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.403ns (21.756%)  route 1.449ns (78.244%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 10.930 - 5.120 ) 
    Source Clock Delay      (SCD):    6.306ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.453     6.306    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X103Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDRE (Prop_fdre_C_Q)         0.223     6.529 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.459     6.988    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y35        LUT4 (Prop_lut4_I0_O)        0.043     7.031 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.191     7.222    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y34        LUT5 (Prop_lut5_I4_O)        0.043     7.265 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.242     7.506    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y33        LUT6 (Prop_lut6_I5_O)        0.043     7.549 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.244     7.794    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X102Y33        LUT2 (Prop_lut2_I0_O)        0.051     7.845 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.314     8.158    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y32        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.317    10.930    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X103Y32        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.471    11.401    
                         clock uncertainty           -0.056    11.345    
    SLICE_X103Y32        FDRE (Setup_fdre_C_CE)      -0.292    11.053    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.053    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.403ns (21.756%)  route 1.449ns (78.244%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 10.930 - 5.120 ) 
    Source Clock Delay      (SCD):    6.306ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.453     6.306    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X103Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDRE (Prop_fdre_C_Q)         0.223     6.529 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.459     6.988    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y35        LUT4 (Prop_lut4_I0_O)        0.043     7.031 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.191     7.222    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y34        LUT5 (Prop_lut5_I4_O)        0.043     7.265 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.242     7.506    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y33        LUT6 (Prop_lut6_I5_O)        0.043     7.549 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.244     7.794    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X102Y33        LUT2 (Prop_lut2_I0_O)        0.051     7.845 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.314     8.158    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y32        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.317    10.930    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X103Y32        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.471    11.401    
                         clock uncertainty           -0.056    11.345    
    SLICE_X103Y32        FDRE (Setup_fdre_C_CE)      -0.292    11.053    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.053    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.403ns (21.803%)  route 1.445ns (78.197%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 10.934 - 5.120 ) 
    Source Clock Delay      (SCD):    6.306ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.453     6.306    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X103Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDRE (Prop_fdre_C_Q)         0.223     6.529 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.459     6.988    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y35        LUT4 (Prop_lut4_I0_O)        0.043     7.031 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.191     7.222    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y34        LUT5 (Prop_lut5_I4_O)        0.043     7.265 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.242     7.506    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y33        LUT6 (Prop_lut6_I5_O)        0.043     7.549 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.244     7.794    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X102Y33        LUT2 (Prop_lut2_I0_O)        0.051     7.845 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.310     8.154    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y36        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.321    10.934    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X103Y36        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.471    11.405    
                         clock uncertainty           -0.056    11.349    
    SLICE_X103Y36        FDRE (Setup_fdre_C_CE)      -0.292    11.057    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.403ns (21.945%)  route 1.433ns (78.055%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 10.933 - 5.120 ) 
    Source Clock Delay      (SCD):    6.306ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.453     6.306    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X103Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDRE (Prop_fdre_C_Q)         0.223     6.529 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.459     6.988    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y35        LUT4 (Prop_lut4_I0_O)        0.043     7.031 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.191     7.222    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y34        LUT5 (Prop_lut5_I4_O)        0.043     7.265 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.242     7.506    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y33        LUT6 (Prop_lut6_I5_O)        0.043     7.549 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.244     7.794    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X102Y33        LUT2 (Prop_lut2_I0_O)        0.051     7.845 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.298     8.142    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y35        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.320    10.933    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X103Y35        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.471    11.404    
                         clock uncertainty           -0.056    11.348    
    SLICE_X103Y35        FDRE (Setup_fdre_C_CE)      -0.292    11.056    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.403ns (21.945%)  route 1.433ns (78.055%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 10.933 - 5.120 ) 
    Source Clock Delay      (SCD):    6.306ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.453     6.306    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X103Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDRE (Prop_fdre_C_Q)         0.223     6.529 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.459     6.988    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y35        LUT4 (Prop_lut4_I0_O)        0.043     7.031 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.191     7.222    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y34        LUT5 (Prop_lut5_I4_O)        0.043     7.265 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.242     7.506    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y33        LUT6 (Prop_lut6_I5_O)        0.043     7.549 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.244     7.794    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X102Y33        LUT2 (Prop_lut2_I0_O)        0.051     7.845 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.298     8.142    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y35        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.320    10.933    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X103Y35        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.471    11.404    
                         clock uncertainty           -0.056    11.348    
    SLICE_X103Y35        FDRE (Setup_fdre_C_CE)      -0.292    11.056    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.403ns (21.945%)  route 1.433ns (78.055%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 10.933 - 5.120 ) 
    Source Clock Delay      (SCD):    6.306ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.453     6.306    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X103Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDRE (Prop_fdre_C_Q)         0.223     6.529 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.459     6.988    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y35        LUT4 (Prop_lut4_I0_O)        0.043     7.031 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.191     7.222    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y34        LUT5 (Prop_lut5_I4_O)        0.043     7.265 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.242     7.506    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y33        LUT6 (Prop_lut6_I5_O)        0.043     7.549 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.244     7.794    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X102Y33        LUT2 (Prop_lut2_I0_O)        0.051     7.845 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.298     8.142    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y35        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.320    10.933    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X103Y35        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.471    11.404    
                         clock uncertainty           -0.056    11.348    
    SLICE_X103Y35        FDRE (Setup_fdre_C_CE)      -0.292    11.056    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.403ns (21.945%)  route 1.433ns (78.055%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 10.933 - 5.120 ) 
    Source Clock Delay      (SCD):    6.306ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.453     6.306    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X103Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDRE (Prop_fdre_C_Q)         0.223     6.529 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.459     6.988    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y35        LUT4 (Prop_lut4_I0_O)        0.043     7.031 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.191     7.222    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y34        LUT5 (Prop_lut5_I4_O)        0.043     7.265 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.242     7.506    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y33        LUT6 (Prop_lut6_I5_O)        0.043     7.549 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.244     7.794    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X102Y33        LUT2 (Prop_lut2_I0_O)        0.051     7.845 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.298     8.142    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y35        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.320    10.933    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X103Y35        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.471    11.404    
                         clock uncertainty           -0.056    11.348    
    SLICE_X103Y35        FDRE (Setup_fdre_C_CE)      -0.292    11.056    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  2.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.632     2.662    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X105Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y12        FDRE (Prop_fdre_C_Q)         0.100     2.762 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.817    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X105Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.853     3.229    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X105Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.567     2.662    
    SLICE_X105Y12        FDRE (Hold_fdre_C_D)         0.047     2.709    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.632     2.662    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X111Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y12        FDRE (Prop_fdre_C_Q)         0.100     2.762 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.817    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X111Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.853     3.229    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X111Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                         clock pessimism             -0.567     2.662    
    SLICE_X111Y12        FDRE (Hold_fdre_C_D)         0.047     2.709    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.627     2.657    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/sync_clk
    SLICE_X105Y30        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y30        FDRE (Prop_fdre_C_Q)         0.100     2.757 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.812    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X105Y30        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.847     3.223    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/sync_clk
    SLICE_X105Y30        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                         clock pessimism             -0.566     2.657    
    SLICE_X105Y30        FDRE (Hold_fdre_C_D)         0.047     2.704    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.627     2.657    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X109Y30        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y30        FDRE (Prop_fdre_C_Q)         0.100     2.757 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.812    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X109Y30        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.847     3.223    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X109Y30        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                         clock pessimism             -0.566     2.657    
    SLICE_X109Y30        FDRE (Hold_fdre_C_D)         0.047     2.704    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.632     2.662    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X104Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y12        FDRE (Prop_fdre_C_Q)         0.118     2.780 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.835    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X104Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.853     3.229    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X104Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                         clock pessimism             -0.567     2.662    
    SLICE_X104Y12        FDRE (Hold_fdre_C_D)         0.042     2.704    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.631     2.661    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X106Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDRE (Prop_fdre_C_Q)         0.118     2.779 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.834    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X106Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.851     3.227    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X106Y34        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.566     2.661    
    SLICE_X106Y34        FDRE (Hold_fdre_C_D)         0.042     2.703    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.632     2.662    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X105Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y12        FDRE (Prop_fdre_C_Q)         0.091     2.753 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/Q
                         net (fo=1, routed)           0.106     2.859    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2
    SLICE_X105Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.853     3.229    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X105Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
                         clock pessimism             -0.567     2.662    
    SLICE_X105Y12        FDRE (Hold_fdre_C_D)         0.006     2.668    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.627     2.657    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/sync_clk
    SLICE_X105Y30        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y30        FDRE (Prop_fdre_C_Q)         0.091     2.748 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/Q
                         net (fo=1, routed)           0.106     2.854    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2
    SLICE_X105Y30        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.847     3.223    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/sync_clk
    SLICE_X105Y30        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
                         clock pessimism             -0.566     2.657    
    SLICE_X105Y30        FDRE (Hold_fdre_C_D)         0.006     2.663    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.627     2.657    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X109Y30        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y30        FDRE (Prop_fdre_C_Q)         0.091     2.748 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/Q
                         net (fo=1, routed)           0.106     2.854    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2
    SLICE_X109Y30        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.847     3.223    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X109Y30        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
                         clock pessimism             -0.566     2.657    
    SLICE_X109Y30        FDRE (Hold_fdre_C_D)         0.006     2.663    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.629     2.659    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X102Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y33        FDRE (Prop_fdre_C_Q)         0.118     2.777 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.146     2.923    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/in0
    SLICE_X102Y33        LUT4 (Prop_lut4_I0_O)        0.028     2.951 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     2.951    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_0
    SLICE_X102Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.849     3.225    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X102Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.566     2.659    
    SLICE_X102Y33        FDRE (Hold_fdre_C_D)         0.087     2.746    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_clk_i
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.409         5.120       3.711      BUFGCTRL_X0Y3       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X105Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X105Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X104Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X104Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X111Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X111Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       5.120       208.240    MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X105Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X105Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X104Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X104Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X111Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X111Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X106Y34       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X106Y34       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X105Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X105Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X102Y33       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X105Y30       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X105Y30       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X105Y30       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X105Y30       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X105Y30       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X109Y30       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X109Y30       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X109Y30       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X109Y30       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.458ns (11.004%)  route 3.704ns (88.996%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 16.059 - 10.240 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.409     6.262    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X81Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y0          FDSE (Prop_fdse_C_Q)         0.223     6.485 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=3, routed)           0.485     6.970    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X81Y0          LUT4 (Prop_lut4_I2_O)        0.049     7.019 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.318     7.337    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X81Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.473 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          2.137     9.610    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X103Y5         LUT5 (Prop_lut5_I1_O)        0.050     9.660 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.764    10.424    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X107Y1         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.326    16.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X107Y1         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[57]/C
                         clock pessimism              0.448    16.507    
                         clock uncertainty           -0.061    16.446    
    SLICE_X107Y1         FDRE (Setup_fdre_C_R)       -0.393    16.053    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[57]
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.458ns (11.219%)  route 3.624ns (88.781%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.818ns = ( 16.058 - 10.240 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.409     6.262    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X81Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y0          FDSE (Prop_fdse_C_Q)         0.223     6.485 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=3, routed)           0.485     6.970    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X81Y0          LUT4 (Prop_lut4_I2_O)        0.049     7.019 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.318     7.337    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X81Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.473 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          2.137     9.610    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X103Y5         LUT5 (Prop_lut5_I1_O)        0.050     9.660 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.684    10.344    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y6         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.325    16.058    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X106Y6         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[27]/C
                         clock pessimism              0.448    16.506    
                         clock uncertainty           -0.061    16.445    
    SLICE_X106Y6         FDRE (Setup_fdre_C_R)       -0.370    16.075    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[27]
  -------------------------------------------------------------------
                         required time                         16.075    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.458ns (11.219%)  route 3.624ns (88.781%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.818ns = ( 16.058 - 10.240 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.409     6.262    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X81Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y0          FDSE (Prop_fdse_C_Q)         0.223     6.485 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=3, routed)           0.485     6.970    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X81Y0          LUT4 (Prop_lut4_I2_O)        0.049     7.019 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.318     7.337    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X81Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.473 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          2.137     9.610    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X103Y5         LUT5 (Prop_lut5_I1_O)        0.050     9.660 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.684    10.344    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y6         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.325    16.058    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X106Y6         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[33]/C
                         clock pessimism              0.448    16.506    
                         clock uncertainty           -0.061    16.445    
    SLICE_X106Y6         FDRE (Setup_fdre_C_R)       -0.370    16.075    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[33]
  -------------------------------------------------------------------
                         required time                         16.075    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.458ns (11.219%)  route 3.624ns (88.781%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.818ns = ( 16.058 - 10.240 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.409     6.262    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X81Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y0          FDSE (Prop_fdse_C_Q)         0.223     6.485 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=3, routed)           0.485     6.970    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X81Y0          LUT4 (Prop_lut4_I2_O)        0.049     7.019 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.318     7.337    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X81Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.473 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          2.137     9.610    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X103Y5         LUT5 (Prop_lut5_I1_O)        0.050     9.660 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.684    10.344    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y6         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.325    16.058    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X106Y6         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[38]/C
                         clock pessimism              0.448    16.506    
                         clock uncertainty           -0.061    16.445    
    SLICE_X106Y6         FDRE (Setup_fdre_C_R)       -0.370    16.075    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[38]
  -------------------------------------------------------------------
                         required time                         16.075    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.458ns (11.219%)  route 3.624ns (88.781%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.818ns = ( 16.058 - 10.240 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.409     6.262    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X81Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y0          FDSE (Prop_fdse_C_Q)         0.223     6.485 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=3, routed)           0.485     6.970    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X81Y0          LUT4 (Prop_lut4_I2_O)        0.049     7.019 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.318     7.337    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X81Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.473 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          2.137     9.610    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X103Y5         LUT5 (Prop_lut5_I1_O)        0.050     9.660 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.684    10.344    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y6         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.325    16.058    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X106Y6         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[39]/C
                         clock pessimism              0.448    16.506    
                         clock uncertainty           -0.061    16.445    
    SLICE_X106Y6         FDRE (Setup_fdre_C_R)       -0.370    16.075    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[39]
  -------------------------------------------------------------------
                         required time                         16.075    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.458ns (11.219%)  route 3.624ns (88.781%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.818ns = ( 16.058 - 10.240 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.409     6.262    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X81Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y0          FDSE (Prop_fdse_C_Q)         0.223     6.485 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=3, routed)           0.485     6.970    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X81Y0          LUT4 (Prop_lut4_I2_O)        0.049     7.019 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.318     7.337    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X81Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.473 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          2.137     9.610    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X103Y5         LUT5 (Prop_lut5_I1_O)        0.050     9.660 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.684    10.344    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y6         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.325    16.058    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X106Y6         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[41]/C
                         clock pessimism              0.448    16.506    
                         clock uncertainty           -0.061    16.445    
    SLICE_X106Y6         FDRE (Setup_fdre_C_R)       -0.370    16.075    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[41]
  -------------------------------------------------------------------
                         required time                         16.075    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.458ns (11.219%)  route 3.624ns (88.781%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.818ns = ( 16.058 - 10.240 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.409     6.262    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X81Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y0          FDSE (Prop_fdse_C_Q)         0.223     6.485 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=3, routed)           0.485     6.970    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X81Y0          LUT4 (Prop_lut4_I2_O)        0.049     7.019 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.318     7.337    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X81Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.473 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          2.137     9.610    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X103Y5         LUT5 (Prop_lut5_I1_O)        0.050     9.660 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.684    10.344    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y6         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.325    16.058    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X106Y6         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[46]/C
                         clock pessimism              0.448    16.506    
                         clock uncertainty           -0.061    16.445    
    SLICE_X106Y6         FDRE (Setup_fdre_C_R)       -0.370    16.075    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[46]
  -------------------------------------------------------------------
                         required time                         16.075    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.458ns (11.222%)  route 3.623ns (88.778%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 16.059 - 10.240 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.409     6.262    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X81Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y0          FDSE (Prop_fdse_C_Q)         0.223     6.485 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=3, routed)           0.485     6.970    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X81Y0          LUT4 (Prop_lut4_I2_O)        0.049     7.019 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.318     7.337    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X81Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.473 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          2.137     9.610    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X103Y5         LUT5 (Prop_lut5_I1_O)        0.050     9.660 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.683    10.343    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y2         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[42]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.326    16.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X106Y2         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[42]/C
                         clock pessimism              0.448    16.507    
                         clock uncertainty           -0.061    16.446    
    SLICE_X106Y2         FDRE (Setup_fdre_C_R)       -0.370    16.076    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[42]
  -------------------------------------------------------------------
                         required time                         16.076    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.458ns (11.222%)  route 3.623ns (88.778%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 16.059 - 10.240 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.409     6.262    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X81Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y0          FDSE (Prop_fdse_C_Q)         0.223     6.485 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=3, routed)           0.485     6.970    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X81Y0          LUT4 (Prop_lut4_I2_O)        0.049     7.019 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.318     7.337    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X81Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.473 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          2.137     9.610    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X103Y5         LUT5 (Prop_lut5_I1_O)        0.050     9.660 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.683    10.343    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y2         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[43]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.326    16.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X106Y2         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[43]/C
                         clock pessimism              0.448    16.507    
                         clock uncertainty           -0.061    16.446    
    SLICE_X106Y2         FDRE (Setup_fdre_C_R)       -0.370    16.076    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[43]
  -------------------------------------------------------------------
                         required time                         16.076    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.458ns (11.222%)  route 3.623ns (88.778%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 16.059 - 10.240 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.409     6.262    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X81Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y0          FDSE (Prop_fdse_C_Q)         0.223     6.485 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=3, routed)           0.485     6.970    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X81Y0          LUT4 (Prop_lut4_I2_O)        0.049     7.019 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.318     7.337    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X81Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.473 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          2.137     9.610    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X103Y5         LUT5 (Prop_lut5_I1_O)        0.050     9.660 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.683    10.343    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y2         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.326    16.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X106Y2         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[50]/C
                         clock pessimism              0.448    16.507    
                         clock uncertainty           -0.061    16.446    
    SLICE_X106Y2         FDRE (Setup_fdre_C_R)       -0.370    16.076    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[50]
  -------------------------------------------------------------------
                         required time                         16.076    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                  5.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_logic_cbcc_i/master_do_rd_en_out_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.206ns (52.961%)  route 0.183ns (47.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.287ns
    Source Clock Delay      (SCD):    5.762ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     1.154    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.237 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     2.662    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.735 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675     4.410    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.493 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.269     5.762    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_logic_cbcc_i/MMCM_RESET_reg
    SLICE_X70Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_logic_cbcc_i/master_do_rd_en_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y2          FDRE (Prop_fdre_C_Q)         0.206     5.968 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_logic_cbcc_i/master_do_rd_en_out_reg/Q
                         net (fo=2, routed)           0.183     6.151    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/master_do_rd_en_out_reg
    RAMB36_X4Y0          FIFO36E1                                     r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.434     6.287    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/MMCM_RESET_reg
    RAMB36_X4Y0          FIFO36E1                                     r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDCLK
                         clock pessimism             -0.470     5.817    
    RAMB36_X4Y0          FIFO36E1 (Hold_fifo36e1_RDCLK_RDEN)
                                                      0.296     6.113    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo
  -------------------------------------------------------------------
                         required time                         -6.113    
                         arrival time                           6.151    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.100ns (33.526%)  route 0.198ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.631     2.661    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X93Y5          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y5          FDRE (Prop_fdre_C_Q)         0.100     2.761 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=5, routed)           0.198     2.959    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]
    RAMB36_X5Y0          RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.883     3.259    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X5Y0          RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.553     2.706    
    RAMB36_X5Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.889    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.632     2.662    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X93Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y1          FDRE (Prop_fdre_C_Q)         0.100     2.762 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     2.817    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X93Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.853     3.229    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X93Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.567     2.662    
    SLICE_X93Y1          FDRE (Hold_fdre_C_D)         0.049     2.711    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.216ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.621     2.651    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X97Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y27         FDRE (Prop_fdre_C_Q)         0.100     2.751 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     2.806    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X97Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.840     3.216    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X97Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.565     2.651    
    SLICE_X97Y27         FDRE (Hold_fdre_C_D)         0.049     2.700    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.100ns (55.392%)  route 0.081ns (44.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.595     2.625    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X63Y5          FDSE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDSE (Prop_fdse_C_Q)         0.100     2.725 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.081     2.806    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_14_out[0]
    SLICE_X62Y5          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.816     3.192    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X62Y5          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.556     2.636    
    SLICE_X62Y5          FDRE (Hold_fdre_C_D)         0.063     2.699    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.594     2.624    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/user_clk
    SLICE_X85Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y22         FDRE (Prop_fdre_C_Q)         0.100     2.724 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.779    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X85Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.813     3.189    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/user_clk
    SLICE_X85Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg2_reg/C
                         clock pessimism             -0.565     2.624    
    SLICE_X85Y22         FDRE (Hold_fdre_C_D)         0.047     2.671    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.594     2.624    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/user_clk
    SLICE_X85Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y22         FDRE (Prop_fdre_C_Q)         0.100     2.724 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.779    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X85Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.813     3.189    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/user_clk
    SLICE_X85Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg2_reg/C
                         clock pessimism             -0.565     2.624    
    SLICE_X85Y22         FDRE (Hold_fdre_C_D)         0.047     2.671    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.594     2.624    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDRE (Prop_fdre_C_Q)         0.100     2.724 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     2.779    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X63Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.815     3.191    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.567     2.624    
    SLICE_X63Y7          FDRE (Hold_fdre_C_D)         0.047     2.671    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.600     2.630    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/MMCM_RESET_reg
    SLICE_X71Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y2          FDRE (Prop_fdre_C_Q)         0.100     2.730 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X71Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.820     3.196    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/MMCM_RESET_reg
    SLICE_X71Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d2_reg/C
                         clock pessimism             -0.566     2.630    
    SLICE_X71Y2          FDRE (Hold_fdre_C_D)         0.047     2.677    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.199ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.602     2.632    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/MMCM_RESET_reg
    SLICE_X73Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y6          FDRE (Prop_fdre_C_Q)         0.100     2.732 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.787    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X73Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.823     3.199    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/MMCM_RESET_reg
    SLICE_X73Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg2_reg/C
                         clock pessimism             -0.567     2.632    
    SLICE_X73Y6          FDRE (Hold_fdre_C_D)         0.047     2.679    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_i
Waveform(ns):       { 0.000 5.120 }
Period(ns):         10.240
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         10.240      4.036      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         10.240      4.036      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXUSRCLK2
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X5Y1         zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X5Y0         zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     FIFO36E1/RDCLK           n/a            1.839         10.240      8.401      RAMB36_X5Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X6Y5         zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X6Y6         zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     FIFO36E1/RDCLK           n/a            1.839         10.240      8.401      RAMB36_X4Y0         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDCLK
Min Period        n/a     BUFG/I                   n/a            1.409         10.240      8.831      BUFGCTRL_X0Y0       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.071         10.240      9.169      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       10.240      203.120    MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X86Y19        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X90Y7         zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X90Y7         zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X70Y4         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X70Y4         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X84Y22        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X84Y22        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X104Y30       zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X84Y27        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X84Y27        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X90Y7         zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X90Y7         zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X70Y4         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X70Y4         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X70Y4         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X70Y4         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X86Y19        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X86Y19        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X84Y22        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X104Y30       zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  To Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.798ns (25.503%)  route 2.331ns (74.497%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.501ns = ( 7.621 - 5.120 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.446     2.752    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X93Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y18         FDRE (Prop_fdre_C_Q)         0.204     2.956 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/Q
                         net (fo=4, routed)           0.608     3.564    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[4]
    SLICE_X93Y21         LUT4 (Prop_lut4_I1_O)        0.131     3.695 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.352     4.047    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X92Y21         LUT4 (Prop_lut4_I3_O)        0.136     4.183 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.499     4.683    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X90Y23         LUT4 (Prop_lut4_I2_O)        0.051     4.734 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.523     5.257    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X90Y27         LUT2 (Prop_lut2_I1_O)        0.142     5.399 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.348     5.747    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X91Y27         LUT6 (Prop_lut6_I2_O)        0.134     5.881 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.881    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[2]_i_1_n_0
    SLICE_X91Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.264     7.621    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X91Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]/C
                         clock pessimism              0.157     7.778    
                         clock uncertainty           -0.035     7.743    
    SLICE_X91Y27         FDRE (Setup_fdre_C_D)        0.033     7.776    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.776    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.474ns (15.563%)  route 2.572ns (84.437%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.501ns = ( 7.621 - 5.120 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.448     2.754    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X102Y20        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDRE (Prop_fdre_C_Q)         0.259     3.013 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[27]/Q
                         net (fo=12, routed)          0.972     3.985    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[27]
    SLICE_X89Y22         LUT4 (Prop_lut4_I0_O)        0.043     4.028 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CB_detect_dlyd0p5_i_5/O
                         net (fo=1, routed)           0.348     4.376    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CB_detect_dlyd0p5_i_5_n_0
    SLICE_X91Y22         LUT6 (Prop_lut6_I4_O)        0.043     4.419 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CB_detect_dlyd0p5_i_2/O
                         net (fo=3, routed)           0.445     4.864    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CB_detect_dlyd0p5_i_2_n_0
    SLICE_X90Y23         LUT6 (Prop_lut6_I1_O)        0.043     4.907 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_15/O
                         net (fo=3, routed)           0.456     5.363    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[28]
    SLICE_X90Y27         LUT6 (Prop_lut6_I4_O)        0.043     5.406 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[0]_i_2/O
                         net (fo=1, routed)           0.351     5.757    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[0]_i_2_n_0
    SLICE_X91Y27         LUT6 (Prop_lut6_I1_O)        0.043     5.800 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.800    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[0]_i_1_n_0
    SLICE_X91Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.264     7.621    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X91Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[0]/C
                         clock pessimism              0.157     7.778    
                         clock uncertainty           -0.035     7.743    
    SLICE_X91Y27         FDRE (Setup_fdre_C_D)        0.034     7.777    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.777    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.576ns (19.065%)  route 2.445ns (80.935%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.501ns = ( 7.621 - 5.120 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.448     2.754    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X102Y20        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDRE (Prop_fdre_C_Q)         0.259     3.013 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[27]/Q
                         net (fo=12, routed)          0.972     3.985    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[27]
    SLICE_X89Y22         LUT4 (Prop_lut4_I0_O)        0.043     4.028 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CB_detect_dlyd0p5_i_5/O
                         net (fo=1, routed)           0.348     4.376    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CB_detect_dlyd0p5_i_5_n_0
    SLICE_X91Y22         LUT6 (Prop_lut6_I4_O)        0.043     4.419 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CB_detect_dlyd0p5_i_2/O
                         net (fo=3, routed)           0.445     4.864    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CB_detect_dlyd0p5_i_2_n_0
    SLICE_X90Y23         LUT6 (Prop_lut6_I1_O)        0.043     4.907 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_15/O
                         net (fo=3, routed)           0.438     5.345    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[28]
    SLICE_X91Y27         LUT3 (Prop_lut3_I2_O)        0.052     5.397 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[3]_i_5/O
                         net (fo=2, routed)           0.242     5.639    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[3]_i_5_n_0
    SLICE_X91Y27         LUT6 (Prop_lut6_I4_O)        0.136     5.775 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.775    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[3]_i_1_n_0
    SLICE_X91Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.264     7.621    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X91Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[3]/C
                         clock pessimism              0.157     7.778    
                         clock uncertainty           -0.035     7.743    
    SLICE_X91Y27         FDRE (Setup_fdre_C_D)        0.034     7.777    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.777    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.699ns (23.284%)  route 2.303ns (76.716%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 7.622 - 5.120 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.446     2.752    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X93Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y18         FDRE (Prop_fdre_C_Q)         0.204     2.956 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/Q
                         net (fo=4, routed)           0.608     3.564    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[4]
    SLICE_X93Y21         LUT4 (Prop_lut4_I1_O)        0.131     3.695 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.352     4.047    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X92Y21         LUT4 (Prop_lut4_I3_O)        0.136     4.183 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.499     4.683    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X90Y23         LUT4 (Prop_lut4_I2_O)        0.051     4.734 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.528     5.261    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X90Y28         LUT5 (Prop_lut5_I4_O)        0.134     5.395 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[1]_i_3/O
                         net (fo=1, routed)           0.316     5.711    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[1]_i_3_n_0
    SLICE_X91Y28         LUT6 (Prop_lut6_I2_O)        0.043     5.754 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.754    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[1]_i_1_n_0
    SLICE_X91Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.265     7.622    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X91Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[1]/C
                         clock pessimism              0.157     7.779    
                         clock uncertainty           -0.035     7.744    
    SLICE_X91Y28         FDRE (Setup_fdre_C_D)        0.034     7.778    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.798ns (26.804%)  route 2.179ns (73.196%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 7.622 - 5.120 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.446     2.752    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X93Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y18         FDRE (Prop_fdre_C_Q)         0.204     2.956 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/Q
                         net (fo=4, routed)           0.608     3.564    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[4]
    SLICE_X93Y21         LUT4 (Prop_lut4_I1_O)        0.131     3.695 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.352     4.047    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X92Y21         LUT4 (Prop_lut4_I3_O)        0.136     4.183 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.499     4.683    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X90Y23         LUT4 (Prop_lut4_I2_O)        0.051     4.734 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.523     5.257    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X90Y27         LUT2 (Prop_lut2_I1_O)        0.142     5.399 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.196     5.595    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X91Y28         LUT6 (Prop_lut6_I0_O)        0.134     5.729 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_1/O
                         net (fo=1, routed)           0.000     5.729    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_1_n_0
    SLICE_X91Y28         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.265     7.622    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X91Y28         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[4]/C
                         clock pessimism              0.157     7.779    
                         clock uncertainty           -0.035     7.744    
    SLICE_X91Y28         FDSE (Setup_fdse_C_D)        0.033     7.777    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.777    
                         arrival time                          -5.729    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.557ns (20.557%)  route 2.153ns (79.443%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 7.624 - 5.120 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.446     2.752    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X93Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y18         FDRE (Prop_fdre_C_Q)         0.204     2.956 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/Q
                         net (fo=4, routed)           0.608     3.564    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[4]
    SLICE_X93Y21         LUT4 (Prop_lut4_I1_O)        0.131     3.695 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.352     4.047    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X92Y21         LUT4 (Prop_lut4_I3_O)        0.136     4.183 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.499     4.683    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X90Y23         LUT3 (Prop_lut3_I0_O)        0.043     4.726 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.373     5.098    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X90Y27         LUT6 (Prop_lut6_I5_O)        0.043     5.141 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.320     5.462    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X90Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.267     7.624    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X90Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/C
                         clock pessimism              0.157     7.781    
                         clock uncertainty           -0.035     7.746    
    SLICE_X90Y29         FDRE (Setup_fdre_C_CE)      -0.178     7.568    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.557ns (20.557%)  route 2.153ns (79.443%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 7.624 - 5.120 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.446     2.752    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X93Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y18         FDRE (Prop_fdre_C_Q)         0.204     2.956 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/Q
                         net (fo=4, routed)           0.608     3.564    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[4]
    SLICE_X93Y21         LUT4 (Prop_lut4_I1_O)        0.131     3.695 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.352     4.047    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X92Y21         LUT4 (Prop_lut4_I3_O)        0.136     4.183 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.499     4.683    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X90Y23         LUT3 (Prop_lut3_I0_O)        0.043     4.726 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.373     5.098    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X90Y27         LUT6 (Prop_lut6_I5_O)        0.043     5.141 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.320     5.462    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X90Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.267     7.624    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X90Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]/C
                         clock pessimism              0.157     7.781    
                         clock uncertainty           -0.035     7.746    
    SLICE_X90Y29         FDRE (Setup_fdre_C_CE)      -0.178     7.568    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.557ns (20.557%)  route 2.153ns (79.443%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 7.624 - 5.120 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.446     2.752    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X93Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y18         FDRE (Prop_fdre_C_Q)         0.204     2.956 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/Q
                         net (fo=4, routed)           0.608     3.564    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[4]
    SLICE_X93Y21         LUT4 (Prop_lut4_I1_O)        0.131     3.695 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.352     4.047    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X92Y21         LUT4 (Prop_lut4_I3_O)        0.136     4.183 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.499     4.683    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X90Y23         LUT3 (Prop_lut3_I0_O)        0.043     4.726 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.373     5.098    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X90Y27         LUT6 (Prop_lut6_I5_O)        0.043     5.141 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.320     5.462    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X90Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.267     7.624    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X90Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]/C
                         clock pessimism              0.157     7.781    
                         clock uncertainty           -0.035     7.746    
    SLICE_X90Y29         FDRE (Setup_fdre_C_CE)      -0.178     7.568    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.557ns (20.557%)  route 2.153ns (79.443%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 7.624 - 5.120 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.446     2.752    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X93Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y18         FDRE (Prop_fdre_C_Q)         0.204     2.956 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[4]/Q
                         net (fo=4, routed)           0.608     3.564    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[4]
    SLICE_X93Y21         LUT4 (Prop_lut4_I1_O)        0.131     3.695 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.352     4.047    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X92Y21         LUT4 (Prop_lut4_I3_O)        0.136     4.183 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.499     4.683    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X90Y23         LUT3 (Prop_lut3_I0_O)        0.043     4.726 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.373     5.098    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X90Y27         LUT6 (Prop_lut6_I5_O)        0.043     5.141 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.320     5.462    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X90Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.267     7.624    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X90Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]/C
                         clock pessimism              0.157     7.781    
                         clock uncertainty           -0.035     7.746    
    SLICE_X90Y29         FDRE (Setup_fdre_C_CE)      -0.178     7.568    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_pol_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_pol_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.622ns (22.718%)  route 2.116ns (77.282%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.512ns = ( 7.632 - 5.120 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.410     2.716    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X88Y41         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_pol_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y41         FDRE (Prop_fdre_C_Q)         0.259     2.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_pol_count_reg[2]/Q
                         net (fo=6, routed)           0.504     3.479    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_pol_count_reg_n_0_[2]
    SLICE_X88Y41         LUT4 (Prop_lut4_I0_O)        0.046     3.525 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_pol_count[7]_i_9/O
                         net (fo=1, routed)           0.211     3.736    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_pol_count[7]_i_9_n_0
    SLICE_X89Y41         LUT5 (Prop_lut5_I4_O)        0.132     3.868 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_pol_count[7]_i_5/O
                         net (fo=5, routed)           0.650     4.518    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_pol_count[7]_i_5_n_0
    SLICE_X90Y30         LUT3 (Prop_lut3_I2_O)        0.051     4.569 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_pol_count[7]_i_4/O
                         net (fo=3, routed)           0.280     4.849    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_pol_count[7]_i_4_n_0
    SLICE_X89Y30         LUT3 (Prop_lut3_I0_O)        0.134     4.983 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_pol_count[7]_i_2/O
                         net (fo=8, routed)           0.471     5.454    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_pol_count
    SLICE_X89Y41         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_pol_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.275     7.632    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X89Y41         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_pol_count_reg[4]/C
                         clock pessimism              0.183     7.815    
                         clock uncertainty           -0.035     7.780    
    SLICE_X89Y41         FDRE (Setup_fdre_C_CE)      -0.201     7.579    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_pol_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  2.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.495%)  route 0.074ns (36.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.407ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.595     1.147    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/out
    SLICE_X85Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y28         FDRE (Prop_fdre_C_Q)         0.100     1.247 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/Q
                         net (fo=5, routed)           0.074     1.321    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/Q[2]
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.028     1.349 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/reset_cbcc_comb_i_1/O
                         net (fo=1, routed)           0.000     1.349    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset_n_0
    SLICE_X84Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.814     1.407    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/out
    SLICE_X84Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg/C
                         clock pessimism             -0.249     1.158    
    SLICE_X84Y28         FDRE (Hold_fdre_C_D)         0.087     1.245    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.599     1.151    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X91Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y18         FDRE (Prop_fdre_C_Q)         0.100     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[37]/Q
                         net (fo=1, routed)           0.055     1.306    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage[37]
    SLICE_X91Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.818     1.411    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X91Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[37]/C
                         clock pessimism             -0.260     1.151    
    SLICE_X91Y18         FDRE (Hold_fdre_C_D)         0.049     1.200    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.598     1.150    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X91Y19         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y19         FDRE (Prop_fdre_C_Q)         0.100     1.250 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[35]/Q
                         net (fo=1, routed)           0.055     1.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage[35]
    SLICE_X91Y19         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.817     1.410    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X91Y19         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[35]/C
                         clock pessimism             -0.260     1.150    
    SLICE_X91Y19         FDRE (Hold_fdre_C_D)         0.049     1.199    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.599     1.151    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X91Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y18         FDRE (Prop_fdre_C_Q)         0.100     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[32]/Q
                         net (fo=1, routed)           0.055     1.306    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage[32]
    SLICE_X91Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.818     1.411    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X91Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[32]/C
                         clock pessimism             -0.260     1.151    
    SLICE_X91Y18         FDRE (Hold_fdre_C_D)         0.047     1.198    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.599     1.151    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X91Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y18         FDRE (Prop_fdre_C_Q)         0.100     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[34]/Q
                         net (fo=1, routed)           0.055     1.306    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage[34]
    SLICE_X91Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.818     1.411    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X91Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[34]/C
                         clock pessimism             -0.260     1.151    
    SLICE_X91Y18         FDRE (Hold_fdre_C_D)         0.047     1.198    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.597     1.149    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/rx_cdrlocked_reg
    SLICE_X85Y30         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_fdre_C_Q)         0.100     1.249 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.304    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X85Y30         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.816     1.409    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/rx_cdrlocked_reg
    SLICE_X85Y30         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg2_reg/C
                         clock pessimism             -0.260     1.149    
    SLICE_X85Y30         FDRE (Hold_fdre_C_D)         0.047     1.196    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.630     1.182    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/rx_cdrlocked_reg
    SLICE_X97Y38         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y38         FDRE (Prop_fdre_C_Q)         0.100     1.282 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.337    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X97Y38         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.851     1.444    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/rx_cdrlocked_reg
    SLICE_X97Y38         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/C
                         clock pessimism             -0.262     1.182    
    SLICE_X97Y38         FDRE (Hold_fdre_C_D)         0.047     1.229    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[44]/D
                            (rising edge-triggered cell FDSE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.623     1.175    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X94Y20         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y20         FDSE (Prop_fdse_C_Q)         0.100     1.275 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[12]/Q
                         net (fo=2, routed)           0.057     1.332    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/poly[44]
    SLICE_X94Y20         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.842     1.435    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X94Y20         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[44]/C
                         clock pessimism             -0.260     1.175    
    SLICE_X94Y20         FDSE (Hold_fdse_C_D)         0.047     1.222    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.599     1.151    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X91Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y18         FDRE (Prop_fdre_C_Q)         0.100     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[33]/Q
                         net (fo=1, routed)           0.055     1.306    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage[33]
    SLICE_X91Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.818     1.411    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X91Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[33]/C
                         clock pessimism             -0.260     1.151    
    SLICE_X91Y18         FDRE (Hold_fdre_C_D)         0.044     1.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.998%)  route 0.055ns (30.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.621     1.173    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X94Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y22         FDRE (Prop_fdre_C_Q)         0.100     1.273 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[39]/Q
                         net (fo=1, routed)           0.055     1.328    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i_n_49
    SLICE_X95Y22         LUT3 (Prop_lut3_I2_O)        0.028     1.356 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/unscrambled_data_i[13]_i_1/O
                         net (fo=1, routed)           0.000     1.356    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/tempData[0]
    SLICE_X95Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.840     1.433    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X95Y22         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[13]/C
                         clock pessimism             -0.249     1.184    
    SLICE_X95Y22         FDRE (Hold_fdre_C_D)         0.060     1.244    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         5.120       2.696      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
Min Period        n/a     FIFO36E1/WRCLK           n/a            1.839         5.120       3.281      RAMB36_X5Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
Min Period        n/a     BUFGCTRL/I0              n/a            1.409         5.120       3.711      BUFGCTRL_X0Y2       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/I0
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X95Y30        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/sh_valid_r_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X97Y30        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X96Y32        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[6]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X96Y32        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[7]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X96Y32        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[8]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y21        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y21        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y21        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y21        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y21        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y21        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y21        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y21        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y22        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[31].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y22        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y19        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[19].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[1].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[20].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[21].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[22].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y18        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y25        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg10_reg_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_div_out2

Setup :            0  Failing Endpoints,  Worst Slack        2.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.144ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 0.223ns (3.752%)  route 5.720ns (96.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.720     8.097    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y194        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.854    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y194        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.854    
                         clock uncertainty           -0.170    10.684    
    ILOGIC_X1Y194        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.241    adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.241    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 0.223ns (3.933%)  route 5.447ns (96.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 10.852 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.447     7.824    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y190        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.852    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y190        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.852    
                         clock uncertainty           -0.170    10.682    
    ILOGIC_X1Y190        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.239    adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.239    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 0.223ns (4.061%)  route 5.268ns (95.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 10.850 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.268     7.645    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y188        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.850    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y188        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.850    
                         clock uncertainty           -0.170    10.680    
    ILOGIC_X1Y188        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.237    adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.237    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.779ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 0.223ns (4.201%)  route 5.085ns (95.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.085     7.462    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y196        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.854    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y196        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.854    
                         clock uncertainty           -0.170    10.684    
    ILOGIC_X1Y196        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.241    adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.241    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  2.779    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 0.223ns (4.351%)  route 4.903ns (95.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.903     7.280    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y180        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.845    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y180        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.845    
                         clock uncertainty           -0.170    10.675    
    ILOGIC_X1Y180        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.232    adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.223ns (4.353%)  route 4.900ns (95.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.900     7.277    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y182        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.846    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y182        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.846    
                         clock uncertainty           -0.170    10.676    
    ILOGIC_X1Y182        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.233    adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -7.277    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 0.223ns (4.914%)  route 4.315ns (95.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.315     6.692    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y168        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.845    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y168        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.845    
                         clock uncertainty           -0.170    10.675    
    ILOGIC_X1Y168        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.232    adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.223ns (5.741%)  route 3.661ns (94.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 10.852 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.661     6.038    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y158        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.852    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y158        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.852    
                         clock uncertainty           -0.170    10.682    
    ILOGIC_X1Y158        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.239    adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.239    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.559ns  (logic 0.204ns (36.494%)  route 0.355ns (63.506%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y151                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X116Y151       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.355     0.559    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X115Y151       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y151       FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.481ns  (logic 0.204ns (42.382%)  route 0.277ns (57.618%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y151                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X116Y151       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.277     0.481    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X115Y152       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y152       FDRE (Setup_fdre_C_D)       -0.089     7.911    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  7.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.100ns (4.376%)  route 2.185ns (95.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.185     3.161    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y158        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.598    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y158        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.598    
                         clock uncertainty            0.170     1.768    
    ILOGIC_X1Y158        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.669    adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.849ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.100ns (3.796%)  route 2.534ns (96.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.534     3.510    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y168        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.590    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y168        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.590    
                         clock uncertainty            0.170     1.760    
    ILOGIC_X1Y168        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.661    adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           3.510    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             2.171ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.100ns (3.384%)  route 2.855ns (96.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.855     3.831    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y180        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.589    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y180        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.589    
                         clock uncertainty            0.170     1.759    
    ILOGIC_X1Y180        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.660    adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           3.831    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.171ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.100ns (3.382%)  route 2.857ns (96.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.857     3.833    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y182        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.591    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y182        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.591    
                         clock uncertainty            0.170     1.761    
    ILOGIC_X1Y182        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.662    adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           3.833    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.258ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.100ns (3.277%)  route 2.952ns (96.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.952     3.928    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y196        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.599    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y196        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.599    
                         clock uncertainty            0.170     1.769    
    ILOGIC_X1Y196        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.670    adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           3.928    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.357ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.100ns (3.175%)  route 3.049ns (96.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.049     4.025    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y188        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.597    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y188        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.597    
                         clock uncertainty            0.170     1.767    
    ILOGIC_X1Y188        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.668    adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           4.025    
  -------------------------------------------------------------------
                         slack                                  2.357    

Slack (MET) :             2.451ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.100ns (3.083%)  route 3.144ns (96.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.144     4.120    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y190        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.598    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y190        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.598    
                         clock uncertainty            0.170     1.768    
    ILOGIC_X1Y190        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.669    adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           4.120    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.593ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.100ns (2.952%)  route 3.287ns (97.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.287     4.263    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y194        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.599    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y194        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.599    
                         clock uncertainty            0.170     1.769    
    ILOGIC_X1Y194        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.670    adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           4.263    
  -------------------------------------------------------------------
                         slack                                  2.593    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack        4.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.223ns (5.713%)  route 3.680ns (94.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.680     6.057    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y112        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y112        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.844    
                         clock uncertainty           -0.170    10.674    
    ILOGIC_X1Y112        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.231    adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                  4.174    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.223ns (5.865%)  route 3.580ns (94.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.580     5.957    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y114        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.843    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y114        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.843    
                         clock uncertainty           -0.170    10.673    
    ILOGIC_X1Y114        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.230    adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.230    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.223ns (6.024%)  route 3.479ns (93.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.479     5.856    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y116        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.841    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y116        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.841    
                         clock uncertainty           -0.170    10.671    
    ILOGIC_X1Y116        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.228    adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.228    
                         arrival time                          -5.856    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.223ns (6.193%)  route 3.378ns (93.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.378     5.755    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y118        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y118        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.839    
                         clock uncertainty           -0.170    10.669    
    ILOGIC_X1Y118        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.226    adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                          -5.755    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.223ns (7.026%)  route 2.951ns (92.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 10.848 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.951     5.328    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y146        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.848    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y146        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.848    
                         clock uncertainty           -0.170    10.678    
    ILOGIC_X1Y146        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.235    adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.235    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.223ns (7.677%)  route 2.682ns (92.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.682     5.059    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y130        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y130        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.839    
                         clock uncertainty           -0.170    10.669    
    ILOGIC_X1Y130        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.226    adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.223ns (8.497%)  route 2.401ns (91.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.401     4.778    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y138        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y138        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.844    
                         clock uncertainty           -0.170    10.674    
    ILOGIC_X1Y138        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.231    adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.223ns (8.830%)  route 2.302ns (91.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.302     4.679    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y136        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y136        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.844    
                         clock uncertainty           -0.170    10.674    
    ILOGIC_X1Y136        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.231    adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.490ns  (logic 0.204ns (41.659%)  route 0.286ns (58.341%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y123                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X116Y123       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.286     0.490    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X115Y123       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y123       FDRE (Setup_fdre_C_D)       -0.092     7.908    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.481ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.510ns  (logic 0.223ns (43.737%)  route 0.287ns (56.263%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y123                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X116Y123       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.287     0.510    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X115Y124       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y124       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  7.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.100ns (6.638%)  route 1.406ns (93.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.406     2.382    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y136        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.588    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y136        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.588    
                         clock uncertainty            0.170     1.758    
    ILOGIC_X1Y136        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.659    adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.100ns (6.412%)  route 1.459ns (93.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.459     2.435    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y138        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.591    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y138        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.591    
                         clock uncertainty            0.170     1.761    
    ILOGIC_X1Y138        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.662    adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.100ns (5.852%)  route 1.609ns (94.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.609     2.585    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y130        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.583    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y130        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.583    
                         clock uncertainty            0.170     1.753    
    ILOGIC_X1Y130        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.654    adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.100ns (5.408%)  route 1.749ns (94.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.749     2.725    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y146        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.593    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y146        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.593    
                         clock uncertainty            0.170     1.763    
    ILOGIC_X1Y146        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.664    adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.299ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.100ns (4.812%)  route 1.978ns (95.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.978     2.954    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y118        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.584    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y118        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.584    
                         clock uncertainty            0.170     1.754    
    ILOGIC_X1Y118        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.655    adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.353ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.100ns (4.687%)  route 2.034ns (95.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.034     3.010    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y116        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.586    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y116        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.586    
                         clock uncertainty            0.170     1.756    
    ILOGIC_X1Y116        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.657    adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           3.010    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.407ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.100ns (4.567%)  route 2.090ns (95.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.090     3.066    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y114        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.588    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y114        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.588    
                         clock uncertainty            0.170     1.758    
    ILOGIC_X1Y114        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.659    adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.461ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.100ns (4.454%)  route 2.145ns (95.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.145     3.121    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y112        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.589    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y112        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.589    
                         clock uncertainty            0.170     1.759    
    ILOGIC_X1Y112        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.660    adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           3.121    
  -------------------------------------------------------------------
                         slack                                  1.461    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_div_out2_1

Setup :            0  Failing Endpoints,  Worst Slack        3.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.705ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.223ns (5.437%)  route 3.878ns (94.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.878     6.255    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y108        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y108        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.867    
                         clock uncertainty           -0.170    10.697    
    ILOGIC_X1Y108        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.254    adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.223ns (5.569%)  route 3.781ns (94.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 10.866 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.781     6.158    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y110        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.866    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y110        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.866    
                         clock uncertainty           -0.170    10.696    
    ILOGIC_X1Y110        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.253    adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.253    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.223ns (6.668%)  route 3.121ns (93.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 10.869 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.121     5.498    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y148        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.869    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y148        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.869    
                         clock uncertainty           -0.170    10.699    
    ILOGIC_X1Y148        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.256    adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.223ns (6.697%)  route 3.107ns (93.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 10.859 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.107     5.484    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y120        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.859    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y120        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.859    
                         clock uncertainty           -0.170    10.689    
    ILOGIC_X1Y120        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.246    adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.246    
                         arrival time                          -5.484    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.223ns (7.695%)  route 2.675ns (92.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 10.868 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.675     5.052    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y142        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.868    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y142        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.868    
                         clock uncertainty           -0.170    10.698    
    ILOGIC_X1Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.255    adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.223ns (7.943%)  route 2.584ns (92.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 10.861 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.584     4.961    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y132        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.861    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y132        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.861    
                         clock uncertainty           -0.170    10.691    
    ILOGIC_X1Y132        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.248    adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.223ns (7.968%)  route 2.576ns (92.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.576     4.953    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y140        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y140        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.867    
                         clock uncertainty           -0.170    10.697    
    ILOGIC_X1Y140        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.254    adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -4.953    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.223ns (8.806%)  route 2.309ns (91.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 10.863 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.309     4.686    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y134        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.863    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y134        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.863    
                         clock uncertainty           -0.170    10.693    
    ILOGIC_X1Y134        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.250    adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.250    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.687ns  (logic 0.204ns (29.714%)  route 0.483ns (70.286%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y126                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X116Y126       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.483     0.687    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X115Y126       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y126       FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.537ns  (logic 0.223ns (41.548%)  route 0.314ns (58.452%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.314     0.537    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X112Y130       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y130       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  7.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.100ns (6.630%)  route 1.408ns (93.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.408     2.384    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y134        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.608    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y134        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.608    
                         clock uncertainty            0.170     1.778    
    ILOGIC_X1Y134        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.679    adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.100ns (6.061%)  route 1.550ns (93.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.550     2.526    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y140        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.613    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y140        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.170     1.783    
    ILOGIC_X1Y140        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.684    adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.100ns (6.037%)  route 1.556ns (93.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.556     2.532    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y132        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y132        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.606    
                         clock uncertainty            0.170     1.776    
    ILOGIC_X1Y132        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.677    adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.100ns (5.873%)  route 1.603ns (94.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.603     2.579    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y142        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.613    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y142        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.170     1.783    
    ILOGIC_X1Y142        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.684    adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.100ns (5.167%)  route 1.835ns (94.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.835     2.811    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y148        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.615    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y148        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.615    
                         clock uncertainty            0.170     1.785    
    ILOGIC_X1Y148        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.686    adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.100ns (5.171%)  route 1.834ns (94.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.834     2.810    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y120        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.603    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y120        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.603    
                         clock uncertainty            0.170     1.773    
    ILOGIC_X1Y120        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.674    adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.494ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.100ns (4.346%)  route 2.201ns (95.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.201     3.177    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y110        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.612    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y110        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.612    
                         clock uncertainty            0.170     1.782    
    ILOGIC_X1Y110        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.683    adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.546ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.100ns (4.249%)  route 2.253ns (95.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.253     3.229    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y108        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.613    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y108        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.170     1.783    
    ILOGIC_X1Y108        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.684    adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  1.546    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  ADC_DESER1_n_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.763ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 0.223ns (3.673%)  route 5.848ns (96.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 10.829 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.848     8.225    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y64         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.829    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y64         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.829    
                         clock uncertainty           -0.170    10.660    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.217    adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 0.223ns (3.735%)  route 5.748ns (96.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.748     8.125    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y66         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y66         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.827    
                         clock uncertainty           -0.170    10.658    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.215    adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.215    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 0.223ns (4.297%)  route 4.967ns (95.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 10.828 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.967     7.344    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y84         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.828    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y84         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.828    
                         clock uncertainty           -0.170    10.659    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.216    adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.216    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.223ns (4.375%)  route 4.874ns (95.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.874     7.251    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y86         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.830    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y86         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.830    
                         clock uncertainty           -0.170    10.661    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.218    adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 0.223ns (4.460%)  route 4.777ns (95.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.777     7.154    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y88         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.830    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y88         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.830    
                         clock uncertainty           -0.170    10.661    
    ILOGIC_X1Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.218    adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 0.223ns (4.548%)  route 4.680ns (95.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.680     7.057    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y90         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.832    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y90         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.832    
                         clock uncertainty           -0.170    10.663    
    ILOGIC_X1Y90         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.220    adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.220    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.223ns (4.913%)  route 4.316ns (95.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.316     6.693    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y96         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.834    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y96         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.834    
                         clock uncertainty           -0.170    10.665    
    ILOGIC_X1Y96         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.222    adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.222    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.223ns (5.020%)  route 4.219ns (94.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.219     6.596    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y98         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.834    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y98         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.834    
                         clock uncertainty           -0.170    10.665    
    ILOGIC_X1Y98         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.222    adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.222    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                  3.625    

Slack (MET) :             7.344ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.647ns  (logic 0.223ns (34.484%)  route 0.424ns (65.516%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X109Y90        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.424     0.647    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X112Y91        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y91        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                  7.344    

Slack (MET) :             7.344ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.567ns  (logic 0.204ns (35.999%)  route 0.363ns (64.001%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X109Y90        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.363     0.567    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X111Y90        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y90        FDRE (Setup_fdre_C_D)       -0.089     7.911    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  7.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.763ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.100ns (3.940%)  route 2.438ns (96.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.438     3.414    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y98         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.580    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y98         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.580    
                         clock uncertainty            0.170     1.750    
    ILOGIC_X1Y98         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.651    adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.816ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.100ns (3.861%)  route 2.490ns (96.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.490     3.466    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y96         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.579    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y96         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.579    
                         clock uncertainty            0.170     1.749    
    ILOGIC_X1Y96         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.650    adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             2.010ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.100ns (3.593%)  route 2.683ns (96.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.683     3.659    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y90         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.578    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y90         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.578    
                         clock uncertainty            0.170     1.748    
    ILOGIC_X1Y90         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.649    adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  2.010    

Slack (MET) :             2.063ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.100ns (3.527%)  route 2.735ns (96.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.735     3.711    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y88         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y88         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.577    
                         clock uncertainty            0.170     1.747    
    ILOGIC_X1Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.648    adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           3.711    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.118ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.100ns (3.464%)  route 2.787ns (96.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.787     3.763    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y86         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.574    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y86         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.574    
                         clock uncertainty            0.170     1.744    
    ILOGIC_X1Y86         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.645    adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           3.763    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.167ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.100ns (3.407%)  route 2.835ns (96.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.835     3.811    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y84         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.573    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y84         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.573    
                         clock uncertainty            0.170     1.743    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.644    adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           3.811    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.599ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.100ns (2.970%)  route 3.267ns (97.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.267     4.243    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y66         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.572    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y66         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.572    
                         clock uncertainty            0.170     1.742    
    ILOGIC_X1Y66         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.643    adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  2.599    

Slack (MET) :             2.653ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.100ns (2.922%)  route 3.322ns (97.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.322     4.298    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y64         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.574    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y64         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.574    
                         clock uncertainty            0.170     1.744    
    ILOGIC_X1Y64         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.645    adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           4.298    
  -------------------------------------------------------------------
                         slack                                  2.653    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_div_out2_2

Setup :            0  Failing Endpoints,  Worst Slack        1.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.885ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 0.223ns (3.505%)  route 6.139ns (96.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         6.139     8.516    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y58         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.845    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y58         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.845    
                         clock uncertainty           -0.170    10.675    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.232    adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 0.223ns (3.557%)  route 6.046ns (96.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         6.046     8.423    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y60         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.844    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y60         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.844    
                         clock uncertainty           -0.170    10.674    
    ILOGIC_X1Y60         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.231    adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 0.223ns (3.613%)  route 5.949ns (96.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.949     8.326    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y62         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.843    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y62         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.843    
                         clock uncertainty           -0.170    10.673    
    ILOGIC_X1Y62         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.230    adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.230    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 0.223ns (3.796%)  route 5.652ns (96.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.652     8.029    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y68         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.838    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y68         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.838    
                         clock uncertainty           -0.170    10.668    
    ILOGIC_X1Y68         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.225    adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.225    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 0.223ns (4.012%)  route 5.335ns (95.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.335     7.712    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y80         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.838    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y80         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.838    
                         clock uncertainty           -0.170    10.668    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.225    adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.225    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 0.223ns (4.083%)  route 5.238ns (95.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.238     7.615    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y82         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y82         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.839    
                         clock uncertainty           -0.170    10.669    
    ILOGIC_X1Y82         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.226    adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                          -7.615    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.223ns (4.644%)  route 4.579ns (95.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.579     6.956    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y92         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.846    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y92         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.846    
                         clock uncertainty           -0.170    10.676    
    ILOGIC_X1Y92         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.233    adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.223ns (4.743%)  route 4.478ns (95.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 10.847 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.478     6.855    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y94         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.847    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y94         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.847    
                         clock uncertainty           -0.170    10.677    
    ILOGIC_X1Y94         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.234    adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.234    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.481ns  (logic 0.204ns (42.437%)  route 0.277ns (57.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.277     0.481    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X111Y79        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y79        FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.516ns  (logic 0.223ns (43.223%)  route 0.293ns (56.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.293     0.516    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X111Y79        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y79        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  7.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.885ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.100ns (3.743%)  route 2.571ns (96.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.571     3.547    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y94         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.592    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y94         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.592    
                         clock uncertainty            0.170     1.761    
    ILOGIC_X1Y94         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.662    adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           3.547    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.942ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.100ns (3.667%)  route 2.627ns (96.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.627     3.603    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y92         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.591    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y92         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.591    
                         clock uncertainty            0.170     1.760    
    ILOGIC_X1Y92         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.661    adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             2.301ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.100ns (3.248%)  route 2.979ns (96.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.979     3.955    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y82         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.584    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y82         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.584    
                         clock uncertainty            0.170     1.753    
    ILOGIC_X1Y82         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.654    adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           3.955    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.355ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.100ns (3.194%)  route 3.031ns (96.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.031     4.007    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y80         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y80         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.582    
                         clock uncertainty            0.170     1.751    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.652    adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           4.007    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.538ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.100ns (3.016%)  route 3.216ns (96.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.216     4.192    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y68         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y68         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.583    
                         clock uncertainty            0.170     1.752    
    ILOGIC_X1Y68         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.653    adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           4.192    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.696ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.100ns (2.875%)  route 3.378ns (97.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.378     4.354    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y62         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.588    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y62         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.588    
                         clock uncertainty            0.170     1.757    
    ILOGIC_X1Y62         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.658    adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           4.354    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.746ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.100ns (2.833%)  route 3.430ns (97.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.430     4.406    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y60         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.590    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y60         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.590    
                         clock uncertainty            0.170     1.759    
    ILOGIC_X1Y60         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.660    adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           4.406    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.793ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.100ns (2.795%)  route 3.478ns (97.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.478     4.454    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y58         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.591    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y58         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.591    
                         clock uncertainty            0.170     1.760    
    ILOGIC_X1Y58         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.661    adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           4.454    
  -------------------------------------------------------------------
                         slack                                  2.793    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  ADC_DESER1_n_1_2

Setup :            0  Failing Endpoints,  Worst Slack        2.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 0.223ns (4.200%)  route 5.086ns (95.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.086     7.463    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y8          ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.761    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y8          ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.761    
                         clock uncertainty           -0.170    10.591    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.148    adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.148    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 0.223ns (4.444%)  route 4.795ns (95.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.795     7.172    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y14         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.758    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y14         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.758    
                         clock uncertainty           -0.170    10.588    
    ILOGIC_X0Y14         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.145    adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.145    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.223ns (5.528%)  route 3.811ns (94.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.811     6.188    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y34         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.757    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y34         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.757    
                         clock uncertainty           -0.170    10.587    
    ILOGIC_X0Y34         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.144    adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -6.188    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.223ns (5.673%)  route 3.708ns (94.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 10.759 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.708     6.085    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y36         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.759    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y36         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.759    
                         clock uncertainty           -0.170    10.589    
    ILOGIC_X0Y36         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.146    adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.223ns (5.825%)  route 3.605ns (94.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 10.759 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.605     5.982    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y38         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.759    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y38         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.759    
                         clock uncertainty           -0.170    10.589    
    ILOGIC_X0Y38         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.146    adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.223ns (6.052%)  route 3.462ns (93.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.763 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.462     5.839    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y48         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.763    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y48         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.763    
                         clock uncertainty           -0.170    10.593    
    ILOGIC_X0Y48         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.150    adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.223ns (6.198%)  route 3.375ns (93.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.763 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.375     5.752    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y46         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.763    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y46         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.763    
                         clock uncertainty           -0.170    10.593    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.150    adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.223ns (6.391%)  route 3.266ns (93.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.763 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.266     5.643    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y44         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.763    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y44         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.763    
                         clock uncertainty           -0.170    10.593    
    ILOGIC_X0Y44         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.150    adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -5.643    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             7.409ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.581ns  (logic 0.223ns (38.354%)  route 0.358ns (61.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.358     0.581    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X11Y45         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)       -0.010     7.990    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  7.409    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.506ns  (logic 0.204ns (40.345%)  route 0.302ns (59.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.302     0.506    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X12Y45         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y45         FDRE (Setup_fdre_C_D)       -0.062     7.938    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  7.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.100ns (5.038%)  route 1.885ns (94.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.885     2.861    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y44         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.616    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y44         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.616    
                         clock uncertainty            0.170     1.786    
    ILOGIC_X0Y44         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.687    adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.236ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.100ns (4.886%)  route 1.947ns (95.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.947     2.923    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y46         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.616    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y46         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.616    
                         clock uncertainty            0.170     1.786    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.687    adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.100ns (4.792%)  route 1.987ns (95.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.987     2.963    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y48         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.617    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y48         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.617    
                         clock uncertainty            0.170     1.787    
    ILOGIC_X0Y48         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.688    adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.100ns (4.613%)  route 2.068ns (95.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.068     3.044    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y38         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.614    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y38         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.614    
                         clock uncertainty            0.170     1.784    
    ILOGIC_X0Y38         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.685    adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.420ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.100ns (4.492%)  route 2.126ns (95.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.126     3.102    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y36         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.611    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y36         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.611    
                         clock uncertainty            0.170     1.781    
    ILOGIC_X0Y36         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.682    adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.479ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.100ns (4.378%)  route 2.184ns (95.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.184     3.160    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y34         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.610    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y34         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.610    
                         clock uncertainty            0.170     1.780    
    ILOGIC_X0Y34         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.681    adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           3.160    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             2.023ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.100ns (3.536%)  route 2.728ns (96.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.728     3.704    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y14         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.611    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y14         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.611    
                         clock uncertainty            0.170     1.781    
    ILOGIC_X0Y14         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.682    adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.174ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.100ns (3.351%)  route 2.884ns (96.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.884     3.860    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y8          ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.615    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y8          ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.615    
                         clock uncertainty            0.170     1.785    
    ILOGIC_X0Y8          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.686    adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           3.860    
  -------------------------------------------------------------------
                         slack                                  2.174    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_div_out2_3

Setup :            0  Failing Endpoints,  Worst Slack        2.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 0.223ns (4.275%)  route 4.993ns (95.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.993     7.370    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y10         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y10         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.789    
                         clock uncertainty           -0.170    10.619    
    ILOGIC_X0Y10         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.176    adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.176    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.223ns (4.531%)  route 4.699ns (95.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 10.785 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.699     7.076    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y16         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.785    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y16         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.785    
                         clock uncertainty           -0.170    10.615    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.172    adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.172    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.366ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 0.223ns (4.795%)  route 4.427ns (95.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 10.783 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.427     6.804    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y18         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.783    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y18         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.783    
                         clock uncertainty           -0.170    10.613    
    ILOGIC_X0Y18         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.170    adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.170    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  3.366    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.223ns (4.893%)  route 4.334ns (95.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 10.782 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.334     6.711    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y20         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.507    10.782    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y20         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.782    
                         clock uncertainty           -0.170    10.612    
    ILOGIC_X0Y20         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.169    adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.169    
                         arrival time                          -6.711    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 0.223ns (5.254%)  route 4.021ns (94.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 10.783 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.021     6.398    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y30         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.783    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y30         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.783    
                         clock uncertainty           -0.170    10.613    
    ILOGIC_X0Y30         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.170    adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.170    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.223ns (5.390%)  route 3.914ns (94.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 10.784 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.914     6.291    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y32         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.784    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y32         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.784    
                         clock uncertainty           -0.170    10.614    
    ILOGIC_X0Y32         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.171    adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.171    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.223ns (5.987%)  route 3.502ns (94.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10.790 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.502     5.879    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y40         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.790    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y40         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.790    
                         clock uncertainty           -0.170    10.620    
    ILOGIC_X0Y40         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.177    adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.177    
                         arrival time                          -5.879    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.402ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.223ns (6.157%)  route 3.399ns (93.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 10.791 - 8.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.223     2.154    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.223     2.377 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.399     5.776    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y42         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.791    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y42         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.791    
                         clock uncertainty           -0.170    10.621    
    ILOGIC_X0Y42         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.178    adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.178    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  4.402    

Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.570ns  (logic 0.204ns (35.759%)  route 0.366ns (64.241%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42                                       0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.366     0.570    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X7Y42          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y42          FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  7.337    

Slack (MET) :             7.491ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.500ns  (logic 0.223ns (44.641%)  route 0.277ns (55.359%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42                                       0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.277     0.500    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X3Y42          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y42          FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  7.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.213ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.100ns (4.873%)  route 1.952ns (95.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.952     2.928    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y42         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.644    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y42         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.170     1.814    
    ILOGIC_X0Y42         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.715    adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.100ns (4.739%)  route 2.010ns (95.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.010     2.986    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y40         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.644    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y40         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.170     1.814    
    ILOGIC_X0Y40         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.715    adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.510ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.100ns (4.270%)  route 2.242ns (95.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.242     3.218    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y32         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.637    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y32         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.637    
                         clock uncertainty            0.170     1.807    
    ILOGIC_X0Y32         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.708    adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.574ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.100ns (4.159%)  route 2.304ns (95.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.304     3.280    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y30         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.635    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y30         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.635    
                         clock uncertainty            0.170     1.805    
    ILOGIC_X0Y30         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.706    adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.755ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.100ns (3.869%)  route 2.484ns (96.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.484     3.460    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y20         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.634    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y20         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.634    
                         clock uncertainty            0.170     1.804    
    ILOGIC_X0Y20         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.705    adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.801ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.100ns (3.799%)  route 2.532ns (96.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.532     3.508    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y18         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.636    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y18         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.636    
                         clock uncertainty            0.170     1.806    
    ILOGIC_X0Y18         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.707    adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           3.508    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.943ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.100ns (3.601%)  route 2.677ns (96.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.677     3.653    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y16         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.638    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y16         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.638    
                         clock uncertainty            0.170     1.808    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.709    adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           3.653    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             2.098ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.100ns (3.406%)  route 2.836ns (96.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.532     0.876    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.100     0.976 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.836     3.812    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y10         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.643    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y10         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.643    
                         clock uncertainty            0.170     1.813    
    ILOGIC_X0Y10         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.714    adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           3.812    
  -------------------------------------------------------------------
                         slack                                  2.098    





---------------------------------------------------------------------------------------------------
From Clock:  testADCClk
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.345ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.565ns  (logic 0.204ns (36.136%)  route 0.361ns (63.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y154                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X111Y154       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.361     0.565    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X111Y151       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y151       FDRE (Setup_fdre_C_D)       -0.090     7.910    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  7.345    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.505ns  (logic 0.223ns (44.118%)  route 0.282ns (55.882%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y154                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X111Y154       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.282     0.505    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X110Y151       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X110Y151       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.501ns  (logic 0.223ns (44.467%)  route 0.278ns (55.533%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y154                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X111Y154       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.278     0.501    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X111Y151       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y151       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  7.490    

Slack (MET) :             7.497ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.493ns  (logic 0.223ns (45.268%)  route 0.270ns (54.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y153                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X111Y153       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.270     0.493    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X110Y151       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X110Y151       FDRE (Setup_fdre_C_D)       -0.010     7.990    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  7.497    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.295ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.295ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.615ns  (logic 0.204ns (33.182%)  route 0.411ns (66.818%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y150                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X116Y150       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.411     0.615    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X116Y148       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y148       FDRE (Setup_fdre_C_D)       -0.090     7.910    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  7.295    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.482ns  (logic 0.204ns (42.311%)  route 0.278ns (57.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y150                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X116Y150       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.278     0.482    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X116Y147       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y147       FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.509ns  (logic 0.223ns (43.820%)  route 0.286ns (56.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y150                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X116Y150       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.286     0.509    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X116Y148       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y148       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.508ns  (logic 0.223ns (43.889%)  route 0.285ns (56.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y150                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X116Y150       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.285     0.508    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X116Y147       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y147       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  7.483    





---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.245ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.662ns  (logic 0.204ns (30.831%)  route 0.458ns (69.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.458     0.662    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X112Y119       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y119       FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                  7.245    

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.479ns  (logic 0.204ns (42.611%)  route 0.275ns (57.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y118                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X115Y118       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.275     0.479    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X113Y118       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X113Y118       FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.524ns  (logic 0.223ns (42.593%)  route 0.301ns (57.407%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y118                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X115Y118       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.301     0.524    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X113Y118       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X113Y118       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  7.467    

Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.521ns  (logic 0.223ns (42.810%)  route 0.298ns (57.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.298     0.521    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X112Y119       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y119       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  7.470    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_1
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.340ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.340ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.567ns  (logic 0.204ns (36.001%)  route 0.363ns (63.999%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y131                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X117Y131       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.363     0.567    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X116Y131       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y131       FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  7.340    

Slack (MET) :             7.416ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.575ns  (logic 0.223ns (38.797%)  route 0.352ns (61.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y128                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X117Y128       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.352     0.575    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X117Y129       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X117Y129       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  7.416    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.481ns  (logic 0.204ns (42.437%)  route 0.277ns (57.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y128                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X117Y128       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.277     0.481    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X117Y129       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X117Y129       FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.520ns  (logic 0.223ns (42.892%)  route 0.297ns (57.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y131                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X117Y131       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.297     0.520    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X116Y131       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y131       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  7.471    





---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1_1
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.372ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.535ns  (logic 0.204ns (38.163%)  route 0.331ns (61.837%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X112Y89        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.331     0.535    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X107Y89        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y89        FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.571ns  (logic 0.223ns (39.082%)  route 0.348ns (60.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X112Y89        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.348     0.571    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X107Y89        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y89        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  7.420    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.503ns  (logic 0.223ns (44.338%)  route 0.280ns (55.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.280     0.503    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X107Y91        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y91        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.503ns  (logic 0.223ns (44.338%)  route 0.280ns (55.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X110Y92        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.280     0.503    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X107Y92        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y92        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  7.488    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_2
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.320ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.320ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.619ns  (logic 0.204ns (32.940%)  route 0.415ns (67.060%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.415     0.619    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X106Y80        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X106Y80        FDRE (Setup_fdre_C_D)       -0.061     7.939    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  7.320    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.649ns  (logic 0.223ns (34.350%)  route 0.426ns (65.650%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.426     0.649    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X106Y84        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X106Y84        FDRE (Setup_fdre_C_D)        0.021     8.021    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.649ns  (logic 0.223ns (34.354%)  route 0.426ns (65.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.426     0.649    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X106Y80        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X106Y80        FDRE (Setup_fdre_C_D)        0.021     8.021    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.631ns  (logic 0.223ns (35.319%)  route 0.408ns (64.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.408     0.631    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X106Y84        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X106Y84        FDRE (Setup_fdre_C_D)        0.022     8.022    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  7.391    





---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1_2
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.387ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.387ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.634ns  (logic 0.259ns (40.820%)  route 0.375ns (59.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.375     0.634    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X10Y50         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)        0.021     8.021    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.634    
  -------------------------------------------------------------------
                         slack                                  7.387    

Slack (MET) :             7.417ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.524ns  (logic 0.236ns (45.010%)  route 0.288ns (54.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.288     0.524    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X10Y51         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)       -0.059     7.941    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  7.417    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.509ns  (logic 0.204ns (40.047%)  route 0.305ns (59.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.305     0.509    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X10Y51         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)       -0.061     7.939    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.527ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.468ns  (logic 0.223ns (47.665%)  route 0.245ns (52.335%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.245     0.468    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X11Y51         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X11Y51         FDRE (Setup_fdre_C_D)       -0.005     7.995    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  7.527    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_3
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.299ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.722ns  (logic 0.223ns (30.900%)  route 0.499ns (69.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46                                       0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.499     0.722    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X4Y50          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y50          FDRE (Setup_fdre_C_D)        0.021     8.021    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.623ns  (logic 0.204ns (32.723%)  route 0.419ns (67.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46                                       0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.419     0.623    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X4Y50          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y50          FDRE (Setup_fdre_C_D)       -0.061     7.939    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.332ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.611ns  (logic 0.204ns (33.377%)  route 0.407ns (66.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46                                       0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.407     0.611    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y50          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y50          FDRE (Setup_fdre_C_D)       -0.057     7.943    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                  7.332    

Slack (MET) :             7.392ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.631ns  (logic 0.223ns (35.338%)  route 0.408ns (64.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46                                       0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.408     0.631    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X4Y50          FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y50          FDRE (Setup_fdre_C_D)        0.023     8.023    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  7.392    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack       14.985ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.985ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.041ns  (logic 0.223ns (21.425%)  route 0.818ns (78.575%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[14]/C
    SLICE_X29Y130        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.818     1.041    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[14]
    SLICE_X30Y130        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X30Y130        FDRE (Setup_fdre_C_D)        0.026    16.026    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         16.026    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 14.985    

Slack (MET) :             15.217ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.783ns  (logic 0.223ns (28.488%)  route 0.560ns (71.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[26]/C
    SLICE_X33Y122        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.560     0.783    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[26]
    SLICE_X32Y122        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X32Y122        FDRE (Setup_fdre_C_D)        0.000    16.000    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         16.000    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                 15.217    

Slack (MET) :             15.237ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.673ns  (logic 0.204ns (30.302%)  route 0.469ns (69.698%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y128                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X29Y128        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.469     0.673    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[17]
    SLICE_X30Y128        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X30Y128        FDRE (Setup_fdre_C_D)       -0.090    15.910    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         15.910    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                 15.237    

Slack (MET) :             15.253ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.676ns  (logic 0.204ns (30.159%)  route 0.472ns (69.841%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X29Y130        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.472     0.676    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[28]
    SLICE_X30Y130        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X30Y130        FDRE (Setup_fdre_C_D)       -0.071    15.929    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         15.929    
                         arrival time                          -0.676    
  -------------------------------------------------------------------
                         slack                                 15.253    

Slack (MET) :             15.268ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.758ns  (logic 0.223ns (29.403%)  route 0.535ns (70.597%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y127                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[11]/C
    SLICE_X33Y127        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           0.535     0.758    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[11]
    SLICE_X32Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X32Y127        FDRE (Setup_fdre_C_D)        0.026    16.026    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         16.026    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 15.268    

Slack (MET) :             15.268ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.758ns  (logic 0.223ns (29.403%)  route 0.535ns (70.597%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[0]/C
    SLICE_X33Y122        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.535     0.758    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[0]
    SLICE_X32Y122        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X32Y122        FDRE (Setup_fdre_C_D)        0.026    16.026    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         16.026    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 15.268    

Slack (MET) :             15.272ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.728ns  (logic 0.259ns (35.580%)  route 0.469ns (64.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.469     0.728    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[21]
    SLICE_X30Y130        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X30Y130        FDRE (Setup_fdre_C_D)        0.000    16.000    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         16.000    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                 15.272    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.707ns  (logic 0.223ns (31.525%)  route 0.484ns (68.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y126                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X33Y126        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.484     0.707    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[4]
    SLICE_X29Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X29Y127        FDRE (Setup_fdre_C_D)       -0.019    15.981    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         15.981    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.276ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.715ns  (logic 0.259ns (36.226%)  route 0.456ns (63.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[26]/C
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.456     0.715    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[26]
    SLICE_X63Y122        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X63Y122        FDRE (Setup_fdre_C_D)       -0.009    15.991    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         15.991    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 15.276    

Slack (MET) :             15.288ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.619ns  (logic 0.236ns (38.116%)  route 0.383ns (61.884%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.383     0.619    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[3]
    SLICE_X63Y122        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X63Y122        FDRE (Setup_fdre_C_D)       -0.093    15.907    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         15.907    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                 15.288    





---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        9.310ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.310ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.873ns  (logic 0.204ns (23.358%)  route 0.669ns (76.642%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y4                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X92Y4          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.669     0.873    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X88Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X88Y4          FDRE (Setup_fdre_C_D)       -0.057    10.183    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.183    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                  9.310    

Slack (MET) :             9.409ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.743ns  (logic 0.204ns (27.472%)  route 0.539ns (72.528%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y33                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X80Y33         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.539     0.743    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X75Y33         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X75Y33         FDRE (Setup_fdre_C_D)       -0.088    10.152    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                  9.409    

Slack (MET) :             9.482ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.753ns  (logic 0.223ns (29.598%)  route 0.530ns (70.402%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X59Y5          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.530     0.753    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X57Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X57Y4          FDRE (Setup_fdre_C_D)       -0.005    10.235    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.235    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                  9.482    

Slack (MET) :             9.501ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.685ns  (logic 0.236ns (34.438%)  route 0.449ns (65.562%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y29                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X100Y29        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.449     0.685    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X100Y28        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X100Y28        FDRE (Setup_fdre_C_D)       -0.054    10.186    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.186    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                  9.501    

Slack (MET) :             9.539ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.611ns  (logic 0.204ns (33.405%)  route 0.407ns (66.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y4                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X92Y4          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.407     0.611    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X91Y5          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X91Y5          FDRE (Setup_fdre_C_D)       -0.090    10.150    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                  9.539    

Slack (MET) :             9.563ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.585ns  (logic 0.204ns (34.867%)  route 0.381ns (65.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y33                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X77Y33         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.381     0.585    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X77Y34         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X77Y34         FDRE (Setup_fdre_C_D)       -0.092    10.148    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.148    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  9.563    

Slack (MET) :             9.597ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.553ns  (logic 0.204ns (36.905%)  route 0.349ns (63.095%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X59Y5          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.349     0.553    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X57Y3          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X57Y3          FDRE (Setup_fdre_C_D)       -0.090    10.150    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  9.597    

Slack (MET) :             9.602ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.628ns  (logic 0.223ns (35.537%)  route 0.405ns (64.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y4                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X92Y4          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.405     0.628    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X91Y5          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X91Y5          FDRE (Setup_fdre_C_D)       -0.010    10.230    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         10.230    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  9.602    

Slack (MET) :             9.613ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.567ns  (logic 0.204ns (35.992%)  route 0.363ns (64.008%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y30                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X101Y30        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.363     0.567    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X100Y30        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X100Y30        FDRE (Setup_fdre_C_D)       -0.060    10.180    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         10.180    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  9.613    

Slack (MET) :             9.617ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.530ns  (logic 0.236ns (44.569%)  route 0.294ns (55.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y29                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X100Y29        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.294     0.530    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X101Y29        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X101Y29        FDRE (Setup_fdre_C_D)       -0.093    10.147    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.147    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  9.617    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        7.190ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.190ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.836ns  (logic 0.223ns (26.689%)  route 0.613ns (73.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y27                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X101Y27        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.613     0.836    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X96Y26         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X96Y26         FDRE (Setup_fdre_C_D)        0.026     8.026    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.026    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                  7.190    

Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.785ns  (logic 0.259ns (32.997%)  route 0.526ns (67.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.259     0.259 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.526     0.785    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X60Y5          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X60Y5          FDRE (Setup_fdre_C_D)       -0.005     7.995    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  7.210    

Slack (MET) :             7.319ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.592ns  (logic 0.236ns (39.839%)  route 0.356ns (60.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.356     0.592    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X60Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X60Y4          FDRE (Setup_fdre_C_D)       -0.089     7.911    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  7.319    

Slack (MET) :             7.336ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.605ns  (logic 0.236ns (39.016%)  route 0.369ns (60.984%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y29                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X102Y29        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.369     0.605    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X102Y30        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X102Y30        FDRE (Setup_fdre_C_D)       -0.059     7.941    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  7.336    

Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.656ns  (logic 0.223ns (34.013%)  route 0.433ns (65.987%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y34                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X74Y34         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.433     0.656    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X73Y32         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X73Y32         FDRE (Setup_fdre_C_D)       -0.007     7.993    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  7.337    

Slack (MET) :             7.338ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.683ns  (logic 0.259ns (37.917%)  route 0.424ns (62.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y29                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X102Y29        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.424     0.683    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X96Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X96Y28         FDRE (Setup_fdre_C_D)        0.021     8.021    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                  7.338    

Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.566ns  (logic 0.204ns (36.062%)  route 0.362ns (63.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.362     0.566    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X60Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X60Y7          FDRE (Setup_fdre_C_D)       -0.093     7.907    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  7.341    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.564ns  (logic 0.204ns (36.138%)  route 0.360ns (63.862%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y2                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X93Y2          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.360     0.564    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X93Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X93Y1          FDRE (Setup_fdre_C_D)       -0.091     7.909    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  7.345    

Slack (MET) :             7.354ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.557ns  (logic 0.204ns (36.647%)  route 0.353ns (63.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y3                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X91Y3          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.353     0.557    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X92Y3          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X92Y3          FDRE (Setup_fdre_C_D)       -0.089     7.911    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  7.354    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.526ns  (logic 0.236ns (44.828%)  route 0.290ns (55.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y27                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X100Y27        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.290     0.526    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X98Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X98Y27         FDRE (Setup_fdre_C_D)       -0.090     7.910    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  7.384    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack        6.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.973ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.204ns (28.741%)  route 0.506ns (71.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.200    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.204     3.404 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.506     3.910    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X112Y125       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.340    11.179    
                         clock uncertainty           -0.035    11.144    
    SLICE_X112Y125       FDPE (Recov_fdpe_C_PRE)     -0.261    10.883    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                  6.973    

Slack (MET) :             6.973ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.204ns (28.741%)  route 0.506ns (71.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.200    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.204     3.404 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.506     3.910    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X112Y125       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.340    11.179    
                         clock uncertainty           -0.035    11.144    
    SLICE_X112Y125       FDPE (Recov_fdpe_C_PRE)     -0.261    10.883    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                  6.973    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.204ns (33.108%)  route 0.412ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.203    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y127       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.407 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.412     3.819    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y125       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y125       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.340    11.179    
                         clock uncertainty           -0.035    11.144    
    SLICE_X113Y125       FDCE (Recov_fdce_C_CLR)     -0.295    10.849    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         10.849    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.204ns (33.108%)  route 0.412ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.203    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y127       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.407 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.412     3.819    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y125       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y125       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.340    11.179    
                         clock uncertainty           -0.035    11.144    
    SLICE_X113Y125       FDCE (Recov_fdce_C_CLR)     -0.295    10.849    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         10.849    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.204ns (33.108%)  route 0.412ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.203    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y127       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.407 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.412     3.819    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y125       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y125       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.340    11.179    
                         clock uncertainty           -0.035    11.144    
    SLICE_X113Y125       FDCE (Recov_fdce_C_CLR)     -0.295    10.849    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         10.849    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.204ns (33.108%)  route 0.412ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.203    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y127       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.407 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.412     3.819    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y125       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.340    11.179    
                         clock uncertainty           -0.035    11.144    
    SLICE_X113Y125       FDPE (Recov_fdpe_C_PRE)     -0.261    10.883    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.204ns (33.108%)  route 0.412ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.203    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y127       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.407 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.412     3.819    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y125       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.340    11.179    
                         clock uncertainty           -0.035    11.144    
    SLICE_X113Y125       FDPE (Recov_fdpe_C_PRE)     -0.261    10.883    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.204ns (33.108%)  route 0.412ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.203    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y127       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.407 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.412     3.819    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y125       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.340    11.179    
                         clock uncertainty           -0.035    11.144    
    SLICE_X113Y125       FDPE (Recov_fdpe_C_PRE)     -0.261    10.883    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.204ns (33.108%)  route 0.412ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.203    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y127       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.407 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.412     3.819    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y125       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.340    11.179    
                         clock uncertainty           -0.035    11.144    
    SLICE_X113Y125       FDPE (Recov_fdpe_C_PRE)     -0.261    10.883    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.204ns (33.108%)  route 0.412ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.203    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y127       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.407 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.412     3.819    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y125       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.340    11.179    
                         clock uncertainty           -0.035    11.144    
    SLICE_X113Y125       FDPE (Recov_fdpe_C_PRE)     -0.261    10.883    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  7.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.822%)  route 0.187ns (65.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.336    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.100     1.436 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.187     1.623    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y124       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.580    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y124       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.210     1.370    
    SLICE_X112Y124       FDCE (Remov_fdce_C_CLR)     -0.069     1.301    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.822%)  route 0.187ns (65.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.336    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.100     1.436 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.187     1.623    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y124       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.580    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y124       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.210     1.370    
    SLICE_X112Y124       FDCE (Remov_fdce_C_CLR)     -0.069     1.301    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.822%)  route 0.187ns (65.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.336    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.100     1.436 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.187     1.623    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y124       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.580    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y124       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.210     1.370    
    SLICE_X112Y124       FDCE (Remov_fdce_C_CLR)     -0.069     1.301    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.822%)  route 0.187ns (65.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.336    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.100     1.436 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.187     1.623    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y124       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.580    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y124       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.210     1.370    
    SLICE_X112Y124       FDCE (Remov_fdce_C_CLR)     -0.069     1.301    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.822%)  route 0.187ns (65.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.336    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.100     1.436 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.187     1.623    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y124       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.580    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y124       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.210     1.370    
    SLICE_X112Y124       FDCE (Remov_fdce_C_CLR)     -0.069     1.301    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.822%)  route 0.187ns (65.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.336    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.100     1.436 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.187     1.623    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y124       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.580    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y124       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.210     1.370    
    SLICE_X112Y124       FDCE (Remov_fdce_C_CLR)     -0.069     1.301    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.822%)  route 0.187ns (65.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.336    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.100     1.436 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.187     1.623    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y124       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.580    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y124       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.210     1.370    
    SLICE_X112Y124       FDPE (Remov_fdpe_C_PRE)     -0.072     1.298    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.170%)  route 0.193ns (65.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.336    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.100     1.436 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.193     1.629    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y123       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.581    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y123       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.210     1.371    
    SLICE_X113Y123       FDCE (Remov_fdce_C_CLR)     -0.069     1.302    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.170%)  route 0.193ns (65.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.336    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.100     1.436 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.193     1.629    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y123       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.581    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y123       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.210     1.371    
    SLICE_X113Y123       FDCE (Remov_fdce_C_CLR)     -0.069     1.302    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.170%)  route 0.193ns (65.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.336    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y125       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.100     1.436 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.193     1.629    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y123       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.581    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y123       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.210     1.371    
    SLICE_X113Y123       FDCE (Remov_fdce_C_CLR)     -0.069     1.302    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.327    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1_1
  To Clock:  ADC_DESER1_n_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.223ns (32.101%)  route 0.472ns (67.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.253    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y94        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDPE (Prop_fdpe_C_Q)         0.223     3.476 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.472     3.948    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y92        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.839    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y92        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X112Y92        FDCE (Recov_fdce_C_CLR)     -0.212    10.900    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -3.948    
  -------------------------------------------------------------------
                         slack                                  6.952    

Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.223ns (32.101%)  route 0.472ns (67.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.253    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y94        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDPE (Prop_fdpe_C_Q)         0.223     3.476 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.472     3.948    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y92        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.839    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y92        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X112Y92        FDCE (Recov_fdce_C_CLR)     -0.212    10.900    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -3.948    
  -------------------------------------------------------------------
                         slack                                  6.952    

Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.223ns (32.101%)  route 0.472ns (67.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.253    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y94        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDPE (Prop_fdpe_C_Q)         0.223     3.476 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.472     3.948    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y92        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.839    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y92        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X112Y92        FDCE (Recov_fdce_C_CLR)     -0.212    10.900    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -3.948    
  -------------------------------------------------------------------
                         slack                                  6.952    

Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.223ns (32.101%)  route 0.472ns (67.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.253    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y94        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDPE (Prop_fdpe_C_Q)         0.223     3.476 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.472     3.948    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y92        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.839    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y92        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X112Y92        FDCE (Recov_fdce_C_CLR)     -0.212    10.900    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -3.948    
  -------------------------------------------------------------------
                         slack                                  6.952    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.223ns (32.198%)  route 0.470ns (67.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.253    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y94        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDPE (Prop_fdpe_C_Q)         0.223     3.476 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.470     3.946    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y92        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.839    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y92        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X113Y92        FDCE (Recov_fdce_C_CLR)     -0.212    10.900    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.223ns (32.198%)  route 0.470ns (67.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.253    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y94        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDPE (Prop_fdpe_C_Q)         0.223     3.476 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.470     3.946    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y92        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.839    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y92        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X113Y92        FDCE (Recov_fdce_C_CLR)     -0.212    10.900    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             7.033ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.223ns (36.341%)  route 0.391ns (63.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.253    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y94        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDPE (Prop_fdpe_C_Q)         0.223     3.476 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.391     3.867    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y93        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.839    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y93        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X112Y93        FDCE (Recov_fdce_C_CLR)     -0.212    10.900    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  7.033    

Slack (MET) :             7.033ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.223ns (36.341%)  route 0.391ns (63.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.253    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y94        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDPE (Prop_fdpe_C_Q)         0.223     3.476 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.391     3.867    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y93        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.839    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y93        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X112Y93        FDCE (Recov_fdce_C_CLR)     -0.212    10.900    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  7.033    

Slack (MET) :             7.033ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.223ns (36.341%)  route 0.391ns (63.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.253    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y94        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDPE (Prop_fdpe_C_Q)         0.223     3.476 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.391     3.867    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y93        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.839    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y93        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X112Y93        FDCE (Recov_fdce_C_CLR)     -0.212    10.900    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  7.033    

Slack (MET) :             7.035ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.223ns (36.465%)  route 0.389ns (63.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.253    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y94        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDPE (Prop_fdpe_C_Q)         0.223     3.476 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.389     3.865    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y93        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.839    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y93        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X113Y93        FDCE (Recov_fdce_C_CLR)     -0.212    10.900    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  7.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.318%)  route 0.101ns (52.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.362    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y93        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDPE (Prop_fdpe_C_Q)         0.091     1.453 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.101     1.555    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y94        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.611    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y94        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.235     1.376    
    SLICE_X111Y94        FDCE (Remov_fdce_C_CLR)     -0.107     1.269    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.318%)  route 0.101ns (52.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.362    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y93        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDPE (Prop_fdpe_C_Q)         0.091     1.453 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.101     1.555    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y94        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.611    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y94        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.235     1.376    
    SLICE_X111Y94        FDCE (Remov_fdce_C_CLR)     -0.107     1.269    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.318%)  route 0.101ns (52.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.362    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y93        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDPE (Prop_fdpe_C_Q)         0.091     1.453 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.101     1.555    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y94        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.611    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y94        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.235     1.376    
    SLICE_X111Y94        FDCE (Remov_fdce_C_CLR)     -0.107     1.269    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.318%)  route 0.101ns (52.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.362    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y93        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDPE (Prop_fdpe_C_Q)         0.091     1.453 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.101     1.555    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y94        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.611    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y94        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.235     1.376    
    SLICE_X111Y94        FDCE (Remov_fdce_C_CLR)     -0.107     1.269    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.318%)  route 0.101ns (52.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.362    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y93        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDPE (Prop_fdpe_C_Q)         0.091     1.453 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.101     1.555    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y94        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.611    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y94        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.235     1.376    
    SLICE_X111Y94        FDPE (Remov_fdpe_C_PRE)     -0.110     1.266    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.318%)  route 0.101ns (52.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.362    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y93        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDPE (Prop_fdpe_C_Q)         0.091     1.453 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.101     1.555    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y94        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.611    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y94        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.235     1.376    
    SLICE_X111Y94        FDPE (Remov_fdpe_C_PRE)     -0.110     1.266    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.318%)  route 0.101ns (52.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.362    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y93        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDPE (Prop_fdpe_C_Q)         0.091     1.453 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.101     1.555    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y94        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.611    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y94        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.235     1.376    
    SLICE_X111Y94        FDPE (Remov_fdpe_C_PRE)     -0.110     1.266    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.318%)  route 0.101ns (52.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.362    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y93        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDPE (Prop_fdpe_C_Q)         0.091     1.453 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.101     1.555    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y94        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.611    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y94        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.235     1.376    
    SLICE_X111Y94        FDPE (Remov_fdpe_C_PRE)     -0.110     1.266    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.883%)  route 0.156ns (63.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.362    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y94        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDPE (Prop_fdpe_C_Q)         0.091     1.453 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.156     1.609    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X111Y92        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.341     1.610    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y92        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.235     1.375    
    SLICE_X111Y92        FDPE (Remov_fdpe_C_PRE)     -0.110     1.265    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.883%)  route 0.156ns (63.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.362    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y94        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDPE (Prop_fdpe_C_Q)         0.091     1.453 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.156     1.609    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X111Y92        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.341     1.610    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y92        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.235     1.375    
    SLICE_X111Y92        FDPE (Remov_fdpe_C_PRE)     -0.110     1.265    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.344    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1_2
  To Clock:  ADC_DESER1_n_1_2

Setup :            0  Failing Endpoints,  Worst Slack        6.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.204ns (29.869%)  route 0.479ns (70.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 10.821 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.204     3.368 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.479     3.847    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y46         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.575    10.821    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.322    11.143    
                         clock uncertainty           -0.035    11.107    
    SLICE_X14Y46         FDPE (Recov_fdpe_C_PRE)     -0.270    10.837    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  6.991    

Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.204ns (29.869%)  route 0.479ns (70.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 10.821 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.204     3.368 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.479     3.847    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y46         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.575    10.821    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.322    11.143    
                         clock uncertainty           -0.035    11.107    
    SLICE_X14Y46         FDPE (Recov_fdpe_C_PRE)     -0.270    10.837    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  6.991    

Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.204ns (29.869%)  route 0.479ns (70.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 10.821 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.204     3.368 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.479     3.847    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y46         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.575    10.821    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.322    11.143    
                         clock uncertainty           -0.035    11.107    
    SLICE_X14Y46         FDPE (Recov_fdpe_C_PRE)     -0.237    10.870    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         10.870    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  7.024    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.223ns (33.710%)  route 0.439ns (66.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 10.821 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.387 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.439     3.825    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y46         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.575    10.821    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y46         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.318    11.139    
                         clock uncertainty           -0.035    11.103    
    SLICE_X13Y46         FDCE (Recov_fdce_C_CLR)     -0.212    10.891    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.223ns (33.710%)  route 0.439ns (66.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 10.821 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.387 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.439     3.825    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y46         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.575    10.821    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y46         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.318    11.139    
                         clock uncertainty           -0.035    11.103    
    SLICE_X13Y46         FDCE (Recov_fdce_C_CLR)     -0.212    10.891    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.223ns (33.710%)  route 0.439ns (66.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 10.821 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.387 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.439     3.825    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y46         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.575    10.821    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y46         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.318    11.139    
                         clock uncertainty           -0.035    11.103    
    SLICE_X13Y46         FDCE (Recov_fdce_C_CLR)     -0.212    10.891    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.223ns (33.710%)  route 0.439ns (66.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 10.821 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.387 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.439     3.825    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y46         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.575    10.821    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y46         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.318    11.139    
                         clock uncertainty           -0.035    11.103    
    SLICE_X13Y46         FDCE (Recov_fdce_C_CLR)     -0.212    10.891    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.223ns (33.710%)  route 0.439ns (66.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 10.821 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.387 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.439     3.825    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y46         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.575    10.821    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y46         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.318    11.139    
                         clock uncertainty           -0.035    11.103    
    SLICE_X13Y46         FDCE (Recov_fdce_C_CLR)     -0.212    10.891    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.223ns (33.710%)  route 0.439ns (66.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 10.821 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.387 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.439     3.825    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y46         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.575    10.821    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.318    11.139    
                         clock uncertainty           -0.035    11.103    
    SLICE_X13Y46         FDPE (Recov_fdpe_C_PRE)     -0.178    10.925    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.223ns (33.710%)  route 0.439ns (66.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 10.821 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDPE (Prop_fdpe_C_Q)         0.223     3.387 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.439     3.825    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y46         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.575    10.821    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.318    11.139    
                         clock uncertainty           -0.035    11.103    
    SLICE_X13Y46         FDPE (Recov_fdpe_C_PRE)     -0.178    10.925    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                  7.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.752%)  route 0.104ns (53.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.410    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.091     1.501 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104     1.604    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y47         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.346     1.653    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y47         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.228     1.425    
    SLICE_X14Y47         FDCE (Remov_fdce_C_CLR)     -0.088     1.337    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.752%)  route 0.104ns (53.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.410    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.091     1.501 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104     1.604    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y47         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.346     1.653    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y47         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.228     1.425    
    SLICE_X14Y47         FDCE (Remov_fdce_C_CLR)     -0.088     1.337    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.752%)  route 0.104ns (53.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.410    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.091     1.501 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104     1.604    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y47         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.346     1.653    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y47         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.228     1.425    
    SLICE_X15Y47         FDCE (Remov_fdce_C_CLR)     -0.107     1.318    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.752%)  route 0.104ns (53.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.410    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.091     1.501 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104     1.604    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y47         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.346     1.653    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y47         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.228     1.425    
    SLICE_X15Y47         FDCE (Remov_fdce_C_CLR)     -0.107     1.318    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.752%)  route 0.104ns (53.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.410    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.091     1.501 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104     1.604    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y47         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.346     1.653    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.228     1.425    
    SLICE_X15Y47         FDPE (Remov_fdpe_C_PRE)     -0.110     1.315    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.752%)  route 0.104ns (53.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.410    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDPE (Prop_fdpe_C_Q)         0.091     1.501 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104     1.604    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y47         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.346     1.653    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.228     1.425    
    SLICE_X15Y47         FDPE (Remov_fdpe_C_PRE)     -0.110     1.315    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.100ns (36.991%)  route 0.170ns (63.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.411    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDPE (Prop_fdpe_C_Q)         0.100     1.511 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.170     1.681    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y47         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.346     1.653    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y47         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.228     1.425    
    SLICE_X12Y47         FDCE (Remov_fdce_C_CLR)     -0.050     1.375    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.102%)  route 0.147ns (57.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.410    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDPE (Prop_fdpe_C_Q)         0.107     1.517 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.147     1.664    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X14Y45         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.345     1.652    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.228     1.424    
    SLICE_X14Y45         FDPE (Remov_fdpe_C_PRE)     -0.088     1.336    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.102%)  route 0.147ns (57.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.410    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y46         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDPE (Prop_fdpe_C_Q)         0.107     1.517 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.147     1.664    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X14Y45         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.345     1.652    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.228     1.424    
    SLICE_X14Y45         FDPE (Remov_fdpe_C_PRE)     -0.088     1.336    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.100ns (30.073%)  route 0.233ns (69.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.411    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y47         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDPE (Prop_fdpe_C_Q)         0.100     1.511 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.233     1.743    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y46         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.345     1.652    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y46         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.228     1.424    
    SLICE_X12Y46         FDCE (Remov_fdce_C_CLR)     -0.050     1.374    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.370    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_out2
  To Clock:  clk_div_out2

Setup :            0  Failing Endpoints,  Worst Slack        6.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.223ns (28.812%)  route 0.551ns (71.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y152       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.551     4.047    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y152       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y152       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.223ns (28.812%)  route 0.551ns (71.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y152       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.551     4.047    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y152       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y152       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.223ns (29.231%)  route 0.540ns (70.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y152       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.540     4.036    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y150       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y150       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.223ns (29.231%)  route 0.540ns (70.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y152       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.540     4.036    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y150       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y150       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.223ns (29.231%)  route 0.540ns (70.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y152       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.540     4.036    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y150       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y150       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.919ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.223ns (29.231%)  route 0.540ns (70.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y152       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.540     4.036    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y150       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y150       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y150       FDPE (Recov_fdpe_C_PRE)     -0.178    10.955    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                  6.919    

Slack (MET) :             6.919ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.223ns (29.231%)  route 0.540ns (70.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y152       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.540     4.036    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y150       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y150       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y150       FDPE (Recov_fdpe_C_PRE)     -0.178    10.955    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                  6.919    

Slack (MET) :             6.957ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.223ns (32.288%)  route 0.468ns (67.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y152       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.468     3.964    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X112Y151       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                  6.957    

Slack (MET) :             6.959ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.386%)  route 0.466ns (67.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y152       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.466     3.962    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y151       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -3.962    
  -------------------------------------------------------------------
                         slack                                  6.959    

Slack (MET) :             6.959ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.386%)  route 0.466ns (67.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y152       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.466     3.962    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.860    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X113Y151       FDCE (Recov_fdce_C_CLR)     -0.212    10.921    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -3.962    
  -------------------------------------------------------------------
                         slack                                  6.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.096%)  route 0.148ns (61.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.384    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y152       FDPE (Prop_fdpe_C_Q)         0.091     1.475 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.148     1.623    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y152       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.210     1.422    
    SLICE_X111Y152       FDCE (Remov_fdce_C_CLR)     -0.107     1.315    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.091ns (37.764%)  route 0.150ns (62.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.384    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y152       FDPE (Prop_fdpe_C_Q)         0.091     1.475 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.150     1.625    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y152       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.210     1.422    
    SLICE_X110Y152       FDCE (Remov_fdce_C_CLR)     -0.107     1.315    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.091ns (37.764%)  route 0.150ns (62.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.384    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y152       FDPE (Prop_fdpe_C_Q)         0.091     1.475 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.150     1.625    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y152       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.210     1.422    
    SLICE_X110Y152       FDCE (Remov_fdce_C_CLR)     -0.107     1.315    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.091ns (37.764%)  route 0.150ns (62.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.384    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y152       FDPE (Prop_fdpe_C_Q)         0.091     1.475 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.150     1.625    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y152       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.210     1.422    
    SLICE_X110Y152       FDCE (Remov_fdce_C_CLR)     -0.107     1.315    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.096%)  route 0.148ns (61.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.384    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y152       FDPE (Prop_fdpe_C_Q)         0.091     1.475 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.148     1.623    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y152       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.210     1.422    
    SLICE_X111Y152       FDPE (Remov_fdpe_C_PRE)     -0.110     1.312    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.096%)  route 0.148ns (61.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.384    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y152       FDPE (Prop_fdpe_C_Q)         0.091     1.475 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.148     1.623    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y152       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.210     1.422    
    SLICE_X111Y152       FDPE (Remov_fdpe_C_PRE)     -0.110     1.312    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.096%)  route 0.148ns (61.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.384    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y152       FDPE (Prop_fdpe_C_Q)         0.091     1.475 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.148     1.623    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y152       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.210     1.422    
    SLICE_X111Y152       FDPE (Remov_fdpe_C_PRE)     -0.110     1.312    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.091ns (37.764%)  route 0.150ns (62.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.384    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y152       FDPE (Prop_fdpe_C_Q)         0.091     1.475 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.150     1.625    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y152       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.210     1.422    
    SLICE_X110Y152       FDPE (Remov_fdpe_C_PRE)     -0.110     1.312    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.091ns (37.764%)  route 0.150ns (62.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.384    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y152       FDPE (Prop_fdpe_C_Q)         0.091     1.475 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.150     1.625    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y152       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.210     1.422    
    SLICE_X110Y152       FDPE (Remov_fdpe_C_PRE)     -0.110     1.312    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.091ns (31.950%)  route 0.194ns (68.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y152       FDPE (Prop_fdpe_C_Q)         0.091     1.474 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.194     1.668    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X112Y152       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.603    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.210     1.393    
    SLICE_X112Y152       FDPE (Remov_fdpe_C_PRE)     -0.110     1.283    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.385    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_out2_1
  To Clock:  clk_div_out2_1

Setup :            0  Failing Endpoints,  Worst Slack        6.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.204ns (30.579%)  route 0.463ns (69.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.231    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDPE (Prop_fdpe_C_Q)         0.204     3.435 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.463     3.898    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.340    11.207    
                         clock uncertainty           -0.035    11.172    
    SLICE_X115Y132       FDCE (Recov_fdce_C_CLR)     -0.295    10.877    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.204ns (30.579%)  route 0.463ns (69.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.231    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDPE (Prop_fdpe_C_Q)         0.204     3.435 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.463     3.898    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.340    11.207    
                         clock uncertainty           -0.035    11.172    
    SLICE_X115Y132       FDCE (Recov_fdce_C_CLR)     -0.295    10.877    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.204ns (30.579%)  route 0.463ns (69.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.231    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDPE (Prop_fdpe_C_Q)         0.204     3.435 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.463     3.898    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.340    11.207    
                         clock uncertainty           -0.035    11.172    
    SLICE_X115Y132       FDCE (Recov_fdce_C_CLR)     -0.295    10.877    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.204ns (30.579%)  route 0.463ns (69.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.231    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDPE (Prop_fdpe_C_Q)         0.204     3.435 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.463     3.898    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.340    11.207    
                         clock uncertainty           -0.035    11.172    
    SLICE_X115Y132       FDCE (Recov_fdce_C_CLR)     -0.295    10.877    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             7.013ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.204ns (30.579%)  route 0.463ns (69.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.231    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDPE (Prop_fdpe_C_Q)         0.204     3.435 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.463     3.898    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y132       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.340    11.207    
                         clock uncertainty           -0.035    11.172    
    SLICE_X115Y132       FDPE (Recov_fdpe_C_PRE)     -0.261    10.911    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         10.911    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                  7.013    

Slack (MET) :             7.013ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.204ns (30.579%)  route 0.463ns (69.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.231    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDPE (Prop_fdpe_C_Q)         0.204     3.435 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.463     3.898    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y132       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.340    11.207    
                         clock uncertainty           -0.035    11.172    
    SLICE_X115Y132       FDPE (Recov_fdpe_C_PRE)     -0.261    10.911    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         10.911    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                  7.013    

Slack (MET) :             7.013ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.204ns (30.579%)  route 0.463ns (69.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.231    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDPE (Prop_fdpe_C_Q)         0.204     3.435 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.463     3.898    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y132       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.340    11.207    
                         clock uncertainty           -0.035    11.172    
    SLICE_X115Y132       FDPE (Recov_fdpe_C_PRE)     -0.261    10.911    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         10.911    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                  7.013    

Slack (MET) :             7.013ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.204ns (30.579%)  route 0.463ns (69.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572     3.231    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDPE (Prop_fdpe_C_Q)         0.204     3.435 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.463     3.898    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y132       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.340    11.207    
                         clock uncertainty           -0.035    11.172    
    SLICE_X115Y132       FDPE (Recov_fdpe_C_PRE)     -0.261    10.911    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         10.911    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                  7.013    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.223ns (31.786%)  route 0.479ns (68.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 10.865 - 8.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571     3.230    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y132       FDPE (Prop_fdpe_C_Q)         0.223     3.453 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.479     3.932    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y129       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.865    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y129       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.340    11.205    
                         clock uncertainty           -0.035    11.170    
    SLICE_X113Y129       FDCE (Recov_fdce_C_CLR)     -0.212    10.958    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -3.932    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.223ns (31.786%)  route 0.479ns (68.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 10.865 - 8.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571     3.230    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y132       FDPE (Prop_fdpe_C_Q)         0.223     3.453 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.479     3.932    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y129       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.865    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y129       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.340    11.205    
                         clock uncertainty           -0.035    11.170    
    SLICE_X113Y129       FDCE (Recov_fdce_C_CLR)     -0.212    10.958    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -3.932    
  -------------------------------------------------------------------
                         slack                                  7.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.360%)  route 0.154ns (60.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.364    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y132       FDPE (Prop_fdpe_C_Q)         0.100     1.464 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.154     1.618    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y130       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.607    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y130       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.233     1.374    
    SLICE_X115Y130       FDCE (Remov_fdce_C_CLR)     -0.069     1.305    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.360%)  route 0.154ns (60.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.364    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y132       FDPE (Prop_fdpe_C_Q)         0.100     1.464 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.154     1.618    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y130       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.607    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y130       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.233     1.374    
    SLICE_X115Y130       FDCE (Remov_fdce_C_CLR)     -0.069     1.305    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.360%)  route 0.154ns (60.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.364    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y132       FDPE (Prop_fdpe_C_Q)         0.100     1.464 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.154     1.618    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y130       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.607    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y130       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.233     1.374    
    SLICE_X115Y130       FDCE (Remov_fdce_C_CLR)     -0.069     1.305    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.360%)  route 0.154ns (60.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.364    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y132       FDPE (Prop_fdpe_C_Q)         0.100     1.464 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.154     1.618    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y130       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.607    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y130       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.233     1.374    
    SLICE_X115Y130       FDCE (Remov_fdce_C_CLR)     -0.069     1.305    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.699%)  route 0.138ns (60.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.364    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y132       FDPE (Prop_fdpe_C_Q)         0.091     1.455 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.138     1.593    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X112Y131       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.608    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.233     1.375    
    SLICE_X112Y131       FDPE (Remov_fdpe_C_PRE)     -0.110     1.265    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.699%)  route 0.138ns (60.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.364    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y132       FDPE (Prop_fdpe_C_Q)         0.091     1.455 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.138     1.593    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X112Y131       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.608    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.233     1.375    
    SLICE_X112Y131       FDPE (Remov_fdpe_C_PRE)     -0.110     1.265    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.883%)  route 0.156ns (63.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.365    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y133       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.156     1.612    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y131       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.608    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.233     1.375    
    SLICE_X113Y131       FDPE (Remov_fdpe_C_PRE)     -0.110     1.265    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.535%)  route 0.239ns (70.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.364    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y132       FDPE (Prop_fdpe_C_Q)         0.100     1.464 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.239     1.702    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y129       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y129       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.233     1.373    
    SLICE_X113Y129       FDCE (Remov_fdce_C_CLR)     -0.069     1.304    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.535%)  route 0.239ns (70.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.364    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y132       FDPE (Prop_fdpe_C_Q)         0.100     1.464 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.239     1.702    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y129       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y129       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.233     1.373    
    SLICE_X113Y129       FDCE (Remov_fdce_C_CLR)     -0.069     1.304    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.535%)  route 0.239ns (70.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.364    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y132       FDPE (Prop_fdpe_C_Q)         0.100     1.464 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.239     1.702    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y129       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y129       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.233     1.373    
    SLICE_X113Y129       FDCE (Remov_fdce_C_CLR)     -0.069     1.304    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.399    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_out2_2
  To Clock:  clk_div_out2_2

Setup :            0  Failing Endpoints,  Worst Slack        7.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.223ns (33.142%)  route 0.450ns (66.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.202    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.223     3.425 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.450     3.874    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y79        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.843    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y79        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.340    11.183    
                         clock uncertainty           -0.035    11.147    
    SLICE_X112Y79        FDCE (Recov_fdce_C_CLR)     -0.212    10.935    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                  7.061    

Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.223ns (33.142%)  route 0.450ns (66.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.202    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.223     3.425 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.450     3.874    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y79        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.843    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y79        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.340    11.183    
                         clock uncertainty           -0.035    11.147    
    SLICE_X112Y79        FDCE (Recov_fdce_C_CLR)     -0.212    10.935    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                  7.061    

Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.223ns (33.142%)  route 0.450ns (66.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.202    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.223     3.425 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.450     3.874    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y79        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.843    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y79        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.340    11.183    
                         clock uncertainty           -0.035    11.147    
    SLICE_X112Y79        FDCE (Recov_fdce_C_CLR)     -0.212    10.935    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                  7.061    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.223ns (37.788%)  route 0.367ns (62.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.202    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.223     3.425 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.367     3.792    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y78        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.841    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y78        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.340    11.181    
                         clock uncertainty           -0.035    11.145    
    SLICE_X112Y78        FDCE (Recov_fdce_C_CLR)     -0.212    10.933    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -3.792    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.223ns (37.788%)  route 0.367ns (62.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.202    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.223     3.425 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.367     3.792    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y78        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.841    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y78        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.340    11.181    
                         clock uncertainty           -0.035    11.145    
    SLICE_X112Y78        FDCE (Recov_fdce_C_CLR)     -0.212    10.933    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -3.792    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.223ns (37.788%)  route 0.367ns (62.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.202    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.223     3.425 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.367     3.792    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y78        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.841    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y78        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.340    11.181    
                         clock uncertainty           -0.035    11.145    
    SLICE_X112Y78        FDCE (Recov_fdce_C_CLR)     -0.212    10.933    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -3.792    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.223ns (37.788%)  route 0.367ns (62.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.202    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.223     3.425 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.367     3.792    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y78        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.841    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y78        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.340    11.181    
                         clock uncertainty           -0.035    11.145    
    SLICE_X112Y78        FDCE (Recov_fdce_C_CLR)     -0.212    10.933    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -3.792    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.223ns (37.788%)  route 0.367ns (62.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.202    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.223     3.425 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.367     3.792    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y78        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.841    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y78        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.340    11.181    
                         clock uncertainty           -0.035    11.145    
    SLICE_X112Y78        FDCE (Recov_fdce_C_CLR)     -0.212    10.933    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -3.792    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.176ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.223ns (37.788%)  route 0.367ns (62.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.202    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.223     3.425 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.367     3.792    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y78        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.841    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.340    11.181    
                         clock uncertainty           -0.035    11.145    
    SLICE_X112Y78        FDPE (Recov_fdpe_C_PRE)     -0.178    10.967    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                          -3.792    
  -------------------------------------------------------------------
                         slack                                  7.176    

Slack (MET) :             7.229ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.204ns (48.476%)  route 0.217ns (51.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.563     3.200    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y76        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.204     3.404 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.217     3.620    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y77        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.840    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X112Y77        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.340    11.180    
                         clock uncertainty           -0.035    11.144    
    SLICE_X112Y77        FDCE (Recov_fdce_C_CLR)     -0.295    10.849    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         10.849    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  7.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.474%)  route 0.097ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.264     1.336    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y76        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.091     1.427 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.097     1.523    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y77        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.233     1.349    
    SLICE_X113Y77        FDCE (Remov_fdce_C_CLR)     -0.107     1.242    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.938%)  route 0.099ns (52.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.264     1.336    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y76        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.091     1.427 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.525    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y77        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X112Y77        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.233     1.349    
    SLICE_X112Y77        FDCE (Remov_fdce_C_CLR)     -0.107     1.242    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.938%)  route 0.099ns (52.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.264     1.336    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y76        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.091     1.427 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.525    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y77        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X112Y77        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.233     1.349    
    SLICE_X112Y77        FDCE (Remov_fdce_C_CLR)     -0.107     1.242    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.938%)  route 0.099ns (52.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.264     1.336    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y76        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.091     1.427 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.525    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y77        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X112Y77        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.233     1.349    
    SLICE_X112Y77        FDCE (Remov_fdce_C_CLR)     -0.107     1.242    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.474%)  route 0.097ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.264     1.336    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y76        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.091     1.427 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.097     1.523    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y77        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.233     1.349    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.110     1.239    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.474%)  route 0.097ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.264     1.336    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y76        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.091     1.427 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.097     1.523    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y77        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.233     1.349    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.110     1.239    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.474%)  route 0.097ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.264     1.336    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y76        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.091     1.427 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.097     1.523    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y77        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.233     1.349    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.110     1.239    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.474%)  route 0.097ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.264     1.336    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y76        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.091     1.427 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.097     1.523    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y77        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.233     1.349    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.110     1.239    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.938%)  route 0.099ns (52.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.264     1.336    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y76        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.091     1.427 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.525    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y77        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X112Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.233     1.349    
    SLICE_X112Y77        FDPE (Remov_fdpe_C_PRE)     -0.110     1.239    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.834%)  route 0.099ns (52.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.337    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.091     1.428 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.099     1.527    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X113Y78        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X113Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.233     1.350    
    SLICE_X113Y78        FDPE (Remov_fdpe_C_PRE)     -0.110     1.240    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.287    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_out2_3
  To Clock:  clk_div_out2_3

Setup :            0  Failing Endpoints,  Worst Slack        6.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.964ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.259ns (32.926%)  route 0.528ns (67.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 10.847 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.632     3.190    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDPE (Prop_fdpe_C_Q)         0.259     3.449 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.528     3.977    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y44          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572    10.847    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y44          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.283    11.130    
                         clock uncertainty           -0.035    11.095    
    SLICE_X8Y44          FDCE (Recov_fdce_C_CLR)     -0.154    10.941    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.941    
                         arrival time                          -3.977    
  -------------------------------------------------------------------
                         slack                                  6.964    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.259ns (37.313%)  route 0.435ns (62.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.632     3.190    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDPE (Prop_fdpe_C_Q)         0.259     3.449 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.435     3.884    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y42          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.846    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y42          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.283    11.129    
                         clock uncertainty           -0.035    11.094    
    SLICE_X9Y42          FDCE (Recov_fdce_C_CLR)     -0.212    10.882    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.882    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.259ns (37.313%)  route 0.435ns (62.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.632     3.190    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDPE (Prop_fdpe_C_Q)         0.259     3.449 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.435     3.884    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y42          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.846    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y42          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.283    11.129    
                         clock uncertainty           -0.035    11.094    
    SLICE_X9Y42          FDCE (Recov_fdce_C_CLR)     -0.212    10.882    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.882    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.259ns (37.313%)  route 0.435ns (62.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.632     3.190    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDPE (Prop_fdpe_C_Q)         0.259     3.449 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.435     3.884    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y42          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.846    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y42          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.283    11.129    
                         clock uncertainty           -0.035    11.094    
    SLICE_X9Y42          FDCE (Recov_fdce_C_CLR)     -0.212    10.882    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.882    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.259ns (37.313%)  route 0.435ns (62.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.632     3.190    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDPE (Prop_fdpe_C_Q)         0.259     3.449 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.435     3.884    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y42          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.846    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y42          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.283    11.129    
                         clock uncertainty           -0.035    11.094    
    SLICE_X9Y42          FDCE (Recov_fdce_C_CLR)     -0.212    10.882    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.882    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.259ns (37.313%)  route 0.435ns (62.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.632     3.190    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDPE (Prop_fdpe_C_Q)         0.259     3.449 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.435     3.884    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y42          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.846    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y42          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.283    11.129    
                         clock uncertainty           -0.035    11.094    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.187    10.907    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.259ns (37.313%)  route 0.435ns (62.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.632     3.190    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDPE (Prop_fdpe_C_Q)         0.259     3.449 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.435     3.884    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y42          FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.846    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y42          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.283    11.129    
                         clock uncertainty           -0.035    11.094    
    SLICE_X8Y42          FDPE (Recov_fdpe_C_PRE)     -0.187    10.907    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.259ns (37.313%)  route 0.435ns (62.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.632     3.190    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDPE (Prop_fdpe_C_Q)         0.259     3.449 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.435     3.884    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y42          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.846    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y42          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.283    11.129    
                         clock uncertainty           -0.035    11.094    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.187    10.907    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.032ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.259ns (37.313%)  route 0.435ns (62.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.632     3.190    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDPE (Prop_fdpe_C_Q)         0.259     3.449 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.435     3.884    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y42          FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.846    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y42          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.283    11.129    
                         clock uncertainty           -0.035    11.094    
    SLICE_X9Y42          FDPE (Recov_fdpe_C_PRE)     -0.178    10.916    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.916    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  7.032    

Slack (MET) :             7.056ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.259ns (37.313%)  route 0.435ns (62.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.632     3.190    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDPE (Prop_fdpe_C_Q)         0.259     3.449 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.435     3.884    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y42          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.846    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y42          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.283    11.129    
                         clock uncertainty           -0.035    11.094    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.154    10.940    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.940    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  7.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.107ns (41.430%)  route 0.151ns (58.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.437    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y43         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDPE (Prop_fdpe_C_Q)         0.107     1.544 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.151     1.695    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X8Y43          FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.341     1.677    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y43          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.202     1.475    
    SLICE_X8Y43          FDPE (Remov_fdpe_C_PRE)     -0.088     1.387    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.107ns (41.430%)  route 0.151ns (58.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.437    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y43         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDPE (Prop_fdpe_C_Q)         0.107     1.544 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.151     1.695    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X8Y43          FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.341     1.677    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y43          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.202     1.475    
    SLICE_X8Y43          FDPE (Remov_fdpe_C_PRE)     -0.088     1.387    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.709%)  route 0.144ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.437    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y43         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDPE (Prop_fdpe_C_Q)         0.091     1.528 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.144     1.672    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y42         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.678    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y42         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.228     1.450    
    SLICE_X10Y42         FDCE (Remov_fdce_C_CLR)     -0.088     1.362    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.709%)  route 0.144ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.437    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y43         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDPE (Prop_fdpe_C_Q)         0.091     1.528 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.144     1.672    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y42         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.678    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.228     1.450    
    SLICE_X10Y42         FDPE (Remov_fdpe_C_PRE)     -0.090     1.360    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (35.002%)  route 0.219ns (64.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.436    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDPE (Prop_fdpe_C_Q)         0.118     1.554 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.219     1.773    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y42          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.340     1.676    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y42          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.202     1.474    
    SLICE_X8Y42          FDCE (Remov_fdce_C_CLR)     -0.050     1.424    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (35.002%)  route 0.219ns (64.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.436    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDPE (Prop_fdpe_C_Q)         0.118     1.554 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.219     1.773    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y42          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.340     1.676    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y42          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.202     1.474    
    SLICE_X8Y42          FDCE (Remov_fdce_C_CLR)     -0.050     1.424    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (35.002%)  route 0.219ns (64.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.436    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDPE (Prop_fdpe_C_Q)         0.118     1.554 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.219     1.773    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y42          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.340     1.676    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y42          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.202     1.474    
    SLICE_X8Y42          FDCE (Remov_fdce_C_CLR)     -0.050     1.424    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (35.002%)  route 0.219ns (64.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.436    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDPE (Prop_fdpe_C_Q)         0.118     1.554 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.219     1.773    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y42          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.340     1.676    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y42          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.202     1.474    
    SLICE_X8Y42          FDCE (Remov_fdce_C_CLR)     -0.050     1.424    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (35.002%)  route 0.219ns (64.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.436    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDPE (Prop_fdpe_C_Q)         0.118     1.554 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.219     1.773    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y42          FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.340     1.676    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y42          FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.202     1.474    
    SLICE_X8Y42          FDCE (Remov_fdce_C_CLR)     -0.050     1.424    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (35.002%)  route 0.219ns (64.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.436    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDPE (Prop_fdpe_C_Q)         0.118     1.554 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.219     1.773    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y42          FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.340     1.676    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y42          FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.202     1.474    
    SLICE_X8Y42          FDPE (Remov_fdpe_C_PRE)     -0.052     1.422    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.351    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.370ns (16.610%)  route 1.858ns (83.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 10.195 - 8.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.410     2.339    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/init_clk
    SLICE_X90Y37         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y37         FDRE (Prop_fdre_C_Q)         0.236     2.575 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.558     3.133    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X91Y33         LUT3 (Prop_lut3_I1_O)        0.134     3.267 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.300     4.567    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X105Y39        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.324    10.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X105Y39        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/C
                         clock pessimism              0.146    10.341    
                         clock uncertainty           -0.125    10.216    
    SLICE_X105Y39        FDCE (Recov_fdce_C_CLR)     -0.306     9.910    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -4.567    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/RXUSERRDY_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.370ns (17.273%)  route 1.772ns (82.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 10.194 - 8.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.410     2.339    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/init_clk
    SLICE_X90Y37         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y37         FDRE (Prop_fdre_C_Q)         0.236     2.575 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.558     3.133    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X91Y33         LUT3 (Prop_lut3_I1_O)        0.134     3.267 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.214     4.481    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X104Y38        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/RXUSERRDY_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.323    10.194    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X104Y38        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/RXUSERRDY_reg/C
                         clock pessimism              0.146    10.340    
                         clock uncertainty           -0.125    10.215    
    SLICE_X104Y38        FDCE (Recov_fdce_C_CLR)     -0.248     9.967    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/RXUSERRDY_reg
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.370ns (17.273%)  route 1.772ns (82.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 10.194 - 8.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.410     2.339    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/init_clk
    SLICE_X90Y37         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y37         FDRE (Prop_fdre_C_Q)         0.236     2.575 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.558     3.133    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X91Y33         LUT3 (Prop_lut3_I1_O)        0.134     3.267 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.214     4.481    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X104Y38        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.323    10.194    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X104Y38        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg/C
                         clock pessimism              0.146    10.340    
                         clock uncertainty           -0.125    10.215    
    SLICE_X104Y38        FDCE (Recov_fdce_C_CLR)     -0.248     9.967    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_fsm_reset_done_int_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.370ns (18.245%)  route 1.658ns (81.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 10.194 - 8.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.410     2.339    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/init_clk
    SLICE_X90Y37         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y37         FDRE (Prop_fdre_C_Q)         0.236     2.575 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.558     3.133    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X91Y33         LUT3 (Prop_lut3_I1_O)        0.134     3.267 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.100     4.367    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X103Y37        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_fsm_reset_done_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.323    10.194    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X103Y37        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                         clock pessimism              0.146    10.340    
                         clock uncertainty           -0.125    10.215    
    SLICE_X103Y37        FDCE (Recov_fdce_C_CLR)     -0.306     9.909    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_fsm_reset_done_int_reg
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -4.367    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.338ns (17.082%)  route 1.641ns (82.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 10.141 - 8.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.407     2.336    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X73Y10         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y10         FDRE (Prop_fdre_C_Q)         0.204     2.540 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.451     2.991    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X75Y10         LUT3 (Prop_lut3_I1_O)        0.134     3.125 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.190     4.315    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X72Y14         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.270    10.141    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X72Y14         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg/C
                         clock pessimism              0.168    10.309    
                         clock uncertainty           -0.125    10.184    
    SLICE_X72Y14         FDCE (Recov_fdce_C_CLR)     -0.305     9.879    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg
  -------------------------------------------------------------------
                         required time                          9.879    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/rx_fsm_reset_done_int_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.338ns (17.082%)  route 1.641ns (82.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 10.141 - 8.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.407     2.336    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X73Y10         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y10         FDRE (Prop_fdre_C_Q)         0.204     2.540 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.451     2.991    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X75Y10         LUT3 (Prop_lut3_I1_O)        0.134     3.125 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.190     4.315    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X72Y14         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/rx_fsm_reset_done_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.270    10.141    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X72Y14         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                         clock pessimism              0.168    10.309    
                         clock uncertainty           -0.125    10.184    
    SLICE_X72Y14         FDCE (Recov_fdce_C_CLR)     -0.305     9.879    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/rx_fsm_reset_done_int_reg
  -------------------------------------------------------------------
                         required time                          9.879    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.589ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.370ns (18.131%)  route 1.671ns (81.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 10.196 - 8.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.410     2.339    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/init_clk
    SLICE_X90Y37         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y37         FDRE (Prop_fdre_C_Q)         0.236     2.575 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.558     3.133    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X91Y33         LUT3 (Prop_lut3_I1_O)        0.134     3.267 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.113     4.380    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X102Y41        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.325    10.196    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X102Y41        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]/C
                         clock pessimism              0.146    10.342    
                         clock uncertainty           -0.125    10.217    
    SLICE_X102Y41        FDCE (Recov_fdce_C_CLR)     -0.248     9.969    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  5.589    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.338ns (17.368%)  route 1.608ns (82.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.140ns = ( 10.140 - 8.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.407     2.336    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X73Y10         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y10         FDRE (Prop_fdre_C_Q)         0.204     2.540 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.451     2.991    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X75Y10         LUT3 (Prop_lut3_I1_O)        0.134     3.125 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.157     4.282    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X73Y15         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.269    10.140    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X73Y15         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]/C
                         clock pessimism              0.168    10.308    
                         clock uncertainty           -0.125    10.183    
    SLICE_X73Y15         FDCE (Recov_fdce_C_CLR)     -0.305     9.878    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.878    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.338ns (17.368%)  route 1.608ns (82.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.140ns = ( 10.140 - 8.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.407     2.336    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X73Y10         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y10         FDRE (Prop_fdre_C_Q)         0.204     2.540 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.451     2.991    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X75Y10         LUT3 (Prop_lut3_I1_O)        0.134     3.125 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.157     4.282    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X73Y15         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.269    10.140    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X73Y15         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[4]/C
                         clock pessimism              0.168    10.308    
                         clock uncertainty           -0.125    10.183    
    SLICE_X73Y15         FDCE (Recov_fdce_C_CLR)     -0.305     9.878    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                          9.878    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/reset_time_out_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.338ns (17.100%)  route 1.639ns (82.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 10.141 - 8.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.407     2.336    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X73Y10         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y10         FDRE (Prop_fdre_C_Q)         0.204     2.540 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.451     2.991    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X75Y10         LUT3 (Prop_lut3_I1_O)        0.134     3.125 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.188     4.313    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X73Y14         FDPE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/reset_time_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.270    10.141    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X73Y14         FDPE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/reset_time_out_reg/C
                         clock pessimism              0.168    10.309    
                         clock uncertainty           -0.125    10.184    
    SLICE_X73Y14         FDPE (Recov_fdpe_C_PRE)     -0.271     9.913    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                          9.913    
                         arrival time                          -4.313    
  -------------------------------------------------------------------
                         slack                                  5.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.132%)  route 0.269ns (72.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.629     0.971    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X95Y33         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y33         FDRE (Prop_fdre_C_Q)         0.100     1.071 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.269     1.340    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X104Y33        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.852     1.232    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_clk
    SLICE_X104Y33        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.226     1.006    
    SLICE_X104Y33        FDCE (Remov_fdce_C_CLR)     -0.050     0.956    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.132%)  route 0.269ns (72.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.629     0.971    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X95Y33         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y33         FDRE (Prop_fdre_C_Q)         0.100     1.071 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.269     1.340    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X104Y33        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.852     1.232    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_clk
    SLICE_X104Y33        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.226     1.006    
    SLICE_X104Y33        FDCE (Remov_fdce_C_CLR)     -0.050     0.956    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.132%)  route 0.269ns (72.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.629     0.971    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X95Y33         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y33         FDRE (Prop_fdre_C_Q)         0.100     1.071 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.269     1.340    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X104Y33        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.852     1.232    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_clk
    SLICE_X104Y33        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.226     1.006    
    SLICE_X104Y33        FDCE (Remov_fdce_C_CLR)     -0.050     0.956    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.132%)  route 0.269ns (72.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.629     0.971    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X95Y33         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y33         FDRE (Prop_fdre_C_Q)         0.100     1.071 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.269     1.340    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X104Y33        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.852     1.232    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_clk
    SLICE_X104Y33        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.226     1.006    
    SLICE_X104Y33        FDCE (Remov_fdce_C_CLR)     -0.050     0.956    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.132%)  route 0.269ns (72.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.629     0.971    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X95Y33         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y33         FDRE (Prop_fdre_C_Q)         0.100     1.071 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.269     1.340    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X105Y33        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.852     1.232    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_clk
    SLICE_X105Y33        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.226     1.006    
    SLICE_X105Y33        FDCE (Remov_fdce_C_CLR)     -0.069     0.937    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.132%)  route 0.269ns (72.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.629     0.971    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X95Y33         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y33         FDRE (Prop_fdre_C_Q)         0.100     1.071 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.269     1.340    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X105Y33        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.852     1.232    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_clk
    SLICE_X105Y33        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.226     1.006    
    SLICE_X105Y33        FDCE (Remov_fdce_C_CLR)     -0.069     0.937    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.132%)  route 0.269ns (72.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.629     0.971    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X95Y33         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y33         FDRE (Prop_fdre_C_Q)         0.100     1.071 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.269     1.340    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X105Y33        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.852     1.232    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_clk
    SLICE_X105Y33        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.226     1.006    
    SLICE_X105Y33        FDCE (Remov_fdce_C_CLR)     -0.069     0.937    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.132%)  route 0.269ns (72.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.629     0.971    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X95Y33         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y33         FDRE (Prop_fdre_C_Q)         0.100     1.071 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.269     1.340    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X105Y33        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.852     1.232    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_clk
    SLICE_X105Y33        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.226     1.006    
    SLICE_X105Y33        FDCE (Remov_fdce_C_CLR)     -0.069     0.937    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.173ns (47.060%)  route 0.195ns (52.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y91         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.107     1.034 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.082     1.116    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]
    SLICE_X10Y91         LUT3 (Prop_lut3_I0_O)        0.066     1.182 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.113     1.295    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X10Y92         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.787     1.167    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y92         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.226     0.941    
    SLICE_X10Y92         FDCE (Remov_fdce_C_CLR)     -0.050     0.891    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.173ns (47.060%)  route 0.195ns (52.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y91         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.107     1.034 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.082     1.116    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]
    SLICE_X10Y91         LUT3 (Prop_lut3_I0_O)        0.066     1.182 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.113     1.295    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X10Y92         FDPE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.787     1.167    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y92         FDPE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.226     0.941    
    SLICE_X10Y92         FDPE (Remov_fdpe_C_PRE)     -0.052     0.889    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.406    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_main_clock
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.323ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.223ns (9.486%)  route 2.128ns (90.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 10.022 - 8.000 ) 
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.276     2.207    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X110Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.223     2.430 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.128     4.558    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X109Y81        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.149    10.022    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X109Y81        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]/C
                         clock pessimism              0.144    10.166    
                         clock uncertainty           -0.073    10.093    
    SLICE_X109Y81        FDCE (Recov_fdce_C_CLR)     -0.212     9.881    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]
  -------------------------------------------------------------------
                         required time                          9.881    
                         arrival time                          -4.558    
  -------------------------------------------------------------------
                         slack                                  5.323    

Slack (MET) :             5.323ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[59]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.223ns (9.486%)  route 2.128ns (90.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 10.022 - 8.000 ) 
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.276     2.207    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X110Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.223     2.430 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.128     4.558    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X109Y81        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.149    10.022    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X109Y81        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[59]/C
                         clock pessimism              0.144    10.166    
                         clock uncertainty           -0.073    10.093    
    SLICE_X109Y81        FDCE (Recov_fdce_C_CLR)     -0.212     9.881    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[59]
  -------------------------------------------------------------------
                         required time                          9.881    
                         arrival time                          -4.558    
  -------------------------------------------------------------------
                         slack                                  5.323    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[44]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.223ns (9.753%)  route 2.063ns (90.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 10.022 - 8.000 ) 
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.276     2.207    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X110Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.223     2.430 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.063     4.493    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X107Y81        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.149    10.022    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X107Y81        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[44]/C
                         clock pessimism              0.144    10.166    
                         clock uncertainty           -0.073    10.093    
    SLICE_X107Y81        FDCE (Recov_fdce_C_CLR)     -0.212     9.881    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[44]
  -------------------------------------------------------------------
                         required time                          9.881    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[60]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.223ns (9.753%)  route 2.063ns (90.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 10.022 - 8.000 ) 
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.276     2.207    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X110Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.223     2.430 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.063     4.493    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X107Y81        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.149    10.022    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X107Y81        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[60]/C
                         clock pessimism              0.144    10.166    
                         clock uncertainty           -0.073    10.093    
    SLICE_X107Y81        FDCE (Recov_fdce_C_CLR)     -0.212     9.881    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[60]
  -------------------------------------------------------------------
                         required time                          9.881    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.223ns (9.753%)  route 2.063ns (90.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 10.022 - 8.000 ) 
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.276     2.207    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X110Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.223     2.430 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.063     4.493    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X107Y81        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.149    10.022    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X107Y81        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]/C
                         clock pessimism              0.144    10.166    
                         clock uncertainty           -0.073    10.093    
    SLICE_X107Y81        FDCE (Recov_fdce_C_CLR)     -0.212     9.881    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]
  -------------------------------------------------------------------
                         required time                          9.881    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.223ns (9.855%)  route 2.040ns (90.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 10.023 - 8.000 ) 
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.276     2.207    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X110Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.223     2.430 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.040     4.470    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X107Y82        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.150    10.023    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X107Y82        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/C
                         clock pessimism              0.144    10.167    
                         clock uncertainty           -0.073    10.094    
    SLICE_X107Y82        FDCE (Recov_fdce_C_CLR)     -0.212     9.882    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]
  -------------------------------------------------------------------
                         required time                          9.882    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.223ns (9.890%)  route 2.032ns (90.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 10.026 - 8.000 ) 
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.276     2.207    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X110Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.223     2.430 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.032     4.462    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X107Y85        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.153    10.026    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X107Y85        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]/C
                         clock pessimism              0.144    10.170    
                         clock uncertainty           -0.073    10.097    
    SLICE_X107Y85        FDCE (Recov_fdce_C_CLR)     -0.212     9.885    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]
  -------------------------------------------------------------------
                         required time                          9.885    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.223ns (9.890%)  route 2.032ns (90.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 10.026 - 8.000 ) 
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.276     2.207    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X110Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.223     2.430 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.032     4.462    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X106Y85        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.153    10.026    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X106Y85        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.144    10.170    
                         clock uncertainty           -0.073    10.097    
    SLICE_X106Y85        FDPE (Recov_fdpe_C_PRE)     -0.187     9.910    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.223ns (9.890%)  route 2.032ns (90.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 10.026 - 8.000 ) 
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.276     2.207    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X110Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.223     2.430 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.032     4.462    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X106Y85        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.153    10.026    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X106Y85        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.144    10.170    
                         clock uncertainty           -0.073    10.097    
    SLICE_X106Y85        FDPE (Recov_fdpe_C_PRE)     -0.187     9.910    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.223ns (10.301%)  route 1.942ns (89.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.025ns = ( 10.025 - 8.000 ) 
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.276     2.207    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X110Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.223     2.430 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.942     4.372    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X107Y84        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        1.152    10.025    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X107Y84        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.144    10.169    
                         clock uncertainty           -0.073    10.096    
    SLICE_X107Y84        FDCE (Recov_fdce_C_CLR)     -0.212     9.884    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.884    
                         arrival time                          -4.372    
  -------------------------------------------------------------------
                         slack                                  5.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.585     0.929    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X106Y93        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y93        FDPE (Prop_fdpe_C_Q)         0.107     1.036 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.092     1.128    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X106Y94        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.786     1.168    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X106Y94        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.225     0.943    
    SLICE_X106Y94        FDCE (Remov_fdce_C_CLR)     -0.086     0.857    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.585     0.929    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X106Y93        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y93        FDPE (Prop_fdpe_C_Q)         0.107     1.036 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.092     1.128    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X106Y94        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.786     1.168    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X106Y94        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.225     0.943    
    SLICE_X106Y94        FDCE (Remov_fdce_C_CLR)     -0.086     0.857    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.585     0.929    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X106Y93        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y93        FDPE (Prop_fdpe_C_Q)         0.107     1.036 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.092     1.128    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X106Y94        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.786     1.168    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X106Y94        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.225     0.943    
    SLICE_X106Y94        FDPE (Remov_fdpe_C_PRE)     -0.088     0.855    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.561     0.905    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X102Y119       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y119       FDPE (Prop_fdpe_C_Q)         0.107     1.012 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.092     1.104    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X102Y120       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.765     1.147    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y120       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.231     0.916    
    SLICE_X102Y120       FDCE (Remov_fdce_C_CLR)     -0.086     0.830    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.561     0.905    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X102Y119       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y119       FDPE (Prop_fdpe_C_Q)         0.107     1.012 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.092     1.104    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X102Y120       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.765     1.147    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y120       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.231     0.916    
    SLICE_X102Y120       FDCE (Remov_fdce_C_CLR)     -0.086     0.830    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.561     0.905    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X102Y119       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y119       FDPE (Prop_fdpe_C_Q)         0.107     1.012 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.092     1.104    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X102Y120       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.765     1.147    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y120       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.231     0.916    
    SLICE_X102Y120       FDPE (Remov_fdpe_C_PRE)     -0.088     0.828    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.100ns (37.099%)  route 0.170ns (62.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.571     0.915    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y148       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y148       FDPE (Prop_fdpe_C_Q)         0.100     1.015 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          0.170     1.185    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X111Y148       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.778     1.160    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X111Y148       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]/C
                         clock pessimism             -0.211     0.949    
    SLICE_X111Y148       FDCE (Remov_fdce_C_CLR)     -0.069     0.880    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.813%)  route 0.172ns (63.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.571     0.915    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y148       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y148       FDPE (Prop_fdpe_C_Q)         0.100     1.015 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          0.172     1.187    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X110Y148       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.778     1.160    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X110Y148       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.211     0.949    
    SLICE_X110Y148       FDCE (Remov_fdce_C_CLR)     -0.069     0.880    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.813%)  route 0.172ns (63.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.571     0.915    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y148       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y148       FDPE (Prop_fdpe_C_Q)         0.100     1.015 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          0.172     1.187    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X110Y148       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.778     1.160    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X110Y148       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/C
                         clock pessimism             -0.211     0.949    
    SLICE_X110Y148       FDCE (Remov_fdce_C_CLR)     -0.069     0.880    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.813%)  route 0.172ns (63.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.571     0.915    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y148       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y148       FDPE (Prop_fdpe_C_Q)         0.100     1.015 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          0.172     1.187    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X110Y148       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=2772, routed)        0.778     1.160    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X110Y148       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                         clock pessimism             -0.211     0.949    
    SLICE_X110Y148       FDCE (Remov_fdce_C_CLR)     -0.069     0.880    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.307    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  testADCClk
  To Clock:  testADCClk

Setup :            0  Failing Endpoints,  Worst Slack        6.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.833ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.204ns (26.725%)  route 0.559ns (73.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y155       FDPE (Prop_fdpe_C_Q)         0.204     3.459 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.559     4.018    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X112Y156       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.840    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y156       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.308    11.148    
                         clock uncertainty           -0.035    11.113    
    SLICE_X112Y156       FDPE (Recov_fdpe_C_PRE)     -0.261    10.852    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.852    
                         arrival time                          -4.018    
  -------------------------------------------------------------------
                         slack                                  6.833    

Slack (MET) :             6.833ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.204ns (26.725%)  route 0.559ns (73.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y155       FDPE (Prop_fdpe_C_Q)         0.204     3.459 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.559     4.018    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X112Y156       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.840    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y156       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.308    11.148    
                         clock uncertainty           -0.035    11.113    
    SLICE_X112Y156       FDPE (Recov_fdpe_C_PRE)     -0.261    10.852    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         10.852    
                         arrival time                          -4.018    
  -------------------------------------------------------------------
                         slack                                  6.833    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.223ns (28.418%)  route 0.562ns (71.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.562     4.040    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X115Y155       FDCE (Recov_fdce_C_CLR)     -0.212    10.902    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.223ns (28.418%)  route 0.562ns (71.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.562     4.040    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X115Y155       FDCE (Recov_fdce_C_CLR)     -0.212    10.902    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.223ns (28.418%)  route 0.562ns (71.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.562     4.040    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X115Y155       FDCE (Recov_fdce_C_CLR)     -0.212    10.902    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.223ns (28.418%)  route 0.562ns (71.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.562     4.040    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X115Y155       FDCE (Recov_fdce_C_CLR)     -0.212    10.902    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.223ns (28.418%)  route 0.562ns (71.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.562     4.040    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X115Y155       FDCE (Recov_fdce_C_CLR)     -0.212    10.902    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.223ns (28.418%)  route 0.562ns (71.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.562     4.040    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X115Y155       FDCE (Recov_fdce_C_CLR)     -0.212    10.902    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.896ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.223ns (28.418%)  route 0.562ns (71.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.562     4.040    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X115Y155       FDPE (Recov_fdpe_C_PRE)     -0.178    10.936    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  6.896    

Slack (MET) :             6.896ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.223ns (28.418%)  route 0.562ns (71.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.562     4.040    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X115Y155       FDPE (Recov_fdpe_C_PRE)     -0.178    10.936    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  6.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.161%)  route 0.153ns (58.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.364    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.107     1.471 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.153     1.624    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.612    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.210     1.402    
    SLICE_X110Y155       FDPE (Remov_fdpe_C_PRE)     -0.108     1.294    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.154%)  route 0.159ns (59.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.364    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.107     1.471 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.159     1.631    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.238     1.375    
    SLICE_X109Y155       FDCE (Remov_fdce_C_CLR)     -0.105     1.270    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.154%)  route 0.159ns (59.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.364    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.107     1.471 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.159     1.631    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.238     1.375    
    SLICE_X109Y155       FDCE (Remov_fdce_C_CLR)     -0.105     1.270    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.154%)  route 0.159ns (59.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.364    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.107     1.471 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.159     1.631    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.238     1.375    
    SLICE_X109Y155       FDCE (Remov_fdce_C_CLR)     -0.105     1.270    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.154%)  route 0.159ns (59.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.364    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.107     1.471 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.159     1.631    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.238     1.375    
    SLICE_X109Y155       FDCE (Remov_fdce_C_CLR)     -0.105     1.270    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.154%)  route 0.159ns (59.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.364    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.107     1.471 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.159     1.631    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.238     1.375    
    SLICE_X109Y155       FDPE (Remov_fdpe_C_PRE)     -0.108     1.267    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.154%)  route 0.159ns (59.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.364    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.107     1.471 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.159     1.631    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.238     1.375    
    SLICE_X109Y155       FDPE (Remov_fdpe_C_PRE)     -0.108     1.267    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.154%)  route 0.159ns (59.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.364    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.107     1.471 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.159     1.631    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.238     1.375    
    SLICE_X109Y155       FDPE (Remov_fdpe_C_PRE)     -0.108     1.267    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.154%)  route 0.159ns (59.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.364    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDPE (Prop_fdpe_C_Q)         0.107     1.471 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.159     1.631    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.238     1.375    
    SLICE_X109Y155       FDPE (Remov_fdpe_C_PRE)     -0.108     1.267    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.100ns (27.188%)  route 0.268ns (72.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.364    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y155       FDPE (Prop_fdpe_C_Q)         0.100     1.464 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.268     1.732    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y156       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.583    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y156       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.210     1.373    
    SLICE_X113Y156       FDCE (Remov_fdce_C_CLR)     -0.069     1.304    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.428    





