# ğŸš€ RISC-V MYTH Workshop â€“ *Microprocessor for You in Thirty Hours*

## ğŸ§  Overview

Welcome to the RISC-V MYTH workshop repository! Here I will document the 5-day online workshop where I learned about the **RISC-V Instruction Set Architecture (ISA)** and **CPU design** using **TL-Verilog**.

## ğŸ§° Tools & Platforms

| Tool              | Purpose                                     |
| ----------------- | ------------------------------------------- |
| ğŸ§ª TL-Verilog     | Design language for modular digital systems |
| ğŸ–¥ï¸ Makerchip     | Web-based IDE for TL-Verilog simulations    |
| ğŸ§µ Spike          | RISC-V ISA simulator                        |
| ğŸ› ï¸ GNU Toolchain | Compiling C to RISC-V assembly              |

## ğŸ“… Workshop Breakdown

### ğŸ“Œ Day 1 â€“ Introduction to RISC-V and Toolchain

* **Learned**: Basics of RISC-V ISA and instruction formats
* **Tools Used**: Spike Simulator, GNU Toolchain

### ğŸ“Œ Day 2 â€“ ABI and Function Calls

* **Learned**: Application Binary Interface (ABI)
* **Tools Used**: TL-Verilog, Makerchip IDE

### ğŸ“Œ Day 3 â€“ Digital Logic with TL-Verilog

* **Learned**: Combinational and sequential logic designs (e.g., adders, counters)

### ğŸ“Œ Day 4 â€“ CPU Microarchitecture

* **Learned**: Stages of CPU design, including **Fetch, Decode, Execute**

### ğŸ“Œ Day 5 â€“ Pipelining and Integration

* **Learned**: Integrated pipelining to enhance CPU performance

---

## ğŸ”— Useful Links

* [RISC-V MYTH Workshop](https://www.vlsisystemdesign.com/riscv-based-myth-old/)
* [Makerchip IDE](https://makerchip.com/)
* [RISC-V Instruction Listing â€“ Wikipedia](https://en.wikipedia.org/wiki/RISC-V_instruction_listings)

---

## ğŸ™ Acknowledgements

* **Kunal Ghosh** â€“ Co-founder, VSD Corp.
* **Steve Hoover** â€“ Founder, Redwood EDA
