set_property PACKAGE_PIN E4 [get_ports clk]
set_property PACKAGE_PIN J6 [get_ports {inputArg1_0_tdata[7]}]
set_property PACKAGE_PIN J7 [get_ports {inputArg1_0_tdata[6]}]
set_property PACKAGE_PIN G6 [get_ports {inputArg1_0_tdata[5]}]
set_property PACKAGE_PIN H6 [get_ports {inputArg1_0_tdata[4]}]
set_property PACKAGE_PIN G7 [get_ports {inputArg1_0_tdata[3]}]
set_property PACKAGE_PIN H7 [get_ports {inputArg1_0_tdata[2]}]
set_property PACKAGE_PIN G8 [get_ports {inputArg1_0_tdata[1]}]
set_property PACKAGE_PIN H8 [get_ports {inputArg1_0_tdata[0]}]
set_property PACKAGE_PIN B1 [get_ports inputArg1_0_tready]
set_property PACKAGE_PIN D4 [get_ports inputArg1_0_tvalid]
set_property PACKAGE_PIN F4 [get_ports {inputArg2_0_tdata[7]}]
set_property PACKAGE_PIN F5 [get_ports {inputArg2_0_tdata[6]}]
set_property PACKAGE_PIN A5 [get_ports {inputArg2_0_tdata[5]}]
set_property PACKAGE_PIN B5 [get_ports {inputArg2_0_tdata[4]}]
set_property PACKAGE_PIN D5 [get_ports {inputArg2_0_tdata[3]}]
set_property PACKAGE_PIN D6 [get_ports {inputArg2_0_tdata[2]}]
set_property PACKAGE_PIN E5 [get_ports {inputArg2_0_tdata[1]}]
set_property PACKAGE_PIN F6 [get_ports {inputArg2_0_tdata[0]}]
set_property PACKAGE_PIN E1 [get_ports inputArg2_0_tready]
set_property PACKAGE_PIN C4 [get_ports inputArg2_0_tvalid]
set_property PACKAGE_PIN C1 [get_ports {outputArg1_0_tdata[7]}]
set_property PACKAGE_PIN A2 [get_ports {outputArg1_0_tdata[6]}]
set_property PACKAGE_PIN A3 [get_ports {outputArg1_0_tdata[5]}]
set_property PACKAGE_PIN E2 [get_ports {outputArg1_0_tdata[4]}]
set_property PACKAGE_PIN E3 [get_ports {outputArg1_0_tdata[3]}]
set_property PACKAGE_PIN C2 [get_ports {outputArg1_0_tdata[2]}]
set_property PACKAGE_PIN D2 [get_ports {outputArg1_0_tdata[1]}]
set_property PACKAGE_PIN B3 [get_ports {outputArg1_0_tdata[0]}]
set_property PACKAGE_PIN B4 [get_ports outputArg1_0_tready]
set_property PACKAGE_PIN D1 [get_ports outputArg1_0_tvalid]
set_property PACKAGE_PIN C3 [get_ports rst]
set_property IOSTANDARD LVCMOS18 [get_ports clk]

set_property IOSTANDARD LVCMOS18 [get_ports {inputArg1_0_tdata[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {inputArg1_0_tdata[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {inputArg1_0_tdata[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {inputArg1_0_tdata[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {inputArg1_0_tdata[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {inputArg1_0_tdata[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {inputArg1_0_tdata[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {inputArg1_0_tdata[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports inputArg1_0_tready]
set_property IOSTANDARD LVCMOS18 [get_ports inputArg1_0_tvalid]
set_property IOSTANDARD LVCMOS18 [get_ports {inputArg2_0_tdata[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {inputArg2_0_tdata[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {inputArg2_0_tdata[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {inputArg2_0_tdata[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {inputArg2_0_tdata[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {inputArg2_0_tdata[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {inputArg2_0_tdata[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {inputArg2_0_tdata[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports inputArg2_0_tready]
set_property IOSTANDARD LVCMOS18 [get_ports inputArg2_0_tvalid]
set_property IOSTANDARD LVCMOS18 [get_ports {outputArg1_0_tdata[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {outputArg1_0_tdata[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {outputArg1_0_tdata[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {outputArg1_0_tdata[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {outputArg1_0_tdata[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {outputArg1_0_tdata[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {outputArg1_0_tdata[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {outputArg1_0_tdata[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports outputArg1_0_tready]
set_property IOSTANDARD LVCMOS18 [get_ports outputArg1_0_tvalid]
set_property IOSTANDARD LVCMOS18 [get_ports rst]
