xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
xpm_fifo.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_patmos_top_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_patmos_top_0_0/sim/design_1_patmos_top_0_0.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/2985/simulation/blk_mem_gen_v8_4.v,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
lib_bmg_v1_0_rfs.vhd,vhdl,lib_bmg_v1_0_13,../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/af67/hdl/lib_bmg_v1_0_rfs.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_5,../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/276e/simulation/fifo_generator_vlog_beh.v,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_5,../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_5,../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
lib_fifo_v1_0_rfs.vhd,vhdl,lib_fifo_v1_0_14,../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
axi_ethernetlite_v3_0_vh_rfs.vhd,vhdl,axi_ethernetlite_v3_0_18,../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/cae2/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_axi_ethernetlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_ethernetlite_0_0/sim/design_1_axi_ethernetlite_0_0.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_rst_clk_wiz_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_mii2rgmii_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mii2rgmii_0_0/sim/design_1_mii2rgmii_0_0.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_clk_wiz.v,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.v,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
interrupt_control_v3_1_vh_rfs.vhd,vhdl,interrupt_control_v3_1_4,../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
axi_gpio_v2_0_vh_rfs.vhd,vhdl,axi_gpio_v2_0_22,../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../patmos_netfpga.srcs/sources_1/bd/design_1/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
