// Seed: 1899340850
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input tri id_2,
    input uwire id_3,
    input tri id_4
    , id_25,
    input tri0 id_5,
    input wire id_6,
    input tri1 id_7,
    input tri0 id_8,
    input wand id_9
    , id_26,
    input uwire id_10,
    input wand id_11,
    input supply0 id_12,
    output wire id_13,
    input tri1 id_14,
    input wand id_15,
    output supply1 id_16,
    input uwire id_17,
    output supply1 id_18,
    input supply0 id_19,
    input supply1 id_20,
    output wor id_21,
    output supply0 id_22,
    input wire id_23
);
  assign id_26 = !id_2;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output logic id_2,
    output tri id_3,
    output supply0 id_4,
    output uwire id_5
);
  always @(posedge id_0) id_2 = "";
  module_0 modCall_1 (
      id_0,
      id_5,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_5,
      id_0,
      id_5,
      id_0,
      id_0,
      id_4,
      id_5,
      id_0
  );
  logic id_7;
  wire id_8, id_9;
  assign id_2 = 1;
endmodule
