;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <27, 50
	SUB @127, 106
	CMP 100, 90
	SUB @127, 106
	SUB #7, <10
	SUB -7, <-420
	SPL 0, -202
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	SUB #12, @200
	ADD 100, 9
	SUB @127, 100
	SUB #27, 50
	ADD 270, 1
	ADD 270, 1
	CMP #0, -7
	SPL -7, @-20
	MOV -1, <-20
	SUB #0, 20
	ADD <127, 706
	SPL 12, #10
	SUB @121, 103
	SUB -7, <-420
	ADD 270, 1
	ADD 210, 60
	SUB @121, 106
	SUB 0, @42
	SUB @127, 106
	SLT 0, @42
	SUB @127, 100
	SUB 12, @10
	SPL 12, #10
	SPL <127, 106
	SPL 12, #10
	SUB @0, @2
	SUB #7, <10
	SUB #7, <10
	SUB -2, @5
	SLT 270, 1
	MOV -7, <-20
	SLT 270, 1
	ADD -700, -10
	MOV -7, <-20
	ADD -700, -10
	SPL 0, -202
