architecture sim of VGA_86_TB is

    signal clock_tb   : std_logic := '0' ; -- must be initialized to have toggleable value


  begin
  
      -- uses the clock IP
    clock_40_inst_TB : entity work.clock_40 PORT MAP (
		areset	 => reset,
		inclk0	 => clock_50_tb,
		c0	     => clock_40_tb,
		locked	 => open -- locked_sig
	);
    
    
    clock_50_tb <= not clock_50_tb after 10 ns;  -- 50 MHz

  
end architecture sim;