ARM GAS  /tmp/ccF8G8Jx.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_rcc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c"
  20              		.section	.rodata.APBAHBPrescTable,"a"
  21              		.align	2
  24              	APBAHBPrescTable:
  25 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
  25      01020304 
  25      01020304 
  25      06
  26 000d 070809   		.ascii	"\007\010\011"
  27              		.section	.text.RCC_DeInit,"ax",%progbits
  28              		.align	1
  29              		.global	RCC_DeInit
  30              		.syntax unified
  31              		.thumb
  32              		.thumb_func
  34              	RCC_DeInit:
  35              	.LFB110:
   1:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
   2:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
   3:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @file    stm32f4xx_rcc.c
   4:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @author  MCD Application Team
   5:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @version V1.0.2
   6:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @date    05-March-2012
   7:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          functionalities of the Reset and clock control (RCC) peripheral:
   9:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Internal/external clocks, PLL, CSS and MCO configuration
  10:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - System, AHB and APB busses clocks configuration
  11:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Peripheral clocks configuration
  12:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Interrupts and flags management
  13:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  14:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  @verbatim
  15:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               
  16:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          ===================================================================
  17:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                               RCC specific features
  18:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          ===================================================================
  19:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
  20:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          After reset the device is running from Internal High Speed oscillator 
  21:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache 
  22:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          and I-Cache are disabled, and all peripherals are off except internal
ARM GAS  /tmp/ccF8G8Jx.s 			page 2


  23:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          SRAM, Flash and JTAG.
  24:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  25:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             all peripherals mapped on these busses are running at HSI speed.
  26:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *       	  - The clock for all peripherals is switched off, except the SRAM and FLASH.
  27:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - All GPIOs are in input floating state, except the JTAG pins which
  28:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             are assigned to be used for debug purpose.
  29:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
  30:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          Once the device started from reset, the user application has to:        
  31:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the clock source to be used to drive the System clock
  32:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             (if the application needs higher frequency/performance)
  33:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the System clock frequency and Flash settings  
  34:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the AHB and APB busses prescalers
  35:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Enable the clock for the peripheral(s) to be used
  36:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the clock source(s) for peripherals which clocks are not
  37:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)      
  38:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                        
  39:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  @endverbatim
  40:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
  41:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  42:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @attention
  43:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  44:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  45:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  46:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  47:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * You may not use this file except in compliance with the License.
  48:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * You may obtain a copy of the License at:
  49:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  50:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  51:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  52:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * Unless required by applicable law or agreed to in writing, software 
  53:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  54:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  55:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * See the License for the specific language governing permissions and
  56:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * limitations under the License.
  57:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  58:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  59:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  60:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  61:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Includes ------------------------------------------------------------------*/
  62:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #include "stm32f4xx_rcc.h"
  63:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  64:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  65:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  66:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  67:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  68:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC 
  69:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief RCC driver modules
  70:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  71:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
  72:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  73:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  74:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private define ------------------------------------------------------------*/
  75:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  76:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  77:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CR Register ---*/
  78:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of HSION bit */
  79:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
ARM GAS  /tmp/ccF8G8Jx.s 			page 3


  80:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define HSION_BitNumber           0x00
  81:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  82:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of CSSON bit */
  83:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSSON_BitNumber           0x13
  84:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  85:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLON bit */
  86:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLON_BitNumber           0x18
  87:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  88:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLI2SON bit */
  89:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLI2SON_BitNumber        0x1A
  90:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLI2SON_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))
  91:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  92:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CFGR Register ---*/
  93:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of I2SSRC bit */
  94:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x08)
  95:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define I2SSRC_BitNumber          0x17
  96:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_I2SSRC_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (I2SSRC_BitNumber * 4))
  97:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  98:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- BDCR Register ---*/
  99:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of RTCEN bit */
 100:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x70)
 101:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RTCEN_BitNumber           0x0F
 102:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
 103:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of BDRST bit */
 104:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDRST_BitNumber           0x10
 105:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
 106:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CSR Register ---*/
 107:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of LSION bit */
 108:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x74)
 109:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define LSION_BitNumber           0x00
 110:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 111:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 112:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CFGR register bit mask */
 113:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO2_RESET_MASK      ((uint32_t)0x07FFFFFF)
 114:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO1_RESET_MASK      ((uint32_t)0xF89FFFFF)
 115:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 116:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* RCC Flag Mask */
 117:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define FLAG_MASK                 ((uint8_t)0x1F)
 118:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 119:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CR register byte 3 (Bits[23:16]) base address */
 120:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_BYTE3_ADDRESS          ((uint32_t)0x40023802)
 121:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 122:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 123:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x01))
 124:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 125:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 126:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x02))
 127:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 128:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* BDCR register base address */
 129:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 130:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 131:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private macro -------------------------------------------------------------*/
 132:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private variables ---------------------------------------------------------*/
 133:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 134:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 135:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 136:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private functions ---------------------------------------------------------*/
ARM GAS  /tmp/ccF8G8Jx.s 			page 4


 137:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 138:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Private_Functions
 139:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 140:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
 141:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 142:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group1 Internal and external clocks, PLL, CSS and MCO configuration functions
 143:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Internal and external clocks, PLL, CSS and MCO configuration functions 
 144:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 145:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 146:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 147:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       Internal/external clocks, PLL, CSS and MCO configuration functions
 148:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 149:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 150:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the internal/external clocks,
 151:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   PLLs, CSS and MCO pins.
 152:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 153:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 154:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      the PLL as System clock source.
 155:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 156:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 157:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock source.
 158:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 159:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   3. HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 160:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      through the PLL as System clock source. Can be used also as RTC clock source.
 161:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 162:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   4. LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 163:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 164:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   5. PLL (clocked by HSI or HSE), featuring two different output clocks:
 165:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       - The first output is used to generate the high speed system clock (up to 168 MHz)
 166:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       - The second output is used to generate the clock for the USB OTG FS (48 MHz),
 167:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 168:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 169:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   6. PLLI2S (clocked by HSI or HSE), used to generate an accurate clock to achieve 
 170:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      high-quality audio performance on the I2S interface.
 171:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 172:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   7. CSS (Clock security system), once enable and if a HSE clock failure occurs 
 173:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      (HSE used directly or through PLL as System clock source), the System clock
 174:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      is automatically switched to HSI and an interrupt is generated if enabled. 
 175:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) 
 176:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      exception vector.   
 177:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 178:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   8. MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 179:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PA8 pin.
 180:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 181:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   9. MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 182:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PC9 pin.
 183:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 184:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 185:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 186:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 187:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 188:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 189:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 190:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 191:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSI ON and used as system clock source
 192:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSE, PLL and PLLI2S OFF
 193:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
ARM GAS  /tmp/ccF8G8Jx.s 			page 5


 194:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 195:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - All interrupts disabled
 196:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function doesn't modify the configuration of the
 197:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - Peripheral clocks
 198:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - LSI, LSE and RTC clocks 
 199:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 200:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 201:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 202:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DeInit(void)
 203:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
  36              		.loc 1 203 1
  37              		.cfi_startproc
  38              		@ args = 0, pretend = 0, frame = 0
  39              		@ frame_needed = 1, uses_anonymous_args = 0
  40              		@ link register save eliminated.
  41 0000 80B4     		push	{r7}
  42              	.LCFI0:
  43              		.cfi_def_cfa_offset 4
  44              		.cfi_offset 7, -4
  45 0002 00AF     		add	r7, sp, #0
  46              	.LCFI1:
  47              		.cfi_def_cfa_register 7
 204:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HSION bit */
 205:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  48              		.loc 1 205 6
  49 0004 104B     		ldr	r3, .L2
  50 0006 1B68     		ldr	r3, [r3]
  51 0008 0F4A     		ldr	r2, .L2
  52              		.loc 1 205 11
  53 000a 43F00103 		orr	r3, r3, #1
  54 000e 1360     		str	r3, [r2]
 206:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 207:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset CFGR register */
 208:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = 0x00000000;
  55              		.loc 1 208 6
  56 0010 0D4B     		ldr	r3, .L2
  57              		.loc 1 208 13
  58 0012 0022     		movs	r2, #0
  59 0014 9A60     		str	r2, [r3, #8]
 209:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 210:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 211:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  60              		.loc 1 211 6
  61 0016 0C4B     		ldr	r3, .L2
  62 0018 1B68     		ldr	r3, [r3]
  63 001a 0B4A     		ldr	r2, .L2
  64              		.loc 1 211 11
  65 001c 23F08473 		bic	r3, r3, #17301504
  66 0020 23F48033 		bic	r3, r3, #65536
  67 0024 1360     		str	r3, [r2]
 212:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 213:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset PLLCFGR register */
 214:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = 0x24003010;
  68              		.loc 1 214 6
  69 0026 084B     		ldr	r3, .L2
  70              		.loc 1 214 16
  71 0028 084A     		ldr	r2, .L2+4
ARM GAS  /tmp/ccF8G8Jx.s 			page 6


  72 002a 5A60     		str	r2, [r3, #4]
 215:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 216:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEBYP bit */
 217:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  73              		.loc 1 217 6
  74 002c 064B     		ldr	r3, .L2
  75 002e 1B68     		ldr	r3, [r3]
  76 0030 054A     		ldr	r2, .L2
  77              		.loc 1 217 11
  78 0032 23F48023 		bic	r3, r3, #262144
  79 0036 1360     		str	r3, [r2]
 218:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 219:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Disable all interrupts */
 220:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CIR = 0x00000000;
  80              		.loc 1 220 6
  81 0038 034B     		ldr	r3, .L2
  82              		.loc 1 220 12
  83 003a 0022     		movs	r2, #0
  84 003c DA60     		str	r2, [r3, #12]
 221:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
  85              		.loc 1 221 1
  86 003e 00BF     		nop
  87 0040 BD46     		mov	sp, r7
  88              	.LCFI2:
  89              		.cfi_def_cfa_register 13
  90              		@ sp needed
  91 0042 5DF8047B 		ldr	r7, [sp], #4
  92              	.LCFI3:
  93              		.cfi_restore 7
  94              		.cfi_def_cfa_offset 0
  95 0046 7047     		bx	lr
  96              	.L3:
  97              		.align	2
  98              	.L2:
  99 0048 00380240 		.word	1073887232
 100 004c 10300024 		.word	603992080
 101              		.cfi_endproc
 102              	.LFE110:
 104              		.section	.text.RCC_HSEConfig,"ax",%progbits
 105              		.align	1
 106              		.global	RCC_HSEConfig
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 111              	RCC_HSEConfig:
 112              	.LFB111:
 222:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 223:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 224:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 225:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
 226:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on HSERDY flag to be set indicating that HSE clock
 227:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the PLL and/or system clock.
 228:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSE state can not be changed if it is used directly or through the
 229:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLL as system clock. In this case, you have to select another source
 230:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the system clock then change the HSE state (ex. disable it).
 231:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.  
 232:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function reset the CSSON bit, so if the Clock security system(CSS)
ARM GAS  /tmp/ccF8G8Jx.s 			page 7


 233:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         was previously enabled you have to enable it again after calling this
 234:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         function.    
 235:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 236:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 237:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
 238:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 HSE oscillator clock cycles.
 239:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_ON: turn ON the HSE oscillator
 240:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 241:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 242:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 243:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSEConfig(uint8_t RCC_HSE)
 244:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 113              		.loc 1 244 1
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 8
 116              		@ frame_needed = 1, uses_anonymous_args = 0
 117              		@ link register save eliminated.
 118 0000 80B4     		push	{r7}
 119              	.LCFI4:
 120              		.cfi_def_cfa_offset 4
 121              		.cfi_offset 7, -4
 122 0002 83B0     		sub	sp, sp, #12
 123              	.LCFI5:
 124              		.cfi_def_cfa_offset 16
 125 0004 00AF     		add	r7, sp, #0
 126              	.LCFI6:
 127              		.cfi_def_cfa_register 7
 128 0006 0346     		mov	r3, r0
 129 0008 FB71     		strb	r3, [r7, #7]
 245:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 246:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 247:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 248:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 249:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 130              		.loc 1 249 3
 131 000a 064B     		ldr	r3, .L5
 132              		.loc 1 249 38
 133 000c 0022     		movs	r2, #0
 134 000e 1A70     		strb	r2, [r3]
 250:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 251:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the new HSE configuration -------------------------------------------*/
 252:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 135              		.loc 1 252 3
 136 0010 044A     		ldr	r2, .L5
 137              		.loc 1 252 38
 138 0012 FB79     		ldrb	r3, [r7, #7]
 139 0014 1370     		strb	r3, [r2]
 253:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 140              		.loc 1 253 1
 141 0016 00BF     		nop
 142 0018 0C37     		adds	r7, r7, #12
 143              	.LCFI7:
 144              		.cfi_def_cfa_offset 4
 145 001a BD46     		mov	sp, r7
 146              	.LCFI8:
 147              		.cfi_def_cfa_register 13
 148              		@ sp needed
ARM GAS  /tmp/ccF8G8Jx.s 			page 8


 149 001c 5DF8047B 		ldr	r7, [sp], #4
 150              	.LCFI9:
 151              		.cfi_restore 7
 152              		.cfi_def_cfa_offset 0
 153 0020 7047     		bx	lr
 154              	.L6:
 155 0022 00BF     		.align	2
 156              	.L5:
 157 0024 02380240 		.word	1073887234
 158              		.cfi_endproc
 159              	.LFE111:
 161              		.section	.text.RCC_WaitForHSEStartUp,"ax",%progbits
 162              		.align	1
 163              		.global	RCC_WaitForHSEStartUp
 164              		.syntax unified
 165              		.thumb
 166              		.thumb_func
 168              	RCC_WaitForHSEStartUp:
 169              	.LFB112:
 254:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 255:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 256:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Waits for HSE start-up.
 257:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This functions waits on HSERDY flag to be set and return SUCCESS if 
 258:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this flag is set, otherwise returns ERROR if the timeout is reached 
 259:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and this flag is not set. The timeout value is defined by the constant
 260:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         HSE_STARTUP_TIMEOUT in stm32f4xx.h file. You can tailor it depending
 261:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the HSE crystal used in your application. 
 262:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 263:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval An ErrorStatus enumeration value:
 264:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - SUCCESS: HSE oscillator is stable and ready to use
 265:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - ERROR: HSE oscillator not yet ready
 266:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 267:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 268:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 170              		.loc 1 268 1
 171              		.cfi_startproc
 172              		@ args = 0, pretend = 0, frame = 8
 173              		@ frame_needed = 1, uses_anonymous_args = 0
 174 0000 80B5     		push	{r7, lr}
 175              	.LCFI10:
 176              		.cfi_def_cfa_offset 8
 177              		.cfi_offset 7, -8
 178              		.cfi_offset 14, -4
 179 0002 82B0     		sub	sp, sp, #8
 180              	.LCFI11:
 181              		.cfi_def_cfa_offset 16
 182 0004 00AF     		add	r7, sp, #0
 183              	.LCFI12:
 184              		.cfi_def_cfa_register 7
 269:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 185              		.loc 1 269 17
 186 0006 0023     		movs	r3, #0
 187 0008 3B60     		str	r3, [r7]
 270:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 188              		.loc 1 270 15
 189 000a 0023     		movs	r3, #0
 190 000c FB71     		strb	r3, [r7, #7]
ARM GAS  /tmp/ccF8G8Jx.s 			page 9


 271:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus hsestatus = RESET;
 191              		.loc 1 271 14
 192 000e 0023     		movs	r3, #0
 193 0010 BB71     		strb	r3, [r7, #6]
 194              	.L9:
 272:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 273:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   do
 274:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 275:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 195              		.loc 1 275 17
 196 0012 3120     		movs	r0, #49
 197 0014 FFF7FEFF 		bl	RCC_GetFlagStatus
 198 0018 0346     		mov	r3, r0
 199 001a BB71     		strb	r3, [r7, #6]
 276:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     startupcounter++;
 200              		.loc 1 276 19
 201 001c 3B68     		ldr	r3, [r7]
 202 001e 0133     		adds	r3, r3, #1
 203 0020 3B60     		str	r3, [r7]
 277:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 204              		.loc 1 277 27 discriminator 2
 205 0022 3B68     		ldr	r3, [r7]
 206              		.loc 1 277 51 discriminator 2
 207 0024 B3F5A06F 		cmp	r3, #1280
 208 0028 02D0     		beq	.L8
 209              		.loc 1 277 51 is_stmt 0 discriminator 1
 210 002a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 211 002c 002B     		cmp	r3, #0
 212 002e F0D0     		beq	.L9
 213              	.L8:
 278:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 279:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 214              		.loc 1 279 7 is_stmt 1
 215 0030 3120     		movs	r0, #49
 216 0032 FFF7FEFF 		bl	RCC_GetFlagStatus
 217 0036 0346     		mov	r3, r0
 218              		.loc 1 279 6 discriminator 1
 219 0038 002B     		cmp	r3, #0
 220 003a 02D0     		beq	.L10
 280:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 281:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = SUCCESS;
 221              		.loc 1 281 12
 222 003c 0123     		movs	r3, #1
 223 003e FB71     		strb	r3, [r7, #7]
 224 0040 01E0     		b	.L11
 225              	.L10:
 282:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 283:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
 284:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 285:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = ERROR;
 226              		.loc 1 285 12
 227 0042 0023     		movs	r3, #0
 228 0044 FB71     		strb	r3, [r7, #7]
 229              	.L11:
 286:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 287:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return (status);
 230              		.loc 1 287 10
ARM GAS  /tmp/ccF8G8Jx.s 			page 10


 231 0046 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 288:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 232              		.loc 1 288 1
 233 0048 1846     		mov	r0, r3
 234 004a 0837     		adds	r7, r7, #8
 235              	.LCFI13:
 236              		.cfi_def_cfa_offset 8
 237 004c BD46     		mov	sp, r7
 238              	.LCFI14:
 239              		.cfi_def_cfa_register 13
 240              		@ sp needed
 241 004e 80BD     		pop	{r7, pc}
 242              		.cfi_endproc
 243              	.LFE112:
 245              		.section	.text.RCC_AdjustHSICalibrationValue,"ax",%progbits
 246              		.align	1
 247              		.global	RCC_AdjustHSICalibrationValue
 248              		.syntax unified
 249              		.thumb
 250              		.thumb_func
 252              	RCC_AdjustHSICalibrationValue:
 253              	.LFB113:
 289:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 290:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 291:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 292:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The calibration is used to compensate for the variations in voltage
 293:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and temperature that influence the frequency of the internal HSI RC.
 294:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 295:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 0 and 0x1F.
 296:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 297:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 298:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 299:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 254              		.loc 1 299 1
 255              		.cfi_startproc
 256              		@ args = 0, pretend = 0, frame = 16
 257              		@ frame_needed = 1, uses_anonymous_args = 0
 258              		@ link register save eliminated.
 259 0000 80B4     		push	{r7}
 260              	.LCFI15:
 261              		.cfi_def_cfa_offset 4
 262              		.cfi_offset 7, -4
 263 0002 85B0     		sub	sp, sp, #20
 264              	.LCFI16:
 265              		.cfi_def_cfa_offset 24
 266 0004 00AF     		add	r7, sp, #0
 267              	.LCFI17:
 268              		.cfi_def_cfa_register 7
 269 0006 0346     		mov	r3, r0
 270 0008 FB71     		strb	r3, [r7, #7]
 300:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 271              		.loc 1 300 12
 272 000a 0023     		movs	r3, #0
 273 000c FB60     		str	r3, [r7, #12]
 301:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 302:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 303:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
ARM GAS  /tmp/ccF8G8Jx.s 			page 11


 304:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CR;
 274              		.loc 1 304 15
 275 000e 0A4B     		ldr	r3, .L14
 276              		.loc 1 304 10
 277 0010 1B68     		ldr	r3, [r3]
 278 0012 FB60     		str	r3, [r7, #12]
 305:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 306:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 307:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CR_HSITRIM;
 279              		.loc 1 307 10
 280 0014 FB68     		ldr	r3, [r7, #12]
 281 0016 23F0F803 		bic	r3, r3, #248
 282 001a FB60     		str	r3, [r7, #12]
 308:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 309:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 310:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 283              		.loc 1 310 13
 284 001c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 285              		.loc 1 310 43
 286 001e DB00     		lsls	r3, r3, #3
 287              		.loc 1 310 10
 288 0020 FA68     		ldr	r2, [r7, #12]
 289 0022 1343     		orrs	r3, r3, r2
 290 0024 FB60     		str	r3, [r7, #12]
 311:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 312:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 313:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR = tmpreg;
 291              		.loc 1 313 6
 292 0026 044A     		ldr	r2, .L14
 293              		.loc 1 313 11
 294 0028 FB68     		ldr	r3, [r7, #12]
 295 002a 1360     		str	r3, [r2]
 314:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 296              		.loc 1 314 1
 297 002c 00BF     		nop
 298 002e 1437     		adds	r7, r7, #20
 299              	.LCFI18:
 300              		.cfi_def_cfa_offset 4
 301 0030 BD46     		mov	sp, r7
 302              	.LCFI19:
 303              		.cfi_def_cfa_register 13
 304              		@ sp needed
 305 0032 5DF8047B 		ldr	r7, [sp], #4
 306              	.LCFI20:
 307              		.cfi_restore 7
 308              		.cfi_def_cfa_offset 0
 309 0036 7047     		bx	lr
 310              	.L15:
 311              		.align	2
 312              	.L14:
 313 0038 00380240 		.word	1073887232
 314              		.cfi_endproc
 315              	.LFE113:
 317              		.section	.text.RCC_HSICmd,"ax",%progbits
 318              		.align	1
 319              		.global	RCC_HSICmd
 320              		.syntax unified
ARM GAS  /tmp/ccF8G8Jx.s 			page 12


 321              		.thumb
 322              		.thumb_func
 324              	RCC_HSICmd:
 325              	.LFB114:
 315:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 316:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 317:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 318:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
 319:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         It is used (enabled by hardware) as system clock source after startup
 320:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         from Reset, wakeup from STOP and STANDBY mode, or in case of failure
 321:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the HSE used directly or indirectly as system clock (if the Clock
 322:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Security System CSS is enabled).             
 323:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSI can not be stopped if it is used as system clock source. In this case,
 324:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         you have to select another source of the system clock then stop the HSI.  
 325:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSI, the application software should wait on HSIRDY
 326:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         flag to be set indicating that HSI clock is stable and can be used as
 327:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         system clock source.  
 328:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the HSI.
 329:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 330:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
 331:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles.  
 332:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 333:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 334:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 335:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 326              		.loc 1 335 1
 327              		.cfi_startproc
 328              		@ args = 0, pretend = 0, frame = 8
 329              		@ frame_needed = 1, uses_anonymous_args = 0
 330              		@ link register save eliminated.
 331 0000 80B4     		push	{r7}
 332              	.LCFI21:
 333              		.cfi_def_cfa_offset 4
 334              		.cfi_offset 7, -4
 335 0002 83B0     		sub	sp, sp, #12
 336              	.LCFI22:
 337              		.cfi_def_cfa_offset 16
 338 0004 00AF     		add	r7, sp, #0
 339              	.LCFI23:
 340              		.cfi_def_cfa_register 7
 341 0006 0346     		mov	r3, r0
 342 0008 FB71     		strb	r3, [r7, #7]
 336:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 337:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 338:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 339:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 343              		.loc 1 339 3
 344 000a 044A     		ldr	r2, .L17
 345              		.loc 1 339 36
 346 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 347              		.loc 1 339 34
 348 000e 1360     		str	r3, [r2]
 340:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 349              		.loc 1 340 1
 350 0010 00BF     		nop
 351 0012 0C37     		adds	r7, r7, #12
 352              	.LCFI24:
ARM GAS  /tmp/ccF8G8Jx.s 			page 13


 353              		.cfi_def_cfa_offset 4
 354 0014 BD46     		mov	sp, r7
 355              	.LCFI25:
 356              		.cfi_def_cfa_register 13
 357              		@ sp needed
 358 0016 5DF8047B 		ldr	r7, [sp], #4
 359              	.LCFI26:
 360              		.cfi_restore 7
 361              		.cfi_def_cfa_offset 0
 362 001a 7047     		bx	lr
 363              	.L18:
 364              		.align	2
 365              	.L17:
 366 001c 00004742 		.word	1111949312
 367              		.cfi_endproc
 368              	.LFE114:
 370              		.section	.text.RCC_LSEConfig,"ax",%progbits
 371              		.align	1
 372              		.global	RCC_LSEConfig
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 377              	RCC_LSEConfig:
 378              	.LFB115:
 341:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 342:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 343:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 344:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the LSE is in the Backup domain and write access is denied to
 345:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this domain after reset, you have to enable write access using 
 346:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PWR_BackupAccessCmd(ENABLE) function before to configure the LSE
 347:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (to be done once after reset).  
 348:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application
 349:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on LSERDY flag to be set indicating that LSE clock
 350:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the RTC.
 351:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 352:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 353:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
 354:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 LSE oscillator clock cycles.
 355:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_ON: turn ON the LSE oscillator
 356:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 357:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 358:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 359:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 360:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 379              		.loc 1 360 1
 380              		.cfi_startproc
 381              		@ args = 0, pretend = 0, frame = 8
 382              		@ frame_needed = 1, uses_anonymous_args = 0
 383              		@ link register save eliminated.
 384 0000 80B4     		push	{r7}
 385              	.LCFI27:
 386              		.cfi_def_cfa_offset 4
 387              		.cfi_offset 7, -4
 388 0002 83B0     		sub	sp, sp, #12
 389              	.LCFI28:
 390              		.cfi_def_cfa_offset 16
 391 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccF8G8Jx.s 			page 14


 392              	.LCFI29:
 393              		.cfi_def_cfa_register 7
 394 0006 0346     		mov	r3, r0
 395 0008 FB71     		strb	r3, [r7, #7]
 361:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 362:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 363:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 364:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 365:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON bit */
 366:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 396              		.loc 1 366 3
 397 000a 0D4B     		ldr	r3, .L24
 398              		.loc 1 366 34
 399 000c 0022     		movs	r2, #0
 400 000e 1A70     		strb	r2, [r3]
 367:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 368:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEBYP bit */
 369:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 401              		.loc 1 369 3
 402 0010 0B4B     		ldr	r3, .L24
 403              		.loc 1 369 34
 404 0012 0022     		movs	r2, #0
 405 0014 1A70     		strb	r2, [r3]
 370:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 371:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 372:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (RCC_LSE)
 406              		.loc 1 372 3
 407 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 408 0018 012B     		cmp	r3, #1
 409 001a 02D0     		beq	.L20
 410 001c 042B     		cmp	r3, #4
 411 001e 04D0     		beq	.L21
 373:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 374:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_ON:
 375:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEON bit */
 376:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 377:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 378:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_Bypass:
 379:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEBYP and LSEON bits */
 380:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 381:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 382:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 383:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 412              		.loc 1 383 7
 413 0020 07E0     		b	.L23
 414              	.L20:
 376:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 415              		.loc 1 376 7
 416 0022 074B     		ldr	r3, .L24
 376:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 417              		.loc 1 376 38
 418 0024 0122     		movs	r2, #1
 419 0026 1A70     		strb	r2, [r3]
 377:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_Bypass:
 420              		.loc 1 377 7
 421 0028 03E0     		b	.L23
 422              	.L21:
ARM GAS  /tmp/ccF8G8Jx.s 			page 15


 380:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 423              		.loc 1 380 7
 424 002a 054B     		ldr	r3, .L24
 380:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 425              		.loc 1 380 38
 426 002c 0522     		movs	r2, #5
 427 002e 1A70     		strb	r2, [r3]
 381:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 428              		.loc 1 381 7
 429 0030 00BF     		nop
 430              	.L23:
 384:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 385:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 431              		.loc 1 385 1
 432 0032 00BF     		nop
 433 0034 0C37     		adds	r7, r7, #12
 434              	.LCFI30:
 435              		.cfi_def_cfa_offset 4
 436 0036 BD46     		mov	sp, r7
 437              	.LCFI31:
 438              		.cfi_def_cfa_register 13
 439              		@ sp needed
 440 0038 5DF8047B 		ldr	r7, [sp], #4
 441              	.LCFI32:
 442              		.cfi_restore 7
 443              		.cfi_def_cfa_offset 0
 444 003c 7047     		bx	lr
 445              	.L25:
 446 003e 00BF     		.align	2
 447              	.L24:
 448 0040 70380240 		.word	1073887344
 449              		.cfi_endproc
 450              	.LFE115:
 452              		.section	.text.RCC_LSICmd,"ax",%progbits
 453              		.align	1
 454              		.global	RCC_LSICmd
 455              		.syntax unified
 456              		.thumb
 457              		.thumb_func
 459              	RCC_LSICmd:
 460              	.LFB116:
 386:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 387:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 388:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 389:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSI, the application software should wait on 
 390:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         LSIRDY flag to be set indicating that LSI clock is stable and can
 391:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used to clock the IWDG and/or the RTC.
 392:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.  
 393:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the LSI.
 394:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 395:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
 396:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles. 
 397:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 398:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 399:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 400:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 461              		.loc 1 400 1
ARM GAS  /tmp/ccF8G8Jx.s 			page 16


 462              		.cfi_startproc
 463              		@ args = 0, pretend = 0, frame = 8
 464              		@ frame_needed = 1, uses_anonymous_args = 0
 465              		@ link register save eliminated.
 466 0000 80B4     		push	{r7}
 467              	.LCFI33:
 468              		.cfi_def_cfa_offset 4
 469              		.cfi_offset 7, -4
 470 0002 83B0     		sub	sp, sp, #12
 471              	.LCFI34:
 472              		.cfi_def_cfa_offset 16
 473 0004 00AF     		add	r7, sp, #0
 474              	.LCFI35:
 475              		.cfi_def_cfa_register 7
 476 0006 0346     		mov	r3, r0
 477 0008 FB71     		strb	r3, [r7, #7]
 401:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 402:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 403:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 404:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 478              		.loc 1 404 3
 479 000a 044A     		ldr	r2, .L27
 480              		.loc 1 404 37
 481 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 482              		.loc 1 404 35
 483 000e 1360     		str	r3, [r2]
 405:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 484              		.loc 1 405 1
 485 0010 00BF     		nop
 486 0012 0C37     		adds	r7, r7, #12
 487              	.LCFI36:
 488              		.cfi_def_cfa_offset 4
 489 0014 BD46     		mov	sp, r7
 490              	.LCFI37:
 491              		.cfi_def_cfa_register 13
 492              		@ sp needed
 493 0016 5DF8047B 		ldr	r7, [sp], #4
 494              	.LCFI38:
 495              		.cfi_restore 7
 496              		.cfi_def_cfa_offset 0
 497 001a 7047     		bx	lr
 498              	.L28:
 499              		.align	2
 500              	.L27:
 501 001c 800E4742 		.word	1111953024
 502              		.cfi_endproc
 503              	.LFE116:
 505              		.section	.text.RCC_PLLConfig,"ax",%progbits
 506              		.align	1
 507              		.global	RCC_PLLConfig
 508              		.syntax unified
 509              		.thumb
 510              		.thumb_func
 512              	RCC_PLLConfig:
 513              	.LFB117:
 406:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 407:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
ARM GAS  /tmp/ccF8G8Jx.s 			page 17


 408:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the main PLL clock source, multiplication and division factors.
 409:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the main PLL is disabled.
 410:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 411:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 412:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 413:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
 414:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry
 415:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
 416:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 417:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLM: specifies the division factor for PLL VCO input clock
 418:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 0 and 63.
 419:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
 420:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 421:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLL jitter.
 422:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 423:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLN: specifies the multiplication factor for PLL VCO output clock
 424:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 425:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLN parameter correctly to ensure that the VCO
 426:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 427:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 428:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLP: specifies the division factor for main system clock (SYSCLK)
 429:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 430:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on
 431:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the System clock frequency.
 432:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 433:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks
 434:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 4 and 15.
 435:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the USB OTG FS is used in your application, you have to set the
 436:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
 437:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
 438:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         correctly.
 439:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 440:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 441:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 442:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PL
 443:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 514              		.loc 1 443 1
 515              		.cfi_startproc
 516              		@ args = 4, pretend = 0, frame = 16
 517              		@ frame_needed = 1, uses_anonymous_args = 0
 518              		@ link register save eliminated.
 519 0000 80B4     		push	{r7}
 520              	.LCFI39:
 521              		.cfi_def_cfa_offset 4
 522              		.cfi_offset 7, -4
 523 0002 85B0     		sub	sp, sp, #20
 524              	.LCFI40:
 525              		.cfi_def_cfa_offset 24
 526 0004 00AF     		add	r7, sp, #0
 527              	.LCFI41:
 528              		.cfi_def_cfa_register 7
 529 0006 F860     		str	r0, [r7, #12]
 530 0008 B960     		str	r1, [r7, #8]
 531 000a 7A60     		str	r2, [r7, #4]
 532 000c 3B60     		str	r3, [r7]
 444:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 445:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
ARM GAS  /tmp/ccF8G8Jx.s 			page 18


 446:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLM_VALUE(PLLM));
 447:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLN));
 448:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLP_VALUE(PLLP));
 449:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
 450:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 451:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 533              		.loc 1 451 31
 534 000e 7B68     		ldr	r3, [r7, #4]
 535 0010 9A01     		lsls	r2, r3, #6
 536              		.loc 1 451 23
 537 0012 BB68     		ldr	r3, [r7, #8]
 538 0014 1A43     		orrs	r2, r2, r3
 539              		.loc 1 451 47
 540 0016 3B68     		ldr	r3, [r7]
 541 0018 5B08     		lsrs	r3, r3, #1
 542              		.loc 1 451 53
 543 001a 013B     		subs	r3, r3, #1
 544              		.loc 1 451 57
 545 001c 1B04     		lsls	r3, r3, #16
 546              		.loc 1 451 37
 547 001e 1A43     		orrs	r2, r2, r3
 548              		.loc 1 451 64
 549 0020 FB68     		ldr	r3, [r7, #12]
 550 0022 1A43     		orrs	r2, r2, r3
 452:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                  (PLLQ << 24);
 551              		.loc 1 452 24
 552 0024 BB69     		ldr	r3, [r7, #24]
 553 0026 1B06     		lsls	r3, r3, #24
 451:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                  (PLLQ << 24);
 554              		.loc 1 451 6
 555 0028 0449     		ldr	r1, .L30
 451:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                  (PLLQ << 24);
 556              		.loc 1 451 82
 557 002a 1343     		orrs	r3, r3, r2
 451:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                  (PLLQ << 24);
 558              		.loc 1 451 16
 559 002c 4B60     		str	r3, [r1, #4]
 453:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 560              		.loc 1 453 1
 561 002e 00BF     		nop
 562 0030 1437     		adds	r7, r7, #20
 563              	.LCFI42:
 564              		.cfi_def_cfa_offset 4
 565 0032 BD46     		mov	sp, r7
 566              	.LCFI43:
 567              		.cfi_def_cfa_register 13
 568              		@ sp needed
 569 0034 5DF8047B 		ldr	r7, [sp], #4
 570              	.LCFI44:
 571              		.cfi_restore 7
 572              		.cfi_def_cfa_offset 0
 573 0038 7047     		bx	lr
 574              	.L31:
 575 003a 00BF     		.align	2
 576              	.L30:
 577 003c 00380240 		.word	1073887232
 578              		.cfi_endproc
ARM GAS  /tmp/ccF8G8Jx.s 			page 19


 579              	.LFE117:
 581              		.section	.text.RCC_PLLCmd,"ax",%progbits
 582              		.align	1
 583              		.global	RCC_PLLCmd
 584              		.syntax unified
 585              		.thumb
 586              		.thumb_func
 588              	RCC_PLLCmd:
 589              	.LFB118:
 454:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 455:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 456:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the main PLL.
 457:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the main PLL, the application software should wait on 
 458:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLRDY flag to be set indicating that PLL clock is stable and can
 459:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used as system clock source.
 460:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL can not be disabled if it is used as system clock source
 461:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
 462:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
 463:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 464:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 465:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 466:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 590              		.loc 1 466 1
 591              		.cfi_startproc
 592              		@ args = 0, pretend = 0, frame = 8
 593              		@ frame_needed = 1, uses_anonymous_args = 0
 594              		@ link register save eliminated.
 595 0000 80B4     		push	{r7}
 596              	.LCFI45:
 597              		.cfi_def_cfa_offset 4
 598              		.cfi_offset 7, -4
 599 0002 83B0     		sub	sp, sp, #12
 600              	.LCFI46:
 601              		.cfi_def_cfa_offset 16
 602 0004 00AF     		add	r7, sp, #0
 603              	.LCFI47:
 604              		.cfi_def_cfa_register 7
 605 0006 0346     		mov	r3, r0
 606 0008 FB71     		strb	r3, [r7, #7]
 467:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 468:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 469:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 607              		.loc 1 469 3
 608 000a 044A     		ldr	r2, .L33
 609              		.loc 1 469 36
 610 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 611              		.loc 1 469 34
 612 000e 1360     		str	r3, [r2]
 470:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 613              		.loc 1 470 1
 614 0010 00BF     		nop
 615 0012 0C37     		adds	r7, r7, #12
 616              	.LCFI48:
 617              		.cfi_def_cfa_offset 4
 618 0014 BD46     		mov	sp, r7
 619              	.LCFI49:
 620              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccF8G8Jx.s 			page 20


 621              		@ sp needed
 622 0016 5DF8047B 		ldr	r7, [sp], #4
 623              	.LCFI50:
 624              		.cfi_restore 7
 625              		.cfi_def_cfa_offset 0
 626 001a 7047     		bx	lr
 627              	.L34:
 628              		.align	2
 629              	.L33:
 630 001c 60004742 		.word	1111949408
 631              		.cfi_endproc
 632              	.LFE118:
 634              		.section	.text.RCC_PLLI2SConfig,"ax",%progbits
 635              		.align	1
 636              		.global	RCC_PLLI2SConfig
 637              		.syntax unified
 638              		.thumb
 639              		.thumb_func
 641              	RCC_PLLI2SConfig:
 642              	.LFB119:
 471:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 472:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 473:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 474:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 475:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 476:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 477:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 478:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             
 479:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 480:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 481:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 482:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 483:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 484:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 485:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 486:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 487:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 488:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 489:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 490:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 491:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
 492:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 643              		.loc 1 492 1
 644              		.cfi_startproc
 645              		@ args = 0, pretend = 0, frame = 8
 646              		@ frame_needed = 1, uses_anonymous_args = 0
 647              		@ link register save eliminated.
 648 0000 80B4     		push	{r7}
 649              	.LCFI51:
 650              		.cfi_def_cfa_offset 4
 651              		.cfi_offset 7, -4
 652 0002 83B0     		sub	sp, sp, #12
 653              	.LCFI52:
 654              		.cfi_def_cfa_offset 16
 655 0004 00AF     		add	r7, sp, #0
 656              	.LCFI53:
 657              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccF8G8Jx.s 			page 21


 658 0006 7860     		str	r0, [r7, #4]
 659 0008 3960     		str	r1, [r7]
 493:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 494:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 495:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 496:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 497:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 660              		.loc 1 497 30
 661 000a 7B68     		ldr	r3, [r7, #4]
 662 000c 9A01     		lsls	r2, r3, #6
 663              		.loc 1 497 47
 664 000e 3B68     		ldr	r3, [r7]
 665 0010 1B07     		lsls	r3, r3, #28
 666              		.loc 1 497 6
 667 0012 0549     		ldr	r1, .L36
 668              		.loc 1 497 36
 669 0014 1343     		orrs	r3, r3, r2
 670              		.loc 1 497 19
 671 0016 C1F88430 		str	r3, [r1, #132]
 498:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 672              		.loc 1 498 1
 673 001a 00BF     		nop
 674 001c 0C37     		adds	r7, r7, #12
 675              	.LCFI54:
 676              		.cfi_def_cfa_offset 4
 677 001e BD46     		mov	sp, r7
 678              	.LCFI55:
 679              		.cfi_def_cfa_register 13
 680              		@ sp needed
 681 0020 5DF8047B 		ldr	r7, [sp], #4
 682              	.LCFI56:
 683              		.cfi_restore 7
 684              		.cfi_def_cfa_offset 0
 685 0024 7047     		bx	lr
 686              	.L37:
 687 0026 00BF     		.align	2
 688              	.L36:
 689 0028 00380240 		.word	1073887232
 690              		.cfi_endproc
 691              	.LFE119:
 693              		.section	.text.RCC_PLLI2SCmd,"ax",%progbits
 694              		.align	1
 695              		.global	RCC_PLLI2SCmd
 696              		.syntax unified
 697              		.thumb
 698              		.thumb_func
 700              	RCC_PLLI2SCmd:
 701              	.LFB120:
 499:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 500:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 501:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the PLLI2S. 
 502:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
 503:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
 504:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 505:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 506:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SCmd(FunctionalState NewState)
 507:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
ARM GAS  /tmp/ccF8G8Jx.s 			page 22


 702              		.loc 1 507 1
 703              		.cfi_startproc
 704              		@ args = 0, pretend = 0, frame = 8
 705              		@ frame_needed = 1, uses_anonymous_args = 0
 706              		@ link register save eliminated.
 707 0000 80B4     		push	{r7}
 708              	.LCFI57:
 709              		.cfi_def_cfa_offset 4
 710              		.cfi_offset 7, -4
 711 0002 83B0     		sub	sp, sp, #12
 712              	.LCFI58:
 713              		.cfi_def_cfa_offset 16
 714 0004 00AF     		add	r7, sp, #0
 715              	.LCFI59:
 716              		.cfi_def_cfa_register 7
 717 0006 0346     		mov	r3, r0
 718 0008 FB71     		strb	r3, [r7, #7]
 508:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 509:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 510:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 719              		.loc 1 510 3
 720 000a 044A     		ldr	r2, .L39
 721              		.loc 1 510 39
 722 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 723              		.loc 1 510 37
 724 000e 1360     		str	r3, [r2]
 511:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 725              		.loc 1 511 1
 726 0010 00BF     		nop
 727 0012 0C37     		adds	r7, r7, #12
 728              	.LCFI60:
 729              		.cfi_def_cfa_offset 4
 730 0014 BD46     		mov	sp, r7
 731              	.LCFI61:
 732              		.cfi_def_cfa_register 13
 733              		@ sp needed
 734 0016 5DF8047B 		ldr	r7, [sp], #4
 735              	.LCFI62:
 736              		.cfi_restore 7
 737              		.cfi_def_cfa_offset 0
 738 001a 7047     		bx	lr
 739              	.L40:
 740              		.align	2
 741              	.L39:
 742 001c 68004742 		.word	1111949416
 743              		.cfi_endproc
 744              	.LFE120:
 746              		.section	.text.RCC_ClockSecuritySystemCmd,"ax",%progbits
 747              		.align	1
 748              		.global	RCC_ClockSecuritySystemCmd
 749              		.syntax unified
 750              		.thumb
 751              		.thumb_func
 753              	RCC_ClockSecuritySystemCmd:
 754              	.LFB121:
 512:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 513:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
ARM GAS  /tmp/ccF8G8Jx.s 			page 23


 514:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Clock Security System.
 515:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 516:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 517:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 518:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 519:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 520:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Clock Security System.
 521:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 522:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 523:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 524:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
 525:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 755              		.loc 1 525 1
 756              		.cfi_startproc
 757              		@ args = 0, pretend = 0, frame = 8
 758              		@ frame_needed = 1, uses_anonymous_args = 0
 759              		@ link register save eliminated.
 760 0000 80B4     		push	{r7}
 761              	.LCFI63:
 762              		.cfi_def_cfa_offset 4
 763              		.cfi_offset 7, -4
 764 0002 83B0     		sub	sp, sp, #12
 765              	.LCFI64:
 766              		.cfi_def_cfa_offset 16
 767 0004 00AF     		add	r7, sp, #0
 768              	.LCFI65:
 769              		.cfi_def_cfa_register 7
 770 0006 0346     		mov	r3, r0
 771 0008 FB71     		strb	r3, [r7, #7]
 526:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 527:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 528:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 772              		.loc 1 528 3
 773 000a 044A     		ldr	r2, .L42
 774              		.loc 1 528 36
 775 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 776              		.loc 1 528 34
 777 000e 1360     		str	r3, [r2]
 529:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 778              		.loc 1 529 1
 779 0010 00BF     		nop
 780 0012 0C37     		adds	r7, r7, #12
 781              	.LCFI66:
 782              		.cfi_def_cfa_offset 4
 783 0014 BD46     		mov	sp, r7
 784              	.LCFI67:
 785              		.cfi_def_cfa_register 13
 786              		@ sp needed
 787 0016 5DF8047B 		ldr	r7, [sp], #4
 788              	.LCFI68:
 789              		.cfi_restore 7
 790              		.cfi_def_cfa_offset 0
 791 001a 7047     		bx	lr
 792              	.L43:
 793              		.align	2
 794              	.L42:
 795 001c 4C004742 		.word	1111949388
ARM GAS  /tmp/ccF8G8Jx.s 			page 24


 796              		.cfi_endproc
 797              	.LFE121:
 799              		.section	.text.RCC_MCO1Config,"ax",%progbits
 800              		.align	1
 801              		.global	RCC_MCO1Config
 802              		.syntax unified
 803              		.thumb
 804              		.thumb_func
 806              	RCC_MCO1Config:
 807              	.LFB122:
 530:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 531:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 532:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8).
 533:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
 534:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Source: specifies the clock source to output.
 535:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 536:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSI: HSI clock selected as MCO1 source
 537:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_LSE: LSE clock selected as MCO1 source
 538:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSE: HSE clock selected as MCO1 source
 539:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source
 540:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Div: specifies the MCO1 prescaler.
 541:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 542:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_1: no division applied to MCO1 clock
 543:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_2: division by 2 applied to MCO1 clock
 544:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_3: division by 3 applied to MCO1 clock
 545:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
 546:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
 547:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 548:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 549:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
 550:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 808              		.loc 1 550 1
 809              		.cfi_startproc
 810              		@ args = 0, pretend = 0, frame = 16
 811              		@ frame_needed = 1, uses_anonymous_args = 0
 812              		@ link register save eliminated.
 813 0000 80B4     		push	{r7}
 814              	.LCFI69:
 815              		.cfi_def_cfa_offset 4
 816              		.cfi_offset 7, -4
 817 0002 85B0     		sub	sp, sp, #20
 818              	.LCFI70:
 819              		.cfi_def_cfa_offset 24
 820 0004 00AF     		add	r7, sp, #0
 821              	.LCFI71:
 822              		.cfi_def_cfa_register 7
 823 0006 7860     		str	r0, [r7, #4]
 824 0008 3960     		str	r1, [r7]
 551:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 825              		.loc 1 551 12
 826 000a 0023     		movs	r3, #0
 827 000c FB60     		str	r3, [r7, #12]
 552:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 553:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 554:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
 555:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  
 556:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
ARM GAS  /tmp/ccF8G8Jx.s 			page 25


 557:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 828              		.loc 1 557 15
 829 000e 0B4B     		ldr	r3, .L45
 830              		.loc 1 557 10
 831 0010 9B68     		ldr	r3, [r3, #8]
 832 0012 FB60     		str	r3, [r7, #12]
 558:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 559:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
 560:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO1_RESET_MASK;
 833              		.loc 1 560 10
 834 0014 FB68     		ldr	r3, [r7, #12]
 835 0016 23F0EC63 		bic	r3, r3, #123731968
 836 001a FB60     		str	r3, [r7, #12]
 561:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 562:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO1 clock source and prescaler */
 563:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 837              		.loc 1 563 28
 838 001c 7A68     		ldr	r2, [r7, #4]
 839 001e 3B68     		ldr	r3, [r7]
 840 0020 1343     		orrs	r3, r3, r2
 841              		.loc 1 563 10
 842 0022 FA68     		ldr	r2, [r7, #12]
 843 0024 1343     		orrs	r3, r3, r2
 844 0026 FB60     		str	r3, [r7, #12]
 564:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 565:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 566:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 845              		.loc 1 566 6
 846 0028 044A     		ldr	r2, .L45
 847              		.loc 1 566 13
 848 002a FB68     		ldr	r3, [r7, #12]
 849 002c 9360     		str	r3, [r2, #8]
 567:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 850              		.loc 1 567 1
 851 002e 00BF     		nop
 852 0030 1437     		adds	r7, r7, #20
 853              	.LCFI72:
 854              		.cfi_def_cfa_offset 4
 855 0032 BD46     		mov	sp, r7
 856              	.LCFI73:
 857              		.cfi_def_cfa_register 13
 858              		@ sp needed
 859 0034 5DF8047B 		ldr	r7, [sp], #4
 860              	.LCFI74:
 861              		.cfi_restore 7
 862              		.cfi_def_cfa_offset 0
 863 0038 7047     		bx	lr
 864              	.L46:
 865 003a 00BF     		.align	2
 866              	.L45:
 867 003c 00380240 		.word	1073887232
 868              		.cfi_endproc
 869              	.LFE122:
 871              		.section	.text.RCC_MCO2Config,"ax",%progbits
 872              		.align	1
 873              		.global	RCC_MCO2Config
 874              		.syntax unified
ARM GAS  /tmp/ccF8G8Jx.s 			page 26


 875              		.thumb
 876              		.thumb_func
 878              	RCC_MCO2Config:
 879              	.LFB123:
 568:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 569:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 570:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO2 pin(PC9).
 571:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PC9 should be configured in alternate function mode.
 572:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Source: specifies the clock source to output.
 573:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 574:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 575:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLI2SCLK: PLLI2S clock selected as MCO2 source
 576:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_HSE: HSE clock selected as MCO2 source
 577:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source
 578:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Div: specifies the MCO2 prescaler.
 579:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 580:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_1: no division applied to MCO2 clock
 581:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_2: division by 2 applied to MCO2 clock
 582:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_3: division by 3 applied to MCO2 clock
 583:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
 584:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
 585:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 586:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 587:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
 588:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 880              		.loc 1 588 1
 881              		.cfi_startproc
 882              		@ args = 0, pretend = 0, frame = 16
 883              		@ frame_needed = 1, uses_anonymous_args = 0
 884              		@ link register save eliminated.
 885 0000 80B4     		push	{r7}
 886              	.LCFI75:
 887              		.cfi_def_cfa_offset 4
 888              		.cfi_offset 7, -4
 889 0002 85B0     		sub	sp, sp, #20
 890              	.LCFI76:
 891              		.cfi_def_cfa_offset 24
 892 0004 00AF     		add	r7, sp, #0
 893              	.LCFI77:
 894              		.cfi_def_cfa_register 7
 895 0006 7860     		str	r0, [r7, #4]
 896 0008 3960     		str	r1, [r7]
 589:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 897              		.loc 1 589 12
 898 000a 0023     		movs	r3, #0
 899 000c FB60     		str	r3, [r7, #12]
 590:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 591:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 592:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
 593:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
 594:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 595:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 900              		.loc 1 595 15
 901 000e 0B4B     		ldr	r3, .L48
 902              		.loc 1 595 10
 903 0010 9B68     		ldr	r3, [r3, #8]
 904 0012 FB60     		str	r3, [r7, #12]
ARM GAS  /tmp/ccF8G8Jx.s 			page 27


 596:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 597:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO2 and MCO2PRE[2:0] bits */
 598:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO2_RESET_MASK;
 905              		.loc 1 598 10
 906 0014 FB68     		ldr	r3, [r7, #12]
 907 0016 23F07843 		bic	r3, r3, #-134217728
 908 001a FB60     		str	r3, [r7, #12]
 599:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 600:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO2 clock source and prescaler */
 601:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 909              		.loc 1 601 28
 910 001c 7A68     		ldr	r2, [r7, #4]
 911 001e 3B68     		ldr	r3, [r7]
 912 0020 1343     		orrs	r3, r3, r2
 913              		.loc 1 601 10
 914 0022 FA68     		ldr	r2, [r7, #12]
 915 0024 1343     		orrs	r3, r3, r2
 916 0026 FB60     		str	r3, [r7, #12]
 602:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 603:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 604:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 917              		.loc 1 604 6
 918 0028 044A     		ldr	r2, .L48
 919              		.loc 1 604 13
 920 002a FB68     		ldr	r3, [r7, #12]
 921 002c 9360     		str	r3, [r2, #8]
 605:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 922              		.loc 1 605 1
 923 002e 00BF     		nop
 924 0030 1437     		adds	r7, r7, #20
 925              	.LCFI78:
 926              		.cfi_def_cfa_offset 4
 927 0032 BD46     		mov	sp, r7
 928              	.LCFI79:
 929              		.cfi_def_cfa_register 13
 930              		@ sp needed
 931 0034 5DF8047B 		ldr	r7, [sp], #4
 932              	.LCFI80:
 933              		.cfi_restore 7
 934              		.cfi_def_cfa_offset 0
 935 0038 7047     		bx	lr
 936              	.L49:
 937 003a 00BF     		.align	2
 938              	.L48:
 939 003c 00380240 		.word	1073887232
 940              		.cfi_endproc
 941              	.LFE123:
 943              		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 944              		.align	1
 945              		.global	RCC_SYSCLKConfig
 946              		.syntax unified
 947              		.thumb
 948              		.thumb_func
 950              	RCC_SYSCLKConfig:
 951              	.LFB124:
 606:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 607:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
ARM GAS  /tmp/ccF8G8Jx.s 			page 28


 608:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
 609:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 610:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 611:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group2 System AHB and APB busses clocks configuration functions
 612:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   System, AHB and APB busses clocks configuration functions
 613:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 614:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 615:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 616:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              System, AHB and APB busses clocks configuration functions
 617:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 618:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 619:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the System, AHB, APB1 and 
 620:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   APB2 busses clocks.
 621:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 622:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 623:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      HSE and PLL.
 624:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      The AHB clock (HCLK) is derived from System clock through configurable prescaler
 625:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA, GPIO...).
 626:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      APB1 (PCLK1) and APB2 (PCLK2) clocks are derived from AHB clock through 
 627:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      configurable prescalers and used to clock the peripherals mapped on these busses.
 628:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      You can use "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.  
 629:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 630:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @note All the peripheral clocks are derived from the System clock (SYSCLK) except:
 631:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
 632:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           from an external clock mapped on the I2S_CKIN pin. 
 633:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           You have to use RCC_I2SCLKConfig() function to configure this clock. 
 634:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 635:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd()
 636:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           functions to configure this clock. 
 637:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
 638:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           to work correctly, while the SDIO require a frequency equal or lower than
 639:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           to 48. This clock is derived of the main PLL through PLLQ divider.
 640:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - IWDG clock which is always the LSI clock.
 641:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        
 642:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. The maximum frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 82 MHz and PCLK1 42 MHz.
 643:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      Depending on the device voltage range, the maximum frequency should be 
 644:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      adapted accordingly:
 645:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+     
 646:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 647:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|     
 648:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 649:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 650:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|           
 651:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 18   |0 < HCLK <= 16   |
 652:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 653:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |18 < HCLK <= 36  |16 < HCLK <= 32  | 
 654:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 655:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |36 < HCLK <= 54  |32 < HCLK <= 48  |
 656:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 657:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |54 < HCLK <= 72  |48 < HCLK <= 64  |
 658:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 659:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|72 < HCLK <= 90  |64 < HCLK <= 80  |
 660:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 661:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|120< HCLK <= 168|120< HCLK <= 144|90 < HCLK <= 108 |80 < HCLK <= 96  | 
 662:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 663:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|108 < HCLK <= 120|96 < HCLK <= 112 | 
 664:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
ARM GAS  /tmp/ccF8G8Jx.s 			page 29


 665:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |7WS(8CPU cycle)|      NA        |      NA        |120 < HCLK <= 138|112 < HCLK <= 120| 
 666:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+    
 667:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****    @note When VOS bit (in PWR_CR register) is reset to '0, the maximum value of HCLK is 144 MHz.
 668:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          You can use PWR_MainRegulatorModeConfig() function to set or reset this bit.
 669:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 670:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 671:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 672:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 673:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 674:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 675:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 676:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 677:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 678:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 679:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 680:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 681:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked). 
 682:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 683:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         occur when the clock source will be ready. 
 684:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         You can use RCC_GetSYSCLKSource() function to know which clock is
 685:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         currently used as system clock source. 
 686:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 687:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 688:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSI:    HSI selected as system clock source
 689:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
 690:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
 691:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 692:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 693:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 694:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 952              		.loc 1 694 1
 953              		.cfi_startproc
 954              		@ args = 0, pretend = 0, frame = 16
 955              		@ frame_needed = 1, uses_anonymous_args = 0
 956              		@ link register save eliminated.
 957 0000 80B4     		push	{r7}
 958              	.LCFI81:
 959              		.cfi_def_cfa_offset 4
 960              		.cfi_offset 7, -4
 961 0002 85B0     		sub	sp, sp, #20
 962              	.LCFI82:
 963              		.cfi_def_cfa_offset 24
 964 0004 00AF     		add	r7, sp, #0
 965              	.LCFI83:
 966              		.cfi_def_cfa_register 7
 967 0006 7860     		str	r0, [r7, #4]
 695:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 968              		.loc 1 695 12
 969 0008 0023     		movs	r3, #0
 970 000a FB60     		str	r3, [r7, #12]
 696:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 697:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 698:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 699:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 700:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 971              		.loc 1 700 15
 972 000c 094B     		ldr	r3, .L51
ARM GAS  /tmp/ccF8G8Jx.s 			page 30


 973              		.loc 1 700 10
 974 000e 9B68     		ldr	r3, [r3, #8]
 975 0010 FB60     		str	r3, [r7, #12]
 701:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 702:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear SW[1:0] bits */
 703:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_SW;
 976              		.loc 1 703 10
 977 0012 FB68     		ldr	r3, [r7, #12]
 978 0014 23F00303 		bic	r3, r3, #3
 979 0018 FB60     		str	r3, [r7, #12]
 704:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 705:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 706:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 980              		.loc 1 706 10
 981 001a FA68     		ldr	r2, [r7, #12]
 982 001c 7B68     		ldr	r3, [r7, #4]
 983 001e 1343     		orrs	r3, r3, r2
 984 0020 FB60     		str	r3, [r7, #12]
 707:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 708:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 709:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 985              		.loc 1 709 6
 986 0022 044A     		ldr	r2, .L51
 987              		.loc 1 709 13
 988 0024 FB68     		ldr	r3, [r7, #12]
 989 0026 9360     		str	r3, [r2, #8]
 710:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 990              		.loc 1 710 1
 991 0028 00BF     		nop
 992 002a 1437     		adds	r7, r7, #20
 993              	.LCFI84:
 994              		.cfi_def_cfa_offset 4
 995 002c BD46     		mov	sp, r7
 996              	.LCFI85:
 997              		.cfi_def_cfa_register 13
 998              		@ sp needed
 999 002e 5DF8047B 		ldr	r7, [sp], #4
 1000              	.LCFI86:
 1001              		.cfi_restore 7
 1002              		.cfi_def_cfa_offset 0
 1003 0032 7047     		bx	lr
 1004              	.L52:
 1005              		.align	2
 1006              	.L51:
 1007 0034 00380240 		.word	1073887232
 1008              		.cfi_endproc
 1009              	.LFE124:
 1011              		.section	.text.RCC_GetSYSCLKSource,"ax",%progbits
 1012              		.align	1
 1013              		.global	RCC_GetSYSCLKSource
 1014              		.syntax unified
 1015              		.thumb
 1016              		.thumb_func
 1018              	RCC_GetSYSCLKSource:
 1019              	.LFB125:
 711:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 712:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
ARM GAS  /tmp/ccF8G8Jx.s 			page 31


 713:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the clock source used as system clock.
 714:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 715:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The clock source used as system clock. The returned value can be one
 716:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the following:
 717:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x00: HSI used as system clock
 718:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x04: HSE used as system clock
 719:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x08: PLL used as system clock
 720:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 721:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 722:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1020              		.loc 1 722 1
 1021              		.cfi_startproc
 1022              		@ args = 0, pretend = 0, frame = 0
 1023              		@ frame_needed = 1, uses_anonymous_args = 0
 1024              		@ link register save eliminated.
 1025 0000 80B4     		push	{r7}
 1026              	.LCFI87:
 1027              		.cfi_def_cfa_offset 4
 1028              		.cfi_offset 7, -4
 1029 0002 00AF     		add	r7, sp, #0
 1030              	.LCFI88:
 1031              		.cfi_def_cfa_register 7
 723:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 1032              		.loc 1 723 24
 1033 0004 054B     		ldr	r3, .L55
 1034 0006 9B68     		ldr	r3, [r3, #8]
 1035              		.loc 1 723 11
 1036 0008 DBB2     		uxtb	r3, r3
 1037 000a 03F00C03 		and	r3, r3, #12
 1038 000e DBB2     		uxtb	r3, r3
 724:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1039              		.loc 1 724 1
 1040 0010 1846     		mov	r0, r3
 1041 0012 BD46     		mov	sp, r7
 1042              	.LCFI89:
 1043              		.cfi_def_cfa_register 13
 1044              		@ sp needed
 1045 0014 5DF8047B 		ldr	r7, [sp], #4
 1046              	.LCFI90:
 1047              		.cfi_restore 7
 1048              		.cfi_def_cfa_offset 0
 1049 0018 7047     		bx	lr
 1050              	.L56:
 1051 001a 00BF     		.align	2
 1052              	.L55:
 1053 001c 00380240 		.word	1073887232
 1054              		.cfi_endproc
 1055              	.LFE125:
 1057              		.section	.text.RCC_HCLKConfig,"ax",%progbits
 1058              		.align	1
 1059              		.global	RCC_HCLKConfig
 1060              		.syntax unified
 1061              		.thumb
 1062              		.thumb_func
 1064              	RCC_HCLKConfig:
 1065              	.LFB126:
 725:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
ARM GAS  /tmp/ccF8G8Jx.s 			page 32


 726:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 727:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 728:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 729:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         these bits to ensure that HCLK not exceed the maximum allowed frequency
 730:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (for more details refer to section above
 731:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           "CPU, AHB and APB busses clocks configuration functions")
 732:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 733:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the system clock (SYSCLK).
 734:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 735:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 736:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 737:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 738:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 739:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 740:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 741:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 742:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 743:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 744:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 745:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 746:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 747:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1066              		.loc 1 747 1
 1067              		.cfi_startproc
 1068              		@ args = 0, pretend = 0, frame = 16
 1069              		@ frame_needed = 1, uses_anonymous_args = 0
 1070              		@ link register save eliminated.
 1071 0000 80B4     		push	{r7}
 1072              	.LCFI91:
 1073              		.cfi_def_cfa_offset 4
 1074              		.cfi_offset 7, -4
 1075 0002 85B0     		sub	sp, sp, #20
 1076              	.LCFI92:
 1077              		.cfi_def_cfa_offset 24
 1078 0004 00AF     		add	r7, sp, #0
 1079              	.LCFI93:
 1080              		.cfi_def_cfa_register 7
 1081 0006 7860     		str	r0, [r7, #4]
 748:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1082              		.loc 1 748 12
 1083 0008 0023     		movs	r3, #0
 1084 000a FB60     		str	r3, [r7, #12]
 749:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 750:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 751:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 752:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 753:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 1085              		.loc 1 753 15
 1086 000c 094B     		ldr	r3, .L58
 1087              		.loc 1 753 10
 1088 000e 9B68     		ldr	r3, [r3, #8]
 1089 0010 FB60     		str	r3, [r7, #12]
 754:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 755:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HPRE[3:0] bits */
 756:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_HPRE;
 1090              		.loc 1 756 10
 1091 0012 FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccF8G8Jx.s 			page 33


 1092 0014 23F0F003 		bic	r3, r3, #240
 1093 0018 FB60     		str	r3, [r7, #12]
 757:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 758:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 759:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLK;
 1094              		.loc 1 759 10
 1095 001a FA68     		ldr	r2, [r7, #12]
 1096 001c 7B68     		ldr	r3, [r7, #4]
 1097 001e 1343     		orrs	r3, r3, r2
 1098 0020 FB60     		str	r3, [r7, #12]
 760:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 761:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 762:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 1099              		.loc 1 762 6
 1100 0022 044A     		ldr	r2, .L58
 1101              		.loc 1 762 13
 1102 0024 FB68     		ldr	r3, [r7, #12]
 1103 0026 9360     		str	r3, [r2, #8]
 763:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1104              		.loc 1 763 1
 1105 0028 00BF     		nop
 1106 002a 1437     		adds	r7, r7, #20
 1107              	.LCFI94:
 1108              		.cfi_def_cfa_offset 4
 1109 002c BD46     		mov	sp, r7
 1110              	.LCFI95:
 1111              		.cfi_def_cfa_register 13
 1112              		@ sp needed
 1113 002e 5DF8047B 		ldr	r7, [sp], #4
 1114              	.LCFI96:
 1115              		.cfi_restore 7
 1116              		.cfi_def_cfa_offset 0
 1117 0032 7047     		bx	lr
 1118              	.L59:
 1119              		.align	2
 1120              	.L58:
 1121 0034 00380240 		.word	1073887232
 1122              		.cfi_endproc
 1123              	.LFE126:
 1125              		.section	.text.RCC_PCLK1Config,"ax",%progbits
 1126              		.align	1
 1127              		.global	RCC_PCLK1Config
 1128              		.syntax unified
 1129              		.thumb
 1130              		.thumb_func
 1132              	RCC_PCLK1Config:
 1133              	.LFB127:
 764:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 765:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 766:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 767:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 768:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 769:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 770:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 771:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB1 clock = HCLK
 772:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB1 clock = HCLK/2
 773:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB1 clock = HCLK/4
ARM GAS  /tmp/ccF8G8Jx.s 			page 34


 774:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
 775:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 776:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 777:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 778:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 779:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1134              		.loc 1 779 1
 1135              		.cfi_startproc
 1136              		@ args = 0, pretend = 0, frame = 16
 1137              		@ frame_needed = 1, uses_anonymous_args = 0
 1138              		@ link register save eliminated.
 1139 0000 80B4     		push	{r7}
 1140              	.LCFI97:
 1141              		.cfi_def_cfa_offset 4
 1142              		.cfi_offset 7, -4
 1143 0002 85B0     		sub	sp, sp, #20
 1144              	.LCFI98:
 1145              		.cfi_def_cfa_offset 24
 1146 0004 00AF     		add	r7, sp, #0
 1147              	.LCFI99:
 1148              		.cfi_def_cfa_register 7
 1149 0006 7860     		str	r0, [r7, #4]
 780:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1150              		.loc 1 780 12
 1151 0008 0023     		movs	r3, #0
 1152 000a FB60     		str	r3, [r7, #12]
 781:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 782:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 783:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 784:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 785:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 1153              		.loc 1 785 15
 1154 000c 094B     		ldr	r3, .L61
 1155              		.loc 1 785 10
 1156 000e 9B68     		ldr	r3, [r3, #8]
 1157 0010 FB60     		str	r3, [r7, #12]
 786:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 787:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE1[2:0] bits */
 788:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE1;
 1158              		.loc 1 788 10
 1159 0012 FB68     		ldr	r3, [r7, #12]
 1160 0014 23F4E053 		bic	r3, r3, #7168
 1161 0018 FB60     		str	r3, [r7, #12]
 789:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 790:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 791:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK;
 1162              		.loc 1 791 10
 1163 001a FA68     		ldr	r2, [r7, #12]
 1164 001c 7B68     		ldr	r3, [r7, #4]
 1165 001e 1343     		orrs	r3, r3, r2
 1166 0020 FB60     		str	r3, [r7, #12]
 792:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 793:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 794:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 1167              		.loc 1 794 6
 1168 0022 044A     		ldr	r2, .L61
 1169              		.loc 1 794 13
ARM GAS  /tmp/ccF8G8Jx.s 			page 35


 1170 0024 FB68     		ldr	r3, [r7, #12]
 1171 0026 9360     		str	r3, [r2, #8]
 795:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1172              		.loc 1 795 1
 1173 0028 00BF     		nop
 1174 002a 1437     		adds	r7, r7, #20
 1175              	.LCFI100:
 1176              		.cfi_def_cfa_offset 4
 1177 002c BD46     		mov	sp, r7
 1178              	.LCFI101:
 1179              		.cfi_def_cfa_register 13
 1180              		@ sp needed
 1181 002e 5DF8047B 		ldr	r7, [sp], #4
 1182              	.LCFI102:
 1183              		.cfi_restore 7
 1184              		.cfi_def_cfa_offset 0
 1185 0032 7047     		bx	lr
 1186              	.L62:
 1187              		.align	2
 1188              	.L61:
 1189 0034 00380240 		.word	1073887232
 1190              		.cfi_endproc
 1191              	.LFE127:
 1193              		.section	.text.RCC_PCLK2Config,"ax",%progbits
 1194              		.align	1
 1195              		.global	RCC_PCLK2Config
 1196              		.syntax unified
 1197              		.thumb
 1198              		.thumb_func
 1200              	RCC_PCLK2Config:
 1201              	.LFB128:
 796:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 797:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 798:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 799:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 800:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 801:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 802:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB2 clock = HCLK
 803:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB2 clock = HCLK/2
 804:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB2 clock = HCLK/4
 805:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
 806:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 807:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 808:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 809:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 810:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1202              		.loc 1 810 1
 1203              		.cfi_startproc
 1204              		@ args = 0, pretend = 0, frame = 16
 1205              		@ frame_needed = 1, uses_anonymous_args = 0
 1206              		@ link register save eliminated.
 1207 0000 80B4     		push	{r7}
 1208              	.LCFI103:
 1209              		.cfi_def_cfa_offset 4
 1210              		.cfi_offset 7, -4
 1211 0002 85B0     		sub	sp, sp, #20
 1212              	.LCFI104:
ARM GAS  /tmp/ccF8G8Jx.s 			page 36


 1213              		.cfi_def_cfa_offset 24
 1214 0004 00AF     		add	r7, sp, #0
 1215              	.LCFI105:
 1216              		.cfi_def_cfa_register 7
 1217 0006 7860     		str	r0, [r7, #4]
 811:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1218              		.loc 1 811 12
 1219 0008 0023     		movs	r3, #0
 1220 000a FB60     		str	r3, [r7, #12]
 812:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 813:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 814:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 815:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 816:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 1221              		.loc 1 816 15
 1222 000c 0A4B     		ldr	r3, .L64
 1223              		.loc 1 816 10
 1224 000e 9B68     		ldr	r3, [r3, #8]
 1225 0010 FB60     		str	r3, [r7, #12]
 817:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 818:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE2[2:0] bits */
 819:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE2;
 1226              		.loc 1 819 10
 1227 0012 FB68     		ldr	r3, [r7, #12]
 1228 0014 23F46043 		bic	r3, r3, #57344
 1229 0018 FB60     		str	r3, [r7, #12]
 820:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 821:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 822:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 1230              		.loc 1 822 22
 1231 001a 7B68     		ldr	r3, [r7, #4]
 1232 001c DB00     		lsls	r3, r3, #3
 1233              		.loc 1 822 10
 1234 001e FA68     		ldr	r2, [r7, #12]
 1235 0020 1343     		orrs	r3, r3, r2
 1236 0022 FB60     		str	r3, [r7, #12]
 823:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 824:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 825:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 1237              		.loc 1 825 6
 1238 0024 044A     		ldr	r2, .L64
 1239              		.loc 1 825 13
 1240 0026 FB68     		ldr	r3, [r7, #12]
 1241 0028 9360     		str	r3, [r2, #8]
 826:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1242              		.loc 1 826 1
 1243 002a 00BF     		nop
 1244 002c 1437     		adds	r7, r7, #20
 1245              	.LCFI106:
 1246              		.cfi_def_cfa_offset 4
 1247 002e BD46     		mov	sp, r7
 1248              	.LCFI107:
 1249              		.cfi_def_cfa_register 13
 1250              		@ sp needed
 1251 0030 5DF8047B 		ldr	r7, [sp], #4
 1252              	.LCFI108:
 1253              		.cfi_restore 7
ARM GAS  /tmp/ccF8G8Jx.s 			page 37


 1254              		.cfi_def_cfa_offset 0
 1255 0034 7047     		bx	lr
 1256              	.L65:
 1257 0036 00BF     		.align	2
 1258              	.L64:
 1259 0038 00380240 		.word	1073887232
 1260              		.cfi_endproc
 1261              	.LFE128:
 1263              		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 1264              		.align	1
 1265              		.global	RCC_GetClocksFreq
 1266              		.syntax unified
 1267              		.thumb
 1268              		.thumb_func
 1270              	RCC_GetClocksFreq:
 1271              	.LFB129:
 827:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 828:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 829:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks; SYSCLK, HCLK, 
 830:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PCLK1 and PCLK2.       
 831:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 832:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 833:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 834:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         constant and the selected clock source:
 835:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 836:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 837:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) 
 838:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.         
 839:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
 840:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 841:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               in voltage and temperature.
 842:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 843:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 844:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 845:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                have wrong result.
 846:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                
 847:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 848:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         value for HSE crystal.
 849:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 850:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 851:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          the clocks frequencies.
 852:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *     
 853:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used by the user application to compute the 
 854:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 855:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function
 856:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         must be called to update the structure's field. Otherwise, any
 857:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         configuration based on this function will be incorrect.
 858:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 859:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 860:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 861:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 862:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1272              		.loc 1 862 1
 1273              		.cfi_startproc
 1274              		@ args = 0, pretend = 0, frame = 32
 1275              		@ frame_needed = 1, uses_anonymous_args = 0
 1276              		@ link register save eliminated.
ARM GAS  /tmp/ccF8G8Jx.s 			page 38


 1277 0000 80B4     		push	{r7}
 1278              	.LCFI109:
 1279              		.cfi_def_cfa_offset 4
 1280              		.cfi_offset 7, -4
 1281 0002 89B0     		sub	sp, sp, #36
 1282              	.LCFI110:
 1283              		.cfi_def_cfa_offset 40
 1284 0004 00AF     		add	r7, sp, #0
 1285              	.LCFI111:
 1286              		.cfi_def_cfa_register 7
 1287 0006 7860     		str	r0, [r7, #4]
 863:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 1288              		.loc 1 863 12
 1289 0008 0023     		movs	r3, #0
 1290 000a BB61     		str	r3, [r7, #24]
 1291              		.loc 1 863 21
 1292 000c 0023     		movs	r3, #0
 1293 000e 7B61     		str	r3, [r7, #20]
 1294              		.loc 1 863 32
 1295 0010 0023     		movs	r3, #0
 1296 0012 FB61     		str	r3, [r7, #28]
 1297              		.loc 1 863 44
 1298 0014 0223     		movs	r3, #2
 1299 0016 3B61     		str	r3, [r7, #16]
 1300              		.loc 1 863 54
 1301 0018 0023     		movs	r3, #0
 1302 001a FB60     		str	r3, [r7, #12]
 1303              		.loc 1 863 69
 1304 001c 0223     		movs	r3, #2
 1305 001e BB60     		str	r3, [r7, #8]
 864:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 865:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 866:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 1306              		.loc 1 866 12
 1307 0020 4A4B     		ldr	r3, .L74
 1308 0022 9B68     		ldr	r3, [r3, #8]
 1309              		.loc 1 866 7
 1310 0024 03F00C03 		and	r3, r3, #12
 1311 0028 BB61     		str	r3, [r7, #24]
 867:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 868:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (tmp)
 1312              		.loc 1 868 3
 1313 002a BB69     		ldr	r3, [r7, #24]
 1314 002c 082B     		cmp	r3, #8
 1315 002e 11D0     		beq	.L67
 1316 0030 BB69     		ldr	r3, [r7, #24]
 1317 0032 082B     		cmp	r3, #8
 1318 0034 44D8     		bhi	.L68
 1319 0036 BB69     		ldr	r3, [r7, #24]
 1320 0038 002B     		cmp	r3, #0
 1321 003a 03D0     		beq	.L69
 1322 003c BB69     		ldr	r3, [r7, #24]
 1323 003e 042B     		cmp	r3, #4
 1324 0040 04D0     		beq	.L70
 1325 0042 3DE0     		b	.L68
 1326              	.L69:
 869:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
ARM GAS  /tmp/ccF8G8Jx.s 			page 39


 870:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x00:  /* HSI used as system clock source */
 871:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 1327              		.loc 1 871 36
 1328 0044 7B68     		ldr	r3, [r7, #4]
 1329 0046 424A     		ldr	r2, .L74+4
 1330 0048 1A60     		str	r2, [r3]
 872:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 1331              		.loc 1 872 7
 1332 004a 3DE0     		b	.L71
 1333              	.L70:
 873:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x04:  /* HSE used as system clock  source */
 874:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 1334              		.loc 1 874 36
 1335 004c 7B68     		ldr	r3, [r7, #4]
 1336 004e 414A     		ldr	r2, .L74+8
 1337 0050 1A60     		str	r2, [r3]
 875:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 1338              		.loc 1 875 7
 1339 0052 39E0     		b	.L71
 1340              	.L67:
 876:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x08:  /* PLL used as system clock  source */
 877:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 878:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 879:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          SYSCLK = PLL_VCO / PLLP
 880:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          */    
 881:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 1341              		.loc 1 881 23
 1342 0054 3D4B     		ldr	r3, .L74
 1343 0056 5B68     		ldr	r3, [r3, #4]
 1344              		.loc 1 881 55
 1345 0058 9B0D     		lsrs	r3, r3, #22
 1346              		.loc 1 881 17
 1347 005a 03F00103 		and	r3, r3, #1
 1348 005e FB60     		str	r3, [r7, #12]
 882:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1349              		.loc 1 882 17
 1350 0060 3A4B     		ldr	r3, .L74
 1351 0062 5B68     		ldr	r3, [r3, #4]
 1352              		.loc 1 882 12
 1353 0064 03F03F03 		and	r3, r3, #63
 1354 0068 BB60     		str	r3, [r7, #8]
 883:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       
 884:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       if (pllsource != 0)
 1355              		.loc 1 884 10
 1356 006a FB68     		ldr	r3, [r7, #12]
 1357 006c 002B     		cmp	r3, #0
 1358 006e 0CD0     		beq	.L72
 885:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       {
 886:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         /* HSE used as PLL clock source */
 887:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 1359              		.loc 1 887 29
 1360 0070 384A     		ldr	r2, .L74+8
 1361 0072 BB68     		ldr	r3, [r7, #8]
 1362 0074 B2FBF3F3 		udiv	r3, r2, r3
 1363              		.loc 1 887 44
 1364 0078 344A     		ldr	r2, .L74
 1365 007a 5268     		ldr	r2, [r2, #4]
ARM GAS  /tmp/ccF8G8Jx.s 			page 40


 1366              		.loc 1 887 74
 1367 007c 9209     		lsrs	r2, r2, #6
 1368 007e C2F30802 		ubfx	r2, r2, #0, #9
 1369              		.loc 1 887 16
 1370 0082 02FB03F3 		mul	r3, r2, r3
 1371 0086 FB61     		str	r3, [r7, #28]
 1372 0088 0BE0     		b	.L73
 1373              	.L72:
 888:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       }
 889:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       else
 890:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       {
 891:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         /* HSI used as PLL clock source */
 892:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 1374              		.loc 1 892 29
 1375 008a 314A     		ldr	r2, .L74+4
 1376 008c BB68     		ldr	r3, [r7, #8]
 1377 008e B2FBF3F3 		udiv	r3, r2, r3
 1378              		.loc 1 892 44
 1379 0092 2E4A     		ldr	r2, .L74
 1380 0094 5268     		ldr	r2, [r2, #4]
 1381              		.loc 1 892 74
 1382 0096 9209     		lsrs	r2, r2, #6
 1383 0098 C2F30802 		ubfx	r2, r2, #0, #9
 1384              		.loc 1 892 16
 1385 009c 02FB03F3 		mul	r3, r2, r3
 1386 00a0 FB61     		str	r3, [r7, #28]
 1387              	.L73:
 893:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       }
 894:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 895:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 1388              		.loc 1 895 20
 1389 00a2 2A4B     		ldr	r3, .L74
 1390 00a4 5B68     		ldr	r3, [r3, #4]
 1391              		.loc 1 895 50
 1392 00a6 1B0C     		lsrs	r3, r3, #16
 1393 00a8 03F00303 		and	r3, r3, #3
 1394              		.loc 1 895 56
 1395 00ac 0133     		adds	r3, r3, #1
 1396              		.loc 1 895 12
 1397 00ae 5B00     		lsls	r3, r3, #1
 1398 00b0 3B61     		str	r3, [r7, #16]
 896:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 1399              		.loc 1 896 44
 1400 00b2 FA69     		ldr	r2, [r7, #28]
 1401 00b4 3B69     		ldr	r3, [r7, #16]
 1402 00b6 B2FBF3F2 		udiv	r2, r2, r3
 1403              		.loc 1 896 36
 1404 00ba 7B68     		ldr	r3, [r7, #4]
 1405 00bc 1A60     		str	r2, [r3]
 897:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 1406              		.loc 1 897 7
 1407 00be 03E0     		b	.L71
 1408              	.L68:
 898:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 899:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 1409              		.loc 1 899 36
 1410 00c0 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccF8G8Jx.s 			page 41


 1411 00c2 234A     		ldr	r2, .L74+4
 1412 00c4 1A60     		str	r2, [r3]
 900:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 1413              		.loc 1 900 7
 1414 00c6 00BF     		nop
 1415              	.L71:
 901:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 902:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
 903:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 904:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get HCLK prescaler */
 905:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 1416              		.loc 1 905 12
 1417 00c8 204B     		ldr	r3, .L74
 1418 00ca 9B68     		ldr	r3, [r3, #8]
 1419              		.loc 1 905 7
 1420 00cc 03F0F003 		and	r3, r3, #240
 1421 00d0 BB61     		str	r3, [r7, #24]
 906:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 4;
 1422              		.loc 1 906 7
 1423 00d2 BB69     		ldr	r3, [r7, #24]
 1424 00d4 1B09     		lsrs	r3, r3, #4
 1425 00d6 BB61     		str	r3, [r7, #24]
 907:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1426              		.loc 1 907 27
 1427 00d8 1F4A     		ldr	r2, .L74+12
 1428 00da BB69     		ldr	r3, [r7, #24]
 1429 00dc 1344     		add	r3, r3, r2
 1430 00de 1B78     		ldrb	r3, [r3]
 1431 00e0 DBB2     		uxtb	r3, r3
 1432              		.loc 1 907 9
 1433 00e2 7B61     		str	r3, [r7, #20]
 908:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* HCLK clock frequency */
 909:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 1434              		.loc 1 909 42
 1435 00e4 7B68     		ldr	r3, [r7, #4]
 1436 00e6 1A68     		ldr	r2, [r3]
 1437              		.loc 1 909 61
 1438 00e8 7B69     		ldr	r3, [r7, #20]
 1439 00ea DA40     		lsrs	r2, r2, r3
 1440              		.loc 1 909 30
 1441 00ec 7B68     		ldr	r3, [r7, #4]
 1442 00ee 5A60     		str	r2, [r3, #4]
 910:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 911:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK1 prescaler */
 912:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 1443              		.loc 1 912 12
 1444 00f0 164B     		ldr	r3, .L74
 1445 00f2 9B68     		ldr	r3, [r3, #8]
 1446              		.loc 1 912 7
 1447 00f4 03F4E053 		and	r3, r3, #7168
 1448 00f8 BB61     		str	r3, [r7, #24]
 913:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 10;
 1449              		.loc 1 913 7
 1450 00fa BB69     		ldr	r3, [r7, #24]
 1451 00fc 9B0A     		lsrs	r3, r3, #10
 1452 00fe BB61     		str	r3, [r7, #24]
 914:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
ARM GAS  /tmp/ccF8G8Jx.s 			page 42


 1453              		.loc 1 914 27
 1454 0100 154A     		ldr	r2, .L74+12
 1455 0102 BB69     		ldr	r3, [r7, #24]
 1456 0104 1344     		add	r3, r3, r2
 1457 0106 1B78     		ldrb	r3, [r3]
 1458 0108 DBB2     		uxtb	r3, r3
 1459              		.loc 1 914 9
 1460 010a 7B61     		str	r3, [r7, #20]
 915:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK1 clock frequency */
 916:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1461              		.loc 1 916 43
 1462 010c 7B68     		ldr	r3, [r7, #4]
 1463 010e 5A68     		ldr	r2, [r3, #4]
 1464              		.loc 1 916 60
 1465 0110 7B69     		ldr	r3, [r7, #20]
 1466 0112 DA40     		lsrs	r2, r2, r3
 1467              		.loc 1 916 31
 1468 0114 7B68     		ldr	r3, [r7, #4]
 1469 0116 9A60     		str	r2, [r3, #8]
 917:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 918:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK2 prescaler */
 919:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 1470              		.loc 1 919 12
 1471 0118 0C4B     		ldr	r3, .L74
 1472 011a 9B68     		ldr	r3, [r3, #8]
 1473              		.loc 1 919 7
 1474 011c 03F46043 		and	r3, r3, #57344
 1475 0120 BB61     		str	r3, [r7, #24]
 920:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 13;
 1476              		.loc 1 920 7
 1477 0122 BB69     		ldr	r3, [r7, #24]
 1478 0124 5B0B     		lsrs	r3, r3, #13
 1479 0126 BB61     		str	r3, [r7, #24]
 921:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1480              		.loc 1 921 27
 1481 0128 0B4A     		ldr	r2, .L74+12
 1482 012a BB69     		ldr	r3, [r7, #24]
 1483 012c 1344     		add	r3, r3, r2
 1484 012e 1B78     		ldrb	r3, [r3]
 1485 0130 DBB2     		uxtb	r3, r3
 1486              		.loc 1 921 9
 1487 0132 7B61     		str	r3, [r7, #20]
 922:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK2 clock frequency */
 923:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1488              		.loc 1 923 43
 1489 0134 7B68     		ldr	r3, [r7, #4]
 1490 0136 5A68     		ldr	r2, [r3, #4]
 1491              		.loc 1 923 60
 1492 0138 7B69     		ldr	r3, [r7, #20]
 1493 013a DA40     		lsrs	r2, r2, r3
 1494              		.loc 1 923 31
 1495 013c 7B68     		ldr	r3, [r7, #4]
 1496 013e DA60     		str	r2, [r3, #12]
 924:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1497              		.loc 1 924 1
 1498 0140 00BF     		nop
 1499 0142 2437     		adds	r7, r7, #36
ARM GAS  /tmp/ccF8G8Jx.s 			page 43


 1500              	.LCFI112:
 1501              		.cfi_def_cfa_offset 4
 1502 0144 BD46     		mov	sp, r7
 1503              	.LCFI113:
 1504              		.cfi_def_cfa_register 13
 1505              		@ sp needed
 1506 0146 5DF8047B 		ldr	r7, [sp], #4
 1507              	.LCFI114:
 1508              		.cfi_restore 7
 1509              		.cfi_def_cfa_offset 0
 1510 014a 7047     		bx	lr
 1511              	.L75:
 1512              		.align	2
 1513              	.L74:
 1514 014c 00380240 		.word	1073887232
 1515 0150 0024F400 		.word	16000000
 1516 0154 00127A00 		.word	8000000
 1517 0158 00000000 		.word	APBAHBPrescTable
 1518              		.cfi_endproc
 1519              	.LFE129:
 1521              		.section	.text.RCC_RTCCLKConfig,"ax",%progbits
 1522              		.align	1
 1523              		.global	RCC_RTCCLKConfig
 1524              		.syntax unified
 1525              		.thumb
 1526              		.thumb_func
 1528              	RCC_RTCCLKConfig:
 1529              	.LFB130:
 925:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 926:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 927:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
 928:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 929:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 930:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group3 Peripheral clocks configuration functions
 931:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Peripheral clocks configuration functions 
 932:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 933:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 934:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 935:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                    Peripheral clocks configuration functions
 936:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 937:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 938:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the Peripheral clocks. 
 939:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 940:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. The RTC clock which is derived from the LSI, LSE or HSE clock divided by 2 to 31.
 941:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
 942:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. After restart from Reset or wakeup from STANDBY, all peripherals are off
 943:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      except internal SRAM, Flash and JTAG. Before to start using a peripheral you
 944:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd()
 945:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      , RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.
 946:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 947:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   3. To reset the peripherals configuration (to the default state after device reset)
 948:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
 949:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      RCC_APB1PeriphResetCmd() functions.
 950:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
 951:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   4. To further reduce power consumption in SLEEP mode the peripheral clocks can
 952:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      be disabled prior to executing the WFI or WFE instructions. You can do this
 953:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      using RCC_AHBPeriphClockLPModeCmd(), RCC_APB2PeriphClockLPModeCmd() and
ARM GAS  /tmp/ccF8G8Jx.s 			page 44


 954:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      RCC_APB1PeriphClockLPModeCmd() functions.  
 955:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 956:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 957:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 958:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 959:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 960:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 961:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 962:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the RTC clock configuration bits are in the Backup domain and write
 963:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access is denied to this domain after reset, you have to enable write
 964:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access using PWR_BackupAccessCmd(ENABLE) function before to configure
 965:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the RTC clock source (to be done once after reset).    
 966:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Once the RTC clock is configured it can't be changed unless the  
 967:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Backup domain is reset using RCC_BackupResetCmd() function, or by
 968:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         a Power On Reset (POR).
 969:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 970:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 971:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 972:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 973:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 974:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected
 975:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                            as RTC clock, where x:[2,31]
 976:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 977:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
 978:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         work in STOP and STANDBY modes, and can be used as wakeup source.
 979:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         However, when the HSE clock is used as RTC clock source, the RTC
 980:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         cannot be used in STOP and STANDBY modes.    
 981:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
 982:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RTC clock source).
 983:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 984:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 985:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 986:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 987:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1530              		.loc 1 987 1
 1531              		.cfi_startproc
 1532              		@ args = 0, pretend = 0, frame = 16
 1533              		@ frame_needed = 1, uses_anonymous_args = 0
 1534              		@ link register save eliminated.
 1535 0000 80B4     		push	{r7}
 1536              	.LCFI115:
 1537              		.cfi_def_cfa_offset 4
 1538              		.cfi_offset 7, -4
 1539 0002 85B0     		sub	sp, sp, #20
 1540              	.LCFI116:
 1541              		.cfi_def_cfa_offset 24
 1542 0004 00AF     		add	r7, sp, #0
 1543              	.LCFI117:
 1544              		.cfi_def_cfa_register 7
 1545 0006 7860     		str	r0, [r7, #4]
 988:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1546              		.loc 1 988 12
 1547 0008 0023     		movs	r3, #0
 1548 000a FB60     		str	r3, [r7, #12]
 989:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 990:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 991:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
ARM GAS  /tmp/ccF8G8Jx.s 			page 45


 992:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 993:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 1549              		.loc 1 993 25
 1550 000c 7B68     		ldr	r3, [r7, #4]
 1551 000e 03F44073 		and	r3, r3, #768
 1552              		.loc 1 993 6
 1553 0012 B3F5407F 		cmp	r3, #768
 1554 0016 11D1     		bne	.L77
 994:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
 995:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg = RCC->CFGR;
 1555              		.loc 1 995 17
 1556 0018 0F4B     		ldr	r3, .L78
 1557              		.loc 1 995 12
 1558 001a 9B68     		ldr	r3, [r3, #8]
 1559 001c FB60     		str	r3, [r7, #12]
 996:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 997:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear RTCPRE[4:0] bits */
 998:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg &= ~RCC_CFGR_RTCPRE;
 1560              		.loc 1 998 12
 1561 001e FB68     		ldr	r3, [r7, #12]
 1562 0020 23F4F813 		bic	r3, r3, #2031616
 1563 0024 FB60     		str	r3, [r7, #12]
 999:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1000:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Configure HSE division factor for RTC clock */
1001:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 1564              		.loc 1 1001 33
 1565 0026 7B68     		ldr	r3, [r7, #4]
 1566 0028 23F07043 		bic	r3, r3, #-268435456
 1567 002c 23F44073 		bic	r3, r3, #768
 1568              		.loc 1 1001 12
 1569 0030 FA68     		ldr	r2, [r7, #12]
 1570 0032 1343     		orrs	r3, r3, r2
 1571 0034 FB60     		str	r3, [r7, #12]
1002:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1003:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Store the new value */
1004:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->CFGR = tmpreg;
 1572              		.loc 1 1004 8
 1573 0036 084A     		ldr	r2, .L78
 1574              		.loc 1 1004 15
 1575 0038 FB68     		ldr	r3, [r7, #12]
 1576 003a 9360     		str	r3, [r2, #8]
 1577              	.L77:
1005:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1006:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1007:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select the RTC clock source */
1008:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 1578              		.loc 1 1008 6
 1579 003c 064B     		ldr	r3, .L78
 1580 003e 1A6F     		ldr	r2, [r3, #112]
 1581              		.loc 1 1008 34
 1582 0040 7B68     		ldr	r3, [r7, #4]
 1583 0042 C3F30B03 		ubfx	r3, r3, #0, #12
 1584              		.loc 1 1008 6
 1585 0046 0449     		ldr	r1, .L78
 1586              		.loc 1 1008 13
 1587 0048 1343     		orrs	r3, r3, r2
 1588 004a 0B67     		str	r3, [r1, #112]
ARM GAS  /tmp/ccF8G8Jx.s 			page 46


1009:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1589              		.loc 1 1009 1
 1590 004c 00BF     		nop
 1591 004e 1437     		adds	r7, r7, #20
 1592              	.LCFI118:
 1593              		.cfi_def_cfa_offset 4
 1594 0050 BD46     		mov	sp, r7
 1595              	.LCFI119:
 1596              		.cfi_def_cfa_register 13
 1597              		@ sp needed
 1598 0052 5DF8047B 		ldr	r7, [sp], #4
 1599              	.LCFI120:
 1600              		.cfi_restore 7
 1601              		.cfi_def_cfa_offset 0
 1602 0056 7047     		bx	lr
 1603              	.L79:
 1604              		.align	2
 1605              	.L78:
 1606 0058 00380240 		.word	1073887232
 1607              		.cfi_endproc
 1608              	.LFE130:
 1610              		.section	.text.RCC_RTCCLKCmd,"ax",%progbits
 1611              		.align	1
 1612              		.global	RCC_RTCCLKCmd
 1613              		.syntax unified
 1614              		.thumb
 1615              		.thumb_func
 1617              	RCC_RTCCLKCmd:
 1618              	.LFB131:
1010:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1011:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1012:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the RTC clock.
1013:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only after the RTC clock source was selected
1014:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using the RCC_RTCCLKConfig function.
1015:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
1016:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1017:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1018:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
1019:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1619              		.loc 1 1019 1
 1620              		.cfi_startproc
 1621              		@ args = 0, pretend = 0, frame = 8
 1622              		@ frame_needed = 1, uses_anonymous_args = 0
 1623              		@ link register save eliminated.
 1624 0000 80B4     		push	{r7}
 1625              	.LCFI121:
 1626              		.cfi_def_cfa_offset 4
 1627              		.cfi_offset 7, -4
 1628 0002 83B0     		sub	sp, sp, #12
 1629              	.LCFI122:
 1630              		.cfi_def_cfa_offset 16
 1631 0004 00AF     		add	r7, sp, #0
 1632              	.LCFI123:
 1633              		.cfi_def_cfa_register 7
 1634 0006 0346     		mov	r3, r0
 1635 0008 FB71     		strb	r3, [r7, #7]
1020:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
ARM GAS  /tmp/ccF8G8Jx.s 			page 47


1021:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1022:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1023:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 1636              		.loc 1 1023 3
 1637 000a 044A     		ldr	r2, .L81
 1638              		.loc 1 1023 38
 1639 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1640              		.loc 1 1023 36
 1641 000e 1360     		str	r3, [r2]
1024:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1642              		.loc 1 1024 1
 1643 0010 00BF     		nop
 1644 0012 0C37     		adds	r7, r7, #12
 1645              	.LCFI124:
 1646              		.cfi_def_cfa_offset 4
 1647 0014 BD46     		mov	sp, r7
 1648              	.LCFI125:
 1649              		.cfi_def_cfa_register 13
 1650              		@ sp needed
 1651 0016 5DF8047B 		ldr	r7, [sp], #4
 1652              	.LCFI126:
 1653              		.cfi_restore 7
 1654              		.cfi_def_cfa_offset 0
 1655 001a 7047     		bx	lr
 1656              	.L82:
 1657              		.align	2
 1658              	.L81:
 1659 001c 3C0E4742 		.word	1111952956
 1660              		.cfi_endproc
 1661              	.LFE131:
 1663              		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 1664              		.align	1
 1665              		.global	RCC_BackupResetCmd
 1666              		.syntax unified
 1667              		.thumb
 1668              		.thumb_func
 1670              	RCC_BackupResetCmd:
 1671              	.LFB132:
1025:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1026:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1027:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1028:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function resets the RTC peripheral (including the backup registers)
1029:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and the RTC clock source selection in RCC_CSR register.
1030:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The BKPSRAM is not affected by this reset.    
1031:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1032:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1033:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1034:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1035:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1036:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1672              		.loc 1 1036 1
 1673              		.cfi_startproc
 1674              		@ args = 0, pretend = 0, frame = 8
 1675              		@ frame_needed = 1, uses_anonymous_args = 0
 1676              		@ link register save eliminated.
 1677 0000 80B4     		push	{r7}
 1678              	.LCFI127:
ARM GAS  /tmp/ccF8G8Jx.s 			page 48


 1679              		.cfi_def_cfa_offset 4
 1680              		.cfi_offset 7, -4
 1681 0002 83B0     		sub	sp, sp, #12
 1682              	.LCFI128:
 1683              		.cfi_def_cfa_offset 16
 1684 0004 00AF     		add	r7, sp, #0
 1685              	.LCFI129:
 1686              		.cfi_def_cfa_register 7
 1687 0006 0346     		mov	r3, r0
 1688 0008 FB71     		strb	r3, [r7, #7]
1037:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1038:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1039:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 1689              		.loc 1 1039 3
 1690 000a 044A     		ldr	r2, .L84
 1691              		.loc 1 1039 38
 1692 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1693              		.loc 1 1039 36
 1694 000e 1360     		str	r3, [r2]
1040:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1695              		.loc 1 1040 1
 1696 0010 00BF     		nop
 1697 0012 0C37     		adds	r7, r7, #12
 1698              	.LCFI130:
 1699              		.cfi_def_cfa_offset 4
 1700 0014 BD46     		mov	sp, r7
 1701              	.LCFI131:
 1702              		.cfi_def_cfa_register 13
 1703              		@ sp needed
 1704 0016 5DF8047B 		ldr	r7, [sp], #4
 1705              	.LCFI132:
 1706              		.cfi_restore 7
 1707              		.cfi_def_cfa_offset 0
 1708 001a 7047     		bx	lr
 1709              	.L85:
 1710              		.align	2
 1711              	.L84:
 1712 001c 400E4742 		.word	1111952960
 1713              		.cfi_endproc
 1714              	.LFE132:
 1716              		.section	.text.RCC_I2SCLKConfig,"ax",%progbits
 1717              		.align	1
 1718              		.global	RCC_I2SCLKConfig
 1719              		.syntax unified
 1720              		.thumb
 1721              		.thumb_func
 1723              	RCC_I2SCLKConfig:
 1724              	.LFB133:
1041:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1042:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1043:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1044:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S APB clock.
1045:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1046:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1047:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source
1048:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
1049:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        used as I2S clock source
ARM GAS  /tmp/ccF8G8Jx.s 			page 49


1050:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1051:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1052:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
1053:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1725              		.loc 1 1053 1
 1726              		.cfi_startproc
 1727              		@ args = 0, pretend = 0, frame = 8
 1728              		@ frame_needed = 1, uses_anonymous_args = 0
 1729              		@ link register save eliminated.
 1730 0000 80B4     		push	{r7}
 1731              	.LCFI133:
 1732              		.cfi_def_cfa_offset 4
 1733              		.cfi_offset 7, -4
 1734 0002 83B0     		sub	sp, sp, #12
 1735              	.LCFI134:
 1736              		.cfi_def_cfa_offset 16
 1737 0004 00AF     		add	r7, sp, #0
 1738              	.LCFI135:
 1739              		.cfi_def_cfa_register 7
 1740 0006 7860     		str	r0, [r7, #4]
1054:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1055:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
1056:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1057:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 1741              		.loc 1 1057 3
 1742 0008 044A     		ldr	r2, .L87
 1743              		.loc 1 1057 37
 1744 000a 7B68     		ldr	r3, [r7, #4]
 1745 000c 1360     		str	r3, [r2]
1058:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1746              		.loc 1 1058 1
 1747 000e 00BF     		nop
 1748 0010 0C37     		adds	r7, r7, #12
 1749              	.LCFI136:
 1750              		.cfi_def_cfa_offset 4
 1751 0012 BD46     		mov	sp, r7
 1752              	.LCFI137:
 1753              		.cfi_def_cfa_register 13
 1754              		@ sp needed
 1755 0014 5DF8047B 		ldr	r7, [sp], #4
 1756              	.LCFI138:
 1757              		.cfi_restore 7
 1758              		.cfi_def_cfa_offset 0
 1759 0018 7047     		bx	lr
 1760              	.L88:
 1761 001a 00BF     		.align	2
 1762              	.L87:
 1763 001c 5C014742 		.word	1111949660
 1764              		.cfi_endproc
 1765              	.LFE133:
 1767              		.section	.text.RCC_AHB1PeriphClockCmd,"ax",%progbits
 1768              		.align	1
 1769              		.global	RCC_AHB1PeriphClockCmd
 1770              		.syntax unified
 1771              		.thumb
 1772              		.thumb_func
 1774              	RCC_AHB1PeriphClockCmd:
ARM GAS  /tmp/ccF8G8Jx.s 			page 50


 1775              	.LFB134:
1059:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1060:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1061:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock.
1062:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1063:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1064:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.   
1065:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1066:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1067:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1068:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1069:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1070:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1071:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1072:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1073:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1074:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1075:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1076:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1077:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1078:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock
1079:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1080:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1081:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1082:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1083:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1084:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1085:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1086:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1087:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1088:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1089:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1090:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1091:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1092:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1776              		.loc 1 1092 1
 1777              		.cfi_startproc
 1778              		@ args = 0, pretend = 0, frame = 8
 1779              		@ frame_needed = 1, uses_anonymous_args = 0
 1780              		@ link register save eliminated.
 1781 0000 80B4     		push	{r7}
 1782              	.LCFI139:
 1783              		.cfi_def_cfa_offset 4
 1784              		.cfi_offset 7, -4
 1785 0002 83B0     		sub	sp, sp, #12
 1786              	.LCFI140:
 1787              		.cfi_def_cfa_offset 16
 1788 0004 00AF     		add	r7, sp, #0
 1789              	.LCFI141:
 1790              		.cfi_def_cfa_register 7
 1791 0006 7860     		str	r0, [r7, #4]
 1792 0008 0B46     		mov	r3, r1
 1793 000a FB70     		strb	r3, [r7, #3]
1093:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1094:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));
1095:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1096:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
ARM GAS  /tmp/ccF8G8Jx.s 			page 51


1097:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1794              		.loc 1 1097 6
 1795 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1796 000e 002B     		cmp	r3, #0
 1797 0010 06D0     		beq	.L90
1098:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1099:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR |= RCC_AHB1Periph;
 1798              		.loc 1 1099 8
 1799 0012 0A4B     		ldr	r3, .L93
 1800 0014 1A6B     		ldr	r2, [r3, #48]
 1801 0016 0949     		ldr	r1, .L93
 1802              		.loc 1 1099 18
 1803 0018 7B68     		ldr	r3, [r7, #4]
 1804 001a 1343     		orrs	r3, r3, r2
 1805 001c 0B63     		str	r3, [r1, #48]
1100:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1101:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1102:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1103:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR &= ~RCC_AHB1Periph;
1104:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1105:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1806              		.loc 1 1105 1
 1807 001e 06E0     		b	.L92
 1808              	.L90:
1103:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 1809              		.loc 1 1103 8
 1810 0020 064B     		ldr	r3, .L93
 1811 0022 1A6B     		ldr	r2, [r3, #48]
1103:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 1812              		.loc 1 1103 21
 1813 0024 7B68     		ldr	r3, [r7, #4]
 1814 0026 DB43     		mvns	r3, r3
1103:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 1815              		.loc 1 1103 8
 1816 0028 0449     		ldr	r1, .L93
1103:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 1817              		.loc 1 1103 18
 1818 002a 1340     		ands	r3, r3, r2
 1819 002c 0B63     		str	r3, [r1, #48]
 1820              	.L92:
 1821              		.loc 1 1105 1
 1822 002e 00BF     		nop
 1823 0030 0C37     		adds	r7, r7, #12
 1824              	.LCFI142:
 1825              		.cfi_def_cfa_offset 4
 1826 0032 BD46     		mov	sp, r7
 1827              	.LCFI143:
 1828              		.cfi_def_cfa_register 13
 1829              		@ sp needed
 1830 0034 5DF8047B 		ldr	r7, [sp], #4
 1831              	.LCFI144:
 1832              		.cfi_restore 7
 1833              		.cfi_def_cfa_offset 0
 1834 0038 7047     		bx	lr
 1835              	.L94:
 1836 003a 00BF     		.align	2
 1837              	.L93:
ARM GAS  /tmp/ccF8G8Jx.s 			page 52


 1838 003c 00380240 		.word	1073887232
 1839              		.cfi_endproc
 1840              	.LFE134:
 1842              		.section	.text.RCC_AHB2PeriphClockCmd,"ax",%progbits
 1843              		.align	1
 1844              		.global	RCC_AHB2PeriphClockCmd
 1845              		.syntax unified
 1846              		.thumb
 1847              		.thumb_func
 1849              	RCC_AHB2PeriphClockCmd:
 1850              	.LFB135:
1106:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1107:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1108:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock.
1109:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1110:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1111:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1112:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1113:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1114:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1115:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1116:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1117:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1118:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1119:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1120:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1121:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1122:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1123:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1124:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1851              		.loc 1 1124 1
 1852              		.cfi_startproc
 1853              		@ args = 0, pretend = 0, frame = 8
 1854              		@ frame_needed = 1, uses_anonymous_args = 0
 1855              		@ link register save eliminated.
 1856 0000 80B4     		push	{r7}
 1857              	.LCFI145:
 1858              		.cfi_def_cfa_offset 4
 1859              		.cfi_offset 7, -4
 1860 0002 83B0     		sub	sp, sp, #12
 1861              	.LCFI146:
 1862              		.cfi_def_cfa_offset 16
 1863 0004 00AF     		add	r7, sp, #0
 1864              	.LCFI147:
 1865              		.cfi_def_cfa_register 7
 1866 0006 7860     		str	r0, [r7, #4]
 1867 0008 0B46     		mov	r3, r1
 1868 000a FB70     		strb	r3, [r7, #3]
1125:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1126:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1127:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1128:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1129:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1869              		.loc 1 1129 6
 1870 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1871 000e 002B     		cmp	r3, #0
 1872 0010 06D0     		beq	.L96
ARM GAS  /tmp/ccF8G8Jx.s 			page 53


1130:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1131:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR |= RCC_AHB2Periph;
 1873              		.loc 1 1131 8
 1874 0012 0A4B     		ldr	r3, .L99
 1875 0014 5A6B     		ldr	r2, [r3, #52]
 1876 0016 0949     		ldr	r1, .L99
 1877              		.loc 1 1131 18
 1878 0018 7B68     		ldr	r3, [r7, #4]
 1879 001a 1343     		orrs	r3, r3, r2
 1880 001c 4B63     		str	r3, [r1, #52]
1132:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1133:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1134:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1135:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR &= ~RCC_AHB2Periph;
1136:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1137:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1881              		.loc 1 1137 1
 1882 001e 06E0     		b	.L98
 1883              	.L96:
1135:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 1884              		.loc 1 1135 8
 1885 0020 064B     		ldr	r3, .L99
 1886 0022 5A6B     		ldr	r2, [r3, #52]
1135:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 1887              		.loc 1 1135 21
 1888 0024 7B68     		ldr	r3, [r7, #4]
 1889 0026 DB43     		mvns	r3, r3
1135:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 1890              		.loc 1 1135 8
 1891 0028 0449     		ldr	r1, .L99
1135:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 1892              		.loc 1 1135 18
 1893 002a 1340     		ands	r3, r3, r2
 1894 002c 4B63     		str	r3, [r1, #52]
 1895              	.L98:
 1896              		.loc 1 1137 1
 1897 002e 00BF     		nop
 1898 0030 0C37     		adds	r7, r7, #12
 1899              	.LCFI148:
 1900              		.cfi_def_cfa_offset 4
 1901 0032 BD46     		mov	sp, r7
 1902              	.LCFI149:
 1903              		.cfi_def_cfa_register 13
 1904              		@ sp needed
 1905 0034 5DF8047B 		ldr	r7, [sp], #4
 1906              	.LCFI150:
 1907              		.cfi_restore 7
 1908              		.cfi_def_cfa_offset 0
 1909 0038 7047     		bx	lr
 1910              	.L100:
 1911 003a 00BF     		.align	2
 1912              	.L99:
 1913 003c 00380240 		.word	1073887232
 1914              		.cfi_endproc
 1915              	.LFE135:
 1917              		.section	.text.RCC_AHB3PeriphClockCmd,"ax",%progbits
 1918              		.align	1
ARM GAS  /tmp/ccF8G8Jx.s 			page 54


 1919              		.global	RCC_AHB3PeriphClockCmd
 1920              		.syntax unified
 1921              		.thumb
 1922              		.thumb_func
 1924              	RCC_AHB3PeriphClockCmd:
 1925              	.LFB136:
1138:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1139:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1140:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock.
1141:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1142:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1143:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1144:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1145:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1146:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1147:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1148:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1149:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1150:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1151:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1926              		.loc 1 1151 1
 1927              		.cfi_startproc
 1928              		@ args = 0, pretend = 0, frame = 8
 1929              		@ frame_needed = 1, uses_anonymous_args = 0
 1930              		@ link register save eliminated.
 1931 0000 80B4     		push	{r7}
 1932              	.LCFI151:
 1933              		.cfi_def_cfa_offset 4
 1934              		.cfi_offset 7, -4
 1935 0002 83B0     		sub	sp, sp, #12
 1936              	.LCFI152:
 1937              		.cfi_def_cfa_offset 16
 1938 0004 00AF     		add	r7, sp, #0
 1939              	.LCFI153:
 1940              		.cfi_def_cfa_register 7
 1941 0006 7860     		str	r0, [r7, #4]
 1942 0008 0B46     		mov	r3, r1
 1943 000a FB70     		strb	r3, [r7, #3]
1152:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1153:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
1154:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1155:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1156:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1944              		.loc 1 1156 6
 1945 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1946 000e 002B     		cmp	r3, #0
 1947 0010 06D0     		beq	.L102
1157:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1158:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR |= RCC_AHB3Periph;
 1948              		.loc 1 1158 8
 1949 0012 0A4B     		ldr	r3, .L105
 1950 0014 9A6B     		ldr	r2, [r3, #56]
 1951 0016 0949     		ldr	r1, .L105
 1952              		.loc 1 1158 18
 1953 0018 7B68     		ldr	r3, [r7, #4]
 1954 001a 1343     		orrs	r3, r3, r2
 1955 001c 8B63     		str	r3, [r1, #56]
ARM GAS  /tmp/ccF8G8Jx.s 			page 55


1159:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1160:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1161:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1162:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR &= ~RCC_AHB3Periph;
1163:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1164:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1956              		.loc 1 1164 1
 1957 001e 06E0     		b	.L104
 1958              	.L102:
1162:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 1959              		.loc 1 1162 8
 1960 0020 064B     		ldr	r3, .L105
 1961 0022 9A6B     		ldr	r2, [r3, #56]
1162:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 1962              		.loc 1 1162 21
 1963 0024 7B68     		ldr	r3, [r7, #4]
 1964 0026 DB43     		mvns	r3, r3
1162:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 1965              		.loc 1 1162 8
 1966 0028 0449     		ldr	r1, .L105
1162:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 1967              		.loc 1 1162 18
 1968 002a 1340     		ands	r3, r3, r2
 1969 002c 8B63     		str	r3, [r1, #56]
 1970              	.L104:
 1971              		.loc 1 1164 1
 1972 002e 00BF     		nop
 1973 0030 0C37     		adds	r7, r7, #12
 1974              	.LCFI154:
 1975              		.cfi_def_cfa_offset 4
 1976 0032 BD46     		mov	sp, r7
 1977              	.LCFI155:
 1978              		.cfi_def_cfa_register 13
 1979              		@ sp needed
 1980 0034 5DF8047B 		ldr	r7, [sp], #4
 1981              	.LCFI156:
 1982              		.cfi_restore 7
 1983              		.cfi_def_cfa_offset 0
 1984 0038 7047     		bx	lr
 1985              	.L106:
 1986 003a 00BF     		.align	2
 1987              	.L105:
 1988 003c 00380240 		.word	1073887232
 1989              		.cfi_endproc
 1990              	.LFE136:
 1992              		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 1993              		.align	1
 1994              		.global	RCC_APB1PeriphClockCmd
 1995              		.syntax unified
 1996              		.thumb
 1997              		.thumb_func
 1999              	RCC_APB1PeriphClockCmd:
 2000              	.LFB137:
1165:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1166:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1167:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1168:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
ARM GAS  /tmp/ccF8G8Jx.s 			page 56


1169:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1170:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1171:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1172:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1173:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1174:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1175:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1176:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1177:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1178:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1179:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1180:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1181:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1182:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1183:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1184:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1185:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1186:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1187:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1188:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1189:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1190:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1191:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1192:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1193:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1194:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1195:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1196:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1197:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1198:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1199:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1200:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1201:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2001              		.loc 1 1201 1
 2002              		.cfi_startproc
 2003              		@ args = 0, pretend = 0, frame = 8
 2004              		@ frame_needed = 1, uses_anonymous_args = 0
 2005              		@ link register save eliminated.
 2006 0000 80B4     		push	{r7}
 2007              	.LCFI157:
 2008              		.cfi_def_cfa_offset 4
 2009              		.cfi_offset 7, -4
 2010 0002 83B0     		sub	sp, sp, #12
 2011              	.LCFI158:
 2012              		.cfi_def_cfa_offset 16
 2013 0004 00AF     		add	r7, sp, #0
 2014              	.LCFI159:
 2015              		.cfi_def_cfa_register 7
 2016 0006 7860     		str	r0, [r7, #4]
 2017 0008 0B46     		mov	r3, r1
 2018 000a FB70     		strb	r3, [r7, #3]
1202:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1203:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
1204:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1205:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1206:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2019              		.loc 1 1206 6
ARM GAS  /tmp/ccF8G8Jx.s 			page 57


 2020 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2021 000e 002B     		cmp	r3, #0
 2022 0010 06D0     		beq	.L108
1207:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1208:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 2023              		.loc 1 1208 8
 2024 0012 0A4B     		ldr	r3, .L111
 2025 0014 1A6C     		ldr	r2, [r3, #64]
 2026 0016 0949     		ldr	r1, .L111
 2027              		.loc 1 1208 18
 2028 0018 7B68     		ldr	r3, [r7, #4]
 2029 001a 1343     		orrs	r3, r3, r2
 2030 001c 0B64     		str	r3, [r1, #64]
1209:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1210:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1211:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1212:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
1213:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1214:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2031              		.loc 1 1214 1
 2032 001e 06E0     		b	.L110
 2033              	.L108:
1212:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2034              		.loc 1 1212 8
 2035 0020 064B     		ldr	r3, .L111
 2036 0022 1A6C     		ldr	r2, [r3, #64]
1212:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2037              		.loc 1 1212 21
 2038 0024 7B68     		ldr	r3, [r7, #4]
 2039 0026 DB43     		mvns	r3, r3
1212:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2040              		.loc 1 1212 8
 2041 0028 0449     		ldr	r1, .L111
1212:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2042              		.loc 1 1212 18
 2043 002a 1340     		ands	r3, r3, r2
 2044 002c 0B64     		str	r3, [r1, #64]
 2045              	.L110:
 2046              		.loc 1 1214 1
 2047 002e 00BF     		nop
 2048 0030 0C37     		adds	r7, r7, #12
 2049              	.LCFI160:
 2050              		.cfi_def_cfa_offset 4
 2051 0032 BD46     		mov	sp, r7
 2052              	.LCFI161:
 2053              		.cfi_def_cfa_register 13
 2054              		@ sp needed
 2055 0034 5DF8047B 		ldr	r7, [sp], #4
 2056              	.LCFI162:
 2057              		.cfi_restore 7
 2058              		.cfi_def_cfa_offset 0
 2059 0038 7047     		bx	lr
 2060              	.L112:
 2061 003a 00BF     		.align	2
 2062              	.L111:
 2063 003c 00380240 		.word	1073887232
 2064              		.cfi_endproc
ARM GAS  /tmp/ccF8G8Jx.s 			page 58


 2065              	.LFE137:
 2067              		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 2068              		.align	1
 2069              		.global	RCC_APB2PeriphClockCmd
 2070              		.syntax unified
 2071              		.thumb
 2072              		.thumb_func
 2074              	RCC_APB2PeriphClockCmd:
 2075              	.LFB138:
1215:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1216:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1217:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1218:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1219:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1220:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.
1221:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1222:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1223:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1224:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1225:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1226:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1227:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1228:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1229:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1230:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1231:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1232:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1233:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1234:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1235:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1236:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1237:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1238:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1239:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1240:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1241:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2076              		.loc 1 1241 1
 2077              		.cfi_startproc
 2078              		@ args = 0, pretend = 0, frame = 8
 2079              		@ frame_needed = 1, uses_anonymous_args = 0
 2080              		@ link register save eliminated.
 2081 0000 80B4     		push	{r7}
 2082              	.LCFI163:
 2083              		.cfi_def_cfa_offset 4
 2084              		.cfi_offset 7, -4
 2085 0002 83B0     		sub	sp, sp, #12
 2086              	.LCFI164:
 2087              		.cfi_def_cfa_offset 16
 2088 0004 00AF     		add	r7, sp, #0
 2089              	.LCFI165:
 2090              		.cfi_def_cfa_register 7
 2091 0006 7860     		str	r0, [r7, #4]
 2092 0008 0B46     		mov	r3, r1
 2093 000a FB70     		strb	r3, [r7, #3]
1242:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1243:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1244:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
ARM GAS  /tmp/ccF8G8Jx.s 			page 59


1245:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1246:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2094              		.loc 1 1246 6
 2095 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2096 000e 002B     		cmp	r3, #0
 2097 0010 06D0     		beq	.L114
1247:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1248:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 2098              		.loc 1 1248 8
 2099 0012 0A4B     		ldr	r3, .L117
 2100 0014 5A6C     		ldr	r2, [r3, #68]
 2101 0016 0949     		ldr	r1, .L117
 2102              		.loc 1 1248 18
 2103 0018 7B68     		ldr	r3, [r7, #4]
 2104 001a 1343     		orrs	r3, r3, r2
 2105 001c 4B64     		str	r3, [r1, #68]
1249:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1250:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1251:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1252:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
1253:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1254:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2106              		.loc 1 1254 1
 2107 001e 06E0     		b	.L116
 2108              	.L114:
1252:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2109              		.loc 1 1252 8
 2110 0020 064B     		ldr	r3, .L117
 2111 0022 5A6C     		ldr	r2, [r3, #68]
1252:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2112              		.loc 1 1252 21
 2113 0024 7B68     		ldr	r3, [r7, #4]
 2114 0026 DB43     		mvns	r3, r3
1252:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2115              		.loc 1 1252 8
 2116 0028 0449     		ldr	r1, .L117
1252:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2117              		.loc 1 1252 18
 2118 002a 1340     		ands	r3, r3, r2
 2119 002c 4B64     		str	r3, [r1, #68]
 2120              	.L116:
 2121              		.loc 1 1254 1
 2122 002e 00BF     		nop
 2123 0030 0C37     		adds	r7, r7, #12
 2124              	.LCFI166:
 2125              		.cfi_def_cfa_offset 4
 2126 0032 BD46     		mov	sp, r7
 2127              	.LCFI167:
 2128              		.cfi_def_cfa_register 13
 2129              		@ sp needed
 2130 0034 5DF8047B 		ldr	r7, [sp], #4
 2131              	.LCFI168:
 2132              		.cfi_restore 7
 2133              		.cfi_def_cfa_offset 0
 2134 0038 7047     		bx	lr
 2135              	.L118:
 2136 003a 00BF     		.align	2
ARM GAS  /tmp/ccF8G8Jx.s 			page 60


 2137              	.L117:
 2138 003c 00380240 		.word	1073887232
 2139              		.cfi_endproc
 2140              	.LFE138:
 2142              		.section	.text.RCC_AHB1PeriphResetCmd,"ax",%progbits
 2143              		.align	1
 2144              		.global	RCC_AHB1PeriphResetCmd
 2145              		.syntax unified
 2146              		.thumb
 2147              		.thumb_func
 2149              	RCC_AHB1PeriphResetCmd:
 2150              	.LFB139:
1255:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1256:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1257:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB1 peripheral reset.
1258:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB1Periph: specifies the AHB1 peripheral to reset.
1259:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1260:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:   GPIOA clock
1261:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:   GPIOB clock 
1262:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:   GPIOC clock
1263:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:   GPIOD clock
1264:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:   GPIOE clock
1265:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:   GPIOF clock
1266:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1267:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1268:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:   GPIOI clock
1269:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:     CRC clock
1270:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:    DMA1 clock
1271:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:    DMA2 clock
1272:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
1273:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:  USB OTG HS clock
1274:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                  
1275:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1276:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1277:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1278:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1279:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1280:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2151              		.loc 1 1280 1
 2152              		.cfi_startproc
 2153              		@ args = 0, pretend = 0, frame = 8
 2154              		@ frame_needed = 1, uses_anonymous_args = 0
 2155              		@ link register save eliminated.
 2156 0000 80B4     		push	{r7}
 2157              	.LCFI169:
 2158              		.cfi_def_cfa_offset 4
 2159              		.cfi_offset 7, -4
 2160 0002 83B0     		sub	sp, sp, #12
 2161              	.LCFI170:
 2162              		.cfi_def_cfa_offset 16
 2163 0004 00AF     		add	r7, sp, #0
 2164              	.LCFI171:
 2165              		.cfi_def_cfa_register 7
 2166 0006 7860     		str	r0, [r7, #4]
 2167 0008 0B46     		mov	r3, r1
 2168 000a FB70     		strb	r3, [r7, #3]
1281:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
ARM GAS  /tmp/ccF8G8Jx.s 			page 61


1282:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
1283:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1284:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1285:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2169              		.loc 1 1285 6
 2170 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2171 000e 002B     		cmp	r3, #0
 2172 0010 06D0     		beq	.L120
1286:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1287:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR |= RCC_AHB1Periph;
 2173              		.loc 1 1287 8
 2174 0012 0A4B     		ldr	r3, .L123
 2175 0014 1A69     		ldr	r2, [r3, #16]
 2176 0016 0949     		ldr	r1, .L123
 2177              		.loc 1 1287 19
 2178 0018 7B68     		ldr	r3, [r7, #4]
 2179 001a 1343     		orrs	r3, r3, r2
 2180 001c 0B61     		str	r3, [r1, #16]
1288:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1289:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1290:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1291:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR &= ~RCC_AHB1Periph;
1292:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1293:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2181              		.loc 1 1293 1
 2182 001e 06E0     		b	.L122
 2183              	.L120:
1291:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2184              		.loc 1 1291 8
 2185 0020 064B     		ldr	r3, .L123
 2186 0022 1A69     		ldr	r2, [r3, #16]
1291:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2187              		.loc 1 1291 22
 2188 0024 7B68     		ldr	r3, [r7, #4]
 2189 0026 DB43     		mvns	r3, r3
1291:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2190              		.loc 1 1291 8
 2191 0028 0449     		ldr	r1, .L123
1291:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2192              		.loc 1 1291 19
 2193 002a 1340     		ands	r3, r3, r2
 2194 002c 0B61     		str	r3, [r1, #16]
 2195              	.L122:
 2196              		.loc 1 1293 1
 2197 002e 00BF     		nop
 2198 0030 0C37     		adds	r7, r7, #12
 2199              	.LCFI172:
 2200              		.cfi_def_cfa_offset 4
 2201 0032 BD46     		mov	sp, r7
 2202              	.LCFI173:
 2203              		.cfi_def_cfa_register 13
 2204              		@ sp needed
 2205 0034 5DF8047B 		ldr	r7, [sp], #4
 2206              	.LCFI174:
 2207              		.cfi_restore 7
 2208              		.cfi_def_cfa_offset 0
 2209 0038 7047     		bx	lr
ARM GAS  /tmp/ccF8G8Jx.s 			page 62


 2210              	.L124:
 2211 003a 00BF     		.align	2
 2212              	.L123:
 2213 003c 00380240 		.word	1073887232
 2214              		.cfi_endproc
 2215              	.LFE139:
 2217              		.section	.text.RCC_AHB2PeriphResetCmd,"ax",%progbits
 2218              		.align	1
 2219              		.global	RCC_AHB2PeriphResetCmd
 2220              		.syntax unified
 2221              		.thumb
 2222              		.thumb_func
 2224              	RCC_AHB2PeriphResetCmd:
 2225              	.LFB140:
1294:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1295:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1296:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB2 peripheral reset.
1297:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB2Periph: specifies the AHB2 peripheral to reset.
1298:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1299:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1300:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1301:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1302:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1303:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1304:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1305:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1306:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1307:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1308:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1309:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2226              		.loc 1 1309 1
 2227              		.cfi_startproc
 2228              		@ args = 0, pretend = 0, frame = 8
 2229              		@ frame_needed = 1, uses_anonymous_args = 0
 2230              		@ link register save eliminated.
 2231 0000 80B4     		push	{r7}
 2232              	.LCFI175:
 2233              		.cfi_def_cfa_offset 4
 2234              		.cfi_offset 7, -4
 2235 0002 83B0     		sub	sp, sp, #12
 2236              	.LCFI176:
 2237              		.cfi_def_cfa_offset 16
 2238 0004 00AF     		add	r7, sp, #0
 2239              	.LCFI177:
 2240              		.cfi_def_cfa_register 7
 2241 0006 7860     		str	r0, [r7, #4]
 2242 0008 0B46     		mov	r3, r1
 2243 000a FB70     		strb	r3, [r7, #3]
1310:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1311:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1312:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1313:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1314:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2244              		.loc 1 1314 6
 2245 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2246 000e 002B     		cmp	r3, #0
 2247 0010 06D0     		beq	.L126
ARM GAS  /tmp/ccF8G8Jx.s 			page 63


1315:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1316:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR |= RCC_AHB2Periph;
 2248              		.loc 1 1316 8
 2249 0012 0A4B     		ldr	r3, .L129
 2250 0014 5A69     		ldr	r2, [r3, #20]
 2251 0016 0949     		ldr	r1, .L129
 2252              		.loc 1 1316 19
 2253 0018 7B68     		ldr	r3, [r7, #4]
 2254 001a 1343     		orrs	r3, r3, r2
 2255 001c 4B61     		str	r3, [r1, #20]
1317:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1318:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1319:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1320:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR &= ~RCC_AHB2Periph;
1321:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1322:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2256              		.loc 1 1322 1
 2257 001e 06E0     		b	.L128
 2258              	.L126:
1320:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2259              		.loc 1 1320 8
 2260 0020 064B     		ldr	r3, .L129
 2261 0022 5A69     		ldr	r2, [r3, #20]
1320:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2262              		.loc 1 1320 22
 2263 0024 7B68     		ldr	r3, [r7, #4]
 2264 0026 DB43     		mvns	r3, r3
1320:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2265              		.loc 1 1320 8
 2266 0028 0449     		ldr	r1, .L129
1320:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2267              		.loc 1 1320 19
 2268 002a 1340     		ands	r3, r3, r2
 2269 002c 4B61     		str	r3, [r1, #20]
 2270              	.L128:
 2271              		.loc 1 1322 1
 2272 002e 00BF     		nop
 2273 0030 0C37     		adds	r7, r7, #12
 2274              	.LCFI178:
 2275              		.cfi_def_cfa_offset 4
 2276 0032 BD46     		mov	sp, r7
 2277              	.LCFI179:
 2278              		.cfi_def_cfa_register 13
 2279              		@ sp needed
 2280 0034 5DF8047B 		ldr	r7, [sp], #4
 2281              	.LCFI180:
 2282              		.cfi_restore 7
 2283              		.cfi_def_cfa_offset 0
 2284 0038 7047     		bx	lr
 2285              	.L130:
 2286 003a 00BF     		.align	2
 2287              	.L129:
 2288 003c 00380240 		.word	1073887232
 2289              		.cfi_endproc
 2290              	.LFE140:
 2292              		.section	.text.RCC_AHB3PeriphResetCmd,"ax",%progbits
 2293              		.align	1
ARM GAS  /tmp/ccF8G8Jx.s 			page 64


 2294              		.global	RCC_AHB3PeriphResetCmd
 2295              		.syntax unified
 2296              		.thumb
 2297              		.thumb_func
 2299              	RCC_AHB3PeriphResetCmd:
 2300              	.LFB141:
1323:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1324:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1325:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB3 peripheral reset.
1326:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB3Periph: specifies the AHB3 peripheral to reset.
1327:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1328:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1329:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1330:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1331:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1332:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1333:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2301              		.loc 1 1333 1
 2302              		.cfi_startproc
 2303              		@ args = 0, pretend = 0, frame = 8
 2304              		@ frame_needed = 1, uses_anonymous_args = 0
 2305              		@ link register save eliminated.
 2306 0000 80B4     		push	{r7}
 2307              	.LCFI181:
 2308              		.cfi_def_cfa_offset 4
 2309              		.cfi_offset 7, -4
 2310 0002 83B0     		sub	sp, sp, #12
 2311              	.LCFI182:
 2312              		.cfi_def_cfa_offset 16
 2313 0004 00AF     		add	r7, sp, #0
 2314              	.LCFI183:
 2315              		.cfi_def_cfa_register 7
 2316 0006 7860     		str	r0, [r7, #4]
 2317 0008 0B46     		mov	r3, r1
 2318 000a FB70     		strb	r3, [r7, #3]
1334:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1335:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
1336:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1337:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1338:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2319              		.loc 1 1338 6
 2320 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2321 000e 002B     		cmp	r3, #0
 2322 0010 06D0     		beq	.L132
1339:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1340:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR |= RCC_AHB3Periph;
 2323              		.loc 1 1340 8
 2324 0012 0A4B     		ldr	r3, .L135
 2325 0014 9A69     		ldr	r2, [r3, #24]
 2326 0016 0949     		ldr	r1, .L135
 2327              		.loc 1 1340 19
 2328 0018 7B68     		ldr	r3, [r7, #4]
 2329 001a 1343     		orrs	r3, r3, r2
 2330 001c 8B61     		str	r3, [r1, #24]
1341:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1342:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1343:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
ARM GAS  /tmp/ccF8G8Jx.s 			page 65


1344:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR &= ~RCC_AHB3Periph;
1345:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1346:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2331              		.loc 1 1346 1
 2332 001e 06E0     		b	.L134
 2333              	.L132:
1344:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2334              		.loc 1 1344 8
 2335 0020 064B     		ldr	r3, .L135
 2336 0022 9A69     		ldr	r2, [r3, #24]
1344:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2337              		.loc 1 1344 22
 2338 0024 7B68     		ldr	r3, [r7, #4]
 2339 0026 DB43     		mvns	r3, r3
1344:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2340              		.loc 1 1344 8
 2341 0028 0449     		ldr	r1, .L135
1344:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2342              		.loc 1 1344 19
 2343 002a 1340     		ands	r3, r3, r2
 2344 002c 8B61     		str	r3, [r1, #24]
 2345              	.L134:
 2346              		.loc 1 1346 1
 2347 002e 00BF     		nop
 2348 0030 0C37     		adds	r7, r7, #12
 2349              	.LCFI184:
 2350              		.cfi_def_cfa_offset 4
 2351 0032 BD46     		mov	sp, r7
 2352              	.LCFI185:
 2353              		.cfi_def_cfa_register 13
 2354              		@ sp needed
 2355 0034 5DF8047B 		ldr	r7, [sp], #4
 2356              	.LCFI186:
 2357              		.cfi_restore 7
 2358              		.cfi_def_cfa_offset 0
 2359 0038 7047     		bx	lr
 2360              	.L136:
 2361 003a 00BF     		.align	2
 2362              	.L135:
 2363 003c 00380240 		.word	1073887232
 2364              		.cfi_endproc
 2365              	.LFE141:
 2367              		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
 2368              		.align	1
 2369              		.global	RCC_APB1PeriphResetCmd
 2370              		.syntax unified
 2371              		.thumb
 2372              		.thumb_func
 2374              	RCC_APB1PeriphResetCmd:
 2375              	.LFB142:
1347:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1348:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1349:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1350:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1351:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1352:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1353:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
ARM GAS  /tmp/ccF8G8Jx.s 			page 66


1354:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1355:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1356:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1357:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1358:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1359:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1360:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1361:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1362:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1363:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1364:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1365:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1366:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1367:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1368:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1369:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1370:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1371:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1372:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1373:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1374:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1375:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1376:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1377:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1378:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1379:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1380:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2376              		.loc 1 1380 1
 2377              		.cfi_startproc
 2378              		@ args = 0, pretend = 0, frame = 8
 2379              		@ frame_needed = 1, uses_anonymous_args = 0
 2380              		@ link register save eliminated.
 2381 0000 80B4     		push	{r7}
 2382              	.LCFI187:
 2383              		.cfi_def_cfa_offset 4
 2384              		.cfi_offset 7, -4
 2385 0002 83B0     		sub	sp, sp, #12
 2386              	.LCFI188:
 2387              		.cfi_def_cfa_offset 16
 2388 0004 00AF     		add	r7, sp, #0
 2389              	.LCFI189:
 2390              		.cfi_def_cfa_register 7
 2391 0006 7860     		str	r0, [r7, #4]
 2392 0008 0B46     		mov	r3, r1
 2393 000a FB70     		strb	r3, [r7, #3]
1381:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1382:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1383:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1384:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2394              		.loc 1 1384 6
 2395 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2396 000e 002B     		cmp	r3, #0
 2397 0010 06D0     		beq	.L138
1385:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1386:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 2398              		.loc 1 1386 8
 2399 0012 0A4B     		ldr	r3, .L141
ARM GAS  /tmp/ccF8G8Jx.s 			page 67


 2400 0014 1A6A     		ldr	r2, [r3, #32]
 2401 0016 0949     		ldr	r1, .L141
 2402              		.loc 1 1386 19
 2403 0018 7B68     		ldr	r3, [r7, #4]
 2404 001a 1343     		orrs	r3, r3, r2
 2405 001c 0B62     		str	r3, [r1, #32]
1387:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1388:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1389:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1390:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
1391:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1392:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2406              		.loc 1 1392 1
 2407 001e 06E0     		b	.L140
 2408              	.L138:
1390:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2409              		.loc 1 1390 8
 2410 0020 064B     		ldr	r3, .L141
 2411 0022 1A6A     		ldr	r2, [r3, #32]
1390:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2412              		.loc 1 1390 22
 2413 0024 7B68     		ldr	r3, [r7, #4]
 2414 0026 DB43     		mvns	r3, r3
1390:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2415              		.loc 1 1390 8
 2416 0028 0449     		ldr	r1, .L141
1390:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2417              		.loc 1 1390 19
 2418 002a 1340     		ands	r3, r3, r2
 2419 002c 0B62     		str	r3, [r1, #32]
 2420              	.L140:
 2421              		.loc 1 1392 1
 2422 002e 00BF     		nop
 2423 0030 0C37     		adds	r7, r7, #12
 2424              	.LCFI190:
 2425              		.cfi_def_cfa_offset 4
 2426 0032 BD46     		mov	sp, r7
 2427              	.LCFI191:
 2428              		.cfi_def_cfa_register 13
 2429              		@ sp needed
 2430 0034 5DF8047B 		ldr	r7, [sp], #4
 2431              	.LCFI192:
 2432              		.cfi_restore 7
 2433              		.cfi_def_cfa_offset 0
 2434 0038 7047     		bx	lr
 2435              	.L142:
 2436 003a 00BF     		.align	2
 2437              	.L141:
 2438 003c 00380240 		.word	1073887232
 2439              		.cfi_endproc
 2440              	.LFE142:
 2442              		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 2443              		.align	1
 2444              		.global	RCC_APB2PeriphResetCmd
 2445              		.syntax unified
 2446              		.thumb
 2447              		.thumb_func
ARM GAS  /tmp/ccF8G8Jx.s 			page 68


 2449              	RCC_APB2PeriphResetCmd:
 2450              	.LFB143:
1393:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1394:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1395:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1396:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1397:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1398:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1399:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1400:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1401:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1402:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1403:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1404:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1405:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1406:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1407:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1408:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1409:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1410:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1411:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1412:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1413:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1414:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1415:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1416:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2451              		.loc 1 1416 1
 2452              		.cfi_startproc
 2453              		@ args = 0, pretend = 0, frame = 8
 2454              		@ frame_needed = 1, uses_anonymous_args = 0
 2455              		@ link register save eliminated.
 2456 0000 80B4     		push	{r7}
 2457              	.LCFI193:
 2458              		.cfi_def_cfa_offset 4
 2459              		.cfi_offset 7, -4
 2460 0002 83B0     		sub	sp, sp, #12
 2461              	.LCFI194:
 2462              		.cfi_def_cfa_offset 16
 2463 0004 00AF     		add	r7, sp, #0
 2464              	.LCFI195:
 2465              		.cfi_def_cfa_register 7
 2466 0006 7860     		str	r0, [r7, #4]
 2467 0008 0B46     		mov	r3, r1
 2468 000a FB70     		strb	r3, [r7, #3]
1417:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1418:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
1419:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1420:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2469              		.loc 1 1420 6
 2470 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2471 000e 002B     		cmp	r3, #0
 2472 0010 06D0     		beq	.L144
1421:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1422:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 2473              		.loc 1 1422 8
 2474 0012 0A4B     		ldr	r3, .L147
 2475 0014 5A6A     		ldr	r2, [r3, #36]
ARM GAS  /tmp/ccF8G8Jx.s 			page 69


 2476 0016 0949     		ldr	r1, .L147
 2477              		.loc 1 1422 19
 2478 0018 7B68     		ldr	r3, [r7, #4]
 2479 001a 1343     		orrs	r3, r3, r2
 2480 001c 4B62     		str	r3, [r1, #36]
1423:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1424:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1425:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1426:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
1427:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1428:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2481              		.loc 1 1428 1
 2482 001e 06E0     		b	.L146
 2483              	.L144:
1426:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2484              		.loc 1 1426 8
 2485 0020 064B     		ldr	r3, .L147
 2486 0022 5A6A     		ldr	r2, [r3, #36]
1426:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2487              		.loc 1 1426 22
 2488 0024 7B68     		ldr	r3, [r7, #4]
 2489 0026 DB43     		mvns	r3, r3
1426:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2490              		.loc 1 1426 8
 2491 0028 0449     		ldr	r1, .L147
1426:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2492              		.loc 1 1426 19
 2493 002a 1340     		ands	r3, r3, r2
 2494 002c 4B62     		str	r3, [r1, #36]
 2495              	.L146:
 2496              		.loc 1 1428 1
 2497 002e 00BF     		nop
 2498 0030 0C37     		adds	r7, r7, #12
 2499              	.LCFI196:
 2500              		.cfi_def_cfa_offset 4
 2501 0032 BD46     		mov	sp, r7
 2502              	.LCFI197:
 2503              		.cfi_def_cfa_register 13
 2504              		@ sp needed
 2505 0034 5DF8047B 		ldr	r7, [sp], #4
 2506              	.LCFI198:
 2507              		.cfi_restore 7
 2508              		.cfi_def_cfa_offset 0
 2509 0038 7047     		bx	lr
 2510              	.L148:
 2511 003a 00BF     		.align	2
 2512              	.L147:
 2513 003c 00380240 		.word	1073887232
 2514              		.cfi_endproc
 2515              	.LFE143:
 2517              		.section	.text.RCC_AHB1PeriphClockLPModeCmd,"ax",%progbits
 2518              		.align	1
 2519              		.global	RCC_AHB1PeriphClockLPModeCmd
 2520              		.syntax unified
 2521              		.thumb
 2522              		.thumb_func
 2524              	RCC_AHB1PeriphClockLPModeCmd:
ARM GAS  /tmp/ccF8G8Jx.s 			page 70


 2525              	.LFB144:
1429:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1430:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1431:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
1432:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1433:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1434:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1435:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1436:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1437:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1438:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1439:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1440:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1441:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1442:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1443:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1444:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1445:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1446:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1447:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1448:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1449:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1450:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1451:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1452:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1453:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1454:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1455:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1456:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1457:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1458:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1459:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1460:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1461:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1462:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2526              		.loc 1 1462 1
 2527              		.cfi_startproc
 2528              		@ args = 0, pretend = 0, frame = 8
 2529              		@ frame_needed = 1, uses_anonymous_args = 0
 2530              		@ link register save eliminated.
 2531 0000 80B4     		push	{r7}
 2532              	.LCFI199:
 2533              		.cfi_def_cfa_offset 4
 2534              		.cfi_offset 7, -4
 2535 0002 83B0     		sub	sp, sp, #12
 2536              	.LCFI200:
 2537              		.cfi_def_cfa_offset 16
 2538 0004 00AF     		add	r7, sp, #0
 2539              	.LCFI201:
 2540              		.cfi_def_cfa_register 7
 2541 0006 7860     		str	r0, [r7, #4]
 2542 0008 0B46     		mov	r3, r1
 2543 000a FB70     		strb	r3, [r7, #3]
1463:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1464:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
1465:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1466:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
ARM GAS  /tmp/ccF8G8Jx.s 			page 71


 2544              		.loc 1 1466 6
 2545 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2546 000e 002B     		cmp	r3, #0
 2547 0010 06D0     		beq	.L150
1467:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1468:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR |= RCC_AHB1Periph;
 2548              		.loc 1 1468 8
 2549 0012 0A4B     		ldr	r3, .L153
 2550 0014 1A6D     		ldr	r2, [r3, #80]
 2551 0016 0949     		ldr	r1, .L153
 2552              		.loc 1 1468 20
 2553 0018 7B68     		ldr	r3, [r7, #4]
 2554 001a 1343     		orrs	r3, r3, r2
 2555 001c 0B65     		str	r3, [r1, #80]
1469:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1470:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1471:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1472:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR &= ~RCC_AHB1Periph;
1473:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1474:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2556              		.loc 1 1474 1
 2557 001e 06E0     		b	.L152
 2558              	.L150:
1472:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2559              		.loc 1 1472 8
 2560 0020 064B     		ldr	r3, .L153
 2561 0022 1A6D     		ldr	r2, [r3, #80]
1472:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2562              		.loc 1 1472 23
 2563 0024 7B68     		ldr	r3, [r7, #4]
 2564 0026 DB43     		mvns	r3, r3
1472:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2565              		.loc 1 1472 8
 2566 0028 0449     		ldr	r1, .L153
1472:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2567              		.loc 1 1472 20
 2568 002a 1340     		ands	r3, r3, r2
 2569 002c 0B65     		str	r3, [r1, #80]
 2570              	.L152:
 2571              		.loc 1 1474 1
 2572 002e 00BF     		nop
 2573 0030 0C37     		adds	r7, r7, #12
 2574              	.LCFI202:
 2575              		.cfi_def_cfa_offset 4
 2576 0032 BD46     		mov	sp, r7
 2577              	.LCFI203:
 2578              		.cfi_def_cfa_register 13
 2579              		@ sp needed
 2580 0034 5DF8047B 		ldr	r7, [sp], #4
 2581              	.LCFI204:
 2582              		.cfi_restore 7
 2583              		.cfi_def_cfa_offset 0
 2584 0038 7047     		bx	lr
 2585              	.L154:
 2586 003a 00BF     		.align	2
 2587              	.L153:
 2588 003c 00380240 		.word	1073887232
ARM GAS  /tmp/ccF8G8Jx.s 			page 72


 2589              		.cfi_endproc
 2590              	.LFE144:
 2592              		.section	.text.RCC_AHB2PeriphClockLPModeCmd,"ax",%progbits
 2593              		.align	1
 2594              		.global	RCC_AHB2PeriphClockLPModeCmd
 2595              		.syntax unified
 2596              		.thumb
 2597              		.thumb_func
 2599              	RCC_AHB2PeriphClockLPModeCmd:
 2600              	.LFB145:
1475:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1476:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1477:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
1478:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1479:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           power consumption.
1480:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1481:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1482:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1483:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1484:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1485:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1486:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1487:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1488:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock  
1489:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1490:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1491:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1492:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1493:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1494:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2601              		.loc 1 1494 1
 2602              		.cfi_startproc
 2603              		@ args = 0, pretend = 0, frame = 8
 2604              		@ frame_needed = 1, uses_anonymous_args = 0
 2605              		@ link register save eliminated.
 2606 0000 80B4     		push	{r7}
 2607              	.LCFI205:
 2608              		.cfi_def_cfa_offset 4
 2609              		.cfi_offset 7, -4
 2610 0002 83B0     		sub	sp, sp, #12
 2611              	.LCFI206:
 2612              		.cfi_def_cfa_offset 16
 2613 0004 00AF     		add	r7, sp, #0
 2614              	.LCFI207:
 2615              		.cfi_def_cfa_register 7
 2616 0006 7860     		str	r0, [r7, #4]
 2617 0008 0B46     		mov	r3, r1
 2618 000a FB70     		strb	r3, [r7, #3]
1495:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1496:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1497:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1498:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2619              		.loc 1 1498 6
 2620 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2621 000e 002B     		cmp	r3, #0
 2622 0010 06D0     		beq	.L156
1499:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
ARM GAS  /tmp/ccF8G8Jx.s 			page 73


1500:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR |= RCC_AHB2Periph;
 2623              		.loc 1 1500 8
 2624 0012 0A4B     		ldr	r3, .L159
 2625 0014 5A6D     		ldr	r2, [r3, #84]
 2626 0016 0949     		ldr	r1, .L159
 2627              		.loc 1 1500 20
 2628 0018 7B68     		ldr	r3, [r7, #4]
 2629 001a 1343     		orrs	r3, r3, r2
 2630 001c 4B65     		str	r3, [r1, #84]
1501:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1502:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1503:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1504:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR &= ~RCC_AHB2Periph;
1505:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1506:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2631              		.loc 1 1506 1
 2632 001e 06E0     		b	.L158
 2633              	.L156:
1504:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2634              		.loc 1 1504 8
 2635 0020 064B     		ldr	r3, .L159
 2636 0022 5A6D     		ldr	r2, [r3, #84]
1504:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2637              		.loc 1 1504 23
 2638 0024 7B68     		ldr	r3, [r7, #4]
 2639 0026 DB43     		mvns	r3, r3
1504:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2640              		.loc 1 1504 8
 2641 0028 0449     		ldr	r1, .L159
1504:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2642              		.loc 1 1504 20
 2643 002a 1340     		ands	r3, r3, r2
 2644 002c 4B65     		str	r3, [r1, #84]
 2645              	.L158:
 2646              		.loc 1 1506 1
 2647 002e 00BF     		nop
 2648 0030 0C37     		adds	r7, r7, #12
 2649              	.LCFI208:
 2650              		.cfi_def_cfa_offset 4
 2651 0032 BD46     		mov	sp, r7
 2652              	.LCFI209:
 2653              		.cfi_def_cfa_register 13
 2654              		@ sp needed
 2655 0034 5DF8047B 		ldr	r7, [sp], #4
 2656              	.LCFI210:
 2657              		.cfi_restore 7
 2658              		.cfi_def_cfa_offset 0
 2659 0038 7047     		bx	lr
 2660              	.L160:
 2661 003a 00BF     		.align	2
 2662              	.L159:
 2663 003c 00380240 		.word	1073887232
 2664              		.cfi_endproc
 2665              	.LFE145:
 2667              		.section	.text.RCC_AHB3PeriphClockLPModeCmd,"ax",%progbits
 2668              		.align	1
 2669              		.global	RCC_AHB3PeriphClockLPModeCmd
ARM GAS  /tmp/ccF8G8Jx.s 			page 74


 2670              		.syntax unified
 2671              		.thumb
 2672              		.thumb_func
 2674              	RCC_AHB3PeriphClockLPModeCmd:
 2675              	.LFB146:
1507:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1508:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1509:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
1510:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1511:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1512:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1513:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1514:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1515:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1516:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1517:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1518:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1519:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1520:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1521:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2676              		.loc 1 1521 1
 2677              		.cfi_startproc
 2678              		@ args = 0, pretend = 0, frame = 8
 2679              		@ frame_needed = 1, uses_anonymous_args = 0
 2680              		@ link register save eliminated.
 2681 0000 80B4     		push	{r7}
 2682              	.LCFI211:
 2683              		.cfi_def_cfa_offset 4
 2684              		.cfi_offset 7, -4
 2685 0002 83B0     		sub	sp, sp, #12
 2686              	.LCFI212:
 2687              		.cfi_def_cfa_offset 16
 2688 0004 00AF     		add	r7, sp, #0
 2689              	.LCFI213:
 2690              		.cfi_def_cfa_register 7
 2691 0006 7860     		str	r0, [r7, #4]
 2692 0008 0B46     		mov	r3, r1
 2693 000a FB70     		strb	r3, [r7, #3]
1522:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1523:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
1524:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1525:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2694              		.loc 1 1525 6
 2695 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2696 000e 002B     		cmp	r3, #0
 2697 0010 06D0     		beq	.L162
1526:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1527:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR |= RCC_AHB3Periph;
 2698              		.loc 1 1527 8
 2699 0012 0A4B     		ldr	r3, .L165
 2700 0014 9A6D     		ldr	r2, [r3, #88]
 2701 0016 0949     		ldr	r1, .L165
 2702              		.loc 1 1527 20
 2703 0018 7B68     		ldr	r3, [r7, #4]
 2704 001a 1343     		orrs	r3, r3, r2
 2705 001c 8B65     		str	r3, [r1, #88]
1528:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
ARM GAS  /tmp/ccF8G8Jx.s 			page 75


1529:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1530:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1531:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR &= ~RCC_AHB3Periph;
1532:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1533:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2706              		.loc 1 1533 1
 2707 001e 06E0     		b	.L164
 2708              	.L162:
1531:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2709              		.loc 1 1531 8
 2710 0020 064B     		ldr	r3, .L165
 2711 0022 9A6D     		ldr	r2, [r3, #88]
1531:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2712              		.loc 1 1531 23
 2713 0024 7B68     		ldr	r3, [r7, #4]
 2714 0026 DB43     		mvns	r3, r3
1531:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2715              		.loc 1 1531 8
 2716 0028 0449     		ldr	r1, .L165
1531:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2717              		.loc 1 1531 20
 2718 002a 1340     		ands	r3, r3, r2
 2719 002c 8B65     		str	r3, [r1, #88]
 2720              	.L164:
 2721              		.loc 1 1533 1
 2722 002e 00BF     		nop
 2723 0030 0C37     		adds	r7, r7, #12
 2724              	.LCFI214:
 2725              		.cfi_def_cfa_offset 4
 2726 0032 BD46     		mov	sp, r7
 2727              	.LCFI215:
 2728              		.cfi_def_cfa_register 13
 2729              		@ sp needed
 2730 0034 5DF8047B 		ldr	r7, [sp], #4
 2731              	.LCFI216:
 2732              		.cfi_restore 7
 2733              		.cfi_def_cfa_offset 0
 2734 0038 7047     		bx	lr
 2735              	.L166:
 2736 003a 00BF     		.align	2
 2737              	.L165:
 2738 003c 00380240 		.word	1073887232
 2739              		.cfi_endproc
 2740              	.LFE146:
 2742              		.section	.text.RCC_APB1PeriphClockLPModeCmd,"ax",%progbits
 2743              		.align	1
 2744              		.global	RCC_APB1PeriphClockLPModeCmd
 2745              		.syntax unified
 2746              		.thumb
 2747              		.thumb_func
 2749              	RCC_APB1PeriphClockLPModeCmd:
 2750              	.LFB147:
1534:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1535:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1536:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
1537:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1538:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
ARM GAS  /tmp/ccF8G8Jx.s 			page 76


1539:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1540:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1541:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1542:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1543:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1544:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1545:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1546:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1547:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1548:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1549:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1550:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1551:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1552:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1553:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1554:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1555:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1556:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1557:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1558:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1559:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1560:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1561:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1562:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1563:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1564:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1565:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1566:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1567:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1568:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1569:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1570:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1571:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2751              		.loc 1 1571 1
 2752              		.cfi_startproc
 2753              		@ args = 0, pretend = 0, frame = 8
 2754              		@ frame_needed = 1, uses_anonymous_args = 0
 2755              		@ link register save eliminated.
 2756 0000 80B4     		push	{r7}
 2757              	.LCFI217:
 2758              		.cfi_def_cfa_offset 4
 2759              		.cfi_offset 7, -4
 2760 0002 83B0     		sub	sp, sp, #12
 2761              	.LCFI218:
 2762              		.cfi_def_cfa_offset 16
 2763 0004 00AF     		add	r7, sp, #0
 2764              	.LCFI219:
 2765              		.cfi_def_cfa_register 7
 2766 0006 7860     		str	r0, [r7, #4]
 2767 0008 0B46     		mov	r3, r1
 2768 000a FB70     		strb	r3, [r7, #3]
1572:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1573:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1574:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1575:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2769              		.loc 1 1575 6
 2770 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
ARM GAS  /tmp/ccF8G8Jx.s 			page 77


 2771 000e 002B     		cmp	r3, #0
 2772 0010 06D0     		beq	.L168
1576:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1577:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR |= RCC_APB1Periph;
 2773              		.loc 1 1577 8
 2774 0012 0A4B     		ldr	r3, .L171
 2775 0014 1A6E     		ldr	r2, [r3, #96]
 2776 0016 0949     		ldr	r1, .L171
 2777              		.loc 1 1577 20
 2778 0018 7B68     		ldr	r3, [r7, #4]
 2779 001a 1343     		orrs	r3, r3, r2
 2780 001c 0B66     		str	r3, [r1, #96]
1578:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1579:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1580:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1581:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR &= ~RCC_APB1Periph;
1582:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1583:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2781              		.loc 1 1583 1
 2782 001e 06E0     		b	.L170
 2783              	.L168:
1581:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2784              		.loc 1 1581 8
 2785 0020 064B     		ldr	r3, .L171
 2786 0022 1A6E     		ldr	r2, [r3, #96]
1581:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2787              		.loc 1 1581 23
 2788 0024 7B68     		ldr	r3, [r7, #4]
 2789 0026 DB43     		mvns	r3, r3
1581:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2790              		.loc 1 1581 8
 2791 0028 0449     		ldr	r1, .L171
1581:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2792              		.loc 1 1581 20
 2793 002a 1340     		ands	r3, r3, r2
 2794 002c 0B66     		str	r3, [r1, #96]
 2795              	.L170:
 2796              		.loc 1 1583 1
 2797 002e 00BF     		nop
 2798 0030 0C37     		adds	r7, r7, #12
 2799              	.LCFI220:
 2800              		.cfi_def_cfa_offset 4
 2801 0032 BD46     		mov	sp, r7
 2802              	.LCFI221:
 2803              		.cfi_def_cfa_register 13
 2804              		@ sp needed
 2805 0034 5DF8047B 		ldr	r7, [sp], #4
 2806              	.LCFI222:
 2807              		.cfi_restore 7
 2808              		.cfi_def_cfa_offset 0
 2809 0038 7047     		bx	lr
 2810              	.L172:
 2811 003a 00BF     		.align	2
 2812              	.L171:
 2813 003c 00380240 		.word	1073887232
 2814              		.cfi_endproc
 2815              	.LFE147:
ARM GAS  /tmp/ccF8G8Jx.s 			page 78


 2817              		.section	.text.RCC_APB2PeriphClockLPModeCmd,"ax",%progbits
 2818              		.align	1
 2819              		.global	RCC_APB2PeriphClockLPModeCmd
 2820              		.syntax unified
 2821              		.thumb
 2822              		.thumb_func
 2824              	RCC_APB2PeriphClockLPModeCmd:
 2825              	.LFB148:
1584:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1585:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1586:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.
1587:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1588:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1589:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1590:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1591:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1592:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1593:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1594:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1595:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1596:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1597:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1598:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1599:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1600:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1601:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1602:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1603:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1604:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1605:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1606:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1607:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1608:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1609:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1610:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1611:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2826              		.loc 1 1611 1
 2827              		.cfi_startproc
 2828              		@ args = 0, pretend = 0, frame = 8
 2829              		@ frame_needed = 1, uses_anonymous_args = 0
 2830              		@ link register save eliminated.
 2831 0000 80B4     		push	{r7}
 2832              	.LCFI223:
 2833              		.cfi_def_cfa_offset 4
 2834              		.cfi_offset 7, -4
 2835 0002 83B0     		sub	sp, sp, #12
 2836              	.LCFI224:
 2837              		.cfi_def_cfa_offset 16
 2838 0004 00AF     		add	r7, sp, #0
 2839              	.LCFI225:
 2840              		.cfi_def_cfa_register 7
 2841 0006 7860     		str	r0, [r7, #4]
 2842 0008 0B46     		mov	r3, r1
 2843 000a FB70     		strb	r3, [r7, #3]
1612:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1613:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1614:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
ARM GAS  /tmp/ccF8G8Jx.s 			page 79


1615:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2844              		.loc 1 1615 6
 2845 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2846 000e 002B     		cmp	r3, #0
 2847 0010 06D0     		beq	.L174
1616:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1617:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR |= RCC_APB2Periph;
 2848              		.loc 1 1617 8
 2849 0012 0A4B     		ldr	r3, .L177
 2850 0014 5A6E     		ldr	r2, [r3, #100]
 2851 0016 0949     		ldr	r1, .L177
 2852              		.loc 1 1617 20
 2853 0018 7B68     		ldr	r3, [r7, #4]
 2854 001a 1343     		orrs	r3, r3, r2
 2855 001c 4B66     		str	r3, [r1, #100]
1618:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1619:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1620:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1621:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR &= ~RCC_APB2Periph;
1622:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1623:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2856              		.loc 1 1623 1
 2857 001e 06E0     		b	.L176
 2858              	.L174:
1621:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2859              		.loc 1 1621 8
 2860 0020 064B     		ldr	r3, .L177
 2861 0022 5A6E     		ldr	r2, [r3, #100]
1621:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2862              		.loc 1 1621 23
 2863 0024 7B68     		ldr	r3, [r7, #4]
 2864 0026 DB43     		mvns	r3, r3
1621:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2865              		.loc 1 1621 8
 2866 0028 0449     		ldr	r1, .L177
1621:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2867              		.loc 1 1621 20
 2868 002a 1340     		ands	r3, r3, r2
 2869 002c 4B66     		str	r3, [r1, #100]
 2870              	.L176:
 2871              		.loc 1 1623 1
 2872 002e 00BF     		nop
 2873 0030 0C37     		adds	r7, r7, #12
 2874              	.LCFI226:
 2875              		.cfi_def_cfa_offset 4
 2876 0032 BD46     		mov	sp, r7
 2877              	.LCFI227:
 2878              		.cfi_def_cfa_register 13
 2879              		@ sp needed
 2880 0034 5DF8047B 		ldr	r7, [sp], #4
 2881              	.LCFI228:
 2882              		.cfi_restore 7
 2883              		.cfi_def_cfa_offset 0
 2884 0038 7047     		bx	lr
 2885              	.L178:
 2886 003a 00BF     		.align	2
 2887              	.L177:
ARM GAS  /tmp/ccF8G8Jx.s 			page 80


 2888 003c 00380240 		.word	1073887232
 2889              		.cfi_endproc
 2890              	.LFE148:
 2892              		.section	.text.RCC_ITConfig,"ax",%progbits
 2893              		.align	1
 2894              		.global	RCC_ITConfig
 2895              		.syntax unified
 2896              		.thumb
 2897              		.thumb_func
 2899              	RCC_ITConfig:
 2900              	.LFB149:
1624:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1625:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1626:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
1627:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1628:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1629:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group4 Interrupts and flags management functions
1630:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Interrupts and flags management functions 
1631:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
1632:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
1633:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
1634:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                    Interrupts and flags management functions
1635:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
1636:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1637:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
1638:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
1639:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1640:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1641:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1642:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
1643:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
1644:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1645:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1646:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1647:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1648:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1649:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1650:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1651:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
1652:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1653:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1654:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1655:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
1656:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2901              		.loc 1 1656 1
 2902              		.cfi_startproc
 2903              		@ args = 0, pretend = 0, frame = 8
 2904              		@ frame_needed = 1, uses_anonymous_args = 0
 2905              		@ link register save eliminated.
 2906 0000 80B4     		push	{r7}
 2907              	.LCFI229:
 2908              		.cfi_def_cfa_offset 4
 2909              		.cfi_offset 7, -4
 2910 0002 83B0     		sub	sp, sp, #12
 2911              	.LCFI230:
 2912              		.cfi_def_cfa_offset 16
 2913 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccF8G8Jx.s 			page 81


 2914              	.LCFI231:
 2915              		.cfi_def_cfa_register 7
 2916 0006 0346     		mov	r3, r0
 2917 0008 0A46     		mov	r2, r1
 2918 000a FB71     		strb	r3, [r7, #7]
 2919 000c 1346     		mov	r3, r2
 2920 000e BB71     		strb	r3, [r7, #6]
1657:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1658:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
1659:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1660:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2921              		.loc 1 1660 6
 2922 0010 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 2923 0012 002B     		cmp	r3, #0
 2924 0014 08D0     		beq	.L180
1661:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1662:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
1663:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 2925              		.loc 1 1663 5
 2926 0016 0C4B     		ldr	r3, .L183
 2927 0018 1B78     		ldrb	r3, [r3]
 2928 001a DAB2     		uxtb	r2, r3
 2929 001c 0A49     		ldr	r1, .L183
 2930              		.loc 1 1663 41
 2931 001e FB79     		ldrb	r3, [r7, #7]
 2932 0020 1343     		orrs	r3, r3, r2
 2933 0022 DBB2     		uxtb	r3, r3
 2934 0024 0B70     		strb	r3, [r1]
1664:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1665:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1666:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1667:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
1668:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
1669:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1670:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2935              		.loc 1 1670 1
 2936 0026 09E0     		b	.L182
 2937              	.L180:
1668:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2938              		.loc 1 1668 5
 2939 0028 074B     		ldr	r3, .L183
 2940 002a 1B78     		ldrb	r3, [r3]
 2941 002c DAB2     		uxtb	r2, r3
1668:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2942              		.loc 1 1668 44
 2943 002e FB79     		ldrb	r3, [r7, #7]
 2944 0030 DB43     		mvns	r3, r3
 2945 0032 DBB2     		uxtb	r3, r3
1668:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2946              		.loc 1 1668 5
 2947 0034 0449     		ldr	r1, .L183
1668:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2948              		.loc 1 1668 41
 2949 0036 1340     		ands	r3, r3, r2
 2950 0038 DBB2     		uxtb	r3, r3
 2951 003a 0B70     		strb	r3, [r1]
 2952              	.L182:
ARM GAS  /tmp/ccF8G8Jx.s 			page 82


 2953              		.loc 1 1670 1
 2954 003c 00BF     		nop
 2955 003e 0C37     		adds	r7, r7, #12
 2956              	.LCFI232:
 2957              		.cfi_def_cfa_offset 4
 2958 0040 BD46     		mov	sp, r7
 2959              	.LCFI233:
 2960              		.cfi_def_cfa_register 13
 2961              		@ sp needed
 2962 0042 5DF8047B 		ldr	r7, [sp], #4
 2963              	.LCFI234:
 2964              		.cfi_restore 7
 2965              		.cfi_def_cfa_offset 0
 2966 0046 7047     		bx	lr
 2967              	.L184:
 2968              		.align	2
 2969              	.L183:
 2970 0048 0D380240 		.word	1073887245
 2971              		.cfi_endproc
 2972              	.LFE149:
 2974              		.section	.text.RCC_GetFlagStatus,"ax",%progbits
 2975              		.align	1
 2976              		.global	RCC_GetFlagStatus
 2977              		.syntax unified
 2978              		.thumb
 2979              		.thumb_func
 2981              	RCC_GetFlagStatus:
 2982              	.LFB150:
1671:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1672:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1673:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1674:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1675:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1676:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1677:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1678:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLRDY: main PLL clock ready
1679:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready
1680:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1681:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1682:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset
1683:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PINRST: Pin reset
1684:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PORRST: POR/PDR reset
1685:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_SFTRST: Software reset
1686:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1687:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1688:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LPWRRST: Low Power reset
1689:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1690:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1691:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1692:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2983              		.loc 1 1692 1
 2984              		.cfi_startproc
 2985              		@ args = 0, pretend = 0, frame = 24
 2986              		@ frame_needed = 1, uses_anonymous_args = 0
 2987              		@ link register save eliminated.
 2988 0000 80B4     		push	{r7}
 2989              	.LCFI235:
ARM GAS  /tmp/ccF8G8Jx.s 			page 83


 2990              		.cfi_def_cfa_offset 4
 2991              		.cfi_offset 7, -4
 2992 0002 87B0     		sub	sp, sp, #28
 2993              	.LCFI236:
 2994              		.cfi_def_cfa_offset 32
 2995 0004 00AF     		add	r7, sp, #0
 2996              	.LCFI237:
 2997              		.cfi_def_cfa_register 7
 2998 0006 0346     		mov	r3, r0
 2999 0008 FB71     		strb	r3, [r7, #7]
1693:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0;
 3000              		.loc 1 1693 12
 3001 000a 0023     		movs	r3, #0
 3002 000c FB60     		str	r3, [r7, #12]
1694:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t statusreg = 0;
 3003              		.loc 1 1694 12
 3004 000e 0023     		movs	r3, #0
 3005 0010 7B61     		str	r3, [r7, #20]
1695:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus bitstatus = RESET;
 3006              		.loc 1 1695 14
 3007 0012 0023     		movs	r3, #0
 3008 0014 FB74     		strb	r3, [r7, #19]
1696:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1697:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1698:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
1699:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1700:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the RCC register index */
1701:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG >> 5;
 3009              		.loc 1 1701 18
 3010 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3011 0018 5B09     		lsrs	r3, r3, #5
 3012 001a DBB2     		uxtb	r3, r3
 3013              		.loc 1 1701 7
 3014 001c FB60     		str	r3, [r7, #12]
1702:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 3015              		.loc 1 1702 6
 3016 001e FB68     		ldr	r3, [r7, #12]
 3017 0020 012B     		cmp	r3, #1
 3018 0022 03D1     		bne	.L186
1703:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1704:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CR;
 3019              		.loc 1 1704 20
 3020 0024 124B     		ldr	r3, .L192
 3021              		.loc 1 1704 15
 3022 0026 1B68     		ldr	r3, [r3]
 3023 0028 7B61     		str	r3, [r7, #20]
 3024 002a 09E0     		b	.L187
 3025              	.L186:
1705:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1706:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 3026              		.loc 1 1706 11
 3027 002c FB68     		ldr	r3, [r7, #12]
 3028 002e 022B     		cmp	r3, #2
 3029 0030 03D1     		bne	.L188
1707:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1708:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->BDCR;
 3030              		.loc 1 1708 20
ARM GAS  /tmp/ccF8G8Jx.s 			page 84


 3031 0032 0F4B     		ldr	r3, .L192
 3032              		.loc 1 1708 15
 3033 0034 1B6F     		ldr	r3, [r3, #112]
 3034 0036 7B61     		str	r3, [r7, #20]
 3035 0038 02E0     		b	.L187
 3036              	.L188:
1709:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1710:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else                       /* The flag to check is in CSR register */
1711:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1712:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CSR;
 3037              		.loc 1 1712 20
 3038 003a 0D4B     		ldr	r3, .L192
 3039              		.loc 1 1712 15
 3040 003c 5B6F     		ldr	r3, [r3, #116]
 3041 003e 7B61     		str	r3, [r7, #20]
 3042              	.L187:
1713:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1714:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1715:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the flag position */
1716:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG & FLAG_MASK;
 3043              		.loc 1 1716 18
 3044 0040 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3045              		.loc 1 1716 7
 3046 0042 03F01F03 		and	r3, r3, #31
 3047 0046 FB60     		str	r3, [r7, #12]
1717:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 3048              		.loc 1 1717 42
 3049 0048 7A69     		ldr	r2, [r7, #20]
 3050 004a FB68     		ldr	r3, [r7, #12]
 3051 004c 22FA03F3 		lsr	r3, r2, r3
 3052 0050 03F00103 		and	r3, r3, #1
 3053              		.loc 1 1717 6
 3054 0054 002B     		cmp	r3, #0
 3055 0056 02D0     		beq	.L189
1718:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1719:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 3056              		.loc 1 1719 15
 3057 0058 0123     		movs	r3, #1
 3058 005a FB74     		strb	r3, [r7, #19]
 3059 005c 01E0     		b	.L190
 3060              	.L189:
1720:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1721:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1722:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1723:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 3061              		.loc 1 1723 15
 3062 005e 0023     		movs	r3, #0
 3063 0060 FB74     		strb	r3, [r7, #19]
 3064              	.L190:
1724:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1725:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the flag status */
1726:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return bitstatus;
 3065              		.loc 1 1726 10
 3066 0062 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
1727:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 3067              		.loc 1 1727 1
 3068 0064 1846     		mov	r0, r3
ARM GAS  /tmp/ccF8G8Jx.s 			page 85


 3069 0066 1C37     		adds	r7, r7, #28
 3070              	.LCFI238:
 3071              		.cfi_def_cfa_offset 4
 3072 0068 BD46     		mov	sp, r7
 3073              	.LCFI239:
 3074              		.cfi_def_cfa_register 13
 3075              		@ sp needed
 3076 006a 5DF8047B 		ldr	r7, [sp], #4
 3077              	.LCFI240:
 3078              		.cfi_restore 7
 3079              		.cfi_def_cfa_offset 0
 3080 006e 7047     		bx	lr
 3081              	.L193:
 3082              		.align	2
 3083              	.L192:
 3084 0070 00380240 		.word	1073887232
 3085              		.cfi_endproc
 3086              	.LFE150:
 3088              		.section	.text.RCC_ClearFlag,"ax",%progbits
 3089              		.align	1
 3090              		.global	RCC_ClearFlag
 3091              		.syntax unified
 3092              		.thumb
 3093              		.thumb_func
 3095              	RCC_ClearFlag:
 3096              	.LFB151:
1728:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1729:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1730:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC reset flags.
1731:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST,  RCC_FLAG_SFTRST,
1732:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1733:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
1734:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1735:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1736:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearFlag(void)
1737:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 3097              		.loc 1 1737 1
 3098              		.cfi_startproc
 3099              		@ args = 0, pretend = 0, frame = 0
 3100              		@ frame_needed = 1, uses_anonymous_args = 0
 3101              		@ link register save eliminated.
 3102 0000 80B4     		push	{r7}
 3103              	.LCFI241:
 3104              		.cfi_def_cfa_offset 4
 3105              		.cfi_offset 7, -4
 3106 0002 00AF     		add	r7, sp, #0
 3107              	.LCFI242:
 3108              		.cfi_def_cfa_register 7
1738:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1739:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 3109              		.loc 1 1739 6
 3110 0004 054B     		ldr	r3, .L195
 3111 0006 5B6F     		ldr	r3, [r3, #116]
 3112 0008 044A     		ldr	r2, .L195
 3113              		.loc 1 1739 12
 3114 000a 43F08073 		orr	r3, r3, #16777216
 3115 000e 5367     		str	r3, [r2, #116]
ARM GAS  /tmp/ccF8G8Jx.s 			page 86


1740:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 3116              		.loc 1 1740 1
 3117 0010 00BF     		nop
 3118 0012 BD46     		mov	sp, r7
 3119              	.LCFI243:
 3120              		.cfi_def_cfa_register 13
 3121              		@ sp needed
 3122 0014 5DF8047B 		ldr	r7, [sp], #4
 3123              	.LCFI244:
 3124              		.cfi_restore 7
 3125              		.cfi_def_cfa_offset 0
 3126 0018 7047     		bx	lr
 3127              	.L196:
 3128 001a 00BF     		.align	2
 3129              	.L195:
 3130 001c 00380240 		.word	1073887232
 3131              		.cfi_endproc
 3132              	.LFE151:
 3134              		.section	.text.RCC_GetITStatus,"ax",%progbits
 3135              		.align	1
 3136              		.global	RCC_GetITStatus
 3137              		.syntax unified
 3138              		.thumb
 3139              		.thumb_func
 3141              	RCC_GetITStatus:
 3142              	.LFB152:
1741:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1742:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1743:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1744:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1745:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1746:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1747:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1748:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1749:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1750:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1751:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1752:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1753:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1754:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1755:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1756:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 3143              		.loc 1 1756 1
 3144              		.cfi_startproc
 3145              		@ args = 0, pretend = 0, frame = 16
 3146              		@ frame_needed = 1, uses_anonymous_args = 0
 3147              		@ link register save eliminated.
 3148 0000 80B4     		push	{r7}
 3149              	.LCFI245:
 3150              		.cfi_def_cfa_offset 4
 3151              		.cfi_offset 7, -4
 3152 0002 85B0     		sub	sp, sp, #20
 3153              	.LCFI246:
 3154              		.cfi_def_cfa_offset 24
 3155 0004 00AF     		add	r7, sp, #0
 3156              	.LCFI247:
 3157              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccF8G8Jx.s 			page 87


 3158 0006 0346     		mov	r3, r0
 3159 0008 FB71     		strb	r3, [r7, #7]
1757:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ITStatus bitstatus = RESET;
 3160              		.loc 1 1757 12
 3161 000a 0023     		movs	r3, #0
 3162 000c FB73     		strb	r3, [r7, #15]
1758:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1759:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1760:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
1761:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1762:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the status of the specified RCC interrupt */
1763:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 3163              		.loc 1 1763 11
 3164 000e 094B     		ldr	r3, .L201
 3165 0010 DA68     		ldr	r2, [r3, #12]
 3166              		.loc 1 1763 17
 3167 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3168 0014 1340     		ands	r3, r3, r2
 3169              		.loc 1 1763 6
 3170 0016 002B     		cmp	r3, #0
 3171 0018 02D0     		beq	.L198
1764:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1765:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 3172              		.loc 1 1765 15
 3173 001a 0123     		movs	r3, #1
 3174 001c FB73     		strb	r3, [r7, #15]
 3175 001e 01E0     		b	.L199
 3176              	.L198:
1766:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1767:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1768:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1769:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 3177              		.loc 1 1769 15
 3178 0020 0023     		movs	r3, #0
 3179 0022 FB73     		strb	r3, [r7, #15]
 3180              	.L199:
1770:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1771:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the RCC_IT status */
1772:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return  bitstatus;
 3181              		.loc 1 1772 11
 3182 0024 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1773:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 3183              		.loc 1 1773 1
 3184 0026 1846     		mov	r0, r3
 3185 0028 1437     		adds	r7, r7, #20
 3186              	.LCFI248:
 3187              		.cfi_def_cfa_offset 4
 3188 002a BD46     		mov	sp, r7
 3189              	.LCFI249:
 3190              		.cfi_def_cfa_register 13
 3191              		@ sp needed
 3192 002c 5DF8047B 		ldr	r7, [sp], #4
 3193              	.LCFI250:
 3194              		.cfi_restore 7
 3195              		.cfi_def_cfa_offset 0
 3196 0030 7047     		bx	lr
 3197              	.L202:
ARM GAS  /tmp/ccF8G8Jx.s 			page 88


 3198 0032 00BF     		.align	2
 3199              	.L201:
 3200 0034 00380240 		.word	1073887232
 3201              		.cfi_endproc
 3202              	.LFE152:
 3204              		.section	.text.RCC_ClearITPendingBit,"ax",%progbits
 3205              		.align	1
 3206              		.global	RCC_ClearITPendingBit
 3207              		.syntax unified
 3208              		.thumb
 3209              		.thumb_func
 3211              	RCC_ClearITPendingBit:
 3212              	.LFB153:
1774:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1775:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1776:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1777:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1778:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1779:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1780:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1781:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1782:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1783:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1784:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1785:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1786:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1787:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1788:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1789:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 3213              		.loc 1 1789 1
 3214              		.cfi_startproc
 3215              		@ args = 0, pretend = 0, frame = 8
 3216              		@ frame_needed = 1, uses_anonymous_args = 0
 3217              		@ link register save eliminated.
 3218 0000 80B4     		push	{r7}
 3219              	.LCFI251:
 3220              		.cfi_def_cfa_offset 4
 3221              		.cfi_offset 7, -4
 3222 0002 83B0     		sub	sp, sp, #12
 3223              	.LCFI252:
 3224              		.cfi_def_cfa_offset 16
 3225 0004 00AF     		add	r7, sp, #0
 3226              	.LCFI253:
 3227              		.cfi_def_cfa_register 7
 3228 0006 0346     		mov	r3, r0
 3229 0008 FB71     		strb	r3, [r7, #7]
1790:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1791:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
1792:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1793:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1794:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      pending bits */
1795:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 3230              		.loc 1 1795 3
 3231 000a 044A     		ldr	r2, .L204
 3232              		.loc 1 1795 39
 3233 000c FB79     		ldrb	r3, [r7, #7]
 3234 000e 1370     		strb	r3, [r2]
ARM GAS  /tmp/ccF8G8Jx.s 			page 89


1796:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 3235              		.loc 1 1796 1
 3236 0010 00BF     		nop
 3237 0012 0C37     		adds	r7, r7, #12
 3238              	.LCFI254:
 3239              		.cfi_def_cfa_offset 4
 3240 0014 BD46     		mov	sp, r7
 3241              	.LCFI255:
 3242              		.cfi_def_cfa_register 13
 3243              		@ sp needed
 3244 0016 5DF8047B 		ldr	r7, [sp], #4
 3245              	.LCFI256:
 3246              		.cfi_restore 7
 3247              		.cfi_def_cfa_offset 0
 3248 001a 7047     		bx	lr
 3249              	.L205:
 3250              		.align	2
 3251              	.L204:
 3252 001c 0E380240 		.word	1073887246
 3253              		.cfi_endproc
 3254              	.LFE153:
 3256              		.text
 3257              	.Letext0:
 3258              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 3259              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 3260              		.file 4 "../Shared/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 3261              		.file 5 "../Shared/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h"
ARM GAS  /tmp/ccF8G8Jx.s 			page 90


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_rcc.c
     /tmp/ccF8G8Jx.s:21     .rodata.APBAHBPrescTable:00000000 $d
     /tmp/ccF8G8Jx.s:24     .rodata.APBAHBPrescTable:00000000 APBAHBPrescTable
     /tmp/ccF8G8Jx.s:28     .text.RCC_DeInit:00000000 $t
     /tmp/ccF8G8Jx.s:34     .text.RCC_DeInit:00000000 RCC_DeInit
     /tmp/ccF8G8Jx.s:99     .text.RCC_DeInit:00000048 $d
     /tmp/ccF8G8Jx.s:105    .text.RCC_HSEConfig:00000000 $t
     /tmp/ccF8G8Jx.s:111    .text.RCC_HSEConfig:00000000 RCC_HSEConfig
     /tmp/ccF8G8Jx.s:157    .text.RCC_HSEConfig:00000024 $d
     /tmp/ccF8G8Jx.s:162    .text.RCC_WaitForHSEStartUp:00000000 $t
     /tmp/ccF8G8Jx.s:168    .text.RCC_WaitForHSEStartUp:00000000 RCC_WaitForHSEStartUp
     /tmp/ccF8G8Jx.s:2981   .text.RCC_GetFlagStatus:00000000 RCC_GetFlagStatus
     /tmp/ccF8G8Jx.s:246    .text.RCC_AdjustHSICalibrationValue:00000000 $t
     /tmp/ccF8G8Jx.s:252    .text.RCC_AdjustHSICalibrationValue:00000000 RCC_AdjustHSICalibrationValue
     /tmp/ccF8G8Jx.s:313    .text.RCC_AdjustHSICalibrationValue:00000038 $d
     /tmp/ccF8G8Jx.s:318    .text.RCC_HSICmd:00000000 $t
     /tmp/ccF8G8Jx.s:324    .text.RCC_HSICmd:00000000 RCC_HSICmd
     /tmp/ccF8G8Jx.s:366    .text.RCC_HSICmd:0000001c $d
     /tmp/ccF8G8Jx.s:371    .text.RCC_LSEConfig:00000000 $t
     /tmp/ccF8G8Jx.s:377    .text.RCC_LSEConfig:00000000 RCC_LSEConfig
     /tmp/ccF8G8Jx.s:448    .text.RCC_LSEConfig:00000040 $d
     /tmp/ccF8G8Jx.s:453    .text.RCC_LSICmd:00000000 $t
     /tmp/ccF8G8Jx.s:459    .text.RCC_LSICmd:00000000 RCC_LSICmd
     /tmp/ccF8G8Jx.s:501    .text.RCC_LSICmd:0000001c $d
     /tmp/ccF8G8Jx.s:506    .text.RCC_PLLConfig:00000000 $t
     /tmp/ccF8G8Jx.s:512    .text.RCC_PLLConfig:00000000 RCC_PLLConfig
     /tmp/ccF8G8Jx.s:577    .text.RCC_PLLConfig:0000003c $d
     /tmp/ccF8G8Jx.s:582    .text.RCC_PLLCmd:00000000 $t
     /tmp/ccF8G8Jx.s:588    .text.RCC_PLLCmd:00000000 RCC_PLLCmd
     /tmp/ccF8G8Jx.s:630    .text.RCC_PLLCmd:0000001c $d
     /tmp/ccF8G8Jx.s:635    .text.RCC_PLLI2SConfig:00000000 $t
     /tmp/ccF8G8Jx.s:641    .text.RCC_PLLI2SConfig:00000000 RCC_PLLI2SConfig
     /tmp/ccF8G8Jx.s:689    .text.RCC_PLLI2SConfig:00000028 $d
     /tmp/ccF8G8Jx.s:694    .text.RCC_PLLI2SCmd:00000000 $t
     /tmp/ccF8G8Jx.s:700    .text.RCC_PLLI2SCmd:00000000 RCC_PLLI2SCmd
     /tmp/ccF8G8Jx.s:742    .text.RCC_PLLI2SCmd:0000001c $d
     /tmp/ccF8G8Jx.s:747    .text.RCC_ClockSecuritySystemCmd:00000000 $t
     /tmp/ccF8G8Jx.s:753    .text.RCC_ClockSecuritySystemCmd:00000000 RCC_ClockSecuritySystemCmd
     /tmp/ccF8G8Jx.s:795    .text.RCC_ClockSecuritySystemCmd:0000001c $d
     /tmp/ccF8G8Jx.s:800    .text.RCC_MCO1Config:00000000 $t
     /tmp/ccF8G8Jx.s:806    .text.RCC_MCO1Config:00000000 RCC_MCO1Config
     /tmp/ccF8G8Jx.s:867    .text.RCC_MCO1Config:0000003c $d
     /tmp/ccF8G8Jx.s:872    .text.RCC_MCO2Config:00000000 $t
     /tmp/ccF8G8Jx.s:878    .text.RCC_MCO2Config:00000000 RCC_MCO2Config
     /tmp/ccF8G8Jx.s:939    .text.RCC_MCO2Config:0000003c $d
     /tmp/ccF8G8Jx.s:944    .text.RCC_SYSCLKConfig:00000000 $t
     /tmp/ccF8G8Jx.s:950    .text.RCC_SYSCLKConfig:00000000 RCC_SYSCLKConfig
     /tmp/ccF8G8Jx.s:1007   .text.RCC_SYSCLKConfig:00000034 $d
     /tmp/ccF8G8Jx.s:1012   .text.RCC_GetSYSCLKSource:00000000 $t
     /tmp/ccF8G8Jx.s:1018   .text.RCC_GetSYSCLKSource:00000000 RCC_GetSYSCLKSource
     /tmp/ccF8G8Jx.s:1053   .text.RCC_GetSYSCLKSource:0000001c $d
     /tmp/ccF8G8Jx.s:1058   .text.RCC_HCLKConfig:00000000 $t
     /tmp/ccF8G8Jx.s:1064   .text.RCC_HCLKConfig:00000000 RCC_HCLKConfig
     /tmp/ccF8G8Jx.s:1121   .text.RCC_HCLKConfig:00000034 $d
     /tmp/ccF8G8Jx.s:1126   .text.RCC_PCLK1Config:00000000 $t
     /tmp/ccF8G8Jx.s:1132   .text.RCC_PCLK1Config:00000000 RCC_PCLK1Config
ARM GAS  /tmp/ccF8G8Jx.s 			page 91


     /tmp/ccF8G8Jx.s:1189   .text.RCC_PCLK1Config:00000034 $d
     /tmp/ccF8G8Jx.s:1194   .text.RCC_PCLK2Config:00000000 $t
     /tmp/ccF8G8Jx.s:1200   .text.RCC_PCLK2Config:00000000 RCC_PCLK2Config
     /tmp/ccF8G8Jx.s:1259   .text.RCC_PCLK2Config:00000038 $d
     /tmp/ccF8G8Jx.s:1264   .text.RCC_GetClocksFreq:00000000 $t
     /tmp/ccF8G8Jx.s:1270   .text.RCC_GetClocksFreq:00000000 RCC_GetClocksFreq
     /tmp/ccF8G8Jx.s:1514   .text.RCC_GetClocksFreq:0000014c $d
     /tmp/ccF8G8Jx.s:1522   .text.RCC_RTCCLKConfig:00000000 $t
     /tmp/ccF8G8Jx.s:1528   .text.RCC_RTCCLKConfig:00000000 RCC_RTCCLKConfig
     /tmp/ccF8G8Jx.s:1606   .text.RCC_RTCCLKConfig:00000058 $d
     /tmp/ccF8G8Jx.s:1611   .text.RCC_RTCCLKCmd:00000000 $t
     /tmp/ccF8G8Jx.s:1617   .text.RCC_RTCCLKCmd:00000000 RCC_RTCCLKCmd
     /tmp/ccF8G8Jx.s:1659   .text.RCC_RTCCLKCmd:0000001c $d
     /tmp/ccF8G8Jx.s:1664   .text.RCC_BackupResetCmd:00000000 $t
     /tmp/ccF8G8Jx.s:1670   .text.RCC_BackupResetCmd:00000000 RCC_BackupResetCmd
     /tmp/ccF8G8Jx.s:1712   .text.RCC_BackupResetCmd:0000001c $d
     /tmp/ccF8G8Jx.s:1717   .text.RCC_I2SCLKConfig:00000000 $t
     /tmp/ccF8G8Jx.s:1723   .text.RCC_I2SCLKConfig:00000000 RCC_I2SCLKConfig
     /tmp/ccF8G8Jx.s:1763   .text.RCC_I2SCLKConfig:0000001c $d
     /tmp/ccF8G8Jx.s:1768   .text.RCC_AHB1PeriphClockCmd:00000000 $t
     /tmp/ccF8G8Jx.s:1774   .text.RCC_AHB1PeriphClockCmd:00000000 RCC_AHB1PeriphClockCmd
     /tmp/ccF8G8Jx.s:1838   .text.RCC_AHB1PeriphClockCmd:0000003c $d
     /tmp/ccF8G8Jx.s:1843   .text.RCC_AHB2PeriphClockCmd:00000000 $t
     /tmp/ccF8G8Jx.s:1849   .text.RCC_AHB2PeriphClockCmd:00000000 RCC_AHB2PeriphClockCmd
     /tmp/ccF8G8Jx.s:1913   .text.RCC_AHB2PeriphClockCmd:0000003c $d
     /tmp/ccF8G8Jx.s:1918   .text.RCC_AHB3PeriphClockCmd:00000000 $t
     /tmp/ccF8G8Jx.s:1924   .text.RCC_AHB3PeriphClockCmd:00000000 RCC_AHB3PeriphClockCmd
     /tmp/ccF8G8Jx.s:1988   .text.RCC_AHB3PeriphClockCmd:0000003c $d
     /tmp/ccF8G8Jx.s:1993   .text.RCC_APB1PeriphClockCmd:00000000 $t
     /tmp/ccF8G8Jx.s:1999   .text.RCC_APB1PeriphClockCmd:00000000 RCC_APB1PeriphClockCmd
     /tmp/ccF8G8Jx.s:2063   .text.RCC_APB1PeriphClockCmd:0000003c $d
     /tmp/ccF8G8Jx.s:2068   .text.RCC_APB2PeriphClockCmd:00000000 $t
     /tmp/ccF8G8Jx.s:2074   .text.RCC_APB2PeriphClockCmd:00000000 RCC_APB2PeriphClockCmd
     /tmp/ccF8G8Jx.s:2138   .text.RCC_APB2PeriphClockCmd:0000003c $d
     /tmp/ccF8G8Jx.s:2143   .text.RCC_AHB1PeriphResetCmd:00000000 $t
     /tmp/ccF8G8Jx.s:2149   .text.RCC_AHB1PeriphResetCmd:00000000 RCC_AHB1PeriphResetCmd
     /tmp/ccF8G8Jx.s:2213   .text.RCC_AHB1PeriphResetCmd:0000003c $d
     /tmp/ccF8G8Jx.s:2218   .text.RCC_AHB2PeriphResetCmd:00000000 $t
     /tmp/ccF8G8Jx.s:2224   .text.RCC_AHB2PeriphResetCmd:00000000 RCC_AHB2PeriphResetCmd
     /tmp/ccF8G8Jx.s:2288   .text.RCC_AHB2PeriphResetCmd:0000003c $d
     /tmp/ccF8G8Jx.s:2293   .text.RCC_AHB3PeriphResetCmd:00000000 $t
     /tmp/ccF8G8Jx.s:2299   .text.RCC_AHB3PeriphResetCmd:00000000 RCC_AHB3PeriphResetCmd
     /tmp/ccF8G8Jx.s:2363   .text.RCC_AHB3PeriphResetCmd:0000003c $d
     /tmp/ccF8G8Jx.s:2368   .text.RCC_APB1PeriphResetCmd:00000000 $t
     /tmp/ccF8G8Jx.s:2374   .text.RCC_APB1PeriphResetCmd:00000000 RCC_APB1PeriphResetCmd
     /tmp/ccF8G8Jx.s:2438   .text.RCC_APB1PeriphResetCmd:0000003c $d
     /tmp/ccF8G8Jx.s:2443   .text.RCC_APB2PeriphResetCmd:00000000 $t
     /tmp/ccF8G8Jx.s:2449   .text.RCC_APB2PeriphResetCmd:00000000 RCC_APB2PeriphResetCmd
     /tmp/ccF8G8Jx.s:2513   .text.RCC_APB2PeriphResetCmd:0000003c $d
     /tmp/ccF8G8Jx.s:2518   .text.RCC_AHB1PeriphClockLPModeCmd:00000000 $t
     /tmp/ccF8G8Jx.s:2524   .text.RCC_AHB1PeriphClockLPModeCmd:00000000 RCC_AHB1PeriphClockLPModeCmd
     /tmp/ccF8G8Jx.s:2588   .text.RCC_AHB1PeriphClockLPModeCmd:0000003c $d
     /tmp/ccF8G8Jx.s:2593   .text.RCC_AHB2PeriphClockLPModeCmd:00000000 $t
     /tmp/ccF8G8Jx.s:2599   .text.RCC_AHB2PeriphClockLPModeCmd:00000000 RCC_AHB2PeriphClockLPModeCmd
     /tmp/ccF8G8Jx.s:2663   .text.RCC_AHB2PeriphClockLPModeCmd:0000003c $d
     /tmp/ccF8G8Jx.s:2668   .text.RCC_AHB3PeriphClockLPModeCmd:00000000 $t
     /tmp/ccF8G8Jx.s:2674   .text.RCC_AHB3PeriphClockLPModeCmd:00000000 RCC_AHB3PeriphClockLPModeCmd
ARM GAS  /tmp/ccF8G8Jx.s 			page 92


     /tmp/ccF8G8Jx.s:2738   .text.RCC_AHB3PeriphClockLPModeCmd:0000003c $d
     /tmp/ccF8G8Jx.s:2743   .text.RCC_APB1PeriphClockLPModeCmd:00000000 $t
     /tmp/ccF8G8Jx.s:2749   .text.RCC_APB1PeriphClockLPModeCmd:00000000 RCC_APB1PeriphClockLPModeCmd
     /tmp/ccF8G8Jx.s:2813   .text.RCC_APB1PeriphClockLPModeCmd:0000003c $d
     /tmp/ccF8G8Jx.s:2818   .text.RCC_APB2PeriphClockLPModeCmd:00000000 $t
     /tmp/ccF8G8Jx.s:2824   .text.RCC_APB2PeriphClockLPModeCmd:00000000 RCC_APB2PeriphClockLPModeCmd
     /tmp/ccF8G8Jx.s:2888   .text.RCC_APB2PeriphClockLPModeCmd:0000003c $d
     /tmp/ccF8G8Jx.s:2893   .text.RCC_ITConfig:00000000 $t
     /tmp/ccF8G8Jx.s:2899   .text.RCC_ITConfig:00000000 RCC_ITConfig
     /tmp/ccF8G8Jx.s:2970   .text.RCC_ITConfig:00000048 $d
     /tmp/ccF8G8Jx.s:2975   .text.RCC_GetFlagStatus:00000000 $t
     /tmp/ccF8G8Jx.s:3084   .text.RCC_GetFlagStatus:00000070 $d
     /tmp/ccF8G8Jx.s:3089   .text.RCC_ClearFlag:00000000 $t
     /tmp/ccF8G8Jx.s:3095   .text.RCC_ClearFlag:00000000 RCC_ClearFlag
     /tmp/ccF8G8Jx.s:3130   .text.RCC_ClearFlag:0000001c $d
     /tmp/ccF8G8Jx.s:3135   .text.RCC_GetITStatus:00000000 $t
     /tmp/ccF8G8Jx.s:3141   .text.RCC_GetITStatus:00000000 RCC_GetITStatus
     /tmp/ccF8G8Jx.s:3200   .text.RCC_GetITStatus:00000034 $d
     /tmp/ccF8G8Jx.s:3205   .text.RCC_ClearITPendingBit:00000000 $t
     /tmp/ccF8G8Jx.s:3211   .text.RCC_ClearITPendingBit:00000000 RCC_ClearITPendingBit
     /tmp/ccF8G8Jx.s:3252   .text.RCC_ClearITPendingBit:0000001c $d
                           .group:00000000 wm4.0.62e24ee945655210df7a12269291771b
                           .group:00000000 wm4.stm32f4xx.h.54.f84a67a8e71ba9719846fdff1868826c
                           .group:00000000 wm4.core_cm4.h.32.5f62939b60122629d60d85d0c4a14709
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.features.h.33.2eefb68b261e70563a8ac654e712169f
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.f50f886f2edf670cf199b35fd96f5c91
                           .group:00000000 wm4.core_cm4_simd.h.29.b4a3fdfb606cb3b26119424324d4b963
                           .group:00000000 wm4.core_cm4.h.153.5393ef7e6cebf34dd51ca528f9218ab3
                           .group:00000000 wm4.stm32f4xx.h.289.fa68dcae75666a037ce29b5a1b57e3b3
                           .group:00000000 wm4.stm32f4xx_conf.h.3.bc52e76ab6b5c9037500dbf5bb8f9be4
                           .group:00000000 wm4.misc.h.86.a3996e7f17199502fad3c7f62e5cdb3f
                           .group:00000000 wm4.stm32f4xx_adc.h.31.d96d805acd0f0c0392ec4633757dead3
                           .group:00000000 wm4.stm32f4xx_can.h.31.3bb56c6436c7a6e6af1611046e81f48c
                           .group:00000000 wm4.stm32f4xx_cryp.h.31.94bbbb19b99df10306f31e78c333a77b
                           .group:00000000 wm4.stm32f4xx_dac.h.31.b8d45e7eaf71ee4bf01c1317dbc06f77
                           .group:00000000 wm4.stm32f4xx_dbgmcu.h.30.70a81ec54c2707baa9fca77391eeeaaa
                           .group:00000000 wm4.stm32f4xx_dcmi.h.30.9d0942d58c357d2eed15e044bf9b4a77
                           .group:00000000 wm4.stm32f4xx_dma.h.31.815bb924b30b1c776b3cd51113fdfe60
                           .group:00000000 wm4.stm32f4xx_exti.h.31.86bd18e979f97217bb1d3b80fde0231e
                           .group:00000000 wm4.stm32f4xx_flash.h.31.74f2ed42d890f144ca7eb5ae8172f0d0
                           .group:00000000 wm4.stm32f4xx_fsmc.h.31.ff58629e0c603fb2f9b3f00c0657fdfa
                           .group:00000000 wm4.stm32f4xx_gpio.h.31.d9aeae10cfa353d85d475c0d4900c452
                           .group:00000000 wm4.stm32f4xx_hash.h.31.5c109425d30f0b9cc0a26ad38182d91f
                           .group:00000000 wm4.stm32f4xx_i2c.h.31.edf5baa611075c49ae13f56be9040be3
                           .group:00000000 wm4.stm32f4xx_iwdg.h.31.30e376e6d8d424aab7fddd66cf691c7b
                           .group:00000000 wm4.stm32f4xx_pwr.h.31.bb774fc1b632cb8d2ecaec8c6524d2c0
                           .group:00000000 wm4.stm32f4xx_rng.h.31.1ec493d56b7a8e5a71238519cae6dea7
                           .group:00000000 wm4.stm32f4xx_rtc.h.31.bddeb98c63c8fa06fac80b5dd8296471
                           .group:00000000 wm4.stm32f4xx_sdio.h.31.8c6dff42ffa718b444c3420717601ff2
                           .group:00000000 wm4.stm32f4xx_spi.h.31.fb1b2c8214b87a47d4457633b7c31c3c
                           .group:00000000 wm4.stm32f4xx_syscfg.h.31.5a680f88d55b7816ae613c20f199cbd9
                           .group:00000000 wm4.stm32f4xx_tim.h.31.b1d608fbde729347e4ccf70799e654d2
ARM GAS  /tmp/ccF8G8Jx.s 			page 93


                           .group:00000000 wm4.stm32f4xx_usart.h.31.f8d29b14aa4d39de5495adcc92749d3c
                           .group:00000000 wm4.stm32f4xx_wwdg.h.31.b45a80fa1ec64984adf786f7e489f31b
                           .group:00000000 wm4.stm32f4xx.h.6975.cdbdae9d5de06f1ba6b770f59cbe4d6c
                           .group:00000000 wm4.stm32f4xx_rcc.h.65.ed22b58052591c28d21d98476f2f6223

NO UNDEFINED SYMBOLS
