vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_timer_1_0/sim/design_1_axi_timer_1_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_timer_2_0/sim/design_1_axi_timer_2_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_timer_3_0/sim/design_1_axi_timer_3_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_timer_0_0/sim/design_1_axi_timer_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_1/sim/design_1_rst_ps7_0_100M_1.vhd" \
"../../../bd/design_1/ipshared/f8e8/hdl/SpeedSensor_IP_slave_lite_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/f8e8/src/speedsensor.vhd" \
"../../../bd/design_1/ipshared/f8e8/hdl/SpeedSensor_IP.vhd" \
"../../../bd/design_1/ip/design_1_SpeedSensor_IP_0_4/sim/design_1_SpeedSensor_IP_0_4.vhd" \
"../../../bd/design_1/ip/design_1_SpeedSensor_IP_1_0/sim/design_1_SpeedSensor_IP_1_0.vhd" \
"../../../bd/design_1/ip/design_1_SpeedSensor_IP_2_0/sim/design_1_SpeedSensor_IP_2_0.vhd" \
"../../../bd/design_1/ip/design_1_SpeedSensor_IP_3_0/sim/design_1_SpeedSensor_IP_3_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

# Do not sort compile order
nosort
