/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [7:0] _01_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [15:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [11:0] celloutsig_0_37z;
  wire [11:0] celloutsig_0_39z;
  wire [12:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [7:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire [16:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [3:0] celloutsig_0_71z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [20:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_50z = !(celloutsig_0_19z ? celloutsig_0_35z : celloutsig_0_27z[2]);
  assign celloutsig_1_2z = !(celloutsig_1_0z ? in_data[185] : in_data[137]);
  assign celloutsig_1_6z = !(celloutsig_1_4z ? celloutsig_1_4z : celloutsig_1_1z);
  assign celloutsig_1_11z = !(celloutsig_1_0z ? celloutsig_1_10z[1] : celloutsig_1_0z);
  assign celloutsig_0_10z = !(celloutsig_0_6z[1] ? in_data[54] : celloutsig_0_5z[3]);
  assign celloutsig_0_14z = !(celloutsig_0_1z[1] ? celloutsig_0_12z[0] : celloutsig_0_11z[5]);
  assign celloutsig_0_19z = !(celloutsig_0_14z ? in_data[32] : celloutsig_0_2z);
  assign celloutsig_0_32z = !(celloutsig_0_23z ? celloutsig_0_15z[4] : celloutsig_0_16z);
  reg [18:0] _10_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _10_ <= 19'h00000;
    else _10_ <= { celloutsig_1_7z[6:5], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_0z };
  assign out_data[114:96] = _10_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 8'h00;
    else _01_ <= celloutsig_0_0z[7:0];
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_0z[3:1];
  assign celloutsig_0_53z = { celloutsig_0_51z[4:1], celloutsig_0_16z, celloutsig_0_8z } === celloutsig_0_39z[8:0];
  assign celloutsig_1_17z = { celloutsig_1_8z[3:2], celloutsig_1_5z, celloutsig_1_0z } === celloutsig_1_7z[6:3];
  assign celloutsig_0_5z = celloutsig_0_2z ? { in_data[11:2], celloutsig_0_1z } : in_data[30:14];
  assign celloutsig_0_1z = in_data[26] ? celloutsig_0_0z[9:3] : in_data[80:74];
  assign celloutsig_0_22z = celloutsig_0_11z[0] ? { celloutsig_0_13z[13:1], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_17z } : celloutsig_0_5z[15:0];
  assign celloutsig_0_0z = - in_data[67:58];
  assign celloutsig_0_39z = - { in_data[58:48], celloutsig_0_14z };
  assign celloutsig_0_4z = - { celloutsig_0_1z[6:5], celloutsig_0_2z };
  assign celloutsig_0_71z = - { celloutsig_0_53z, celloutsig_0_25z };
  assign celloutsig_0_6z = - _00_;
  assign celloutsig_1_3z = - in_data[135:132];
  assign celloutsig_1_13z = - { celloutsig_1_9z[14:5], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_8z = - celloutsig_0_0z[7:4];
  assign celloutsig_1_18z = - { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_16z };
  assign celloutsig_0_12z = - celloutsig_0_0z[7:0];
  assign celloutsig_0_13z = - { celloutsig_0_12z[7], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_15z = - { celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_20z = - { celloutsig_0_5z[0], celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_1_0z = & in_data[170:168];
  assign celloutsig_1_4z = & { celloutsig_1_2z, celloutsig_1_1z, in_data[170:168], in_data[128:126] };
  assign celloutsig_1_14z = & { celloutsig_1_13z[10], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_9z = & { celloutsig_0_5z[10:5], _00_, in_data[73:64] };
  assign celloutsig_0_34z = & { celloutsig_0_32z, celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_14z, in_data[73:62] };
  assign celloutsig_0_45z = | celloutsig_0_13z[9:2];
  assign celloutsig_0_70z = | { celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_51z, celloutsig_0_50z, celloutsig_0_28z };
  assign celloutsig_1_1z = | { in_data[178:172], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = | { celloutsig_1_3z[3:2], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_16z = | celloutsig_0_13z[6:2];
  assign celloutsig_0_17z = | { celloutsig_0_15z[1:0], celloutsig_0_4z };
  assign celloutsig_0_18z = | { celloutsig_0_11z[9:0], celloutsig_0_14z, _00_, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_23z = | { celloutsig_0_22z[7:2], celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_0_24z = | { celloutsig_0_13z[1], celloutsig_0_17z, celloutsig_0_4z };
  assign celloutsig_0_2z = | { celloutsig_0_0z[6], celloutsig_0_1z };
  assign celloutsig_0_33z = | _01_[5:1];
  assign celloutsig_0_35z = | { celloutsig_0_1z[3:1], celloutsig_0_24z };
  assign celloutsig_0_37z = in_data[65:54] >> celloutsig_0_13z[12:1];
  assign celloutsig_0_41z = { celloutsig_0_27z[0], celloutsig_0_39z } >> { celloutsig_0_0z[7:6], celloutsig_0_8z, celloutsig_0_35z, celloutsig_0_34z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_35z };
  assign celloutsig_0_51z = celloutsig_0_11z[8:1] >> { celloutsig_0_5z[9:7], celloutsig_0_45z, celloutsig_0_44z, celloutsig_0_33z };
  assign celloutsig_1_7z = in_data[151:140] >> { in_data[117:111], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_8z = { celloutsig_1_7z[5:2], celloutsig_1_6z, celloutsig_1_4z } >> in_data[101:96];
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z } >> { celloutsig_1_7z[7:0], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z } >> { celloutsig_1_8z[3:0], celloutsig_1_4z };
  assign celloutsig_0_28z = _00_ >> { celloutsig_0_20z[0], celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_0_44z = celloutsig_0_37z[4:2] - { celloutsig_0_41z[8:7], celloutsig_0_34z };
  assign celloutsig_1_16z = celloutsig_1_10z - { celloutsig_1_8z[5:2], celloutsig_1_14z };
  assign celloutsig_0_11z = in_data[20:7] - { celloutsig_0_8z[3:1], celloutsig_0_8z, celloutsig_0_8z, _00_ };
  assign celloutsig_0_25z = _00_ - { celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_18z };
  assign celloutsig_0_27z = celloutsig_0_11z[9:7] - _00_;
  assign { out_data[134:128], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
