
#define _DISPLAY_RATIO            _DISABLE

#define _1280_1024					0
#define _1024_768                   1
#define _1366_768					2
#define _1280_800					3
#define _1440_900					4
#define _1680_1050					5
#define _1920_1200                  6

#define _PANEL_SELECT		 	_1280_1024

#define _PANEL_DOUBLE_H             0

#ifdef __RTDACCESS__
//__SCALER__

//--------------------------------------------------
// Panel Style : 
//(_PANEL_TTL / _PANEL_HZ / _PANEL_LVDS / _PANEL_RSDS) |
//_AUTOCALC_PIXCLK |
//(_LVDS_MAP1 / _LVDS_MAP2) | 
//(_DISP_24_BIT / _DISP_18_BIT) |
//_RSDS_GC_SWAP |
//_RSDS_HL_SWAP |                                                                              
//_RSDS_PN_SWAP |


//--------------------------------------------------
// Panel Configuration :
//_DHS_MASK |
//_DISP_EO_SWAP |
//_DISP_RB_SWAP |
//_DISP_ML_SWAP |
//(_DISP_SINGLE_PORT / _DISP_DOUBLE_PORT) |
//_DVS_INVERT |
//_DHS_INVERT |
//_DEN_INVERT,

//--------------------------------------------------
// 1280x1024
code PanelType Panel0 =
{
	// Panel Style
    _PANEL_LVDS |		//_PANEL_TTL,_PANEL_HZ,_PANEL_LVDS,_PANEL_RSDS
    //_AUTOCALC_PIXCLK |
    _LVDS_MAP1 |		//_LVDS_MAP1,_LVDS_MAP2
    _DISP_24_BIT | 		//_DISP_24_BIT,_DISP_18_BIT
    //_RSDS_GC_SWAP |
    //_RSDS_HL_SWAP |
    //_RSDS_PN_SWAP |
    0x00,                            

	// Panel Configuration
	//_DHS_MASK |
	//_DISP_EO_SWAP |
	//_DISP_RB_SWAP |
	//_DISP_ML_SWAP |
	_DISP_DOUBLE_PORT |	//_DISP_SINGLE_PORT,_DISP_DOUBLE_PORT
	//_DVS_INVERT |
	//_DHS_INVERT |
	//_DEN_INVERT |
	0x00,


	32,         // Display Horizontal Start Position
	1280,       // Display Horizontal Width

	1428,       // Display Horizontal Total Clock Number in One Display Line

	1428,       // Display Horizontal Total Clock Number in One Display Line for CVBS PAL
	1428,       // Display Horizontal Total Clock Number in One Display Line for CVBS NTSC

	16,         // Display Vertical Start Position
	1024,       // Display Vertical Height

	1172,       // Display Vertical Total Line Number in One Frame

	16,         // Display H Sync Width
	3,          // Display V Sync Height

	95,         // Typical Pixel Clock in MHz

	1100,		// H Sync Max Freq Unit in 0.1 kHZ
	100,		// H Sync Min Freq Unit in 0.1 kHZ
	760,		// V Sync Max Freq Unit in 0.1 HZ
	490,		// V Sync Min Freq Unit in 0.1 HZ

    // TTL setting   
    //(2 << 4) |  // Delay
    //(1 << 1) |  // DCLK output enable
    0x00,         // DCLK Polarity

};

//--------------------------------------------------
//1024x768
code PanelType Panel1 =
{
	// Panel Style
    _PANEL_LVDS |		//_PANEL_TTL,_PANEL_HZ,_PANEL_LVDS,_PANEL_RSDS
    //_AUTOCALC_PIXCLK |
    _LVDS_MAP2 |		//_LVDS_MAP1,_LVDS_MAP2
    _DISP_18_BIT | 		//_DISP_24_BIT,_DISP_18_BIT
    //_RSDS_GC_SWAP |
    //_RSDS_HL_SWAP |
    //_RSDS_PN_SWAP |
    0x00,                            

	// Panel Configuration
	//_DHS_MASK |
	//_DISP_EO_SWAP |
	//_DISP_RB_SWAP |
	//_DISP_ML_SWAP |
	_DISP_SINGLE_PORT |	//_DISP_SINGLE_PORT,_DISP_DOUBLE_PORT
	//_DVS_INVERT |
	//_DHS_INVERT |
	//_DEN_INVERT |
	0x00,


	32,         // Display Horizontal Start Position
	1024,       // Display Horizontal Width

	1344,       // Display Horizontal Total Clock Number in One Display Line

	1344,       // Display Horizontal Total Clock Number in One Display Line for CVBS PAL
	1344,       // Display Horizontal Total Clock Number in One Display Line for CVBS NTSC

	16,         // Display Vertical Start Position
	768,        // Display Vertical Height

	806,        // Display Vertical Total Line Number in One Frame

	18,         // Display H Sync Width
	3,          // Display V Sync Height

	85,         // Typical Pixel Clock in MHz

	1100,		// H Sync Max Freq Unit in 0.1 kHZ
	100,		// H Sync Min Freq Unit in 0.1 kHZ
	760,		// V Sync Max Freq Unit in 0.1 HZ
	490,		// V Sync Min Freq Unit in 0.1 HZ


    // TTL setting   
    //(2 << 4) |  // Delay
    //(1 << 1) |  // DCLK output enable
    0x00,         // DCLK Polarity

};

//--------------------------------------------------
//1366x768
code PanelType Panel2 =
{
	// Panel Style
    _PANEL_LVDS |		//_PANEL_TTL,_PANEL_HZ,_PANEL_LVDS,_PANEL_RSDS
    //_AUTOCALC_PIXCLK |
    _LVDS_MAP1 |		//_LVDS_MAP1,_LVDS_MAP2
    _DISP_24_BIT | 		//_DISP_24_BIT,_DISP_18_BIT
    //_RSDS_GC_SWAP |
    //_RSDS_HL_SWAP |
    //_RSDS_PN_SWAP |
    0x00,                            

	// Panel Configuration
	//_DHS_MASK |
	//_DISP_EO_SWAP |
	//_DISP_RB_SWAP |
	//_DISP_ML_SWAP |
	_DISP_SINGLE_PORT |	//_DISP_SINGLE_PORT,_DISP_DOUBLE_PORT
	//_DVS_INVERT |
	//_DHS_INVERT |
	//_DEN_INVERT |
	0x00,


	32,         // Display Horizontal Start Position
	1024,       // Display Horizontal Width

	1366,       // Display Horizontal Total Clock Number in One Display Line

	1366,       // Display Horizontal Total Clock Number in One Display Line for CVBS PAL
	1366,       // Display Horizontal Total Clock Number in One Display Line for CVBS NTSC

	16,         // Display Vertical Start Position
	768,       // Display Vertical Height

	820,       // Display Vertical Total Line Number in One Frame

	16,         // Display H Sync Width
	3,          // Display V Sync Height

	75,         // Typical Pixel Clock in MHz

	1100,		// H Sync Max Freq Unit in 0.1 kHZ
	100,		// H Sync Min Freq Unit in 0.1 kHZ
	760,		// V Sync Max Freq Unit in 0.1 HZ
	490,		// V Sync Min Freq Unit in 0.1 HZ

    // TTL setting   
    //(2 << 4) |  // Delay
    //(1 << 1) |  // DCLK output enable
    0x00,         // DCLK Polarity

};

//--------------------------------------------------
//1280x800
code PanelType Panel3 =
{
	// Panel Style
    _PANEL_LVDS |		//_PANEL_TTL,_PANEL_HZ,_PANEL_LVDS,_PANEL_RSDS
    //_AUTOCALC_PIXCLK |
    _LVDS_MAP2 |		//_LVDS_MAP1,_LVDS_MAP2
    _DISP_18_BIT | 		//_DISP_24_BIT,_DISP_18_BIT
    //_RSDS_GC_SWAP |
    //_RSDS_HL_SWAP |
    //_RSDS_PN_SWAP |
    0x00,                            

	// Panel Configuration
	//_DHS_MASK |
	//_DISP_EO_SWAP |
	_DISP_RB_SWAP |
	//_DISP_ML_SWAP |
	_DISP_SINGLE_PORT |	//_DISP_SINGLE_PORT,_DISP_DOUBLE_PORT
	//_DVS_INVERT |
	//_DHS_INVERT |
	//_DEN_INVERT |
	0x00,


	32,         // Display Horizontal Start Position
	1280,       // Display Horizontal Width

	1466,       // Display Horizontal Total Clock Number in One Display Line

	1466,       // Display Horizontal Total Clock Number in One Display Line for CVBS PAL
	1466,       // Display Horizontal Total Clock Number in One Display Line for CVBS NTSC

	16,         // Display Vertical Start Position
	800,       // Display Vertical Height

	920,       // Display Vertical Total Line Number in One Frame

	16,         // Display H Sync Width
	3,          // Display V Sync Height

	95,         // Typical Pixel Clock in MHz

	1100,		// H Sync Max Freq Unit in 0.1 kHZ
	100,		// H Sync Min Freq Unit in 0.1 kHZ
	760,		// V Sync Max Freq Unit in 0.1 HZ
	490,		// V Sync Min Freq Unit in 0.1 HZ

    // TTL setting   
    //(2 << 4) |  // Delay
    //(1 << 1) |  // DCLK output enable
    0x00,         // DCLK Polarity

};

//--------------------------------------------------
//1440x900
code PanelType Panel4 =
{
	// Panel Style
    _PANEL_LVDS |		//_PANEL_TTL,_PANEL_HZ,_PANEL_LVDS,_PANEL_RSDS
    //_AUTOCALC_PIXCLK |
    _LVDS_MAP1 |		//_LVDS_MAP1,_LVDS_MAP2
    _DISP_24_BIT | 		//_DISP_24_BIT,_DISP_18_BIT
    //_RSDS_GC_SWAP |
    //_RSDS_HL_SWAP |
    //_RSDS_PN_SWAP |
    0x00,                            

	// Panel Configuration
	//_DHS_MASK |
	//_DISP_EO_SWAP |
	//_DISP_RB_SWAP |
	//_DISP_ML_SWAP |
	_DISP_DOUBLE_PORT |	//_DISP_SINGLE_PORT,_DISP_DOUBLE_PORT
	//_DVS_INVERT |
	//_DHS_INVERT |
	//_DEN_INVERT |
	0x00,


	32,         // Display Horizontal Start Position
	1440,       // Display Horizontal Width

	1660,       // Display Horizontal Total Clock Number in One Display Line

	1660,       // Display Horizontal Total Clock Number in One Display Line for CVBS PAL
	1660,       // Display Horizontal Total Clock Number in One Display Line for CVBS NTSC

	16,         // Display Vertical Start Position
	900,        // Display Vertical Height

	1000,       // Display Vertical Total Line Number in One Frame

	16,         // Display H Sync Width
	3,          // Display V Sync Height

	90,         // Typical Pixel Clock in MHz

	1100,		// H Sync Max Freq Unit in 0.1 kHZ
	100,		// H Sync Min Freq Unit in 0.1 kHZ
	760,		// V Sync Max Freq Unit in 0.1 HZ
	490,		// V Sync Min Freq Unit in 0.1 HZ

    // TTL setting   
    //(2 << 4) |  // Delay
    //(1 << 1) |  // DCLK output enable
    0x00,         // DCLK Polarity

};

//--------------------------------------------------
//1680x1050
code PanelType Panel5 =
{
	// Panel Style
    _PANEL_LVDS |		//_PANEL_TTL,_PANEL_HZ,_PANEL_LVDS,_PANEL_RSDS
    //_AUTOCALC_PIXCLK |
    _LVDS_MAP2 |		//_LVDS_MAP1,_LVDS_MAP2
    _DISP_24_BIT | 		//_DISP_24_BIT,_DISP_18_BIT
    //_RSDS_GC_SWAP |
    //_RSDS_HL_SWAP |
    //_RSDS_PN_SWAP |
    0x00,                            

	// Panel Configuration
	//_DHS_MASK |
	//_DISP_EO_SWAP |
	//_DISP_RB_SWAP |
	//_DISP_ML_SWAP |
	_DISP_DOUBLE_PORT |	//_DISP_SINGLE_PORT,_DISP_DOUBLE_PORT
	//_DVS_INVERT |
	//_DHS_INVERT |
	//_DEN_INVERT |
	0x00,


	32,         // Display Horizontal Start Position
	1680,       // Display Horizontal Width

	1900,       // Display Horizontal Total Clock Number in One Display Line

	1900,       // Display Horizontal Total Clock Number in One Display Line for CVBS PAL
	1900,       // Display Horizontal Total Clock Number in One Display Line for CVBS NTSC

	16,         // Display Vertical Start Position
	1050,       // Display Vertical Height

	1100,       // Display Vertical Total Line Number in One Frame

	16,         // Display H Sync Width
	3,          // Display V Sync Height

	128,        // Typical Pixel Clock in MHz

	1100,		// H Sync Max Freq Unit in 0.1 kHZ
	100,		// H Sync Min Freq Unit in 0.1 kHZ
	760,		// V Sync Max Freq Unit in 0.1 HZ
	490,		// V Sync Min Freq Unit in 0.1 HZ


    // TTL setting   
    //(2 << 4) |  // Delay
    //(1 << 1) |  // DCLK output enable
    0x00,         // DCLK Polarity

};

//--------------------------------------------------
//1920x1200
code PanelType Panel6 =
{
	// Panel Style
    _PANEL_LVDS |		//_PANEL_TTL,_PANEL_HZ,_PANEL_LVDS,_PANEL_RSDS
    //_AUTOCALC_PIXCLK |
    _LVDS_MAP2 |		//_LVDS_MAP1,_LVDS_MAP2
    _DISP_18_BIT | 		//_DISP_24_BIT,_DISP_18_BIT
    //_RSDS_GC_SWAP |
    //_RSDS_HL_SWAP |
    //_RSDS_PN_SWAP |
    0x00,                            

	// Panel Configuration
	//_DHS_MASK |
	//_DISP_EO_SWAP |
	//_DISP_RB_SWAP |
	//_DISP_ML_SWAP |
	_DISP_DOUBLE_PORT |	//_DISP_SINGLE_PORT,_DISP_DOUBLE_PORT
	_DVS_INVERT |
	//_DHS_INVERT |
	//_DEN_INVERT |
	0x00,


	32,         // Display Horizontal Start Position
	1920,       // Display Horizontal Width

	2050,       // Display Horizontal Total Clock Number in One Display Line

	2050,       // Display Horizontal Total Clock Number in One Display Line for CVBS PAL
	2050,       // Display Horizontal Total Clock Number in One Display Line for CVBS NTSC

	20,         // Display Vertical Start Position
	1200,       // Display Vertical Height

	1220,       // Display Vertical Total Line Number in One Frame

	16,         // Display H Sync Width
	3,          // Display V Sync Height

	173,        // Typical Pixel Clock in MHz

	1100,		// H Sync Max Freq Unit in 0.1 kHZ
	100,		// H Sync Min Freq Unit in 0.1 kHZ
	760,		// V Sync Max Freq Unit in 0.1 HZ
	490,		// V Sync Min Freq Unit in 0.1 HZ


    // TTL setting   
    //(2 << 4) |  // Delay
    //(1 << 1) |  // DCLK output enable
    0x00,         // DCLK Polarity

};
//--------------------------------------------------
// Select panel
BYTE idata ucPanelSelect = _PANEL_SELECT;


//--------------------------------------------------
code PanelType *Panel[] = 
{
     &Panel0, // 1280x1024
     &Panel1, // 1024x768
     &Panel2, // 1366x768
     &Panel3, // 1280x800
     &Panel4, // 1440x900
     &Panel5, // 1680x1050
     &Panel6, // 1920x1200
};

//--------------------------------------------------
BYTE code g_ucPanelCnt = sizeof(Panel)/3;

#if(_VGA_EDID)
BYTE code tVGA_EDID_DATA[] =
{
#if(_PANEL_SELECT == _1280_1024)

    //---------------------------- 1280x1024 --------------------------------------
    0x00,0xff,0xff,0xff,0xff,0xff,0xff,0x00,0x4a,0x8b,0x00,0x00,0x01,0x01,0x01,0x01,
    0x1e,0x0c,0x01,0x01,0x0e,0x24,0x1b,0x78,0xe8,0x8a,0x01,0x9a,0x58,0x52,0x8b,0x28,
    0x1e,0x50,0x54,0xff,0xff,0x80,0x61,0x40,0x61,0x4f,0x61,0x59,0x71,0x4f,0x81,0x40,
    0x81,0x59,0x81,0x99,0xa9,0x40,0x00,0x00,0x00,0xfc,0x00,0x31,0x37,0x27,0x27,0x20,
    0x4c,0x43,0x44,0x0a,0x20,0x20,0x20,0x20,0x00,0x00,0x00,0xfc,0x00,0x4d,0x6f,0x6e,
    0x69,0x74,0x6f,0x72,0x0a,0x20,0x20,0x20,0x20,0x20,0x00,0x00,0x00,0xfd,0x00,0x2b,
    0x55,0x14,0x5c,0x0e,0x00,0x0a,0x20,0x20,0x20,0x20,0x20,0x20,0x00,0x00,0x00,0xff,
    0x00,0x30,0x30,0x30,0x30,0x30,0x31,0x0a,0x20,0x20,0x20,0x20,0x20,0x20,0x00,0xbd,

#elif(_PANEL_SELECT == _1440_900)

    //----------------------------- 1440x900 --------------------------------------
    0x00,0xff,0xff,0xff,0xff,0xff,0xff,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
    0x0a,0x10,0x01,0x03,0x08,0x00,0x00,0x00,0xe0,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
    0x00,0x00,0x00,0xbf,0xff,0x80,0x95,0x00,0x95,0x0f,0x01,0x01,0x01,0x01,0x01,0x01,
    0x01,0x01,0x01,0x01,0x01,0x01,0x9a,0x29,0xa0,0xd0,0x51,0x84,0x22,0x30,0x50,0x98,
    0x36,0x00,0x70,0xa6,0x73,0x00,0x00,0x1c,0x6b,0x35,0xa0,0xf0,0x51,0x84,0x2a,0x30,
    0x60,0x98,0x36,0x00,0x90,0xae,0x73,0x00,0x00,0x1c,0x00,0x00,0x00,0xfc,0x00,0x4c,
    0x43,0x44,0x20,0x4d,0x4f,0x4e,0x49,0x54,0x4f,0x52,0x0a,0x20,0x00,0x00,0x00,0xff,
    0x00,0x30,0x30,0x30,0x30,0x30,0x30,0x30,0x30,0x30,0x30,0x30,0x30,0x31,0x00,0x55,

#elif(_PANEL_SELECT == _1680_1050)

    0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x0E,0xD4,0x01,0x00,0x01,0x00,0x00,0x00,
    0x1D,0x10,0x01,0x03,0x08,0x00,0x00,0x00,0x8A,0x00,0x13,0xA0,0x57,0x49,0x9B,0x26,
    0x10,0x48,0x4E,0xAD,0xCF,0x00,0xA9,0x40,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,
    0x01,0x01,0x01,0x01,0x01,0x01,0x21,0x39,0x90,0x30,0x62,0x1A,0x27,0x40,0x68,0xB0,
    0x36,0x00,0xE0,0x2C,0x11,0x00,0x00,0x04,0x66,0x21,0x50,0xB0,0x51,0x00,0x1B,0x30,
    0x40,0x70,0x36,0x00,0x00,0x22,0x01,0x00,0x00,0x18,0x24,0x2C,0x50,0xB0,0x51,0x00,
    0x1B,0x40,0x40,0x80,0x37,0x00,0x68,0x00,0x10,0x00,0x00,0x1E,0x21,0x39,0x90,0x30,
    0x62,0x1A,0x27,0x40,0x68,0xB0,0x36,0x00,0xE0,0x2C,0x11,0x00,0x00,0x04,0x00,0x8D,
    
#elif(_PANEL_SELECT == _1920_1200)

	0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x0E,0xD4,0x15,0x00,0x78,0xEE,0x02,0x00,
	0x0F,0x10,0x01,0x03,0x08,0x00,0x00,0x00,0x01,0xEE,0x95,0xA3,0x54,0x4C,0x99,0x26,
	0x0F,0x50,0x54,0xA1,0x08,0x00,0x81,0xC0,0x81,0x40,0x81,0x80,0xA9,0x40,0x01,0x01,
	0x01,0x01,0x01,0x01,0x01,0x01,0x40,0x1F,0x00,0x80,0x51,0x00,0x1E,0x30,0x40,0x80,
	0x37,0x00,0x00,0x00,0x00,0x00,0x00,0x04,0x28,0x3C,0x80,0xA0,0x70,0xB0,0x23,0x40,
	0x30,0x20,0x36,0x00,0x08,0x40,0x21,0x00,0x00,0x04,0x21,0x39,0x90,0x30,0x62,0x1A,
	0x27,0x40,0x68,0xB0,0x36,0x00,0xE0,0x2C,0x11,0x00,0x00,0x04,0x00,0x00,0x00,0xFD,
	0x00,0x32,0x41,0x14,0x50,0x10,0x00,0x0A,0x20,0x20,0x20,0x20,0x20,0x20,0x00,0x19,

#else

/*    0x00,0xff,0xff,0xff,0xff,0xff,0xff,0x00,0x4a,0x8b,0x00,0x00,0x01,0x01,0x01,0x01,
    0x1e,0x0c,0x01,0x01,0x0e,0x24,0x1b,0x78,0xe8,0x8a,0x01,0x9a,0x58,0x52,0x8b,0x28,
    0x1e,0x50,0x54,0xff,0xff,0x80,0x61,0x40,0x61,0x4f,0x61,0x59,0x71,0x4f,0x81,0x40,
    0x81,0x59,0x81,0x99,0xa9,0x40,0x00,0x00,0x00,0xfc,0x00,0x31,0x37,0x27,0x27,0x20,
    0x4c,0x43,0x44,0x0a,0x20,0x20,0x20,0x20,0x00,0x00,0x00,0xfc,0x00,0x4d,0x6f,0x6e,
    0x69,0x74,0x6f,0x72,0x0a,0x20,0x20,0x20,0x20,0x20,0x00,0x00,0x00,0xfd,0x00,0x2b,
    0x55,0x14,0x5c,0x0e,0x00,0x0a,0x20,0x20,0x20,0x20,0x20,0x20,0x00,0x00,0x00,0xff,
    0x00,0x30,0x30,0x30,0x30,0x30,0x31,0x0a,0x20,0x20,0x20,0x20,0x20,0x20,0x00,0xbd,*/
	0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x0E,0xD4,0x15,0x00,0x78,0xEE,0x02,0x00,
	0x0F,0x10,0x01,0x03,0x08,0x00,0x00,0x00,0x01,0xEE,0x95,0xA3,0x54,0x4C,0x99,0x26,
	0x0F,0x50,0x54,0xA1,0x08,0x00,0x81,0xC0,0x81,0x40,0x81,0x80,0xA9,0x40,0x01,0x01,
	0x01,0x01,0x01,0x01,0x01,0x01,0x40,0x1F,0x00,0x80,0x51,0x00,0x1E,0x30,0x40,0x80,
	0x37,0x00,0x00,0x00,0x00,0x00,0x00,0x04,0x28,0x3C,0x80,0xA0,0x70,0xB0,0x23,0x40,
	0x30,0x20,0x36,0x00,0x08,0x40,0x21,0x00,0x00,0x04,0x21,0x39,0x90,0x30,0x62,0x1A,
	0x27,0x40,0x68,0xB0,0x36,0x00,0xE0,0x2C,0x11,0x00,0x00,0x04,0x00,0x00,0x00,0xFD,
	0x00,0x32,0x41,0x14,0x50,0x10,0x00,0x0A,0x20,0x20,0x20,0x20,0x20,0x20,0x00,0x19,

#endif  
};
#endif

#if(_DVI_EDID)
BYTE code tDVI_EDID_DATA[] =
{
#if(_PANEL_SELECT == _1440_900)

    0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x0C,0x2C,0xE5,0x09,0x01,0x01,0x01,0x01,
    0x01,0x10,0x01,0x03,0x80,0x29,0x1A,0x78,0x2A,0xC9,0x05,0xA3,0x57,0x4B,0x9C,0x25,
    0x12,0x50,0x54,0xA5,0x4B,0x00,0x81,0x80,0x81,0xC0,0x71,0x40,0x81,0x40,0x01,0x01,
    0x01,0x01,0x01,0x01,0x01,0x01,0x9A,0x29,0xA0,0xD0,0x51,0x84,0x22,0x30,0x50,0x98,
    0x36,0x00,0x9A,0x00,0x11,0x00,0x00,0x1C,0x00,0x00,0x00,0xFF,0x00,0x31,0x0A,0x20,
    0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x00,0x00,0x00,0xFD,0x00,0x38,
    0x4B,0x1F,0x51,0x0E,0x00,0x0A,0x20,0x20,0x20,0x20,0x20,0x20,0x00,0x00,0x00,0xFC,
    0x00,0x4B,0x57,0x44,0x56,0x31,0x39,0x57,0x0A,0x20,0x20,0x20,0x20,0x20,0x00,0xE8,

#elif(_PANEL_SELECT == _1680_1050)

    0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x0E,0xD4,0x01,0x00,0x30,0x1A,0x32,0x01,
    0x1D,0x10,0x01,0x03,0x88,0x00,0x00,0x00,0x8E,0x00,0x10,0xA0,0x57,0x49,0x9B,0x26,
    0x10,0x48,0x00,0xAD,0xCF,0x00,0x81,0x80,0x71,0x40,0x81,0x40,0x01,0x01,0x01,0x01,
    0x01,0x01,0x01,0x01,0x01,0x01,0xE0,0x2E,0x90,0xA0,0x60,0x1A,0x1E,0x40,0x50,0x20,
    0x36,0x00,0x9A,0x00,0x11,0x00,0x00,0x1C,0x0E,0x1F,0x00,0x80,0x51,0x00,0x1E,0x30,
    0x40,0x80,0x37,0x00,0x68,0x22,0x11,0x00,0x00,0x1C,0xA4,0x1F,0x50,0x4C,0x51,0x00,
    0x1B,0x30,0x30,0x20,0x36,0x00,0x81,0x56,0x20,0x00,0x00,0x1C,0x4C,0x1D,0x00,0x80,
    0x51,0xD0,0x1E,0x20,0x40,0x80,0x37,0x00,0x68,0x28,0x11,0x00,0x00,0x1C,0x00,0xF0,
    
#elif(_PANEL_SELECT == _1920_1200)

	0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x0E,0xD4,0x15,0x00,0x78,0xEE,0x02,0x00,
	0x0F,0x10,0x01,0x03,0x81,0x00,0x00,0x00,0xEF,0xEE,0x95,0xA3,0x54,0x4C,0x99,0x26,
	0x0F,0x50,0x54,0xA1,0x08,0x00,0x81,0xC0,0x81,0x40,0x81,0x80,0x01,0x01,0x01,0x01,
	0x01,0x01,0x01,0x01,0x01,0x01,0x40,0x1F,0x00,0x80,0x51,0x00,0x1E,0x30,0x40,0x80,
	0x37,0x00,0x00,0x00,0x00,0x00,0x00,0x1C,0x28,0x3C,0x80,0xA0,0x70,0xB0,0x23,0x40,
	0x30,0x20,0x36,0x00,0x08,0x40,0x21,0x00,0x00,0x1A,0xE0,0x2E,0x90,0xA0,0x60,0x1A,
	0x1E,0x40,0x50,0x20,0x36,0x00,0x00,0x00,0x00,0x00,0x00,0x1C,0xAC,0x3F,0x40,0x30,
	0x62,0xB0,0x32,0x40,0x40,0xC0,0x13,0x00,0x00,0x00,0x00,0x00,0x00,0x1E,0x00,0x9D,

#else

/*  
	0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x0C,0x2C,0xE5,0x09,0x01,0x01,0x01,0x01,
    0x01,0x10,0x01,0x03,0x80,0x29,0x1A,0x78,0x2A,0xC9,0x05,0xA3,0x57,0x4B,0x9C,0x25,
    0x12,0x50,0x54,0xA5,0x4B,0x00,0x81,0x80,0x81,0xC0,0x71,0x40,0x81,0x40,0x01,0x01,
    0x01,0x01,0x01,0x01,0x01,0x01,0x9A,0x29,0xA0,0xD0,0x51,0x84,0x22,0x30,0x50,0x98,
    0x36,0x00,0x9A,0x00,0x11,0x00,0x00,0x1C,0x00,0x00,0x00,0xFF,0x00,0x31,0x0A,0x20,
    0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x00,0x00,0x00,0xFD,0x00,0x38,
    0x4B,0x1F,0x51,0x0E,0x00,0x0A,0x20,0x20,0x20,0x20,0x20,0x20,0x00,0x00,0x00,0xFC,
    0x00,0x4B,0x57,0x44,0x56,0x31,0x39,0x57,0x0A,0x20,0x20,0x20,0x20,0x20,0x00,0xE8,
*/

	0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x0E,0xD4,0x15,0x00,0x78,0xEE,0x02,0x00,
	0x0F,0x10,0x01,0x03,0x81,0x00,0x00,0x00,0xEF,0xEE,0x95,0xA3,0x54,0x4C,0x99,0x26,
	0x0F,0x50,0x54,0xA1,0x08,0x00,0x81,0xC0,0x81,0x40,0x81,0x80,0x01,0x01,0x01,0x01,
	0x01,0x01,0x01,0x01,0x01,0x01,0x40,0x1F,0x00,0x80,0x51,0x00,0x1E,0x30,0x40,0x80,
	0x37,0x00,0x00,0x00,0x00,0x00,0x00,0x1C,0x28,0x3C,0x80,0xA0,0x70,0xB0,0x23,0x40,
	0x30,0x20,0x36,0x00,0x08,0x40,0x21,0x00,0x00,0x1A,0xE0,0x2E,0x90,0xA0,0x60,0x1A,
	0x1E,0x40,0x50,0x20,0x36,0x00,0x00,0x00,0x00,0x00,0x00,0x1C,0xAC,0x3F,0x40,0x30,
	0x62,0xB0,0x32,0x40,0x40,0xC0,0x13,0x00,0x00,0x00,0x00,0x00,0x00,0x1E,0x00,0x9D,

#endif
};
#endif


#else	// else of . #ifdef __MAIN__


extern code PanelType *Panel[];
extern BYTE code g_ucPanelCnt;
extern BYTE code tVGA_EDID_DATA[];
extern BYTE code tDVI_EDID_DATA[];
extern BYTE idata ucPanelSelect;

#endif	// endif of . #ifdef __MAIN__




