<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_D66EB8F2-7E36-4645-871D-7B11F712061A"><title>CLK PCIe Gen4 Add-in Card Clock Topology</title><body><section id="SECTION_EDC1736C-932D-4516-935E-080F1BDB5C78"><fig id="FIG_pcie_gen4_add-in_card_clock_topology_diagram_1"><title>PCIe Gen4 Add-in Card Clock Topology Diagram</title><image href="FIG_pcie gen4 add-in card clock topology diagram_1.png" scalefit="yes" id="IMG_pcie_gen4_add-in_card_clock_topology_diagram_1_png" /></fig><fig id="FIG_differential_clock_shielding_1"><title>Differential Clock Shielding</title><image href="FIG_differential clock shielding_1.png" scalefit="yes" id="IMG_differential_clock_shielding_1_png" /></fig><table id="TABLE_EDC1736C-932D-4516-935E-080F1BDB5C78_1"><title>CLK PCIe Gen4 Add-in Card Clock Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Signal isolation</p></entry><entry><p>Differential SRC Clocks supporting PCIe Gen4 devices require 0.76 mm isolation to adjacent high speed IOs. Isolation to USB2 and low-speed IOs can be maintained at 0.5 mm.</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>Continuous ground only.</p></entry></row><row><entry><p>EMC/ RF noise protection</p></entry><entry><p>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added (follow standard GND ring/ shield guidelines for XTAL) with sufficient GND stitching vias for the length of the microstrip trace. </p><p>[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. </p><p>[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.</p></entry></row></tbody></tgroup></table><table id="TABLE_EDC1736C-932D-4516-935E-080F1BDB5C78_2"><title>Max Number of vias</title><tgroup cols="2"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry></row></thead><tbody><row><entry><p>Tx</p></entry><entry><p>4</p></entry></row></tbody></tgroup></table></section><section id="SECTION_5836E512-EB6E-43CB-86E8-D5454364791B"><title>Mainstream, Premium Mid Loss (PML), Tx</title><table id="TABLE_5836E512-EB6E-43CB-86E8-D5454364791B_1"><title>CLK PCIe Gen4 Add-in Card Clock Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M1 + M2+M3</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p /></entry><entry><p /></entry></row><row><entry><p>M4</p></entry><entry><p>MS</p></entry><entry><p>25.4</p></entry><entry><p /></entry></row><row><entry><p>Mcard</p></entry><entry><p>MS</p></entry><entry><p>76.2</p></entry><entry><p>Assumes an add-in card of 50.4 to 76.2 mm. </p></entry></row></tbody></tgroup></table><p>Min Length Total (mm): 76</p><p>Min Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3+M4: 76 mm (Assumes Mcard is 76.2mm)</p><p>Max Length Total (mm): 305.2</p><p>Max Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3+M4: 76.2 mm to 229 mm. If Mcard increases in length, M_MB_TOTAL must reduce in length accordingly.</p></section></body></topic>