[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Sun Feb 20 16:14:17 2022
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/asm_testsuite/tests/rv32ui-p-test1.vcd"
[dumpfile_mtime] "Sun Feb 20 15:59:24 2022"
[dumpfile_size] 1599126
[savefile] "/Users/damien/workspace/hdl/friscv/test/common/debug.gtkw"
[timestart] 674290
[size] 2560 1440
[pos] -1 -1
*-13.533281 722360 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] control.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.icache.
[treeopen] processing.
[treeopen] processing.INPUT_PIPELINE_ON.
[treeopen] processing.M_EXTENSION_SUPPORT.
[treeopen] processing.M_EXTENSION_SUPPORT.m_ext.
[sst_width] 325
[signals_width] 476
[sst_expanded] 1
[sst_vpaned_height] 447
@c00200
-iCache
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.aclk
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.aresetn
@200
-
@24
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.seq[2:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.reboot
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.fifo_empty_if
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.fifo_full_if
[color] 1
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.fifo_empty_mf
[color] 1
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.fifo_full_mf
@200
-
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.pull_addr_if
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.pull_addr_mf
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.ctrl_rready
[color] 1
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.cache_ren
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.cache_raddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.cache_hit
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.cache_miss
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.ctrl_arvalid
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.ctrl_arready
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.ctrl_araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.ctrl_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.ctrl_arprot[2:0]
@200
-
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.ctrl_rvalid
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.ctrl_rready
@22
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.ctrl_rdata[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.ctrl_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.USE_ICACHE.fetcher.ctrl_rresp[1:0]
@1401200
-iCache
@c00200
-Control
@28
control.async_trap_occuring
@22
control.mstatus_for_trap[31:0]
@28
control.sync_trap_occuring
control.trap_occuring
@22
control.traps[4:0]
control.sb_mepc[31:0]
control.sb_mstatus[31:0]
control.sb_mtvec[31:0]
control.araddr[31:0]
@c00022
control.mcause_code[31:0]
@28
(0)control.mcause_code[31:0]
(1)control.mcause_code[31:0]
(2)control.mcause_code[31:0]
(3)control.mcause_code[31:0]
(4)control.mcause_code[31:0]
(5)control.mcause_code[31:0]
(6)control.mcause_code[31:0]
(7)control.mcause_code[31:0]
(8)control.mcause_code[31:0]
(9)control.mcause_code[31:0]
(10)control.mcause_code[31:0]
(11)control.mcause_code[31:0]
(12)control.mcause_code[31:0]
(13)control.mcause_code[31:0]
(14)control.mcause_code[31:0]
(15)control.mcause_code[31:0]
(16)control.mcause_code[31:0]
(17)control.mcause_code[31:0]
(18)control.mcause_code[31:0]
(19)control.mcause_code[31:0]
(20)control.mcause_code[31:0]
(21)control.mcause_code[31:0]
(22)control.mcause_code[31:0]
(23)control.mcause_code[31:0]
(24)control.mcause_code[31:0]
(25)control.mcause_code[31:0]
(26)control.mcause_code[31:0]
(27)control.mcause_code[31:0]
(28)control.mcause_code[31:0]
(29)control.mcause_code[31:0]
(30)control.mcause_code[31:0]
(31)control.mcause_code[31:0]
@1401200
-group_end
@28
control.csr_ro_wr
control.inst_addr_misaligned
control.load_misaligned
control.store_misaligned
control.dec_error
control.trap_occuring
@200
-
@28
control.aclk
control.aresetn
@200
-
@22
control.araddr[31:0]
control.arid[7:0]
@28
control.arready
control.arvalid
@200
-
@22
control.rdata[31:0]
control.rid[7:0]
@28
control.rready
control.rvalid
@200
-
@22
control.pc[31:0]
[color] 2
control.pc_reg[31:0]
[color] 2
control.instruction[31:0]
@28
[color] 2
control.fifo_full
[color] 1
control.fifo_empty
[color] 2
control.pull_inst
@200
-
@28
control.aclk
@200
-
@22
control.cfsm[3:0]
@28
control.jump_branch
@c00022
control.sys[5:0]
@28
(0)control.sys[5:0]
(1)control.sys[5:0]
(2)control.sys[5:0]
(3)control.sys[5:0]
(4)control.sys[5:0]
(5)control.sys[5:0]
@1401200
-group_end
@28
control.processing
control.lui_auipc
control.branching
control.goto_branch
@22
control.imm12[11:0]
control.imm20[19:0]
@200
-
@28
control.proc_ready
control.proc_busy
control.csr_ready
control.cant_jump
control.cant_lui_auipc
control.cant_process
@200
-
@22
control.proc_rsvd_regs[31:0]
@28
control.proc_valid
[color] 2
control.proc_ready
[color] 2
control.proc_busy
@200
-
@28
control.csr_en
control.csr_ready
@200
-
@22
control.rs1[4:0]
control.ctrl_rs1_val[31:0]
control.rs2[4:0]
control.ctrl_rs2_val[31:0]
@200
-
@28
control.ctrl_rd_wr
@22
control.ctrl_rd_addr[4:0]
control.ctrl_rd_val[31:0]
@200
-
@22
control.sb_mepc[31:0]
control.sb_mstatus[31:0]
control.sb_mtvec[31:0]
@200
-
@1401200
-Control
@200
-
@800200
-processing
@28
[color] 2
control.fifo_empty
@22
control.pc_reg[31:0]
control.instruction[31:0]
@28
control.pull_inst
@200
-
@28
processing.proc_valid
processing.proc_ready
@22
processing.proc_instbus[85:0]
@28
processing.proc_exceptions[1:0]
@200
-
@28
[color] 2
processing.proc_valid
[color] 2
processing.proc_ready
[color] 2
processing.proc_busy
[color] 1
processing.proc_valid_p
[color] 1
processing.proc_ready_p
@200
-
@28
processing.alu_ready
processing.alu_valid
processing.m_ready
processing.m_valid
processing.memfy_ready
processing.memfy_valid
@200
-
-
@22
processing.proc_rs1_addr[14:0]
processing.proc_rs1_val[95:0]
processing.proc_rs2_addr[14:0]
processing.proc_rs2_val[95:0]
@200
-
@28
processing.proc_rd_wr[2:0]
@c00022
processing.proc_rd_addr[14:0]
@28
(0)processing.proc_rd_addr[14:0]
(1)processing.proc_rd_addr[14:0]
(2)processing.proc_rd_addr[14:0]
(3)processing.proc_rd_addr[14:0]
(4)processing.proc_rd_addr[14:0]
(5)processing.proc_rd_addr[14:0]
(6)processing.proc_rd_addr[14:0]
(7)processing.proc_rd_addr[14:0]
(8)processing.proc_rd_addr[14:0]
(9)processing.proc_rd_addr[14:0]
(10)processing.proc_rd_addr[14:0]
(11)processing.proc_rd_addr[14:0]
(12)processing.proc_rd_addr[14:0]
(13)processing.proc_rd_addr[14:0]
(14)processing.proc_rd_addr[14:0]
@1401200
-group_end
@22
processing.proc_rd_strb[11:0]
processing.proc_rd_val[95:0]
@200
-
@1000200
-processing
@200
-
@c00200
-ISA Regs
@28
control.aclk
@200
-
@22
isa_registers.ctrl_rd_addr[4:0]
isa_registers.ctrl_rd_val[31:0]
@200
-
@28
[color] 2
isa_registers.proc_rd_wr[2:0]
@c00022
isa_registers.proc_rd_addr[14:0]
@28
(0)isa_registers.proc_rd_addr[14:0]
(1)isa_registers.proc_rd_addr[14:0]
(2)isa_registers.proc_rd_addr[14:0]
(3)isa_registers.proc_rd_addr[14:0]
(4)isa_registers.proc_rd_addr[14:0]
@200
-
@28
(5)isa_registers.proc_rd_addr[14:0]
(6)isa_registers.proc_rd_addr[14:0]
(7)isa_registers.proc_rd_addr[14:0]
(8)isa_registers.proc_rd_addr[14:0]
(9)isa_registers.proc_rd_addr[14:0]
@200
-
@28
(10)isa_registers.proc_rd_addr[14:0]
(11)isa_registers.proc_rd_addr[14:0]
(12)isa_registers.proc_rd_addr[14:0]
(13)isa_registers.proc_rd_addr[14:0]
(14)isa_registers.proc_rd_addr[14:0]
@1401200
-group_end
@22
isa_registers.proc_rd_strb[11:0]
isa_registers.proc_rd_val[95:0]
@200
-
@28
[color] 2
isa_registers.csr_rd_wr
@22
isa_registers.csr_rd_addr[4:0]
isa_registers.csr_rd_val[31:0]
@200
-
@22
isa_registers.x0[31:0]
isa_registers.x1[31:0]
isa_registers.x2[31:0]
isa_registers.x3[31:0]
isa_registers.x4[31:0]
isa_registers.x5[31:0]
isa_registers.x6[31:0]
isa_registers.x7[31:0]
isa_registers.x8[31:0]
isa_registers.x9[31:0]
isa_registers.x10[31:0]
isa_registers.x11[31:0]
isa_registers.x12[31:0]
isa_registers.x13[31:0]
isa_registers.x14[31:0]
isa_registers.x15[31:0]
isa_registers.x16[31:0]
isa_registers.x17[31:0]
isa_registers.x18[31:0]
isa_registers.x19[31:0]
isa_registers.x20[31:0]
isa_registers.x21[31:0]
isa_registers.x22[31:0]
isa_registers.x23[31:0]
isa_registers.x24[31:0]
isa_registers.x25[31:0]
isa_registers.x26[31:0]
isa_registers.x27[31:0]
isa_registers.x28[31:0]
isa_registers.x29[31:0]
isa_registers.x30[31:0]
isa_registers.x31[31:0]
@1401200
-ISA Regs
@28
processing.memfy.memfy_exceptions[1:0]
processing.memfy.memfy_valid
@29
processing.memfy.memfy_ready
@28
processing.memfy.funct3[2:0]
@22
processing.memfy.imm12[11:0]
processing.memfy.memfy_rs1_addr[4:0]
processing.memfy.memfy_rs1_val[31:0]
processing.memfy.memfy_rs2_addr[4:0]
processing.memfy.memfy_rs2_val[31:0]
[pattern_trace] 1
[pattern_trace] 0
