<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="ulp_auto_cc_5_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_auto_cc_3_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_auto_cc_1_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ulp_auto_cc_5_synth_1"/>
	</Run>
	<Run Id="ulp_auto_cc_2_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_auto_cc_4_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_s00_regslice_20_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_20_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_m03_regslice_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_m03_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_m02_regslice_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_m02_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_m01_regslice_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_m00_regslice_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_s00_regslice_18_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_18_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ulp_s00_regslice_20_synth_1"/>
	</Run>
	<Run Id="ulp_auto_cc_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ulp_auto_cc_5_synth_1"/>
	</Run>
	<Run Id="ulp_s00_regslice_19_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_19_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_xbar_2_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_krnl_proj_split_0_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_proj_split_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_xbar_3_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_cmac_0_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_cmac_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_networklayer_0_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_networklayer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_ii_level0_wire_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_regslice_control_userpf_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_proc_sys_reset_kernel_slr1_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_proc_sys_reset_ctrl_slr0_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_proc_sys_reset_kernel_slr2_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_proc_sys_reset_ctrl_slr1_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_proc_sys_reset_kernel2_slr2_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_proc_sys_reset_kernel2_slr1_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_proc_sys_reset_freerun_slr2_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_proc_sys_reset_freerun_slr1_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_proc_sys_reset_kernel_slr0_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_axi_gpio_null_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_proc_sys_reset_kernel2_slr0_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_proc_sys_reset_freerun_slr0_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_axi_vip_ctrl_userpf_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_proc_sys_reset_ctrl_slr2_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_hmss_0_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="bd_85ad_init_reduce_0_synth_1"/>
		<Parent Id="bd_85ad_hbm_inst_0_synth_1"/>
		<Parent Id="bd_85ad_slice0_12_0_synth_1"/>
		<Parent Id="bd_85ad_vip_S00_0_synth_1"/>
		<Parent Id="bd_85ad_interconnect0_12_0_synth_1"/>
		<Parent Id="bd_85ad_util_vector_logic_0_synth_1"/>
		<Parent Id="bd_85ad_axi_apb_bridge_inst_0_synth_1"/>
		<Parent Id="bd_85ad_hbm_reset_sync_SLR2_0_synth_1"/>
		<Parent Id="bd_85ad_hbm_reset_sync_SLR0_0_synth_1"/>
	</Run>
	<Run Id="bd_85ad_init_reduce_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_85ad_hbm_inst_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_85ad_slice0_12_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_12_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_85ad_vip_S00_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_85ad_interconnect0_12_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_12_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_85ad_util_vector_logic_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_util_vector_logic_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_85ad_axi_apb_bridge_inst_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_85ad_hbm_reset_sync_SLR2_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_85ad_hbm_reset_sync_SLR0_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_85ad_hbm_reset_sync_SLR2_0_synth_1"/>
	</Run>
	<Run Id="ulp_ulp_cmp_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="bd_097b_user_debug_hub_0_synth_1"/>
		<Parent Id="bd_097b_build_info_0_synth_1"/>
		<Parent Id="bd_097b_user_debug_bridge_0_synth_1"/>
	</Run>
	<Run Id="bd_097b_user_debug_hub_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="bd_58f6_lut_buffer_0_synth_1"/>
		<Parent Id="bd_58f6_xsdbm_0_synth_1"/>
	</Run>
	<Run Id="bd_58f6_lut_buffer_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_58f6_xsdbm_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_097b_build_info_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_097b_user_debug_bridge_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="bd_7cf0_axi_jtag_0_synth_1"/>
		<Parent Id="bd_7cf0_bs_switch_1_0_synth_1"/>
		<Parent Id="bd_7cf0_bsip_0_synth_1"/>
	</Run>
	<Run Id="bd_7cf0_axi_jtag_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_7cf0_bs_switch_1_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_7cf0_bsip_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_ulp_ucs_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="bd_22c0_psreset_kernel_00_0_synth_1"/>
		<Parent Id="bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1"/>
		<Parent Id="bd_22c0_frequency_counter_aclk_hbm_0_synth_1"/>
		<Parent Id="bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1"/>
		<Parent Id="bd_22c0_aclk_kernel_00_adapt_0_synth_1"/>
		<Parent Id="bd_22c0_psreset_aclk_freerun_0_synth_1"/>
		<Parent Id="bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1"/>
		<Parent Id="bd_22c0_frequency_counter_aclk_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1"/>
		<Parent Id="bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1"/>
		<Parent Id="bd_22c0_xbar_1_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1"/>
		<Parent Id="bd_22c0_aclk_kernel_01_adapt_0_synth_1"/>
		<Parent Id="bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1"/>
		<Parent Id="bd_22c0_clkwiz_aclk_kernel_00_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1"/>
		<Parent Id="bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1"/>
		<Parent Id="bd_22c0_psreset_kernel_01_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1"/>
		<Parent Id="bd_22c0_clkwiz_aclk_kernel_01_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_hbm_0_synth_1"/>
		<Parent Id="bd_22c0_psreset_hbm_0_synth_1"/>
		<Parent Id="bd_22c0_clkwiz_hbm_0_synth_1"/>
		<Parent Id="bd_22c0_clock_throttling_avg_0_synth_1"/>
		<Parent Id="bd_22c0_gapping_demand_toggle_0_synth_1"/>
		<Parent Id="bd_22c0_gapping_demand_update_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1"/>
		<Parent Id="bd_22c0_build_info_0_synth_1"/>
		<Parent Id="bd_22c0_gpio_gapping_demand_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1"/>
		<Parent Id="bd_22c0_clock_shutdown_latch_0_synth_1"/>
		<Parent Id="bd_22c0_clk_hbm_adapt_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1"/>
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1"/>
		<Parent Id="bd_22c0_xbar_0_synth_1"/>
		<Parent Id="bd_22c0_gpio_ucs_control_status_0_synth_1"/>
		<Parent Id="bd_22c0_auto_cc_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_psreset_kernel_00_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_frequency_counter_aclk_hbm_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_aclk_kernel_00_adapt_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_psreset_aclk_freerun_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_frequency_counter_aclk_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_xbar_1_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_aclk_kernel_01_adapt_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_aclk_kernel_01_adapt_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_clkwiz_aclk_kernel_00_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_psreset_kernel_01_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_clkwiz_aclk_kernel_01_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_hbm_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_psreset_hbm_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_clkwiz_hbm_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_clock_throttling_avg_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_gapping_demand_toggle_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_gapping_demand_update_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_build_info_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_gpio_gapping_demand_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_clock_shutdown_latch_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_clk_hbm_adapt_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1"/>
	</Run>
	<Run Id="bd_22c0_xbar_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_gpio_ucs_control_status_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_22c0_auto_cc_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_axi_vip_data_0_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_axi_gpio_null_2_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ulp_axi_gpio_null_0_synth_1"/>
	</Run>
	<Run Id="ulp_axi_vip_ctrl_userpf_2_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ulp_axi_vip_ctrl_userpf_0_synth_1"/>
	</Run>
	<Run Id="ulp_regslice_control_userpf_2_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_regslice_control_userpf_1_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ulp_axi_vip_ctrl_userpf_1_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ulp_axi_vip_ctrl_userpf_0_synth_1"/>
	</Run>
	<Run Id="ulp_axi_gpio_null_1_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ulp_axi_gpio_null_0_synth_1"/>
	</Run>
	<Run Id="my_rm_synth_1" LaunchDir="/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="ulp_auto_cc_5_synth_1"/>
		<Parent Id="ulp_auto_cc_3_synth_1"/>
		<Parent Id="ulp_auto_cc_1_synth_1"/>
		<Parent Id="ulp_auto_cc_2_synth_1"/>
		<Parent Id="ulp_auto_cc_4_synth_1"/>
		<Parent Id="ulp_s00_regslice_20_synth_1"/>
		<Parent Id="ulp_m03_regslice_0_synth_1"/>
		<Parent Id="ulp_m02_regslice_0_synth_1"/>
		<Parent Id="ulp_m01_regslice_0_synth_1"/>
		<Parent Id="ulp_m00_regslice_0_synth_1"/>
		<Parent Id="ulp_s00_regslice_18_synth_1"/>
		<Parent Id="ulp_auto_cc_0_synth_1"/>
		<Parent Id="ulp_s00_regslice_19_synth_1"/>
		<Parent Id="ulp_xbar_2_synth_1"/>
		<Parent Id="ulp_krnl_proj_split_0_0_synth_1"/>
		<Parent Id="ulp_xbar_3_synth_1"/>
		<Parent Id="ulp_cmac_0_0_synth_1"/>
		<Parent Id="ulp_networklayer_0_0_synth_1"/>
		<Parent Id="ulp_ii_level0_wire_0_synth_1"/>
		<Parent Id="ulp_regslice_control_userpf_0_synth_1"/>
		<Parent Id="ulp_proc_sys_reset_kernel_slr1_0_synth_1"/>
		<Parent Id="ulp_proc_sys_reset_ctrl_slr0_0_synth_1"/>
		<Parent Id="ulp_proc_sys_reset_kernel_slr2_0_synth_1"/>
		<Parent Id="ulp_proc_sys_reset_ctrl_slr1_0_synth_1"/>
		<Parent Id="ulp_proc_sys_reset_kernel2_slr2_0_synth_1"/>
		<Parent Id="ulp_proc_sys_reset_kernel2_slr1_0_synth_1"/>
		<Parent Id="ulp_proc_sys_reset_freerun_slr2_0_synth_1"/>
		<Parent Id="ulp_proc_sys_reset_freerun_slr1_0_synth_1"/>
		<Parent Id="ulp_proc_sys_reset_kernel_slr0_0_synth_1"/>
		<Parent Id="ulp_axi_gpio_null_0_synth_1"/>
		<Parent Id="ulp_proc_sys_reset_kernel2_slr0_0_synth_1"/>
		<Parent Id="ulp_proc_sys_reset_freerun_slr0_0_synth_1"/>
		<Parent Id="ulp_axi_vip_ctrl_userpf_0_synth_1"/>
		<Parent Id="ulp_proc_sys_reset_ctrl_slr2_0_synth_1"/>
		<Parent Id="ulp_hmss_0_0_synth_1"/>
		<Parent Id="ulp_ulp_cmp_0_synth_1"/>
		<Parent Id="ulp_ulp_ucs_0_synth_1"/>
		<Parent Id="ulp_axi_vip_data_0_synth_1"/>
		<Parent Id="ulp_axi_gpio_null_2_synth_1"/>
		<Parent Id="ulp_axi_vip_ctrl_userpf_2_synth_1"/>
		<Parent Id="ulp_regslice_control_userpf_2_synth_1"/>
		<Parent Id="ulp_regslice_control_userpf_1_synth_1"/>
		<Parent Id="ulp_axi_vip_ctrl_userpf_1_synth_1"/>
		<Parent Id="ulp_axi_gpio_null_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.ignorePathLengthChecks" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

