<stg><name>dense_large_rf_gt_ni.2</name>


<trans_list>

<trans id="157" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="3" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="6" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="27" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="28" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="31" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="14" op_0_bw="64">
<![CDATA[
.preheader76.preheader:0  %acc_V = alloca [10 x i14], align 2

]]></Node>
<StgValue><ssdm name="acc_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
.preheader76.preheader:1  br label %.preheader76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader76:0  %iacc = phi i4 [ %iacc_3, %0 ], [ 0, %.preheader76.preheader ]

]]></Node>
<StgValue><ssdm name="iacc"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader76:1  %exitcond6 = icmp eq i4 %iacc, -6

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader76:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader76:3  %iacc_3 = add i4 %iacc, 1

]]></Node>
<StgValue><ssdm name="iacc_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader76:4  br i1 %exitcond6, label %.preheader74.preheader, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp = zext i4 %iacc to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %acc_V_addr = getelementptr [10 x i14]* %acc_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="acc_V_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
:3  store i14 0, i14* %acc_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader74.preheader:0  br label %.preheader74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader74:0  %w_index = phi i9 [ %ir, %.loopexit ], [ 0, %.preheader74.preheader ]

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader74:1  %in_index = phi i32 [ %p_s, %.loopexit ], [ 0, %.preheader74.preheader ]

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="9">
<![CDATA[
.preheader74:2  %w_index_cast = zext i9 %w_index to i11

]]></Node>
<StgValue><ssdm name="w_index_cast"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader74:3  %exitcond = icmp eq i9 %w_index, -92

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader74:4  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 420, i64 420, i64 420)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader74:5  %ir = add i9 %w_index, 1

]]></Node>
<StgValue><ssdm name="ir"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader74:6  br i1 %exitcond, label %.preheader.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_s = zext i9 %w_index to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %outidx_addr = getelementptr [420 x i3]* @outidx, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="outidx_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="9">
<![CDATA[
:4  %out_index = load i3* %outidx_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="9">
<![CDATA[
:4  %out_index = load i3* %outidx_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_61 = sext i32 %in_index to i64

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %data_V_addr = getelementptr [84 x i13]* %data_V, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="data_V_addr"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="7">
<![CDATA[
:8  %data_V_load = load i13* %data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="3">
<![CDATA[
:5  %out_index_cast = zext i3 %out_index to i4

]]></Node>
<StgValue><ssdm name="out_index_cast"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="7">
<![CDATA[
:8  %data_V_load = load i13* %data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_V_load"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="13">
<![CDATA[
:9  %extLd = zext i13 %data_V_load to i14

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %im = phi i2 [ 0, %1 ], [ %im_3, %7 ]

]]></Node>
<StgValue><ssdm name="im"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %out_index5 = phi i4 [ %out_index_cast, %1 ], [ %out_index_3, %7 ]

]]></Node>
<StgValue><ssdm name="out_index5"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:2  %w_index5 = phi i11 [ %w_index_cast, %1 ], [ %w_index_3, %7 ]

]]></Node>
<StgValue><ssdm name="w_index5"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
:3  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %im, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %im_3 = add i2 %im, 1

]]></Node>
<StgValue><ssdm name="im_3"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_59, label %.loopexit, label %_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="6" stage="15" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_21 = urem i11 %w_index5, 420

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="14" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_21 = urem i11 %w_index5, 420

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="13" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_21 = urem i11 %w_index5, 420

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="76" st_id="9" stage="12" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_21 = urem i11 %w_index5, 420

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="77" st_id="10" stage="11" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_21 = urem i11 %w_index5, 420

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="78" st_id="11" stage="10" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_21 = urem i11 %w_index5, 420

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="79" st_id="12" stage="9" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_21 = urem i11 %w_index5, 420

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="80" st_id="13" stage="8" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_21 = urem i11 %w_index5, 420

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="81" st_id="14" stage="7" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_21 = urem i11 %w_index5, 420

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="82" st_id="15" stage="6" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_21 = urem i11 %w_index5, 420

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="83" st_id="16" stage="5" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_21 = urem i11 %w_index5, 420

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="84" st_id="17" stage="4" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_21 = urem i11 %w_index5, 420

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="85" st_id="18" stage="3" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_21 = urem i11 %w_index5, 420

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="86" st_id="19" stage="2" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_21 = urem i11 %w_index5, 420

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="87" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:3  %zext_cast = zext i11 %w_index5 to i24

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="88" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:4  %mul = mul i24 %zext_cast, 2497

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="89" st_id="20" stage="1" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_21 = urem i11 %w_index5, 420

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="90" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:4  %mul = mul i24 %zext_cast, 2497

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="91" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:4  %mul = mul i24 %zext_cast, 2497

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="92" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:5  %tmp_23 = zext i11 %tmp_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="93" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:6  %w17_V_addr = getelementptr [420 x i25]* @w17_V, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="w17_V_addr"/></StgValue>
</operation>

<operation id="94" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:7  %w17_V_load = load i25* %w17_V_addr, align 4

]]></Node>
<StgValue><ssdm name="w17_V_load"/></StgValue>
</operation>

<operation id="95" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:10  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %mul, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="96" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:7  %w17_V_load = load i25* %w17_V_addr, align 4

]]></Node>
<StgValue><ssdm name="w17_V_load"/></StgValue>
</operation>

<operation id="97" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="2" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:9  %tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i24.i32.i32(i24 %mul, i32 20, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="98" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:11  %p_shl8 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_8, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="99" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:12  %tmp_65 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_60, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="100" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:13  %tmp_66 = zext i3 %p_shl8 to i5

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="101" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:14  %tmp_67 = sub i5 %tmp_65, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="102" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="28" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:8  %w17_V_load_cast = sext i25 %w17_V_load to i28

]]></Node>
<StgValue><ssdm name="w17_V_load_cast"/></StgValue>
</operation>

<operation id="103" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="28" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:15  %tmp_68 = zext i5 %tmp_67 to i28

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="104" st_id="23" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:16  %tmp_72 = lshr i28 %w17_V_load_cast, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="105" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:17  %tmp_73 = trunc i28 %tmp_72 to i14

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="106" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:1  %tmp_64 = zext i4 %out_index5 to i64

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="107" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:18  %p_Val2_17 = call fastcc i14 @product(i14 %extLd, i14 %tmp_73)

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="108" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:19  %acc_V_addr_6 = getelementptr [10 x i14]* %acc_V, i64 0, i64 %tmp_64

]]></Node>
<StgValue><ssdm name="acc_V_addr_6"/></StgValue>
</operation>

<operation id="109" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:20  %p_Val2_s = load i14* %acc_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="110" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:18  %p_Val2_17 = call fastcc i14 @product(i14 %extLd, i14 %tmp_73)

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="111" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:20  %p_Val2_s = load i14* %acc_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="112" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:21  %lhs_V = sext i14 %p_Val2_s to i15

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="114" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:22  %rhs_V = sext i14 %p_Val2_17 to i15

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="115" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:23  %ret_V = add nsw i15 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="116" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:24  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V, i32 14)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="117" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:25  %p_Val2_19 = add i14 %p_Val2_s, %p_Val2_17

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="118" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:26  store i14 %p_Val2_19, i14* %acc_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:27  %p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_19, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="120" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:28  %tmp_20 = xor i1 %p_Result_s, true

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="121" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:29  %overflow = and i1 %p_Result_11, %tmp_20

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="122" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:30  %tmp_69 = xor i1 %p_Result_11, true

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="123" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:31  %underflow = and i1 %p_Result_s, %tmp_69

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="124" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:32  %brmerge8 = xor i1 %p_Result_s, %p_Result_11

]]></Node>
<StgValue><ssdm name="brmerge8"/></StgValue>
</operation>

<operation id="125" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:33  br i1 %brmerge8, label %3, label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %overflow, label %4, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge8" val="1"/>
<literal name="overflow" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %underflow, label %6, label %._crit_edge77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="128" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
<literal name="brmerge8" val="1"/>
<literal name="overflow" val="0"/>
<literal name="underflow" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
:0  store i14 -8192, i14* %acc_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
<literal name="brmerge8" val="1"/>
<literal name="overflow" val="0"/>
<literal name="underflow" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
<literal name="brmerge8" val="1"/>
<literal name="overflow" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge77:0  br label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
<literal name="brmerge8" val="1"/>
<literal name="overflow" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
:0  store i14 8191, i14* %acc_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
<literal name="brmerge8" val="1"/>
<literal name="overflow" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  %w_index_3 = add i11 %w_index5, 420

]]></Node>
<StgValue><ssdm name="w_index_3"/></StgValue>
</operation>

<operation id="134" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %tmp_70 = icmp ugt i11 %w_index_3, 839

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="135" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2  br i1 %tmp_70, label %.loopexit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %out_index_3 = add i4 %out_index5, 5

]]></Node>
<StgValue><ssdm name="out_index_3"/></StgValue>
</operation>

<operation id="137" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:0  %in_index_3 = add nsw i32 %in_index, 1

]]></Node>
<StgValue><ssdm name="in_index_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="139" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:1  %tmp_71 = icmp sgt i32 %in_index_3, 83

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="140" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:2  %p_s = select i1 %tmp_71, i32 0, i32 %in_index_3

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="141" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit:3  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str16, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="142" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:4  br label %.preheader74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="143" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %ires = phi i4 [ %ires_3, %8 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="ires"/></StgValue>
</operation>

<operation id="144" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %tmp_62 = icmp eq i4 %ires, -6

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="145" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="146" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %ires_3 = add i4 %ires, 1

]]></Node>
<StgValue><ssdm name="ires_3"/></StgValue>
</operation>

<operation id="147" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_62, label %9, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_63 = zext i4 %ires to i64

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="149" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %acc_V_addr_5 = getelementptr [10 x i14]* %acc_V, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="acc_V_addr_5"/></StgValue>
</operation>

<operation id="150" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="4">
<![CDATA[
:3  %acc_V_load = load i14* %acc_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="acc_V_load"/></StgValue>
</operation>

<operation id="151" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="152" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="4">
<![CDATA[
:3  %acc_V_load = load i14* %acc_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="acc_V_load"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="153" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %res_V_addr = getelementptr [10 x i14]* %res_V, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="res_V_addr"/></StgValue>
</operation>

<operation id="155" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
:5  store i14 %acc_V_load, i14* %res_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="200" name="data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="201" name="res_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="res_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="202" name="outidx" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="outidx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="203" name="w17_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w17_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="205" from="StgValue_204" to="acc_V" fromId="204" toId="32">
</dataflow>
<dataflow id="206" from="iacc_3" to="iacc" fromId="37" toId="34">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="207" from="StgValue_43" to="iacc" fromId="43" toId="34">
<BackEdge/>
</dataflow>
<dataflow id="209" from="StgValue_208" to="iacc" fromId="208" toId="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="210" from="StgValue_33" to="iacc" fromId="33" toId="34">
</dataflow>
<dataflow id="211" from="iacc" to="exitcond6" fromId="34" toId="35">
</dataflow>
<dataflow id="213" from="StgValue_212" to="exitcond6" fromId="212" toId="35">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="214" toId="36">
</dataflow>
<dataflow id="217" from="StgValue_216" to="empty" fromId="216" toId="36">
</dataflow>
<dataflow id="218" from="StgValue_216" to="empty" fromId="216" toId="36">
</dataflow>
<dataflow id="219" from="StgValue_216" to="empty" fromId="216" toId="36">
</dataflow>
<dataflow id="220" from="iacc" to="iacc_3" fromId="34" toId="37">
</dataflow>
<dataflow id="222" from="StgValue_221" to="iacc_3" fromId="221" toId="37">
</dataflow>
<dataflow id="223" from="exitcond6" to="StgValue_38" fromId="35" toId="38">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecLoopName" to="StgValue_39" fromId="224" toId="39">
</dataflow>
<dataflow id="227" from="p_str14" to="StgValue_39" fromId="226" toId="39">
</dataflow>
<dataflow id="228" from="iacc" to="tmp" fromId="34" toId="40">
</dataflow>
<dataflow id="229" from="acc_V" to="acc_V_addr" fromId="32" toId="41">
</dataflow>
<dataflow id="231" from="StgValue_230" to="acc_V_addr" fromId="230" toId="41">
</dataflow>
<dataflow id="232" from="tmp" to="acc_V_addr" fromId="40" toId="41">
</dataflow>
<dataflow id="234" from="StgValue_233" to="StgValue_42" fromId="233" toId="42">
</dataflow>
<dataflow id="235" from="acc_V_addr" to="StgValue_42" fromId="41" toId="42">
</dataflow>
<dataflow id="236" from="ir" to="w_index" fromId="50" toId="45">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="237" from="StgValue_142" to="w_index" fromId="142" toId="45">
<BackEdge/>
</dataflow>
<dataflow id="239" from="StgValue_238" to="w_index" fromId="238" toId="45">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="240" from="StgValue_44" to="w_index" fromId="44" toId="45">
</dataflow>
<dataflow id="241" from="p_s" to="in_index" fromId="140" toId="46">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="242" from="StgValue_142" to="in_index" fromId="142" toId="46">
<BackEdge/>
</dataflow>
<dataflow id="244" from="StgValue_243" to="in_index" fromId="243" toId="46">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="245" from="StgValue_44" to="in_index" fromId="44" toId="46">
</dataflow>
<dataflow id="246" from="w_index" to="w_index_cast" fromId="45" toId="47">
</dataflow>
<dataflow id="247" from="w_index" to="exitcond" fromId="45" toId="48">
</dataflow>
<dataflow id="249" from="StgValue_248" to="exitcond" fromId="248" toId="48">
</dataflow>
<dataflow id="250" from="_ssdm_op_SpecLoopTripCount" to="empty_55" fromId="214" toId="49">
</dataflow>
<dataflow id="252" from="StgValue_251" to="empty_55" fromId="251" toId="49">
</dataflow>
<dataflow id="253" from="StgValue_251" to="empty_55" fromId="251" toId="49">
</dataflow>
<dataflow id="254" from="StgValue_251" to="empty_55" fromId="251" toId="49">
</dataflow>
<dataflow id="255" from="w_index" to="ir" fromId="45" toId="50">
</dataflow>
<dataflow id="257" from="StgValue_256" to="ir" fromId="256" toId="50">
</dataflow>
<dataflow id="258" from="exitcond" to="StgValue_51" fromId="48" toId="51">
</dataflow>
<dataflow id="259" from="w_index" to="tmp_s" fromId="45" toId="52">
</dataflow>
<dataflow id="260" from="outidx" to="outidx_addr" fromId="202" toId="53">
</dataflow>
<dataflow id="261" from="StgValue_230" to="outidx_addr" fromId="230" toId="53">
</dataflow>
<dataflow id="262" from="tmp_s" to="outidx_addr" fromId="52" toId="53">
</dataflow>
<dataflow id="263" from="outidx_addr" to="out_index" fromId="53" toId="54">
</dataflow>
<dataflow id="264" from="outidx_addr" to="out_index" fromId="53" toId="56">
</dataflow>
<dataflow id="265" from="in_index" to="tmp_61" fromId="46" toId="57">
</dataflow>
<dataflow id="266" from="data_V" to="data_V_addr" fromId="200" toId="58">
</dataflow>
<dataflow id="267" from="StgValue_230" to="data_V_addr" fromId="230" toId="58">
</dataflow>
<dataflow id="268" from="tmp_61" to="data_V_addr" fromId="57" toId="58">
</dataflow>
<dataflow id="269" from="data_V_addr" to="data_V_load" fromId="58" toId="59">
</dataflow>
<dataflow id="270" from="_ssdm_op_SpecLoopName" to="StgValue_60" fromId="224" toId="60">
</dataflow>
<dataflow id="272" from="p_str16" to="StgValue_60" fromId="271" toId="60">
</dataflow>
<dataflow id="274" from="_ssdm_op_SpecRegionBegin" to="tmp_19" fromId="273" toId="61">
</dataflow>
<dataflow id="275" from="p_str16" to="tmp_19" fromId="271" toId="61">
</dataflow>
<dataflow id="276" from="out_index" to="out_index_cast" fromId="56" toId="62">
</dataflow>
<dataflow id="277" from="data_V_addr" to="data_V_load" fromId="58" toId="63">
</dataflow>
<dataflow id="278" from="data_V_load" to="extLd" fromId="63" toId="64">
</dataflow>
<dataflow id="280" from="StgValue_279" to="im" fromId="279" toId="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="281" from="StgValue_65" to="im" fromId="65" toId="66">
</dataflow>
<dataflow id="282" from="im_3" to="im" fromId="71" toId="66">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="283" from="StgValue_137" to="im" fromId="137" toId="66">
<BackEdge/>
</dataflow>
<dataflow id="284" from="out_index_cast" to="out_index5" fromId="62" toId="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="285" from="StgValue_65" to="out_index5" fromId="65" toId="67">
</dataflow>
<dataflow id="286" from="out_index_3" to="out_index5" fromId="136" toId="67">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="287" from="StgValue_137" to="out_index5" fromId="137" toId="67">
<BackEdge/>
</dataflow>
<dataflow id="288" from="w_index_cast" to="w_index5" fromId="47" toId="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="289" from="StgValue_65" to="w_index5" fromId="65" toId="68">
</dataflow>
<dataflow id="290" from="w_index_3" to="w_index5" fromId="133" toId="68">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="291" from="StgValue_137" to="w_index5" fromId="137" toId="68">
<BackEdge/>
</dataflow>
<dataflow id="293" from="_ssdm_op_BitSelect.i1.i2.i32" to="tmp_59" fromId="292" toId="69">
</dataflow>
<dataflow id="294" from="im" to="tmp_59" fromId="66" toId="69">
</dataflow>
<dataflow id="296" from="StgValue_295" to="tmp_59" fromId="295" toId="69">
</dataflow>
<dataflow id="297" from="_ssdm_op_SpecLoopTripCount" to="empty_56" fromId="214" toId="70">
</dataflow>
<dataflow id="298" from="StgValue_204" to="empty_56" fromId="204" toId="70">
</dataflow>
<dataflow id="300" from="StgValue_299" to="empty_56" fromId="299" toId="70">
</dataflow>
<dataflow id="301" from="StgValue_204" to="empty_56" fromId="204" toId="70">
</dataflow>
<dataflow id="302" from="im" to="im_3" fromId="66" toId="71">
</dataflow>
<dataflow id="304" from="StgValue_303" to="im_3" fromId="303" toId="71">
</dataflow>
<dataflow id="305" from="tmp_59" to="StgValue_72" fromId="69" toId="72">
</dataflow>
<dataflow id="306" from="w_index5" to="tmp_21" fromId="68" toId="73">
</dataflow>
<dataflow id="308" from="StgValue_307" to="tmp_21" fromId="307" toId="73">
</dataflow>
<dataflow id="309" from="w_index5" to="tmp_21" fromId="68" toId="74">
</dataflow>
<dataflow id="310" from="StgValue_307" to="tmp_21" fromId="307" toId="74">
</dataflow>
<dataflow id="311" from="w_index5" to="tmp_21" fromId="68" toId="75">
</dataflow>
<dataflow id="312" from="StgValue_307" to="tmp_21" fromId="307" toId="75">
</dataflow>
<dataflow id="313" from="w_index5" to="tmp_21" fromId="68" toId="76">
</dataflow>
<dataflow id="314" from="StgValue_307" to="tmp_21" fromId="307" toId="76">
</dataflow>
<dataflow id="315" from="w_index5" to="tmp_21" fromId="68" toId="77">
</dataflow>
<dataflow id="316" from="StgValue_307" to="tmp_21" fromId="307" toId="77">
</dataflow>
<dataflow id="317" from="w_index5" to="tmp_21" fromId="68" toId="78">
</dataflow>
<dataflow id="318" from="StgValue_307" to="tmp_21" fromId="307" toId="78">
</dataflow>
<dataflow id="319" from="w_index5" to="tmp_21" fromId="68" toId="79">
</dataflow>
<dataflow id="320" from="StgValue_307" to="tmp_21" fromId="307" toId="79">
</dataflow>
<dataflow id="321" from="w_index5" to="tmp_21" fromId="68" toId="80">
</dataflow>
<dataflow id="322" from="StgValue_307" to="tmp_21" fromId="307" toId="80">
</dataflow>
<dataflow id="323" from="w_index5" to="tmp_21" fromId="68" toId="81">
</dataflow>
<dataflow id="324" from="StgValue_307" to="tmp_21" fromId="307" toId="81">
</dataflow>
<dataflow id="325" from="w_index5" to="tmp_21" fromId="68" toId="82">
</dataflow>
<dataflow id="326" from="StgValue_307" to="tmp_21" fromId="307" toId="82">
</dataflow>
<dataflow id="327" from="w_index5" to="tmp_21" fromId="68" toId="83">
</dataflow>
<dataflow id="328" from="StgValue_307" to="tmp_21" fromId="307" toId="83">
</dataflow>
<dataflow id="329" from="w_index5" to="tmp_21" fromId="68" toId="84">
</dataflow>
<dataflow id="330" from="StgValue_307" to="tmp_21" fromId="307" toId="84">
</dataflow>
<dataflow id="331" from="w_index5" to="tmp_21" fromId="68" toId="85">
</dataflow>
<dataflow id="332" from="StgValue_307" to="tmp_21" fromId="307" toId="85">
</dataflow>
<dataflow id="333" from="w_index5" to="tmp_21" fromId="68" toId="86">
</dataflow>
<dataflow id="334" from="StgValue_307" to="tmp_21" fromId="307" toId="86">
</dataflow>
<dataflow id="335" from="w_index5" to="zext_cast" fromId="68" toId="87">
</dataflow>
<dataflow id="336" from="zext_cast" to="mul" fromId="87" toId="88">
</dataflow>
<dataflow id="338" from="StgValue_337" to="mul" fromId="337" toId="88">
</dataflow>
<dataflow id="339" from="w_index5" to="tmp_21" fromId="68" toId="89">
</dataflow>
<dataflow id="340" from="StgValue_307" to="tmp_21" fromId="307" toId="89">
</dataflow>
<dataflow id="341" from="zext_cast" to="mul" fromId="87" toId="90">
</dataflow>
<dataflow id="342" from="StgValue_337" to="mul" fromId="337" toId="90">
</dataflow>
<dataflow id="343" from="zext_cast" to="mul" fromId="87" toId="91">
</dataflow>
<dataflow id="344" from="StgValue_337" to="mul" fromId="337" toId="91">
</dataflow>
<dataflow id="345" from="tmp_21" to="tmp_23" fromId="89" toId="92">
</dataflow>
<dataflow id="346" from="w17_V" to="w17_V_addr" fromId="203" toId="93">
</dataflow>
<dataflow id="347" from="StgValue_230" to="w17_V_addr" fromId="230" toId="93">
</dataflow>
<dataflow id="348" from="tmp_23" to="w17_V_addr" fromId="92" toId="93">
</dataflow>
<dataflow id="349" from="w17_V_addr" to="w17_V_load" fromId="93" toId="94">
</dataflow>
<dataflow id="351" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_60" fromId="350" toId="95">
</dataflow>
<dataflow id="352" from="mul" to="tmp_60" fromId="91" toId="95">
</dataflow>
<dataflow id="354" from="StgValue_353" to="tmp_60" fromId="353" toId="95">
</dataflow>
<dataflow id="355" from="w17_V_addr" to="w17_V_load" fromId="93" toId="96">
</dataflow>
<dataflow id="357" from="_ssdm_op_PartSelect.i2.i24.i32.i32" to="tmp_8" fromId="356" toId="97">
</dataflow>
<dataflow id="358" from="mul" to="tmp_8" fromId="91" toId="97">
</dataflow>
<dataflow id="359" from="StgValue_353" to="tmp_8" fromId="353" toId="97">
</dataflow>
<dataflow id="361" from="StgValue_360" to="tmp_8" fromId="360" toId="97">
</dataflow>
<dataflow id="363" from="_ssdm_op_BitConcatenate.i3.i2.i1" to="p_shl8" fromId="362" toId="98">
</dataflow>
<dataflow id="364" from="tmp_8" to="p_shl8" fromId="97" toId="98">
</dataflow>
<dataflow id="366" from="StgValue_365" to="p_shl8" fromId="365" toId="98">
</dataflow>
<dataflow id="368" from="_ssdm_op_BitConcatenate.i5.i1.i4" to="tmp_65" fromId="367" toId="99">
</dataflow>
<dataflow id="369" from="tmp_60" to="tmp_65" fromId="95" toId="99">
</dataflow>
<dataflow id="370" from="StgValue_208" to="tmp_65" fromId="208" toId="99">
</dataflow>
<dataflow id="371" from="p_shl8" to="tmp_66" fromId="98" toId="100">
</dataflow>
<dataflow id="372" from="tmp_65" to="tmp_67" fromId="99" toId="101">
</dataflow>
<dataflow id="373" from="tmp_66" to="tmp_67" fromId="100" toId="101">
</dataflow>
<dataflow id="374" from="w17_V_load" to="w17_V_load_cast" fromId="96" toId="102">
</dataflow>
<dataflow id="375" from="tmp_67" to="tmp_68" fromId="101" toId="103">
</dataflow>
<dataflow id="376" from="w17_V_load_cast" to="tmp_72" fromId="102" toId="104">
</dataflow>
<dataflow id="377" from="tmp_68" to="tmp_72" fromId="103" toId="104">
</dataflow>
<dataflow id="378" from="tmp_72" to="tmp_73" fromId="104" toId="105">
</dataflow>
<dataflow id="379" from="out_index5" to="tmp_64" fromId="67" toId="106">
</dataflow>
<dataflow id="381" from="product" to="p_Val2_17" fromId="380" toId="107">
</dataflow>
<dataflow id="382" from="extLd" to="p_Val2_17" fromId="64" toId="107">
</dataflow>
<dataflow id="383" from="tmp_73" to="p_Val2_17" fromId="105" toId="107">
</dataflow>
<dataflow id="384" from="acc_V" to="acc_V_addr_6" fromId="32" toId="108">
</dataflow>
<dataflow id="385" from="StgValue_230" to="acc_V_addr_6" fromId="230" toId="108">
</dataflow>
<dataflow id="386" from="tmp_64" to="acc_V_addr_6" fromId="106" toId="108">
</dataflow>
<dataflow id="387" from="acc_V_addr_6" to="p_Val2_s" fromId="108" toId="109">
</dataflow>
<dataflow id="388" from="product" to="p_Val2_17" fromId="380" toId="110">
</dataflow>
<dataflow id="389" from="extLd" to="p_Val2_17" fromId="64" toId="110">
</dataflow>
<dataflow id="390" from="tmp_73" to="p_Val2_17" fromId="105" toId="110">
</dataflow>
<dataflow id="391" from="acc_V_addr_6" to="p_Val2_s" fromId="108" toId="111">
</dataflow>
<dataflow id="392" from="_ssdm_op_SpecLoopName" to="StgValue_112" fromId="224" toId="112">
</dataflow>
<dataflow id="394" from="p_str17" to="StgValue_112" fromId="393" toId="112">
</dataflow>
<dataflow id="395" from="p_Val2_s" to="lhs_V" fromId="111" toId="113">
</dataflow>
<dataflow id="396" from="p_Val2_17" to="rhs_V" fromId="110" toId="114">
</dataflow>
<dataflow id="397" from="lhs_V" to="ret_V" fromId="113" toId="115">
</dataflow>
<dataflow id="398" from="rhs_V" to="ret_V" fromId="114" toId="115">
</dataflow>
<dataflow id="400" from="_ssdm_op_BitSelect.i1.i15.i32" to="p_Result_s" fromId="399" toId="116">
</dataflow>
<dataflow id="401" from="ret_V" to="p_Result_s" fromId="115" toId="116">
</dataflow>
<dataflow id="403" from="StgValue_402" to="p_Result_s" fromId="402" toId="116">
</dataflow>
<dataflow id="404" from="p_Val2_s" to="p_Val2_19" fromId="111" toId="117">
</dataflow>
<dataflow id="405" from="p_Val2_17" to="p_Val2_19" fromId="110" toId="117">
</dataflow>
<dataflow id="406" from="p_Val2_19" to="StgValue_118" fromId="117" toId="118">
</dataflow>
<dataflow id="407" from="acc_V_addr_6" to="StgValue_118" fromId="108" toId="118">
</dataflow>
<dataflow id="409" from="_ssdm_op_BitSelect.i1.i14.i32" to="p_Result_11" fromId="408" toId="119">
</dataflow>
<dataflow id="410" from="p_Val2_19" to="p_Result_11" fromId="117" toId="119">
</dataflow>
<dataflow id="412" from="StgValue_411" to="p_Result_11" fromId="411" toId="119">
</dataflow>
<dataflow id="413" from="p_Result_s" to="tmp_20" fromId="116" toId="120">
</dataflow>
<dataflow id="415" from="StgValue_414" to="tmp_20" fromId="414" toId="120">
</dataflow>
<dataflow id="416" from="p_Result_11" to="overflow" fromId="119" toId="121">
</dataflow>
<dataflow id="417" from="tmp_20" to="overflow" fromId="120" toId="121">
</dataflow>
<dataflow id="418" from="p_Result_11" to="tmp_69" fromId="119" toId="122">
</dataflow>
<dataflow id="419" from="StgValue_414" to="tmp_69" fromId="414" toId="122">
</dataflow>
<dataflow id="420" from="p_Result_s" to="underflow" fromId="116" toId="123">
</dataflow>
<dataflow id="421" from="tmp_69" to="underflow" fromId="122" toId="123">
</dataflow>
<dataflow id="422" from="p_Result_s" to="brmerge8" fromId="116" toId="124">
</dataflow>
<dataflow id="423" from="p_Result_11" to="brmerge8" fromId="119" toId="124">
</dataflow>
<dataflow id="424" from="brmerge8" to="StgValue_125" fromId="124" toId="125">
</dataflow>
<dataflow id="425" from="overflow" to="StgValue_126" fromId="121" toId="126">
</dataflow>
<dataflow id="426" from="underflow" to="StgValue_127" fromId="123" toId="127">
</dataflow>
<dataflow id="428" from="StgValue_427" to="StgValue_128" fromId="427" toId="128">
</dataflow>
<dataflow id="429" from="acc_V_addr_6" to="StgValue_128" fromId="108" toId="128">
</dataflow>
<dataflow id="431" from="StgValue_430" to="StgValue_131" fromId="430" toId="131">
</dataflow>
<dataflow id="432" from="acc_V_addr_6" to="StgValue_131" fromId="108" toId="131">
</dataflow>
<dataflow id="433" from="w_index5" to="w_index_3" fromId="68" toId="133">
</dataflow>
<dataflow id="434" from="StgValue_307" to="w_index_3" fromId="307" toId="133">
</dataflow>
<dataflow id="435" from="w_index_3" to="tmp_70" fromId="133" toId="134">
</dataflow>
<dataflow id="437" from="StgValue_436" to="tmp_70" fromId="436" toId="134">
</dataflow>
<dataflow id="438" from="tmp_70" to="StgValue_135" fromId="134" toId="135">
</dataflow>
<dataflow id="439" from="out_index5" to="out_index_3" fromId="67" toId="136">
</dataflow>
<dataflow id="441" from="StgValue_440" to="out_index_3" fromId="440" toId="136">
</dataflow>
<dataflow id="442" from="in_index" to="in_index_3" fromId="46" toId="138">
</dataflow>
<dataflow id="443" from="StgValue_295" to="in_index_3" fromId="295" toId="138">
</dataflow>
<dataflow id="444" from="in_index_3" to="tmp_71" fromId="138" toId="139">
</dataflow>
<dataflow id="446" from="StgValue_445" to="tmp_71" fromId="445" toId="139">
</dataflow>
<dataflow id="447" from="tmp_71" to="p_s" fromId="139" toId="140">
</dataflow>
<dataflow id="448" from="StgValue_243" to="p_s" fromId="243" toId="140">
</dataflow>
<dataflow id="449" from="in_index_3" to="p_s" fromId="138" toId="140">
</dataflow>
<dataflow id="451" from="_ssdm_op_SpecRegionEnd" to="empty_57" fromId="450" toId="141">
</dataflow>
<dataflow id="452" from="p_str16" to="empty_57" fromId="271" toId="141">
</dataflow>
<dataflow id="453" from="tmp_19" to="empty_57" fromId="61" toId="141">
</dataflow>
<dataflow id="454" from="ires_3" to="ires" fromId="146" toId="143">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="455" from="StgValue_156" to="ires" fromId="156" toId="143">
<BackEdge/>
</dataflow>
<dataflow id="456" from="StgValue_208" to="ires" fromId="208" toId="143">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="457" from="StgValue_55" to="ires" fromId="55" toId="143">
</dataflow>
<dataflow id="458" from="ires" to="tmp_62" fromId="143" toId="144">
</dataflow>
<dataflow id="459" from="StgValue_212" to="tmp_62" fromId="212" toId="144">
</dataflow>
<dataflow id="460" from="_ssdm_op_SpecLoopTripCount" to="empty_58" fromId="214" toId="145">
</dataflow>
<dataflow id="461" from="StgValue_216" to="empty_58" fromId="216" toId="145">
</dataflow>
<dataflow id="462" from="StgValue_216" to="empty_58" fromId="216" toId="145">
</dataflow>
<dataflow id="463" from="StgValue_216" to="empty_58" fromId="216" toId="145">
</dataflow>
<dataflow id="464" from="ires" to="ires_3" fromId="143" toId="146">
</dataflow>
<dataflow id="465" from="StgValue_221" to="ires_3" fromId="221" toId="146">
</dataflow>
<dataflow id="466" from="tmp_62" to="StgValue_147" fromId="144" toId="147">
</dataflow>
<dataflow id="467" from="ires" to="tmp_63" fromId="143" toId="148">
</dataflow>
<dataflow id="468" from="acc_V" to="acc_V_addr_5" fromId="32" toId="149">
</dataflow>
<dataflow id="469" from="StgValue_230" to="acc_V_addr_5" fromId="230" toId="149">
</dataflow>
<dataflow id="470" from="tmp_63" to="acc_V_addr_5" fromId="148" toId="149">
</dataflow>
<dataflow id="471" from="acc_V_addr_5" to="acc_V_load" fromId="149" toId="150">
</dataflow>
<dataflow id="472" from="acc_V_addr_5" to="acc_V_load" fromId="149" toId="152">
</dataflow>
<dataflow id="473" from="_ssdm_op_SpecLoopName" to="StgValue_153" fromId="224" toId="153">
</dataflow>
<dataflow id="475" from="p_str18" to="StgValue_153" fromId="474" toId="153">
</dataflow>
<dataflow id="476" from="res_V" to="res_V_addr" fromId="201" toId="154">
</dataflow>
<dataflow id="477" from="StgValue_230" to="res_V_addr" fromId="230" toId="154">
</dataflow>
<dataflow id="478" from="tmp_63" to="res_V_addr" fromId="148" toId="154">
</dataflow>
<dataflow id="479" from="acc_V_load" to="StgValue_155" fromId="152" toId="155">
</dataflow>
<dataflow id="480" from="res_V_addr" to="StgValue_155" fromId="154" toId="155">
</dataflow>
<dataflow id="481" from="exitcond6" to="StgValue_2" fromId="35" toId="2">
</dataflow>
<dataflow id="482" from="exitcond" to="StgValue_3" fromId="48" toId="3">
</dataflow>
<dataflow id="483" from="tmp_59" to="StgValue_6" fromId="69" toId="6">
</dataflow>
<dataflow id="484" from="brmerge8" to="StgValue_26" fromId="124" toId="26">
</dataflow>
<dataflow id="485" from="overflow" to="StgValue_26" fromId="121" toId="26">
</dataflow>
<dataflow id="486" from="tmp_59" to="StgValue_27" fromId="69" toId="27">
</dataflow>
<dataflow id="487" from="brmerge8" to="StgValue_27" fromId="124" toId="27">
</dataflow>
<dataflow id="488" from="overflow" to="StgValue_27" fromId="121" toId="27">
</dataflow>
<dataflow id="489" from="underflow" to="StgValue_27" fromId="123" toId="27">
</dataflow>
<dataflow id="490" from="tmp_70" to="StgValue_27" fromId="134" toId="27">
</dataflow>
<dataflow id="491" from="tmp_62" to="StgValue_29" fromId="144" toId="29">
</dataflow>
</dataflows>


</stg>
