// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/11/2015 18:54:11"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module LC3_CPU (
	CLOCK_50,
	SW,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	LEDR,
	LEDG,
	PC_out,
	IR_out,
	sel_PCMUX_out,
	ADDER_out,
	CC_out,
	MAR_out,
	MEMORY_out,
	MDR_out,
	MEM_EN_out,
	MEM_W_out,
	BUS_out,
	STATE_out,
	SIGNALS_out);
input 	CLOCK_50;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[9:0] LEDR;
output 	[7:0] LEDG;
output 	[15:0] PC_out;
output 	[15:0] IR_out;
output 	[1:0] sel_PCMUX_out;
output 	[15:0] ADDER_out;
output 	[2:0] CC_out;
output 	[15:0] MAR_out;
output 	[15:0] MEMORY_out;
output 	[15:0] MDR_out;
output 	MEM_EN_out;
output 	MEM_W_out;
output 	[15:0] BUS_out;
output 	[5:0] STATE_out;
output 	[27:0] SIGNALS_out;

// Design Ports Information
// BUS_out[0]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[1]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[2]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[3]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[4]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[5]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[6]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[7]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[8]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[9]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[10]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[11]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[12]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[13]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[14]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// BUS_out[15]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[2]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[6]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[8]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[0]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[1]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[2]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[3]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[4]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[5]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[6]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[7]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[8]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[9]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[10]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[11]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[12]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[13]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[14]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PC_out[15]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[0]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[1]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[2]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[3]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[4]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[5]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[6]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[7]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[8]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[9]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[10]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[11]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[12]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[13]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[14]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// IR_out[15]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// sel_PCMUX_out[0]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// sel_PCMUX_out[1]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// ADDER_out[0]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// ADDER_out[1]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// ADDER_out[2]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// ADDER_out[3]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// ADDER_out[4]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// ADDER_out[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// ADDER_out[6]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// ADDER_out[7]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// ADDER_out[8]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// ADDER_out[9]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// ADDER_out[10]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// ADDER_out[11]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// ADDER_out[12]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// ADDER_out[13]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// ADDER_out[14]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// ADDER_out[15]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// CC_out[0]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// CC_out[1]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// CC_out[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[0]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[2]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[3]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[4]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[5]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[6]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[7]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[8]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[9]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[10]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[11]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[12]	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[13]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[14]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MAR_out[15]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[0]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[1]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[2]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[4]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[5]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[6]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[7]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[8]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[9]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[10]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[11]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[12]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[13]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[14]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEMORY_out[15]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[0]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[1]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[2]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[3]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[4]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[5]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[6]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[7]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[8]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[9]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[10]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[11]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[12]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[13]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[14]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MDR_out[15]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEM_EN_out	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// MEM_W_out	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// STATE_out[0]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// STATE_out[1]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// STATE_out[2]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// STATE_out[3]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// STATE_out[4]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// STATE_out[5]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[0]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[1]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[2]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[3]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[4]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[5]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[6]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[7]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[8]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[9]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[10]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[11]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[12]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[13]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[14]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[15]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[16]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[17]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[18]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[19]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[20]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[21]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[22]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[23]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[24]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[25]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[26]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SIGNALS_out[27]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// KEY[0]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("LC3_CPU_v_fast.sdo");
// synopsys translate_on

wire \mc|data_out[3]~_Duplicate_1_regout ;
wire \PC_PLUS_ONE[3]~6_combout ;
wire \PC_PLUS_ONE[5]~10_combout ;
wire \PC_PLUS_ONE[6]~12_combout ;
wire \PC_PLUS_ONE[7]~14_combout ;
wire \Add0~0_combout ;
wire \ir|out[12]~_Duplicate_1_regout ;
wire \control|WideOr13~0_combout ;
wire \control|WideOr13~2_combout ;
wire \ADDR2MUX[0]~0_combout ;
wire \ADDR1MUX[1]~1_combout ;
wire \REG|Mux13~2_combout ;
wire \ADDR2MUX[2]~2_combout ;
wire \ADDR2MUX[3]~3_combout ;
wire \ADDR2MUX[4]~4_combout ;
wire \ADDR1MUX[5]~5_combout ;
wire \ADDR2MUX[6]~6_combout ;
wire \ADDR1MUX[7]~7_combout ;
wire \ADDR2MUX[8]~8_combout ;
wire \ADDR2MUX[9]~9_combout ;
wire \ADDR2MUX[9]~10_combout ;
wire \ADDR1MUX[10]~10_combout ;
wire \ADDR1MUX[11]~11_combout ;
wire \ADDR1MUX[12]~12_combout ;
wire \ADDR1MUX[13]~13_combout ;
wire \ADDR1MUX[14]~14_combout ;
wire \REG|Mux0~2_combout ;
wire \REG|Mux0~3_combout ;
wire \cc|ccReg|out[1]~_Duplicate_1_regout ;
wire \mc|data_out[13]~_Duplicate_1_regout ;
wire \control|WideOr22~1_combout ;
wire \control|WideOr18~3_combout ;
wire \control|WideOr18~4_combout ;
wire \control|WideOr8~0_combout ;
wire \SR2MUX[0]~0_combout ;
wire \SR2MUX[0]~1_combout ;
wire \SR2MUX[0]~2_combout ;
wire \SR2MUX[0]~3_combout ;
wire \SR2MUX[0]~4_combout ;
wire \SR2MUX[0]~5_combout ;
wire \SR2MUX[4]~23_combout ;
wire \SR2MUX[4]~24_combout ;
wire \SR2MUX[4]~25_combout ;
wire \SR2MUX[4]~26_combout ;
wire \SR2MUX[4]~27_combout ;
wire \SR2MUX[4]~28_combout ;
wire \BUS[6]~59_combout ;
wire \BUS[8]~67_combout ;
wire \SR2MUX[12]~71_combout ;
wire \SR2MUX[12]~72_combout ;
wire \SR2MUX[13]~77_combout ;
wire \SR2MUX[13]~78_combout ;
wire \SR2MUX[13]~79_combout ;
wire \SR2MUX[13]~80_combout ;
wire \SR2MUX[13]~81_combout ;
wire \SR2MUX[13]~82_combout ;
wire \control|Mux5~5_combout ;
wire \control|Mux5~6_combout ;
wire \control|Mux5~7_combout ;
wire \control|WideOr1~0_combout ;
wire \sel_DR[1]~1_combout ;
wire \counter~0_combout ;
wire \cc|WideOr0~15_combout ;
wire \CLOCK_50~combout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \REG|create_regs[5].r|out[0]~feeder_combout ;
wire \REG|create_regs[7].r|out[4]~feeder_combout ;
wire \REG|create_regs[4].r|out[4]~feeder_combout ;
wire \REG|create_regs[7].r|out[8]~feeder_combout ;
wire \REG|create_regs[3].r|out[8]~feeder_combout ;
wire \REG|create_regs[7].r|out[12]~feeder_combout ;
wire \REG|create_regs[7].r|out[13]~feeder_combout ;
wire \REG|create_regs[4].r|out[13]~feeder_combout ;
wire \REG|create_regs[0].r|out[15]~feeder_combout ;
wire \control|WideOr15~5_combout ;
wire \control|WideOr10~1_combout ;
wire \control|WideOr15~3_combout ;
wire \control|WideOr15~4_combout ;
wire \control|WideOr15~6_combout ;
wire \control|WideOr22~0_combout ;
wire \control|WideOr22~2_combout ;
wire \BUS[7]~63_combout ;
wire \control|WideOr14~3_combout ;
wire \control|WideOr14~0_combout ;
wire \control|WideOr14~2_combout ;
wire \control|WideOr14~4_combout ;
wire \control|WideOr10~0_combout ;
wire \control|WideOr10~2_combout ;
wire \control|WideOr16~2_combout ;
wire \control|WideOr16~3_combout ;
wire \pc|out[10]~36_combout ;
wire \pc|out~16_combout ;
wire \pc|out~17_combout ;
wire \pc|out[6]~_Duplicate_1_regout ;
wire \Add1~20_combout ;
wire \BUS[10]~75_combout ;
wire \control|Decoder5~0_combout ;
wire \control|Decoder5~1_combout ;
wire \control|WideOr18~5_combout ;
wire \control|WideOr18~6_combout ;
wire \Equal2~0_combout ;
wire \sel_DR[2]~2_combout ;
wire \ir|out~10_combout ;
wire \control|Decoder6~0_combout ;
wire \control|Decoder6~1_combout ;
wire \ir|out[7]~1_combout ;
wire \ir|out[9]~_Duplicate_1_regout ;
wire \sel_DR[0]~0_combout ;
wire \REG|Equal0~0_combout ;
wire \REG|create_regs[5].r|out[4]~0_combout ;
wire \REG|Equal0~1_combout ;
wire \REG|create_regs[6].r|out[4]~0_combout ;
wire \REG|Mux5~0_combout ;
wire \REG|Mux5~1_combout ;
wire \REG|create_regs[2].r|out[10]~feeder_combout ;
wire \REG|Equal0~4_combout ;
wire \REG|create_regs[2].r|out[10]~0_combout ;
wire \REG|create_regs[1].r|out[10]~feeder_combout ;
wire \REG|Equal0~5_combout ;
wire \REG|create_regs[1].r|out[6]~0_combout ;
wire \REG|Mux5~2_combout ;
wire \REG|Mux5~3_combout ;
wire \REG|Mux5~4_combout ;
wire \control|WideOr20~0_combout ;
wire \control|WideOr20~1_combout ;
wire \control|WideOr20~2_combout ;
wire \control|WideOr24~5_combout ;
wire \control|WideOr24~7_combout ;
wire \control|WideOr24~8_combout ;
wire \control|WideOr24~0_combout ;
wire \control|WideOr24~6_combout ;
wire \control|WideOr24~9_combout ;
wire \control|WideOr24~1_combout ;
wire \control|WideOr24~2_combout ;
wire \control|WideOr24~3_combout ;
wire \control|WideOr24~4_combout ;
wire \control|WideOr24~10_combout ;
wire \control|WideOr24~combout ;
wire \BUS[4]~54_combout ;
wire \mar|out~4_combout ;
wire \mar|out[4]~_Duplicate_1feeder_combout ;
wire \mar|out[4]~_Duplicate_1_regout ;
wire \control|WideOr19~0_combout ;
wire \control|WideOr19~1_combout ;
wire \control|WideOr14~1_combout ;
wire \control|WideOr13~1_combout ;
wire \control|WideOr13~3_combout ;
wire \control|WideOr12~0_combout ;
wire \control|WideOr15~2_combout ;
wire \control|WideOr12~1_combout ;
wire \ADDR2MUX[1]~1_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \PC_PLUS_ONE[0]~1 ;
wire \PC_PLUS_ONE[1]~2_combout ;
wire \pc|out~6_combout ;
wire \pc|out~7_combout ;
wire \pc|out[1]~_Duplicate_1_regout ;
wire \control|drALU~0_combout ;
wire \control|drALU~1_combout ;
wire \ir|out~2_combout ;
wire \REG|create_regs[7].r|out[1]~feeder_combout ;
wire \REG|Equal0~3_combout ;
wire \REG|create_regs[7].r|out[9]~0_combout ;
wire \REG|create_regs[6].r|out[1]~feeder_combout ;
wire \REG|Mux14~0_combout ;
wire \REG|Mux14~1_combout ;
wire \REG|Equal0~6_combout ;
wire \REG|create_regs[0].r|out[4]~0_combout ;
wire \REG|Mux14~2_combout ;
wire \REG|Mux14~3_combout ;
wire \REG|Mux14~4_combout ;
wire \ADDR1MUX[2]~2_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \BUS[2]~43_combout ;
wire \ir|out[2]~_Duplicate_1feeder_combout ;
wire \ir|out[2]~_Duplicate_1_regout ;
wire \ir|out~0_combout ;
wire \ir|out[0]~_Duplicate_1_regout ;
wire \REG|create_regs[5].r|out[2]~feeder_combout ;
wire \REG|Equal0~2_combout ;
wire \REG|create_regs[4].r|out[3]~0_combout ;
wire \ir|out[1]~_Duplicate_1_regout ;
wire \REG|create_regs[6].r|out[2]~feeder_combout ;
wire \SR2MUX[2]~12_combout ;
wire \SR2MUX[2]~13_combout ;
wire \SR2MUX[2]~14_combout ;
wire \SR2MUX[2]~15_combout ;
wire \SR2MUX[2]~16_combout ;
wire \REG|create_regs[7].r|out[2]~feeder_combout ;
wire \REG|Mux13~0_combout ;
wire \REG|Mux13~1_combout ;
wire \BUS[3]~50_combout ;
wire \mdr|out[3]~3_combout ;
wire \mdr|out[3]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[3]~_Duplicate_1_regout ;
wire \BUS[3]~47_combout ;
wire \ADDR1MUX[3]~3_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \REG|create_regs[6].r|out[4]~feeder_combout ;
wire \REG|Mux11~0_combout ;
wire \REG|Mux11~1_combout ;
wire \REG|Mux11~2_combout ;
wire \REG|Mux11~3_combout ;
wire \REG|Mux11~4_combout ;
wire \ir|out[3]~_Duplicate_1_regout ;
wire \REG|Equal0~7_combout ;
wire \REG|create_regs[3].r|out[2]~0_combout ;
wire \SR2MUX[3]~19_combout ;
wire \SR2MUX[3]~20_combout ;
wire \REG|create_regs[6].r|out[3]~feeder_combout ;
wire \SR2MUX[3]~17_combout ;
wire \SR2MUX[3]~18_combout ;
wire \SR2MUX[3]~21_combout ;
wire \BUS[5]~58_combout ;
wire \mar|out~3_combout ;
wire \mar|out[3]~_Duplicate_1feeder_combout ;
wire \mar|out[3]~_Duplicate_1_regout ;
wire \mc|WideOr0~0_combout ;
wire \control|WideOr23~2_combout ;
wire \mar|out~5_combout ;
wire \mar|out[5]~_Duplicate_1feeder_combout ;
wire \mar|out[5]~_Duplicate_1_regout ;
wire \BUS[6]~62_combout ;
wire \mar|out~6_combout ;
wire \mar|out[6]~_Duplicate_1feeder_combout ;
wire \mar|out[6]~_Duplicate_1_regout ;
wire \BUS[7]~66_combout ;
wire \mar|out~7_combout ;
wire \mar|out[7]~_Duplicate_1feeder_combout ;
wire \mar|out[7]~_Duplicate_1_regout ;
wire \mc|memory~0_combout ;
wire \mc|memory~1_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~3 ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~4_combout ;
wire \Equal0~0_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \counter~1_combout ;
wire \Add0~9 ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~10_combout ;
wire \Equal0~2_combout ;
wire \counter~2_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Equal0~1_combout ;
wire \CLOCK~0_combout ;
wire \CLOCK~regout ;
wire \CLOCK~clkctrl_outclk ;
wire \control|WideOr24~clkctrl_outclk ;
wire \mar|out[0]~_Duplicate_1_regout ;
wire \mar|out~0_combout ;
wire \mar|out[2]~_Duplicate_1feeder_combout ;
wire \mar|out[2]~_Duplicate_1_regout ;
wire \BUS[2]~46_combout ;
wire \mar|out~2_combout ;
wire \mc|Equal1~0_combout ;
wire \mc|Equal0~0_combout ;
wire \mc|Equal0~1_combout ;
wire \mdr|out[13]~13_combout ;
wire \mdr|out[13]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[13]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a15 ;
wire \mc|data_out~9_combout ;
wire \control|WideOr23~3_combout ;
wire \mc|data_out[15]~_Duplicate_1_regout ;
wire \BUS[15]~99_combout ;
wire \mdr|out[15]~15_combout ;
wire \mdr|out[15]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[15]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a14 ;
wire \mc|data_out~8_combout ;
wire \mc|data_out[14]~_Duplicate_1_regout ;
wire \BUS[14]~94_combout ;
wire \mdr|out[14]~14_combout ;
wire \mdr|out[14]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[14]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a12 ;
wire \mc|data_out~6_combout ;
wire \mc|data_out[12]~_Duplicate_1_regout ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \BUS[12]~83_combout ;
wire \REG|create_regs[1].r|out[13]~feeder_combout ;
wire \REG|Mux2~2_combout ;
wire \REG|Mux2~3_combout ;
wire \REG|create_regs[6].r|out[13]~feeder_combout ;
wire \REG|Mux2~0_combout ;
wire \REG|Mux2~1_combout ;
wire \REG|Mux2~4_combout ;
wire \ir|out~13_combout ;
wire \REG|create_regs[3].r|out[12]~feeder_combout ;
wire \REG|Mux3~2_combout ;
wire \REG|Mux3~3_combout ;
wire \SR2MUX[12]~73_combout ;
wire \SR2MUX[12]~74_combout ;
wire \SR2MUX[12]~75_combout ;
wire \SR2MUX[12]~76_combout ;
wire \REG|create_regs[5].r|out[12]~feeder_combout ;
wire \REG|create_regs[6].r|out[12]~feeder_combout ;
wire \REG|Mux3~0_combout ;
wire \REG|Mux3~1_combout ;
wire \REG|Mux3~4_combout ;
wire \REG|Mux4~2_combout ;
wire \REG|Mux4~3_combout ;
wire \REG|Mux4~0_combout ;
wire \REG|Mux4~1_combout ;
wire \REG|Mux4~4_combout ;
wire \SR2MUX[10]~59_combout ;
wire \SR2MUX[10]~60_combout ;
wire \SR2MUX[10]~61_combout ;
wire \SR2MUX[10]~62_combout ;
wire \SR2MUX[10]~63_combout ;
wire \SR2MUX[10]~64_combout ;
wire \REG|Mux7~0_combout ;
wire \REG|create_regs[5].r|out[8]~feeder_combout ;
wire \REG|Mux7~1_combout ;
wire \REG|Mux7~2_combout ;
wire \REG|Mux7~3_combout ;
wire \REG|Mux7~4_combout ;
wire \REG|create_regs[0].r|out[7]~feeder_combout ;
wire \SR2MUX[7]~43_combout ;
wire \SR2MUX[7]~44_combout ;
wire \REG|create_regs[6].r|out[7]~feeder_combout ;
wire \SR2MUX[7]~41_combout ;
wire \SR2MUX[7]~42_combout ;
wire \SR2MUX[7]~45_combout ;
wire \SR2MUX[7]~46_combout ;
wire \SR2MUX[5]~29_combout ;
wire \SR2MUX[5]~30_combout ;
wire \SR2MUX[5]~31_combout ;
wire \SR2MUX[5]~32_combout ;
wire \SR2MUX[5]~33_combout ;
wire \SR2MUX[5]~34_combout ;
wire \REG|Mux15~2_combout ;
wire \REG|Mux15~3_combout ;
wire \REG|create_regs[7].r|out[0]~feeder_combout ;
wire \REG|Mux15~0_combout ;
wire \REG|Mux15~1_combout ;
wire \REG|Mux15~4_combout ;
wire \alu|ADD[0]~1 ;
wire \alu|ADD[1]~3 ;
wire \alu|ADD[2]~5 ;
wire \alu|ADD[3]~7 ;
wire \alu|ADD[4]~9 ;
wire \alu|ADD[5]~11 ;
wire \alu|ADD[6]~13 ;
wire \alu|ADD[7]~15 ;
wire \alu|ADD[8]~17 ;
wire \alu|ADD[9]~19 ;
wire \alu|ADD[10]~21 ;
wire \alu|ADD[11]~23 ;
wire \alu|ADD[12]~24_combout ;
wire \alu|out[12]~27_combout ;
wire \alu|out[12]~28_combout ;
wire \BUS[12]~84_combout ;
wire \BUS[12]~85_combout ;
wire \BUS[12]~86_combout ;
wire \mdr|out[12]~12_combout ;
wire \mdr|out[12]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[12]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a11 ;
wire \mc|data_out~5_combout ;
wire \mc|data_out[11]~_Duplicate_1feeder_combout ;
wire \mc|data_out[11]~_Duplicate_1_regout ;
wire \mdr|out[11]~11_combout ;
wire \mdr|out[11]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[11]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a10 ;
wire \mc|data_out~4_combout ;
wire \mc|data_out[10]~_Duplicate_1_regout ;
wire \mdr|out[10]~10_combout ;
wire \mdr|out[10]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[10]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a9 ;
wire \mc|Selector24~2_combout ;
wire \mc|data_out[9]~_Duplicate_1feeder_combout ;
wire \mc|data_out[9]~_Duplicate_1_regout ;
wire \mdr|out[9]~9_combout ;
wire \mdr|out[9]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[9]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a8 ;
wire \mc|Selector25~0_combout ;
wire \mc|data_out[8]~_Duplicate_1feeder_combout ;
wire \mc|data_out[8]~_Duplicate_1_regout ;
wire \BUS[8]~70_combout ;
wire \mdr|out[8]~8_combout ;
wire \mdr|out[8]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[8]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a7 ;
wire \mc|Selector26~0_combout ;
wire \mc|data_out[7]~_Duplicate_1feeder_combout ;
wire \mc|data_out[7]~_Duplicate_1_regout ;
wire \mdr|out[7]~7_combout ;
wire \mdr|out[7]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[7]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a6 ;
wire \mc|Selector27~0_combout ;
wire \mc|data_out[6]~_Duplicate_1feeder_combout ;
wire \mc|data_out[6]~_Duplicate_1_regout ;
wire \mdr|out[6]~6_combout ;
wire \mdr|out[6]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[6]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a2 ;
wire \mc|data_out[2]~2_combout ;
wire \mc|data_out[2]~_Duplicate_1SLOAD_MUX_combout ;
wire \mc|data_out[2]~_Duplicate_1_regout ;
wire \mdr|out[2]~2_combout ;
wire \mdr|out[2]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[2]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a1 ;
wire \mc|data_out[1]~1_combout ;
wire \mc|data_out[1]~_Duplicate_1SLOAD_MUX_combout ;
wire \mc|data_out[1]~_Duplicate_1_regout ;
wire \mdr|out[1]~1_combout ;
wire \mdr|out[1]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[1]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \mc|data_out[0]~0_combout ;
wire \mc|data_out[0]~_Duplicate_1SLOAD_MUX_combout ;
wire \mc|data_out[0]~_Duplicate_1_regout ;
wire \mdr|out[0]~0_combout ;
wire \mdr|out[0]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[0]~_Duplicate_1_regout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a5 ;
wire \mc|Selector28~0_combout ;
wire \mc|data_out[5]~_Duplicate_1feeder_combout ;
wire \mc|data_out[5]~_Duplicate_1_regout ;
wire \mdr|out[5]~5_combout ;
wire \mdr|out[5]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[5]~_Duplicate_1_regout ;
wire \ADDR2MUX[5]~5_combout ;
wire \ADDR1MUX[4]~4_combout ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \BUS[5]~55_combout ;
wire \pc|out~14_combout ;
wire \pc|out~15_combout ;
wire \pc|out[5]~_Duplicate_1_regout ;
wire \REG|Mux10~2_combout ;
wire \REG|Mux10~3_combout ;
wire \REG|Mux10~0_combout ;
wire \REG|Mux10~1_combout ;
wire \REG|Mux10~4_combout ;
wire \alu|ADD[5]~10_combout ;
wire \alu|out[5]~10_combout ;
wire \alu|out[5]~11_combout ;
wire \BUS[5]~56_combout ;
wire \BUS[5]~57_combout ;
wire \ir|out~6_combout ;
wire \ir|out[5]~_Duplicate_1_regout ;
wire \SR2MUX[3]~22_combout ;
wire \alu|ADD[3]~6_combout ;
wire \alu|out[3]~6_combout ;
wire \alu|out[3]~7_combout ;
wire \BUS[3]~48_combout ;
wire \BUS[3]~49_combout ;
wire \ir|out~4_combout ;
wire \REG|Mux12~2_combout ;
wire \REG|Mux12~3_combout ;
wire \REG|Mux12~0_combout ;
wire \REG|Mux12~1_combout ;
wire \REG|Mux12~4_combout ;
wire \alu|ADD[2]~4_combout ;
wire \alu|out[2]~4_combout ;
wire \alu|out[2]~5_combout ;
wire \BUS[2]~44_combout ;
wire \BUS[2]~45_combout ;
wire \ir|out~3_combout ;
wire \REG|create_regs[3].r|out[2]~feeder_combout ;
wire \REG|Mux13~3_combout ;
wire \REG|Mux13~4_combout ;
wire \SR2MUX[1]~8_combout ;
wire \SR2MUX[1]~9_combout ;
wire \REG|create_regs[5].r|out[1]~feeder_combout ;
wire \REG|create_regs[4].r|out[1]~feeder_combout ;
wire \SR2MUX[1]~6_combout ;
wire \SR2MUX[1]~7_combout ;
wire \SR2MUX[1]~10_combout ;
wire \SR2MUX[1]~11_combout ;
wire \alu|ADD[1]~2_combout ;
wire \alu|out[1]~2_combout ;
wire \alu|out[1]~3_combout ;
wire \BUS[1]~40_combout ;
wire \BUS[1]~39_combout ;
wire \BUS[1]~41_combout ;
wire \BUS[1]~42_combout ;
wire \mar|out~1_combout ;
wire \mar|out[1]~_Duplicate_1feeder_combout ;
wire \mar|out[1]~_Duplicate_1_regout ;
wire \mc|Selector24~3_combout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a4 ;
wire \mc|Selector29~0_combout ;
wire \mc|data_out[4]~_Duplicate_1feeder_combout ;
wire \mc|data_out[4]~_Duplicate_1_regout ;
wire \mdr|out[4]~4_combout ;
wire \mdr|out[4]~_Duplicate_1SLOAD_MUX_combout ;
wire \mdr|out[4]~_Duplicate_1_regout ;
wire \alu|ADD[4]~8_combout ;
wire \alu|out[4]~8_combout ;
wire \alu|out[4]~9_combout ;
wire \BUS[4]~52_combout ;
wire \Add1~8_combout ;
wire \BUS[4]~51_combout ;
wire \BUS[4]~53_combout ;
wire \ir|out~5_combout ;
wire \ir|out[4]~_Duplicate_1feeder_combout ;
wire \ir|out[4]~_Duplicate_1_regout ;
wire \SR2MUX[9]~55_combout ;
wire \SR2MUX[9]~56_combout ;
wire \SR2MUX[9]~53_combout ;
wire \SR2MUX[9]~54_combout ;
wire \SR2MUX[9]~57_combout ;
wire \SR2MUX[9]~58_combout ;
wire \alu|ADD[9]~18_combout ;
wire \alu|out[9]~20_combout ;
wire \alu|out[9]~21_combout ;
wire \BUS[9]~73_combout ;
wire \ADDR1MUX[8]~8_combout ;
wire \Add1~11 ;
wire \Add1~13 ;
wire \Add1~15 ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \BUS[9]~71_combout ;
wire \BUS[9]~74_combout ;
wire \PC_PLUS_ONE[8]~17 ;
wire \PC_PLUS_ONE[9]~18_combout ;
wire \pc|out~22_combout ;
wire \pc|out~23_combout ;
wire \pc|out[9]~_Duplicate_1_regout ;
wire \PC_PLUS_ONE[9]~19 ;
wire \PC_PLUS_ONE[10]~20_combout ;
wire \pc|out~24_combout ;
wire \pc|out~25_combout ;
wire \pc|out[10]~_Duplicate_1feeder_combout ;
wire \pc|out[10]~_Duplicate_1_regout ;
wire \alu|out[10]~22_combout ;
wire \alu|out[10]~23_combout ;
wire \alu|ADD[10]~20_combout ;
wire \alu|out[10]~24_combout ;
wire \BUS[10]~77_combout ;
wire \BUS[10]~78_combout ;
wire \ir|out~11_combout ;
wire \ir|out[10]~_Duplicate_1_regout ;
wire \sel_SR1[1]~1_combout ;
wire \REG|Mux9~2_combout ;
wire \REG|Mux9~3_combout ;
wire \REG|create_regs[5].r|out[6]~feeder_combout ;
wire \REG|create_regs[4].r|out[6]~feeder_combout ;
wire \REG|Mux9~0_combout ;
wire \REG|Mux9~1_combout ;
wire \REG|Mux9~4_combout ;
wire \ADDR1MUX[6]~6_combout ;
wire \Add1~12_combout ;
wire \SR2MUX[6]~37_combout ;
wire \SR2MUX[6]~38_combout ;
wire \SR2MUX[6]~35_combout ;
wire \SR2MUX[6]~36_combout ;
wire \SR2MUX[6]~39_combout ;
wire \SR2MUX[6]~40_combout ;
wire \alu|out[6]~12_combout ;
wire \alu|out[6]~13_combout ;
wire \alu|ADD[6]~12_combout ;
wire \alu|out[6]~14_combout ;
wire \BUS[6]~60_combout ;
wire \BUS[6]~61_combout ;
wire \ir|out~7_combout ;
wire \ir|out[6]~_Duplicate_1_regout ;
wire \sel_SR1[0]~0_combout ;
wire \REG|create_regs[4].r|out[9]~feeder_combout ;
wire \REG|Mux6~0_combout ;
wire \REG|Mux6~1_combout ;
wire \REG|Mux6~2_combout ;
wire \REG|Mux6~3_combout ;
wire \REG|Mux6~4_combout ;
wire \ADDR1MUX[9]~9_combout ;
wire \Add1~19 ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \BUS[11]~79_combout ;
wire \PC_PLUS_ONE[10]~21 ;
wire \PC_PLUS_ONE[11]~22_combout ;
wire \pc|out~26_combout ;
wire \pc|out~27_combout ;
wire \pc|out[11]~_Duplicate_1feeder_combout ;
wire \pc|out[11]~_Duplicate_1_regout ;
wire \alu|ADD[11]~22_combout ;
wire \SR2MUX[11]~65_combout ;
wire \SR2MUX[11]~66_combout ;
wire \SR2MUX[11]~67_combout ;
wire \SR2MUX[11]~68_combout ;
wire \SR2MUX[11]~69_combout ;
wire \SR2MUX[11]~70_combout ;
wire \alu|out[11]~25_combout ;
wire \alu|out[11]~26_combout ;
wire \BUS[11]~81_combout ;
wire \BUS[11]~82_combout ;
wire \ir|out~12_combout ;
wire \ir|out[11]~_Duplicate_1_regout ;
wire \control|WideOr11~0_combout ;
wire \control|WideOr11~2_combout ;
wire \sel_SR1[2]~2_combout ;
wire \REG|Mux8~0_combout ;
wire \REG|Mux8~1_combout ;
wire \REG|create_regs[1].r|out[7]~feeder_combout ;
wire \REG|Mux8~2_combout ;
wire \REG|Mux8~3_combout ;
wire \REG|Mux8~4_combout ;
wire \alu|ADD[7]~14_combout ;
wire \alu|out[7]~15_combout ;
wire \alu|out[7]~16_combout ;
wire \BUS[7]~64_combout ;
wire \BUS[7]~65_combout ;
wire \ir|out~8_combout ;
wire \ir|out[7]~_Duplicate_1_regout ;
wire \ADDR2MUX[7]~7_combout ;
wire \Add1~14_combout ;
wire \pc|out~18_combout ;
wire \pc|out~19_combout ;
wire \pc|out[7]~_Duplicate_1feeder_combout ;
wire \pc|out[7]~_Duplicate_1_regout ;
wire \PC_PLUS_ONE[1]~3 ;
wire \PC_PLUS_ONE[2]~4_combout ;
wire \pc|out~8_combout ;
wire \pc|out~9_combout ;
wire \pc|out[2]~_Duplicate_1feeder_combout ;
wire \pc|out[2]~_Duplicate_1_regout ;
wire \PC_PLUS_ONE[2]~5 ;
wire \PC_PLUS_ONE[3]~7 ;
wire \PC_PLUS_ONE[4]~9 ;
wire \PC_PLUS_ONE[5]~11 ;
wire \PC_PLUS_ONE[6]~13 ;
wire \PC_PLUS_ONE[7]~15 ;
wire \PC_PLUS_ONE[8]~16_combout ;
wire \Add1~16_combout ;
wire \pc|out~20_combout ;
wire \pc|out~21_combout ;
wire \pc|out[8]~_Duplicate_1_regout ;
wire \REG|create_regs[6].r|out[8]~feeder_combout ;
wire \SR2MUX[8]~47_combout ;
wire \SR2MUX[8]~48_combout ;
wire \SR2MUX[8]~49_combout ;
wire \SR2MUX[8]~50_combout ;
wire \SR2MUX[8]~51_combout ;
wire \SR2MUX[8]~52_combout ;
wire \alu|out[8]~17_combout ;
wire \alu|out[8]~18_combout ;
wire \alu|ADD[8]~16_combout ;
wire \alu|out[8]~19_combout ;
wire \BUS[8]~68_combout ;
wire \BUS[8]~69_combout ;
wire \ir|out~9_combout ;
wire \ir|out[8]~_Duplicate_1feeder_combout ;
wire \ir|out[8]~_Duplicate_1_regout ;
wire \ADDR2MUX[15]~11_combout ;
wire \ADDR2MUX[15]~12_combout ;
wire \Add1~25 ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \BUS[14]~91_combout ;
wire \REG|Mux1~2_combout ;
wire \REG|Mux1~3_combout ;
wire \REG|create_regs[7].r|out[14]~feeder_combout ;
wire \REG|Mux1~0_combout ;
wire \REG|Mux1~1_combout ;
wire \REG|Mux1~4_combout ;
wire \REG|create_regs[4].r|out[14]~feeder_combout ;
wire \SR2MUX[14]~83_combout ;
wire \SR2MUX[14]~84_combout ;
wire \SR2MUX[14]~85_combout ;
wire \SR2MUX[14]~86_combout ;
wire \SR2MUX[14]~87_combout ;
wire \SR2MUX[14]~88_combout ;
wire \alu|ADD[12]~25 ;
wire \alu|ADD[13]~27 ;
wire \alu|ADD[14]~28_combout ;
wire \alu|out[14]~31_combout ;
wire \alu|out[14]~32_combout ;
wire \BUS[14]~92_combout ;
wire \BUS[14]~93_combout ;
wire \ir|out~15_combout ;
wire \ir|out[14]~_Duplicate_1_regout ;
wire \control|WideOr2~0_combout ;
wire \control|stateReg|out~0_combout ;
wire \control|stateReg|out~3_combout ;
wire \control|stateReg|out[3]~_Duplicate_1_regout ;
wire \control|WideOr7~0_combout ;
wire \control|WideOr7~1_combout ;
wire \control|Decoder6~3_combout ;
wire \control|WideOr7~2_combout ;
wire \control|WideOr3~0_combout ;
wire \control|Decoder6~4_combout ;
wire \control|Mux3~0_combout ;
wire \cc|WideOr0~8_combout ;
wire \cc|WideOr0~11_combout ;
wire \cc|WideOr0~9_combout ;
wire \cc|WideOr0~10_combout ;
wire \cc|WideOr0~14_combout ;
wire \cc|ccReg|out~0_combout ;
wire \control|WideOr18~2_combout ;
wire \control|WideOr17~0_combout ;
wire \cc|ccReg|out[1]~1_combout ;
wire \cc|ccReg|out[0]~_Duplicate_1_regout ;
wire \control|Mux5~2_combout ;
wire \control|WideOr17~1_combout ;
wire \cc|ccReg|out~5_combout ;
wire \cc|ccReg|out[2]~_Duplicate_1_regout ;
wire \control|Mux5~3_combout ;
wire \control|Mux5~4_combout ;
wire \control|Mux3~1_combout ;
wire \control|stateReg|out[2]~_Duplicate_1_regout ;
wire \control|WideOr11~1_combout ;
wire \pc|out[10]~37_combout ;
wire \PC_PLUS_ONE[11]~23 ;
wire \PC_PLUS_ONE[12]~24_combout ;
wire \pc|out~28_combout ;
wire \pc|out~29_combout ;
wire \pc|out[12]~_Duplicate_1_regout ;
wire \PC_PLUS_ONE[12]~25 ;
wire \PC_PLUS_ONE[13]~26_combout ;
wire \pc|out~30_combout ;
wire \pc|out~31_combout ;
wire \pc|out[13]~_Duplicate_1_regout ;
wire \alu|ADD[13]~26_combout ;
wire \alu|out[13]~29_combout ;
wire \alu|out[13]~30_combout ;
wire \BUS[13]~89_combout ;
wire \Add1~26_combout ;
wire \BUS[13]~87_combout ;
wire \BUS[13]~90_combout ;
wire \ir|out~14_combout ;
wire \ir|out[13]~_Duplicate_1_regout ;
wire \control|WideOr4~0_combout ;
wire \control|WideOr8~1_combout ;
wire \control|stateReg|out~1_combout ;
wire \control|stateReg|out[1]~_Duplicate_1_regout ;
wire \control|ALUK[0]~2_combout ;
wire \control|ALUK[0]~3_combout ;
wire \REG|create_regs[4].r|out[15]~feeder_combout ;
wire \SR2MUX[15]~89_combout ;
wire \SR2MUX[15]~90_combout ;
wire \REG|create_regs[1].r|out[15]~feeder_combout ;
wire \SR2MUX[15]~91_combout ;
wire \SR2MUX[15]~92_combout ;
wire \SR2MUX[15]~93_combout ;
wire \SR2MUX[15]~94_combout ;
wire \BUS[15]~97_combout ;
wire \REG|Mux0~0_combout ;
wire \REG|Mux0~1_combout ;
wire \REG|Mux0~4_combout ;
wire \alu|ADD[14]~29 ;
wire \alu|ADD[15]~30_combout ;
wire \BUS[15]~98_combout ;
wire \ADDR1MUX[15]~15_combout ;
wire \Add1~29 ;
wire \Add1~30_combout ;
wire \PC_PLUS_ONE[13]~27 ;
wire \PC_PLUS_ONE[14]~28_combout ;
wire \pc|out~32_combout ;
wire \pc|out~33_combout ;
wire \pc|out[14]~_Duplicate_1_regout ;
wire \PC_PLUS_ONE[14]~29 ;
wire \PC_PLUS_ONE[15]~30_combout ;
wire \pc|out~34_combout ;
wire \pc|out~35_combout ;
wire \pc|out[15]~_Duplicate_1_regout ;
wire \BUS[15]~95_combout ;
wire \BUS[15]~96_combout ;
wire \BUS[15]~100_combout ;
wire \ir|out~16_combout ;
wire \ir|out[15]~_Duplicate_1_regout ;
wire \control|WideOr0~0_combout ;
wire \control|WideOr7~3_combout ;
wire \control|stateReg|out~4_combout ;
wire \control|stateReg|out[5]~_Duplicate_1_regout ;
wire \control|Mux5~8_combout ;
wire \control|stateReg|out[0]~_Duplicate_1_regout ;
wire \control|Decoder6~5_combout ;
wire \control|WideOr5~0_combout ;
wire \control|WideOr5~1_combout ;
wire \control|WideOr5~2_combout ;
wire \control|stateReg|out~2_combout ;
wire \control|stateReg|out[4]~_Duplicate_1_regout ;
wire \control|WideOr21~0_combout ;
wire \control|WideOr21~1_combout ;
wire \BUS[0]~37_combout ;
wire \BUS[0]~38_combout ;
wire \PC_PLUS_ONE[0]~0_combout ;
wire \pc|out~4_combout ;
wire \pc|out~5_combout ;
wire \pc|out[0]~_Duplicate_1feeder_combout ;
wire \pc|out[0]~_Duplicate_1_regout ;
wire \ADDR1MUX[0]~0_combout ;
wire \Add1~0_combout ;
wire \alu|ADD[0]~0_combout ;
wire \alu|out[0]~0_combout ;
wire \alu|out[0]~1_combout ;
wire \BUS[0]~35_combout ;
wire \BUS[0]~34_combout ;
wire \BUS[0]~36_combout ;
wire \BUS[9]~72_combout ;
wire \BUS[9]~101_combout ;
wire \BUS[10]~76_combout ;
wire \BUS[10]~102_combout ;
wire \BUS[11]~80_combout ;
wire \BUS[11]~103_combout ;
wire \BUS[13]~88_combout ;
wire \BUS[13]~104_combout ;
wire \mc|Decoder0~0_combout ;
wire \mc|Decoder0~1_combout ;
wire \mc|Decoder0~2_combout ;
wire \mc|Decoder0~3_combout ;
wire \mc|Decoder0~4_combout ;
wire \mc|Decoder0~5_combout ;
wire \mc|Decoder0~6_combout ;
wire \pc|out[3]~_Duplicate_1feeder_combout ;
wire \pc|out[3]~_Duplicate_1_regout ;
wire \pc|out~10_combout ;
wire \pc|out~11_combout ;
wire \PC_PLUS_ONE[4]~8_combout ;
wire \pc|out~12_combout ;
wire \pc|out[4]~_Duplicate_1_regout ;
wire \pc|out~13_combout ;
wire \cc|WideOr0~12_combout ;
wire \cc|WideOr0~13_combout ;
wire \cc|ccReg|out~2_combout ;
wire \cc|ccReg|out~3_combout ;
wire \cc|ccReg|out~4_combout ;
wire \mar|out[14]~8_combout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a3 ;
wire \mc|data_out[3]~3_combout ;
wire \mc|data_out[3]~_Duplicate_1SLOAD_MUX_combout ;
wire \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a13 ;
wire \mc|data_out~7_combout ;
wire \control|Decoder6~2_combout ;
wire \control|WideOr9~0_combout ;
wire \control|WideOr9~1_combout ;
wire \control|WideOr6~0_combout ;
wire \control|WideOr6~1_combout ;
wire [15:0] \REG|create_regs[0].r|out ;
wire [15:0] \REG|create_regs[1].r|out ;
wire [15:0] \REG|create_regs[2].r|out ;
wire [15:0] \REG|create_regs[3].r|out ;
wire [15:0] \REG|create_regs[4].r|out ;
wire [15:0] \REG|create_regs[5].r|out ;
wire [15:0] \REG|create_regs[6].r|out ;
wire [15:0] \REG|create_regs[7].r|out ;
wire [7:0] counter;
wire [15:0] \alu|AND ;
wire [3:0] \KEY~combout ;
wire [9:0] \SW~combout ;

wire [15:0] \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;

assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a1  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a2  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [2];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a3  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [3];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a4  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [4];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a5  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [5];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a6  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [6];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a7  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [7];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a8  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [8];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a9  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [9];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a10  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [10];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a11  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [11];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a12  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [12];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a13  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [13];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a14  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [14];
assign \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a15  = \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [15];

// Location: LCFF_X18_Y13_N3
cycloneii_lcell_ff \mc|data_out[3]~_Duplicate_1 (
	.clk(\control|WideOr24~clkctrl_outclk ),
	.datain(\mc|data_out[3]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr23~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[3]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y14_N6
cycloneii_lcell_comb \PC_PLUS_ONE[3]~6 (
// Equation(s):
// \PC_PLUS_ONE[3]~6_combout  = (\pc|out[3]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[2]~5 )) # (!\pc|out[3]~_Duplicate_1_regout  & ((\PC_PLUS_ONE[2]~5 ) # (GND)))
// \PC_PLUS_ONE[3]~7  = CARRY((!\PC_PLUS_ONE[2]~5 ) # (!\pc|out[3]~_Duplicate_1_regout ))

	.dataa(\pc|out[3]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[2]~5 ),
	.combout(\PC_PLUS_ONE[3]~6_combout ),
	.cout(\PC_PLUS_ONE[3]~7 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[3]~6 .lut_mask = 16'h5A5F;
defparam \PC_PLUS_ONE[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N10
cycloneii_lcell_comb \PC_PLUS_ONE[5]~10 (
// Equation(s):
// \PC_PLUS_ONE[5]~10_combout  = (\pc|out[5]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[4]~9 )) # (!\pc|out[5]~_Duplicate_1_regout  & ((\PC_PLUS_ONE[4]~9 ) # (GND)))
// \PC_PLUS_ONE[5]~11  = CARRY((!\PC_PLUS_ONE[4]~9 ) # (!\pc|out[5]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\pc|out[5]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[4]~9 ),
	.combout(\PC_PLUS_ONE[5]~10_combout ),
	.cout(\PC_PLUS_ONE[5]~11 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[5]~10 .lut_mask = 16'h3C3F;
defparam \PC_PLUS_ONE[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N12
cycloneii_lcell_comb \PC_PLUS_ONE[6]~12 (
// Equation(s):
// \PC_PLUS_ONE[6]~12_combout  = (\pc|out[6]~_Duplicate_1_regout  & (\PC_PLUS_ONE[5]~11  $ (GND))) # (!\pc|out[6]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[5]~11  & VCC))
// \PC_PLUS_ONE[6]~13  = CARRY((\pc|out[6]~_Duplicate_1_regout  & !\PC_PLUS_ONE[5]~11 ))

	.dataa(vcc),
	.datab(\pc|out[6]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[5]~11 ),
	.combout(\PC_PLUS_ONE[6]~12_combout ),
	.cout(\PC_PLUS_ONE[6]~13 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[6]~12 .lut_mask = 16'hC30C;
defparam \PC_PLUS_ONE[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N14
cycloneii_lcell_comb \PC_PLUS_ONE[7]~14 (
// Equation(s):
// \PC_PLUS_ONE[7]~14_combout  = (\pc|out[7]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[6]~13 )) # (!\pc|out[7]~_Duplicate_1_regout  & ((\PC_PLUS_ONE[6]~13 ) # (GND)))
// \PC_PLUS_ONE[7]~15  = CARRY((!\PC_PLUS_ONE[6]~13 ) # (!\pc|out[7]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\pc|out[7]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[6]~13 ),
	.combout(\PC_PLUS_ONE[7]~14_combout ),
	.cout(\PC_PLUS_ONE[7]~15 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[7]~14 .lut_mask = 16'h3C3F;
defparam \PC_PLUS_ONE[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N10
cycloneii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = counter[0] $ (VCC)
// \Add0~1  = CARRY(counter[0])

	.dataa(counter[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h55AA;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N15
cycloneii_lcell_ff \ir|out[12]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[12]~_Duplicate_1_regout ));

// Location: LCFF_X9_Y12_N5
cycloneii_lcell_ff \REG|create_regs[5].r|out[0] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[5].r|out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[5].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [0]));

// Location: LCFF_X24_Y12_N9
cycloneii_lcell_ff \REG|create_regs[4].r|out[0] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [0]));

// Location: LCFF_X24_Y12_N19
cycloneii_lcell_ff \REG|create_regs[3].r|out[0] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [0]));

// Location: LCCOMB_X22_Y13_N8
cycloneii_lcell_comb \control|WideOr13~0 (
// Equation(s):
// \control|WideOr13~0_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & ((\control|stateReg|out[1]~_Duplicate_1_regout  & ((!\control|stateReg|out[0]~_Duplicate_1_regout ))) # (!\control|stateReg|out[1]~_Duplicate_1_regout  & 
// (!\control|stateReg|out[3]~_Duplicate_1_regout  & \control|stateReg|out[0]~_Duplicate_1_regout )))) # (!\control|stateReg|out[2]~_Duplicate_1_regout  & (\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|stateReg|out[1]~_Duplicate_1_regout  $ 
// (!\control|stateReg|out[0]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr13~0 .lut_mask = 16'h4298;
defparam \control|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneii_lcell_comb \control|WideOr13~2 (
// Equation(s):
// \control|WideOr13~2_combout  = (\control|stateReg|out[3]~_Duplicate_1_regout ) # ((\control|stateReg|out[2]~_Duplicate_1_regout ) # ((!\control|stateReg|out[0]~_Duplicate_1_regout  & \control|stateReg|out[1]~_Duplicate_1_regout )))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr13~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr13~2 .lut_mask = 16'hFBFA;
defparam \control|WideOr13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneii_lcell_comb \ADDR2MUX[0]~0 (
// Equation(s):
// \ADDR2MUX[0]~0_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((!\control|WideOr12~1_combout ) # (!\control|WideOr13~3_combout )))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\control|WideOr13~3_combout ),
	.datac(vcc),
	.datad(\control|WideOr12~1_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[0]~0 .lut_mask = 16'h22AA;
defparam \ADDR2MUX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneii_lcell_comb \ADDR1MUX[1]~1 (
// Equation(s):
// \ADDR1MUX[1]~1_combout  = (\control|WideOr14~4_combout  & (\pc|out[1]~_Duplicate_1_regout )) # (!\control|WideOr14~4_combout  & ((\REG|Mux14~4_combout )))

	.dataa(vcc),
	.datab(\pc|out[1]~_Duplicate_1_regout ),
	.datac(\control|WideOr14~4_combout ),
	.datad(\REG|Mux14~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[1]~1 .lut_mask = 16'hCFC0;
defparam \ADDR1MUX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N17
cycloneii_lcell_ff \REG|create_regs[1].r|out[2] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[1].r|out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [2]));

// Location: LCCOMB_X23_Y13_N16
cycloneii_lcell_comb \REG|Mux13~2 (
// Equation(s):
// \REG|Mux13~2_combout  = (\sel_SR1[0]~0_combout  & (((\REG|create_regs[1].r|out [2]) # (\sel_SR1[1]~1_combout )))) # (!\sel_SR1[0]~0_combout  & (\REG|create_regs[0].r|out [2] & ((!\sel_SR1[1]~1_combout ))))

	.dataa(\sel_SR1[0]~0_combout ),
	.datab(\REG|create_regs[0].r|out [2]),
	.datac(\REG|create_regs[1].r|out [2]),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux13~2 .lut_mask = 16'hAAE4;
defparam \REG|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneii_lcell_comb \ADDR2MUX[2]~2 (
// Equation(s):
// \ADDR2MUX[2]~2_combout  = (\ir|out[2]~_Duplicate_1_regout  & ((!\control|WideOr12~1_combout ) # (!\control|WideOr13~3_combout )))

	.dataa(\ir|out[2]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|WideOr13~3_combout ),
	.datad(\control|WideOr12~1_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[2]~2 .lut_mask = 16'h0AAA;
defparam \ADDR2MUX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneii_lcell_comb \ADDR2MUX[3]~3 (
// Equation(s):
// \ADDR2MUX[3]~3_combout  = (\ir|out[3]~_Duplicate_1_regout  & ((!\control|WideOr12~1_combout ) # (!\control|WideOr13~3_combout )))

	.dataa(\ir|out[3]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|WideOr13~3_combout ),
	.datad(\control|WideOr12~1_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[3]~3 .lut_mask = 16'h0AAA;
defparam \ADDR2MUX[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N31
cycloneii_lcell_ff \REG|create_regs[4].r|out[4] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[4].r|out[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[4].r|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [4]));

// Location: LCFF_X24_Y11_N9
cycloneii_lcell_ff \REG|create_regs[7].r|out[4] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[7].r|out[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[7].r|out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [4]));

// Location: LCFF_X23_Y12_N11
cycloneii_lcell_ff \REG|create_regs[0].r|out[4] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [4]));

// Location: LCFF_X21_Y11_N11
cycloneii_lcell_ff \REG|create_regs[3].r|out[4] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [4]));

// Location: LCCOMB_X21_Y12_N12
cycloneii_lcell_comb \ADDR2MUX[4]~4 (
// Equation(s):
// \ADDR2MUX[4]~4_combout  = (\ir|out[4]~_Duplicate_1_regout  & ((!\control|WideOr13~3_combout ) # (!\control|WideOr12~1_combout )))

	.dataa(\control|WideOr12~1_combout ),
	.datab(\ir|out[4]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\control|WideOr13~3_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[4]~4 .lut_mask = 16'h44CC;
defparam \ADDR2MUX[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneii_lcell_comb \ADDR1MUX[5]~5 (
// Equation(s):
// \ADDR1MUX[5]~5_combout  = (\control|WideOr14~4_combout  & (\pc|out[5]~_Duplicate_1_regout )) # (!\control|WideOr14~4_combout  & ((\REG|Mux10~4_combout )))

	.dataa(vcc),
	.datab(\control|WideOr14~4_combout ),
	.datac(\pc|out[5]~_Duplicate_1_regout ),
	.datad(\REG|Mux10~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[5]~5 .lut_mask = 16'hF3C0;
defparam \ADDR1MUX[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y14_N13
cycloneii_lcell_ff \REG|create_regs[6].r|out[6] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[6].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [6]));

// Location: LCFF_X25_Y12_N25
cycloneii_lcell_ff \REG|create_regs[7].r|out[6] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[7].r|out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [6]));

// Location: LCCOMB_X21_Y13_N22
cycloneii_lcell_comb \ADDR2MUX[6]~6 (
// Equation(s):
// \ADDR2MUX[6]~6_combout  = (\control|WideOr12~1_combout  & (((!\control|WideOr13~3_combout  & \ir|out[5]~_Duplicate_1_regout )))) # (!\control|WideOr12~1_combout  & (\ir|out[6]~_Duplicate_1_regout ))

	.dataa(\ir|out[6]~_Duplicate_1_regout ),
	.datab(\control|WideOr13~3_combout ),
	.datac(\control|WideOr12~1_combout ),
	.datad(\ir|out[5]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\ADDR2MUX[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[6]~6 .lut_mask = 16'h3A0A;
defparam \ADDR2MUX[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneii_lcell_comb \ADDR1MUX[7]~7 (
// Equation(s):
// \ADDR1MUX[7]~7_combout  = (\control|WideOr14~4_combout  & (\pc|out[7]~_Duplicate_1_regout )) # (!\control|WideOr14~4_combout  & ((\REG|Mux8~4_combout )))

	.dataa(vcc),
	.datab(\pc|out[7]~_Duplicate_1_regout ),
	.datac(\control|WideOr14~4_combout ),
	.datad(\REG|Mux8~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[7]~7 .lut_mask = 16'hCFC0;
defparam \ADDR1MUX[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N11
cycloneii_lcell_ff \REG|create_regs[7].r|out[8] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[7].r|out[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[7].r|out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [8]));

// Location: LCFF_X25_Y10_N3
cycloneii_lcell_ff \REG|create_regs[3].r|out[8] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[3].r|out[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[3].r|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [8]));

// Location: LCCOMB_X22_Y14_N10
cycloneii_lcell_comb \ADDR2MUX[8]~8 (
// Equation(s):
// \ADDR2MUX[8]~8_combout  = (\control|WideOr12~1_combout  & (\ir|out[5]~_Duplicate_1_regout  & (!\control|WideOr13~3_combout ))) # (!\control|WideOr12~1_combout  & (((\ir|out[8]~_Duplicate_1_regout ))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\control|WideOr13~3_combout ),
	.datac(\ir|out[8]~_Duplicate_1_regout ),
	.datad(\control|WideOr12~1_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[8]~8 .lut_mask = 16'h22F0;
defparam \ADDR2MUX[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N9
cycloneii_lcell_ff \REG|create_regs[7].r|out[9] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[7].r|out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [9]));

// Location: LCCOMB_X19_Y12_N30
cycloneii_lcell_comb \ADDR2MUX[9]~9 (
// Equation(s):
// \ADDR2MUX[9]~9_combout  = (\control|WideOr13~3_combout  & (\ir|out[8]~_Duplicate_1_regout )) # (!\control|WideOr13~3_combout  & ((\ir|out[9]~_Duplicate_1_regout )))

	.dataa(vcc),
	.datab(\ir|out[8]~_Duplicate_1_regout ),
	.datac(\ir|out[9]~_Duplicate_1_regout ),
	.datad(\control|WideOr13~3_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[9]~9 .lut_mask = 16'hCCF0;
defparam \ADDR2MUX[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneii_lcell_comb \ADDR2MUX[9]~10 (
// Equation(s):
// \ADDR2MUX[9]~10_combout  = (\control|WideOr12~1_combout  & (\ir|out[5]~_Duplicate_1_regout  & ((!\control|WideOr13~3_combout )))) # (!\control|WideOr12~1_combout  & (((\ADDR2MUX[9]~9_combout ))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ADDR2MUX[9]~9_combout ),
	.datac(\control|WideOr12~1_combout ),
	.datad(\control|WideOr13~3_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[9]~10 .lut_mask = 16'h0CAC;
defparam \ADDR2MUX[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N21
cycloneii_lcell_ff \REG|create_regs[7].r|out[10] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[7].r|out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [10]));

// Location: LCFF_X24_Y9_N13
cycloneii_lcell_ff \REG|create_regs[0].r|out[10] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [10]));

// Location: LCCOMB_X21_Y12_N6
cycloneii_lcell_comb \ADDR1MUX[10]~10 (
// Equation(s):
// \ADDR1MUX[10]~10_combout  = (\control|WideOr14~4_combout  & ((\pc|out[10]~_Duplicate_1_regout ))) # (!\control|WideOr14~4_combout  & (\REG|Mux5~4_combout ))

	.dataa(vcc),
	.datab(\control|WideOr14~4_combout ),
	.datac(\REG|Mux5~4_combout ),
	.datad(\pc|out[10]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\ADDR1MUX[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[10]~10 .lut_mask = 16'hFC30;
defparam \ADDR1MUX[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneii_lcell_comb \ADDR1MUX[11]~11 (
// Equation(s):
// \ADDR1MUX[11]~11_combout  = (\control|WideOr14~4_combout  & (\pc|out[11]~_Duplicate_1_regout )) # (!\control|WideOr14~4_combout  & ((\REG|Mux4~4_combout )))

	.dataa(\pc|out[11]~_Duplicate_1_regout ),
	.datab(\REG|Mux4~4_combout ),
	.datac(\control|WideOr14~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ADDR1MUX[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[11]~11 .lut_mask = 16'hACAC;
defparam \ADDR1MUX[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N29
cycloneii_lcell_ff \REG|create_regs[4].r|out[12] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [12]));

// Location: LCFF_X20_Y11_N1
cycloneii_lcell_ff \REG|create_regs[7].r|out[12] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[7].r|out[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[7].r|out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [12]));

// Location: LCCOMB_X20_Y11_N22
cycloneii_lcell_comb \ADDR1MUX[12]~12 (
// Equation(s):
// \ADDR1MUX[12]~12_combout  = (\control|WideOr14~4_combout  & (\pc|out[12]~_Duplicate_1_regout )) # (!\control|WideOr14~4_combout  & ((\REG|Mux3~4_combout )))

	.dataa(vcc),
	.datab(\pc|out[12]~_Duplicate_1_regout ),
	.datac(\REG|Mux3~4_combout ),
	.datad(\control|WideOr14~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[12]~12 .lut_mask = 16'hCCF0;
defparam \ADDR1MUX[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y12_N5
cycloneii_lcell_ff \REG|create_regs[4].r|out[13] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[4].r|out[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[4].r|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [13]));

// Location: LCFF_X25_Y12_N3
cycloneii_lcell_ff \REG|create_regs[7].r|out[13] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[7].r|out[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[7].r|out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [13]));

// Location: LCFF_X21_Y8_N13
cycloneii_lcell_ff \REG|create_regs[0].r|out[13] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\ir|out~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[0].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [13]));

// Location: LCFF_X22_Y9_N25
cycloneii_lcell_ff \REG|create_regs[3].r|out[13] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [13]));

// Location: LCCOMB_X23_Y10_N26
cycloneii_lcell_comb \ADDR1MUX[13]~13 (
// Equation(s):
// \ADDR1MUX[13]~13_combout  = (\control|WideOr14~4_combout  & (\pc|out[13]~_Duplicate_1_regout )) # (!\control|WideOr14~4_combout  & ((\REG|Mux2~4_combout )))

	.dataa(\pc|out[13]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|WideOr14~4_combout ),
	.datad(\REG|Mux2~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[13]~13 .lut_mask = 16'hAFA0;
defparam \ADDR1MUX[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneii_lcell_comb \ADDR1MUX[14]~14 (
// Equation(s):
// \ADDR1MUX[14]~14_combout  = (\control|WideOr14~4_combout  & (\pc|out[14]~_Duplicate_1_regout )) # (!\control|WideOr14~4_combout  & ((\REG|Mux1~4_combout )))

	.dataa(\pc|out[14]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|WideOr14~4_combout ),
	.datad(\REG|Mux1~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[14]~14 .lut_mask = 16'hAFA0;
defparam \ADDR1MUX[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N25
cycloneii_lcell_ff \REG|create_regs[0].r|out[15] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[0].r|out[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[0].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [15]));

// Location: LCCOMB_X24_Y9_N2
cycloneii_lcell_comb \REG|Mux0~2 (
// Equation(s):
// \REG|Mux0~2_combout  = (\sel_SR1[0]~0_combout  & (((\REG|create_regs[1].r|out [15]) # (\sel_SR1[1]~1_combout )))) # (!\sel_SR1[0]~0_combout  & (\REG|create_regs[0].r|out [15] & ((!\sel_SR1[1]~1_combout ))))

	.dataa(\REG|create_regs[0].r|out [15]),
	.datab(\REG|create_regs[1].r|out [15]),
	.datac(\sel_SR1[0]~0_combout ),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux0~2 .lut_mask = 16'hF0CA;
defparam \REG|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N21
cycloneii_lcell_ff \REG|create_regs[3].r|out[15] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [15]));

// Location: LCCOMB_X23_Y9_N20
cycloneii_lcell_comb \REG|Mux0~3 (
// Equation(s):
// \REG|Mux0~3_combout  = (\REG|Mux0~2_combout  & (((\REG|create_regs[3].r|out [15]) # (!\sel_SR1[1]~1_combout )))) # (!\REG|Mux0~2_combout  & (\REG|create_regs[2].r|out [15] & ((\sel_SR1[1]~1_combout ))))

	.dataa(\REG|Mux0~2_combout ),
	.datab(\REG|create_regs[2].r|out [15]),
	.datac(\REG|create_regs[3].r|out [15]),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux0~3 .lut_mask = 16'hE4AA;
defparam \REG|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y4_N27
cycloneii_lcell_ff \cc|ccReg|out[1]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\cc|ccReg|out~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cc|ccReg|out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cc|ccReg|out[1]~_Duplicate_1_regout ));

// Location: LCFF_X18_Y13_N25
cycloneii_lcell_ff \mc|data_out[13]~_Duplicate_1 (
	.clk(\control|WideOr24~clkctrl_outclk ),
	.datain(\mc|data_out~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr23~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[13]~_Duplicate_1_regout ));

// Location: LCCOMB_X19_Y10_N6
cycloneii_lcell_comb \control|WideOr22~1 (
// Equation(s):
// \control|WideOr22~1_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & (!\control|stateReg|out[1]~_Duplicate_1_regout  & (\control|stateReg|out[3]~_Duplicate_1_regout  $ (\control|stateReg|out[4]~_Duplicate_1_regout )))) # 
// (!\control|stateReg|out[2]~_Duplicate_1_regout  & (\control|stateReg|out[1]~_Duplicate_1_regout  & (\control|stateReg|out[3]~_Duplicate_1_regout  $ (!\control|stateReg|out[4]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr22~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr22~1 .lut_mask = 16'h0960;
defparam \control|WideOr22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneii_lcell_comb \control|WideOr18~3 (
// Equation(s):
// \control|WideOr18~3_combout  = (\control|stateReg|out[3]~_Duplicate_1_regout ) # ((\control|stateReg|out[2]~_Duplicate_1_regout ) # ((\control|stateReg|out[0]~_Duplicate_1_regout  & !\control|stateReg|out[1]~_Duplicate_1_regout )))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr18~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr18~3 .lut_mask = 16'hFFAE;
defparam \control|WideOr18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneii_lcell_comb \control|WideOr18~4 (
// Equation(s):
// \control|WideOr18~4_combout  = (!\control|stateReg|out[4]~_Duplicate_1_regout  & ((\control|stateReg|out[5]~_Duplicate_1_regout  & (!\control|WideOr18~3_combout )) # (!\control|stateReg|out[5]~_Duplicate_1_regout  & ((\control|WideOr18~2_combout )))))

	.dataa(\control|WideOr18~3_combout ),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datad(\control|WideOr18~2_combout ),
	.cin(gnd),
	.combout(\control|WideOr18~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr18~4 .lut_mask = 16'h1310;
defparam \control|WideOr18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneii_lcell_comb \control|WideOr8~0 (
// Equation(s):
// \control|WideOr8~0_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & (!\control|stateReg|out[3]~_Duplicate_1_regout  & ((!\control|stateReg|out[4]~_Duplicate_1_regout )))) # (!\control|stateReg|out[2]~_Duplicate_1_regout  & 
// (!\control|stateReg|out[1]~_Duplicate_1_regout  & (\control|stateReg|out[3]~_Duplicate_1_regout  $ (\control|stateReg|out[4]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr8~0 .lut_mask = 16'h0512;
defparam \control|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneii_lcell_comb \SR2MUX[0]~0 (
// Equation(s):
// \SR2MUX[0]~0_combout  = (\ir|out[0]~_Duplicate_1_regout  & (((\ir|out[1]~_Duplicate_1_regout )))) # (!\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout  & ((\REG|create_regs[6].r|out [0]))) # (!\ir|out[1]~_Duplicate_1_regout  & 
// (\REG|create_regs[4].r|out [0]))))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[4].r|out [0]),
	.datac(\REG|create_regs[6].r|out [0]),
	.datad(\ir|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\SR2MUX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[0]~0 .lut_mask = 16'hFA44;
defparam \SR2MUX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneii_lcell_comb \SR2MUX[0]~1 (
// Equation(s):
// \SR2MUX[0]~1_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\SR2MUX[0]~0_combout  & (\REG|create_regs[7].r|out [0])) # (!\SR2MUX[0]~0_combout  & ((\REG|create_regs[5].r|out [0]))))) # (!\ir|out[0]~_Duplicate_1_regout  & (((\SR2MUX[0]~0_combout ))))

	.dataa(\REG|create_regs[7].r|out [0]),
	.datab(\ir|out[0]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[5].r|out [0]),
	.datad(\SR2MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\SR2MUX[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[0]~1 .lut_mask = 16'hBBC0;
defparam \SR2MUX[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneii_lcell_comb \SR2MUX[0]~2 (
// Equation(s):
// \SR2MUX[0]~2_combout  = (\ir|out[0]~_Duplicate_1_regout  & (((\ir|out[1]~_Duplicate_1_regout ) # (\REG|create_regs[1].r|out [0])))) # (!\ir|out[0]~_Duplicate_1_regout  & (\REG|create_regs[0].r|out [0] & (!\ir|out[1]~_Duplicate_1_regout )))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[0].r|out [0]),
	.datac(\ir|out[1]~_Duplicate_1_regout ),
	.datad(\REG|create_regs[1].r|out [0]),
	.cin(gnd),
	.combout(\SR2MUX[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[0]~2 .lut_mask = 16'hAEA4;
defparam \SR2MUX[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneii_lcell_comb \SR2MUX[0]~3 (
// Equation(s):
// \SR2MUX[0]~3_combout  = (\ir|out[1]~_Duplicate_1_regout  & ((\SR2MUX[0]~2_combout  & ((\REG|create_regs[3].r|out [0]))) # (!\SR2MUX[0]~2_combout  & (\REG|create_regs[2].r|out [0])))) # (!\ir|out[1]~_Duplicate_1_regout  & (((\SR2MUX[0]~2_combout ))))

	.dataa(\ir|out[1]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[2].r|out [0]),
	.datac(\REG|create_regs[3].r|out [0]),
	.datad(\SR2MUX[0]~2_combout ),
	.cin(gnd),
	.combout(\SR2MUX[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[0]~3 .lut_mask = 16'hF588;
defparam \SR2MUX[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneii_lcell_comb \SR2MUX[0]~4 (
// Equation(s):
// \SR2MUX[0]~4_combout  = (!\ir|out[5]~_Duplicate_1_regout  & ((\ir|out[2]~_Duplicate_1_regout  & (\SR2MUX[0]~1_combout )) # (!\ir|out[2]~_Duplicate_1_regout  & ((\SR2MUX[0]~3_combout )))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ir|out[2]~_Duplicate_1_regout ),
	.datac(\SR2MUX[0]~1_combout ),
	.datad(\SR2MUX[0]~3_combout ),
	.cin(gnd),
	.combout(\SR2MUX[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[0]~4 .lut_mask = 16'h5140;
defparam \SR2MUX[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneii_lcell_comb \SR2MUX[0]~5 (
// Equation(s):
// \SR2MUX[0]~5_combout  = (\SR2MUX[0]~4_combout ) # ((\ir|out[5]~_Duplicate_1_regout  & \ir|out[0]~_Duplicate_1_regout ))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\ir|out[0]~_Duplicate_1_regout ),
	.datad(\SR2MUX[0]~4_combout ),
	.cin(gnd),
	.combout(\SR2MUX[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[0]~5 .lut_mask = 16'hFFA0;
defparam \SR2MUX[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneii_lcell_comb \SR2MUX[4]~23 (
// Equation(s):
// \SR2MUX[4]~23_combout  = (\ir|out[0]~_Duplicate_1_regout  & (((\ir|out[1]~_Duplicate_1_regout )))) # (!\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout  & ((\REG|create_regs[6].r|out [4]))) # (!\ir|out[1]~_Duplicate_1_regout  & 
// (\REG|create_regs[4].r|out [4]))))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[4].r|out [4]),
	.datac(\ir|out[1]~_Duplicate_1_regout ),
	.datad(\REG|create_regs[6].r|out [4]),
	.cin(gnd),
	.combout(\SR2MUX[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[4]~23 .lut_mask = 16'hF4A4;
defparam \SR2MUX[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneii_lcell_comb \SR2MUX[4]~24 (
// Equation(s):
// \SR2MUX[4]~24_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\SR2MUX[4]~23_combout  & (\REG|create_regs[7].r|out [4])) # (!\SR2MUX[4]~23_combout  & ((\REG|create_regs[5].r|out [4]))))) # (!\ir|out[0]~_Duplicate_1_regout  & (((\SR2MUX[4]~23_combout ))))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[7].r|out [4]),
	.datac(\SR2MUX[4]~23_combout ),
	.datad(\REG|create_regs[5].r|out [4]),
	.cin(gnd),
	.combout(\SR2MUX[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[4]~24 .lut_mask = 16'hDAD0;
defparam \SR2MUX[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneii_lcell_comb \SR2MUX[4]~25 (
// Equation(s):
// \SR2MUX[4]~25_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout ) # ((\REG|create_regs[1].r|out [4])))) # (!\ir|out[0]~_Duplicate_1_regout  & (!\ir|out[1]~_Duplicate_1_regout  & (\REG|create_regs[0].r|out [4])))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[0].r|out [4]),
	.datad(\REG|create_regs[1].r|out [4]),
	.cin(gnd),
	.combout(\SR2MUX[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[4]~25 .lut_mask = 16'hBA98;
defparam \SR2MUX[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneii_lcell_comb \SR2MUX[4]~26 (
// Equation(s):
// \SR2MUX[4]~26_combout  = (\ir|out[1]~_Duplicate_1_regout  & ((\SR2MUX[4]~25_combout  & (\REG|create_regs[3].r|out [4])) # (!\SR2MUX[4]~25_combout  & ((\REG|create_regs[2].r|out [4]))))) # (!\ir|out[1]~_Duplicate_1_regout  & (((\SR2MUX[4]~25_combout ))))

	.dataa(\REG|create_regs[3].r|out [4]),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[2].r|out [4]),
	.datad(\SR2MUX[4]~25_combout ),
	.cin(gnd),
	.combout(\SR2MUX[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[4]~26 .lut_mask = 16'hBBC0;
defparam \SR2MUX[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneii_lcell_comb \SR2MUX[4]~27 (
// Equation(s):
// \SR2MUX[4]~27_combout  = (!\ir|out[5]~_Duplicate_1_regout  & ((\ir|out[2]~_Duplicate_1_regout  & ((\SR2MUX[4]~24_combout ))) # (!\ir|out[2]~_Duplicate_1_regout  & (\SR2MUX[4]~26_combout ))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ir|out[2]~_Duplicate_1_regout ),
	.datac(\SR2MUX[4]~26_combout ),
	.datad(\SR2MUX[4]~24_combout ),
	.cin(gnd),
	.combout(\SR2MUX[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[4]~27 .lut_mask = 16'h5410;
defparam \SR2MUX[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneii_lcell_comb \SR2MUX[4]~28 (
// Equation(s):
// \SR2MUX[4]~28_combout  = (\SR2MUX[4]~27_combout ) # ((\ir|out[5]~_Duplicate_1_regout  & \ir|out[4]~_Duplicate_1_regout ))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\ir|out[4]~_Duplicate_1_regout ),
	.datad(\SR2MUX[4]~27_combout ),
	.cin(gnd),
	.combout(\SR2MUX[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[4]~28 .lut_mask = 16'hFFA0;
defparam \SR2MUX[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N26
cycloneii_lcell_comb \BUS[6]~59 (
// Equation(s):
// \BUS[6]~59_combout  = (\mdr|out[6]~_Duplicate_1_regout ) # (!\control|WideOr22~2_combout )

	.dataa(vcc),
	.datab(\mdr|out[6]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\control|WideOr22~2_combout ),
	.cin(gnd),
	.combout(\BUS[6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[6]~59 .lut_mask = 16'hCCFF;
defparam \BUS[6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N12
cycloneii_lcell_comb \BUS[8]~67 (
// Equation(s):
// \BUS[8]~67_combout  = (\mdr|out[8]~_Duplicate_1_regout ) # (!\control|WideOr22~2_combout )

	.dataa(vcc),
	.datab(\mdr|out[8]~_Duplicate_1_regout ),
	.datac(\control|WideOr22~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\BUS[8]~67_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[8]~67 .lut_mask = 16'hCFCF;
defparam \BUS[8]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneii_lcell_comb \SR2MUX[12]~71 (
// Equation(s):
// \SR2MUX[12]~71_combout  = (\ir|out[0]~_Duplicate_1_regout  & (((\ir|out[1]~_Duplicate_1_regout )))) # (!\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout  & (\REG|create_regs[6].r|out [12])) # (!\ir|out[1]~_Duplicate_1_regout  & 
// ((\REG|create_regs[4].r|out [12])))))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[6].r|out [12]),
	.datac(\REG|create_regs[4].r|out [12]),
	.datad(\ir|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\SR2MUX[12]~71_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[12]~71 .lut_mask = 16'hEE50;
defparam \SR2MUX[12]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N24
cycloneii_lcell_comb \SR2MUX[12]~72 (
// Equation(s):
// \SR2MUX[12]~72_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\SR2MUX[12]~71_combout  & (\REG|create_regs[7].r|out [12])) # (!\SR2MUX[12]~71_combout  & ((\REG|create_regs[5].r|out [12]))))) # (!\ir|out[0]~_Duplicate_1_regout  & (((\SR2MUX[12]~71_combout 
// ))))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[7].r|out [12]),
	.datac(\SR2MUX[12]~71_combout ),
	.datad(\REG|create_regs[5].r|out [12]),
	.cin(gnd),
	.combout(\SR2MUX[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[12]~72 .lut_mask = 16'hDAD0;
defparam \SR2MUX[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneii_lcell_comb \SR2MUX[13]~77 (
// Equation(s):
// \SR2MUX[13]~77_combout  = (\ir|out[0]~_Duplicate_1_regout  & (((\ir|out[1]~_Duplicate_1_regout )))) # (!\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout  & ((\REG|create_regs[6].r|out [13]))) # (!\ir|out[1]~_Duplicate_1_regout  & 
// (\REG|create_regs[4].r|out [13]))))

	.dataa(\REG|create_regs[4].r|out [13]),
	.datab(\ir|out[0]~_Duplicate_1_regout ),
	.datac(\ir|out[1]~_Duplicate_1_regout ),
	.datad(\REG|create_regs[6].r|out [13]),
	.cin(gnd),
	.combout(\SR2MUX[13]~77_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[13]~77 .lut_mask = 16'hF2C2;
defparam \SR2MUX[13]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneii_lcell_comb \SR2MUX[13]~78 (
// Equation(s):
// \SR2MUX[13]~78_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\SR2MUX[13]~77_combout  & ((\REG|create_regs[7].r|out [13]))) # (!\SR2MUX[13]~77_combout  & (\REG|create_regs[5].r|out [13])))) # (!\ir|out[0]~_Duplicate_1_regout  & (((\SR2MUX[13]~77_combout 
// ))))

	.dataa(\REG|create_regs[5].r|out [13]),
	.datab(\REG|create_regs[7].r|out [13]),
	.datac(\ir|out[0]~_Duplicate_1_regout ),
	.datad(\SR2MUX[13]~77_combout ),
	.cin(gnd),
	.combout(\SR2MUX[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[13]~78 .lut_mask = 16'hCFA0;
defparam \SR2MUX[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneii_lcell_comb \SR2MUX[13]~79 (
// Equation(s):
// \SR2MUX[13]~79_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\REG|create_regs[1].r|out [13]) # ((\ir|out[1]~_Duplicate_1_regout )))) # (!\ir|out[0]~_Duplicate_1_regout  & (((\REG|create_regs[0].r|out [13] & !\ir|out[1]~_Duplicate_1_regout ))))

	.dataa(\REG|create_regs[1].r|out [13]),
	.datab(\ir|out[0]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[0].r|out [13]),
	.datad(\ir|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\SR2MUX[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[13]~79 .lut_mask = 16'hCCB8;
defparam \SR2MUX[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneii_lcell_comb \SR2MUX[13]~80 (
// Equation(s):
// \SR2MUX[13]~80_combout  = (\SR2MUX[13]~79_combout  & (((\REG|create_regs[3].r|out [13])) # (!\ir|out[1]~_Duplicate_1_regout ))) # (!\SR2MUX[13]~79_combout  & (\ir|out[1]~_Duplicate_1_regout  & ((\REG|create_regs[2].r|out [13]))))

	.dataa(\SR2MUX[13]~79_combout ),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[3].r|out [13]),
	.datad(\REG|create_regs[2].r|out [13]),
	.cin(gnd),
	.combout(\SR2MUX[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[13]~80 .lut_mask = 16'hE6A2;
defparam \SR2MUX[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneii_lcell_comb \SR2MUX[13]~81 (
// Equation(s):
// \SR2MUX[13]~81_combout  = (!\ir|out[5]~_Duplicate_1_regout  & ((\ir|out[2]~_Duplicate_1_regout  & ((\SR2MUX[13]~78_combout ))) # (!\ir|out[2]~_Duplicate_1_regout  & (\SR2MUX[13]~80_combout ))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ir|out[2]~_Duplicate_1_regout ),
	.datac(\SR2MUX[13]~80_combout ),
	.datad(\SR2MUX[13]~78_combout ),
	.cin(gnd),
	.combout(\SR2MUX[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[13]~81 .lut_mask = 16'h5410;
defparam \SR2MUX[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneii_lcell_comb \SR2MUX[13]~82 (
// Equation(s):
// \SR2MUX[13]~82_combout  = (\SR2MUX[13]~81_combout ) # ((\ir|out[4]~_Duplicate_1_regout  & \ir|out[5]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\ir|out[4]~_Duplicate_1_regout ),
	.datac(\ir|out[5]~_Duplicate_1_regout ),
	.datad(\SR2MUX[13]~81_combout ),
	.cin(gnd),
	.combout(\SR2MUX[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[13]~82 .lut_mask = 16'hFFC0;
defparam \SR2MUX[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneii_lcell_comb \alu|AND[13] (
// Equation(s):
// \alu|AND [13] = (\SR2MUX[13]~82_combout  & ((\sel_SR1[2]~2_combout  & ((\REG|Mux2~1_combout ))) # (!\sel_SR1[2]~2_combout  & (\REG|Mux2~3_combout ))))

	.dataa(\REG|Mux2~3_combout ),
	.datab(\SR2MUX[13]~82_combout ),
	.datac(\REG|Mux2~1_combout ),
	.datad(\sel_SR1[2]~2_combout ),
	.cin(gnd),
	.combout(\alu|AND [13]),
	.cout());
// synopsys translate_off
defparam \alu|AND[13] .lut_mask = 16'hC088;
defparam \alu|AND[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N8
cycloneii_lcell_comb \control|Mux5~5 (
// Equation(s):
// \control|Mux5~5_combout  = (\ir|out[13]~_Duplicate_1_regout  & ((\ir|out[15]~_Duplicate_1_regout ))) # (!\ir|out[13]~_Duplicate_1_regout  & (\ir|out[11]~_Duplicate_1_regout  & !\ir|out[15]~_Duplicate_1_regout ))

	.dataa(\ir|out[11]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\ir|out[13]~_Duplicate_1_regout ),
	.datad(\ir|out[15]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|Mux5~5 .lut_mask = 16'hF00A;
defparam \control|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N14
cycloneii_lcell_comb \control|Mux5~6 (
// Equation(s):
// \control|Mux5~6_combout  = (\ir|out[13]~_Duplicate_1_regout  & ((\control|Mux5~5_combout  & (!\ir|out[14]~_Duplicate_1_regout  & !\ir|out[12]~_Duplicate_1_regout )) # (!\control|Mux5~5_combout  & ((\ir|out[12]~_Duplicate_1_regout ))))) # 
// (!\ir|out[13]~_Duplicate_1_regout  & (\ir|out[14]~_Duplicate_1_regout  & ((\ir|out[12]~_Duplicate_1_regout ) # (!\control|Mux5~5_combout ))))

	.dataa(\control|Mux5~5_combout ),
	.datab(\ir|out[14]~_Duplicate_1_regout ),
	.datac(\ir|out[13]~_Duplicate_1_regout ),
	.datad(\ir|out[12]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \control|Mux5~6 .lut_mask = 16'h5C24;
defparam \control|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneii_lcell_comb \control|Mux5~7 (
// Equation(s):
// \control|Mux5~7_combout  = (\control|Decoder6~1_combout  & ((\control|stateReg|out[0]~_Duplicate_1_regout  & ((!\control|Mux5~6_combout ))) # (!\control|stateReg|out[0]~_Duplicate_1_regout  & (\control|WideOr9~1_combout )))) # 
// (!\control|Decoder6~1_combout  & (\control|WideOr9~1_combout ))

	.dataa(\control|WideOr9~1_combout ),
	.datab(\control|Decoder6~1_combout ),
	.datac(\control|Mux5~6_combout ),
	.datad(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \control|Mux5~7 .lut_mask = 16'h2EAA;
defparam \control|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N20
cycloneii_lcell_comb \control|WideOr1~0 (
// Equation(s):
// \control|WideOr1~0_combout  = (\ir|out[13]~_Duplicate_1_regout  & ((\ir|out[14]~_Duplicate_1_regout  & ((!\ir|out[15]~_Duplicate_1_regout ))) # (!\ir|out[14]~_Duplicate_1_regout  & (\ir|out[12]~_Duplicate_1_regout ))))

	.dataa(\ir|out[12]~_Duplicate_1_regout ),
	.datab(\ir|out[15]~_Duplicate_1_regout ),
	.datac(\ir|out[13]~_Duplicate_1_regout ),
	.datad(\ir|out[14]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr1~0 .lut_mask = 16'h30A0;
defparam \control|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneii_lcell_comb \sel_DR[1]~1 (
// Equation(s):
// \sel_DR[1]~1_combout  = (\ir|out[10]~_Duplicate_1_regout ) # (\Equal2~0_combout )

	.dataa(\ir|out[10]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\sel_DR[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_DR[1]~1 .lut_mask = 16'hFFAA;
defparam \sel_DR[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N7
cycloneii_lcell_ff \counter[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\counter~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[2]));

// Location: LCFF_X29_Y2_N11
cycloneii_lcell_ff \counter[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Add0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[0]));

// Location: LCFF_X29_Y2_N17
cycloneii_lcell_ff \counter[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Add0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[3]));

// Location: LCFF_X29_Y2_N19
cycloneii_lcell_ff \counter[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Add0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[4]));

// Location: LCCOMB_X29_Y2_N6
cycloneii_lcell_comb \counter~0 (
// Equation(s):
// \counter~0_combout  = (\Add0~4_combout  & ((!\Equal0~0_combout ) # (!\Equal0~1_combout )))

	.dataa(vcc),
	.datab(\Add0~4_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter~0 .lut_mask = 16'h0CCC;
defparam \counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneii_lcell_comb \cc|WideOr0~15 (
// Equation(s):
// \cc|WideOr0~15_combout  = (\control|WideOr22~2_combout  & (((\control|WideOr15~6_combout  & !\Add1~22_combout )) # (!\mdr|out[11]~_Duplicate_1_regout ))) # (!\control|WideOr22~2_combout  & (((\control|WideOr15~6_combout  & !\Add1~22_combout ))))

	.dataa(\control|WideOr22~2_combout ),
	.datab(\mdr|out[11]~_Duplicate_1_regout ),
	.datac(\control|WideOr15~6_combout ),
	.datad(\Add1~22_combout ),
	.cin(gnd),
	.combout(\cc|WideOr0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cc|WideOr0~15 .lut_mask = 16'h22F2;
defparam \cc|WideOr0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N4
cycloneii_lcell_comb \REG|create_regs[5].r|out[0]~feeder (
// Equation(s):
// \REG|create_regs[5].r|out[0]~feeder_combout  = \ir|out~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~0_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[5].r|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[5].r|out[0]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[5].r|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneii_lcell_comb \REG|create_regs[7].r|out[4]~feeder (
// Equation(s):
// \REG|create_regs[7].r|out[4]~feeder_combout  = \ir|out~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~5_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[7].r|out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[7].r|out[4]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[7].r|out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneii_lcell_comb \REG|create_regs[4].r|out[4]~feeder (
// Equation(s):
// \REG|create_regs[4].r|out[4]~feeder_combout  = \ir|out~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~5_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[4].r|out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[4].r|out[4]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[4].r|out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneii_lcell_comb \REG|create_regs[7].r|out[8]~feeder (
// Equation(s):
// \REG|create_regs[7].r|out[8]~feeder_combout  = \ir|out~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~9_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[7].r|out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[7].r|out[8]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[7].r|out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneii_lcell_comb \REG|create_regs[3].r|out[8]~feeder (
// Equation(s):
// \REG|create_regs[3].r|out[8]~feeder_combout  = \ir|out~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~9_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[3].r|out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[3].r|out[8]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[3].r|out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N0
cycloneii_lcell_comb \REG|create_regs[7].r|out[12]~feeder (
// Equation(s):
// \REG|create_regs[7].r|out[12]~feeder_combout  = \ir|out~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~13_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[7].r|out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[7].r|out[12]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[7].r|out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneii_lcell_comb \REG|create_regs[7].r|out[13]~feeder (
// Equation(s):
// \REG|create_regs[7].r|out[13]~feeder_combout  = \ir|out~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~14_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[7].r|out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[7].r|out[13]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[7].r|out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneii_lcell_comb \REG|create_regs[4].r|out[13]~feeder (
// Equation(s):
// \REG|create_regs[4].r|out[13]~feeder_combout  = \ir|out~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~14_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[4].r|out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[4].r|out[13]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[4].r|out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneii_lcell_comb \REG|create_regs[0].r|out[15]~feeder (
// Equation(s):
// \REG|create_regs[0].r|out[15]~feeder_combout  = \ir|out~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~16_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[0].r|out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[0].r|out[15]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[0].r|out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneii_lcell_comb \control|WideOr15~5 (
// Equation(s):
// \control|WideOr15~5_combout  = (\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|stateReg|out[0]~_Duplicate_1_regout  $ (\control|stateReg|out[1]~_Duplicate_1_regout  $ (!\control|stateReg|out[2]~_Duplicate_1_regout )))) # 
// (!\control|stateReg|out[3]~_Duplicate_1_regout  & ((\control|stateReg|out[0]~_Duplicate_1_regout  & (!\control|stateReg|out[1]~_Duplicate_1_regout  & \control|stateReg|out[2]~_Duplicate_1_regout )) # (!\control|stateReg|out[0]~_Duplicate_1_regout  & 
// (\control|stateReg|out[1]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr15~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr15~5 .lut_mask = 16'h3C92;
defparam \control|WideOr15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneii_lcell_comb \control|WideOr10~1 (
// Equation(s):
// \control|WideOr10~1_combout  = (!\control|stateReg|out[2]~_Duplicate_1_regout  & (!\control|stateReg|out[0]~_Duplicate_1_regout  & (!\control|stateReg|out[3]~_Duplicate_1_regout  & !\control|stateReg|out[1]~_Duplicate_1_regout )))

	.dataa(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr10~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr10~1 .lut_mask = 16'h0001;
defparam \control|WideOr10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N6
cycloneii_lcell_comb \control|WideOr15~3 (
// Equation(s):
// \control|WideOr15~3_combout  = (\control|stateReg|out[3]~_Duplicate_1_regout  & ((\control|stateReg|out[2]~_Duplicate_1_regout  & (\control|stateReg|out[0]~_Duplicate_1_regout  & !\control|stateReg|out[1]~_Duplicate_1_regout )) # 
// (!\control|stateReg|out[2]~_Duplicate_1_regout  & (!\control|stateReg|out[0]~_Duplicate_1_regout  & \control|stateReg|out[1]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr15~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr15~3 .lut_mask = 16'h0480;
defparam \control|WideOr15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N2
cycloneii_lcell_comb \control|WideOr15~4 (
// Equation(s):
// \control|WideOr15~4_combout  = (!\control|stateReg|out[4]~_Duplicate_1_regout  & ((\control|stateReg|out[5]~_Duplicate_1_regout  & (\control|WideOr10~1_combout )) # (!\control|stateReg|out[5]~_Duplicate_1_regout  & ((\control|WideOr15~3_combout )))))

	.dataa(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datab(\control|WideOr10~1_combout ),
	.datac(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datad(\control|WideOr15~3_combout ),
	.cin(gnd),
	.combout(\control|WideOr15~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr15~4 .lut_mask = 16'h0D08;
defparam \control|WideOr15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N8
cycloneii_lcell_comb \control|WideOr15~6 (
// Equation(s):
// \control|WideOr15~6_combout  = (\control|WideOr15~4_combout ) # ((!\control|stateReg|out[5]~_Duplicate_1_regout  & (\control|WideOr15~5_combout  & \control|stateReg|out[4]~_Duplicate_1_regout )))

	.dataa(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datab(\control|WideOr15~5_combout ),
	.datac(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datad(\control|WideOr15~4_combout ),
	.cin(gnd),
	.combout(\control|WideOr15~6_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr15~6 .lut_mask = 16'hFF40;
defparam \control|WideOr15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneii_lcell_comb \control|WideOr22~0 (
// Equation(s):
// \control|WideOr22~0_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & (!\control|stateReg|out[4]~_Duplicate_1_regout  & (\control|stateReg|out[3]~_Duplicate_1_regout  & \control|stateReg|out[1]~_Duplicate_1_regout ))) # 
// (!\control|stateReg|out[2]~_Duplicate_1_regout  & (\control|stateReg|out[4]~_Duplicate_1_regout  & (!\control|stateReg|out[3]~_Duplicate_1_regout  & !\control|stateReg|out[1]~_Duplicate_1_regout )))

	.dataa(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr22~0 .lut_mask = 16'h2004;
defparam \control|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneii_lcell_comb \control|WideOr22~2 (
// Equation(s):
// \control|WideOr22~2_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & ((\control|stateReg|out[0]~_Duplicate_1_regout  & ((\control|WideOr22~0_combout ))) # (!\control|stateReg|out[0]~_Duplicate_1_regout  & (\control|WideOr22~1_combout ))))

	.dataa(\control|WideOr22~1_combout ),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datad(\control|WideOr22~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr22~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr22~2 .lut_mask = 16'h0E02;
defparam \control|WideOr22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneii_lcell_comb \BUS[7]~63 (
// Equation(s):
// \BUS[7]~63_combout  = (\Add1~14_combout ) # (!\control|WideOr15~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~14_combout ),
	.datad(\control|WideOr15~6_combout ),
	.cin(gnd),
	.combout(\BUS[7]~63_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[7]~63 .lut_mask = 16'hF0FF;
defparam \BUS[7]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneii_lcell_comb \control|WideOr14~3 (
// Equation(s):
// \control|WideOr14~3_combout  = (!\control|stateReg|out[2]~_Duplicate_1_regout  & (!\control|stateReg|out[4]~_Duplicate_1_regout  & (!\control|stateReg|out[3]~_Duplicate_1_regout  & \control|stateReg|out[5]~_Duplicate_1_regout )))

	.dataa(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr14~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr14~3 .lut_mask = 16'h0100;
defparam \control|WideOr14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneii_lcell_comb \control|WideOr14~0 (
// Equation(s):
// \control|WideOr14~0_combout  = (!\control|stateReg|out[1]~_Duplicate_1_regout  & ((\control|stateReg|out[0]~_Duplicate_1_regout  & (!\control|stateReg|out[3]~_Duplicate_1_regout  & \control|stateReg|out[2]~_Duplicate_1_regout )) # 
// (!\control|stateReg|out[0]~_Duplicate_1_regout  & (\control|stateReg|out[3]~_Duplicate_1_regout  & !\control|stateReg|out[2]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr14~0 .lut_mask = 16'h0024;
defparam \control|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneii_lcell_comb \control|WideOr14~2 (
// Equation(s):
// \control|WideOr14~2_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & ((\control|stateReg|out[4]~_Duplicate_1_regout  & ((\control|WideOr14~0_combout ))) # (!\control|stateReg|out[4]~_Duplicate_1_regout  & (\control|WideOr14~1_combout ))))

	.dataa(\control|WideOr14~1_combout ),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datad(\control|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr14~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr14~2 .lut_mask = 16'h3202;
defparam \control|WideOr14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneii_lcell_comb \control|WideOr14~4 (
// Equation(s):
// \control|WideOr14~4_combout  = (\control|WideOr14~2_combout ) # ((!\control|stateReg|out[0]~_Duplicate_1_regout  & \control|WideOr14~3_combout ))

	.dataa(vcc),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|WideOr14~3_combout ),
	.datad(\control|WideOr14~2_combout ),
	.cin(gnd),
	.combout(\control|WideOr14~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr14~4 .lut_mask = 16'hFF30;
defparam \control|WideOr14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneii_lcell_comb \control|WideOr10~0 (
// Equation(s):
// \control|WideOr10~0_combout  = (\control|stateReg|out[1]~_Duplicate_1_regout  & ((\control|stateReg|out[0]~_Duplicate_1_regout  & (!\control|stateReg|out[2]~_Duplicate_1_regout  & \control|stateReg|out[3]~_Duplicate_1_regout )) # 
// (!\control|stateReg|out[0]~_Duplicate_1_regout  & (\control|stateReg|out[2]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr10~0 .lut_mask = 16'h4840;
defparam \control|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneii_lcell_comb \control|WideOr10~2 (
// Equation(s):
// \control|WideOr10~2_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & ((\control|stateReg|out[4]~_Duplicate_1_regout  & ((\control|WideOr10~0_combout ))) # (!\control|stateReg|out[4]~_Duplicate_1_regout  & (\control|WideOr10~1_combout ))))

	.dataa(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|WideOr10~1_combout ),
	.datad(\control|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr10~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr10~2 .lut_mask = 16'h3210;
defparam \control|WideOr10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N10
cycloneii_lcell_comb \control|WideOr16~2 (
// Equation(s):
// \control|WideOr16~2_combout  = (\control|stateReg|out[5]~_Duplicate_1_regout  & ((\control|stateReg|out[2]~_Duplicate_1_regout ) # ((!\control|stateReg|out[0]~_Duplicate_1_regout  & !\control|stateReg|out[1]~_Duplicate_1_regout )))) # 
// (!\control|stateReg|out[5]~_Duplicate_1_regout  & ((\control|stateReg|out[1]~_Duplicate_1_regout ) # (\control|stateReg|out[0]~_Duplicate_1_regout  $ (\control|stateReg|out[2]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr16~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr16~2 .lut_mask = 16'hF3D6;
defparam \control|WideOr16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneii_lcell_comb \control|WideOr16~3 (
// Equation(s):
// \control|WideOr16~3_combout  = (\control|stateReg|out[4]~_Duplicate_1_regout ) # ((\control|stateReg|out[3]~_Duplicate_1_regout ) # (\control|WideOr16~2_combout ))

	.dataa(vcc),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datad(\control|WideOr16~2_combout ),
	.cin(gnd),
	.combout(\control|WideOr16~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr16~3 .lut_mask = 16'hFFFC;
defparam \control|WideOr16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneii_lcell_comb \pc|out[10]~36 (
// Equation(s):
// \pc|out[10]~36_combout  = (\control|WideOr16~3_combout ) # ((!\control|WideOr10~2_combout  & ((!\control|WideOr11~1_combout ) # (!\control|WideOr11~0_combout ))))

	.dataa(\control|WideOr11~0_combout ),
	.datab(\control|WideOr11~1_combout ),
	.datac(\control|WideOr10~2_combout ),
	.datad(\control|WideOr16~3_combout ),
	.cin(gnd),
	.combout(\pc|out[10]~36_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out[10]~36 .lut_mask = 16'hFF07;
defparam \pc|out[10]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneii_lcell_comb \pc|out~16 (
// Equation(s):
// \pc|out~16_combout  = (\pc|out[10]~37_combout  & (((\Add1~12_combout ) # (\pc|out[10]~36_combout )))) # (!\pc|out[10]~37_combout  & (\PC_PLUS_ONE[6]~12_combout  & ((!\pc|out[10]~36_combout ))))

	.dataa(\PC_PLUS_ONE[6]~12_combout ),
	.datab(\pc|out[10]~37_combout ),
	.datac(\Add1~12_combout ),
	.datad(\pc|out[10]~36_combout ),
	.cin(gnd),
	.combout(\pc|out~16_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~16 .lut_mask = 16'hCCE2;
defparam \pc|out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneii_lcell_comb \pc|out~17 (
// Equation(s):
// \pc|out~17_combout  = (\pc|out~16_combout  & (((\pc|out[6]~_Duplicate_1_regout ) # (!\pc|out[10]~36_combout )))) # (!\pc|out~16_combout  & (\BUS[6]~62_combout  & ((\pc|out[10]~36_combout ))))

	.dataa(\BUS[6]~62_combout ),
	.datab(\pc|out~16_combout ),
	.datac(\pc|out[6]~_Duplicate_1_regout ),
	.datad(\pc|out[10]~36_combout ),
	.cin(gnd),
	.combout(\pc|out~17_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~17 .lut_mask = 16'hE2CC;
defparam \pc|out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N31
cycloneii_lcell_ff \pc|out[6]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\pc|out~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[6]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y10_N20
cycloneii_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = ((\ADDR1MUX[10]~10_combout  $ (\ADDR2MUX[15]~12_combout  $ (!\Add1~19 )))) # (GND)
// \Add1~21  = CARRY((\ADDR1MUX[10]~10_combout  & ((\ADDR2MUX[15]~12_combout ) # (!\Add1~19 ))) # (!\ADDR1MUX[10]~10_combout  & (\ADDR2MUX[15]~12_combout  & !\Add1~19 )))

	.dataa(\ADDR1MUX[10]~10_combout ),
	.datab(\ADDR2MUX[15]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'h698E;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cycloneii_lcell_comb \BUS[10]~75 (
// Equation(s):
// \BUS[10]~75_combout  = (\Add1~20_combout ) # (!\control|WideOr15~6_combout )

	.dataa(\control|WideOr15~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add1~20_combout ),
	.cin(gnd),
	.combout(\BUS[10]~75_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[10]~75 .lut_mask = 16'hFF55;
defparam \BUS[10]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneii_lcell_comb \control|Decoder5~0 (
// Equation(s):
// \control|Decoder5~0_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & !\control|stateReg|out[4]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|Decoder5~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Decoder5~0 .lut_mask = 16'h0303;
defparam \control|Decoder5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneii_lcell_comb \control|Decoder5~1 (
// Equation(s):
// \control|Decoder5~1_combout  = (\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|Decoder5~0_combout  & (!\control|stateReg|out[1]~_Duplicate_1_regout  & !\control|stateReg|out[2]~_Duplicate_1_regout )))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(\control|Decoder5~0_combout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|Decoder5~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Decoder5~1 .lut_mask = 16'h0008;
defparam \control|Decoder5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneii_lcell_comb \control|WideOr18~5 (
// Equation(s):
// \control|WideOr18~5_combout  = (!\control|stateReg|out[3]~_Duplicate_1_regout  & (!\control|stateReg|out[1]~_Duplicate_1_regout  & (\control|stateReg|out[0]~_Duplicate_1_regout  $ (\control|stateReg|out[2]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr18~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr18~5 .lut_mask = 16'h0104;
defparam \control|WideOr18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneii_lcell_comb \control|WideOr18~6 (
// Equation(s):
// \control|WideOr18~6_combout  = (\control|WideOr18~4_combout ) # ((\control|stateReg|out[4]~_Duplicate_1_regout  & (!\control|stateReg|out[5]~_Duplicate_1_regout  & \control|WideOr18~5_combout )))

	.dataa(\control|WideOr18~4_combout ),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datad(\control|WideOr18~5_combout ),
	.cin(gnd),
	.combout(\control|WideOr18~6_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr18~6 .lut_mask = 16'hAEAA;
defparam \control|WideOr18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N26
cycloneii_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!\ir|out[12]~_Duplicate_1_regout  & (!\ir|out[13]~_Duplicate_1_regout  & (!\ir|out[15]~_Duplicate_1_regout  & \ir|out[14]~_Duplicate_1_regout )))

	.dataa(\ir|out[12]~_Duplicate_1_regout ),
	.datab(\ir|out[13]~_Duplicate_1_regout ),
	.datac(\ir|out[15]~_Duplicate_1_regout ),
	.datad(\ir|out[14]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0100;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneii_lcell_comb \sel_DR[2]~2 (
// Equation(s):
// \sel_DR[2]~2_combout  = (\ir|out[11]~_Duplicate_1_regout ) # (\Equal2~0_combout )

	.dataa(vcc),
	.datab(\ir|out[11]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\sel_DR[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sel_DR[2]~2 .lut_mask = 16'hFFCC;
defparam \sel_DR[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneii_lcell_comb \ir|out~10 (
// Equation(s):
// \ir|out~10_combout  = (\KEY~combout [0] & \BUS[9]~74_combout )

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\BUS[9]~74_combout ),
	.cin(gnd),
	.combout(\ir|out~10_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~10 .lut_mask = 16'hAA00;
defparam \ir|out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneii_lcell_comb \control|Decoder6~0 (
// Equation(s):
// \control|Decoder6~0_combout  = (!\control|stateReg|out[3]~_Duplicate_1_regout  & !\control|stateReg|out[4]~_Duplicate_1_regout )

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|Decoder6~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Decoder6~0 .lut_mask = 16'h0055;
defparam \control|Decoder6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneii_lcell_comb \control|Decoder6~1 (
// Equation(s):
// \control|Decoder6~1_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & (\control|stateReg|out[1]~_Duplicate_1_regout  & (!\control|stateReg|out[2]~_Duplicate_1_regout  & \control|Decoder6~0_combout )))

	.dataa(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|Decoder6~0_combout ),
	.cin(gnd),
	.combout(\control|Decoder6~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Decoder6~1 .lut_mask = 16'h0400;
defparam \control|Decoder6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N0
cycloneii_lcell_comb \ir|out[7]~1 (
// Equation(s):
// \ir|out[7]~1_combout  = ((!\control|stateReg|out[0]~_Duplicate_1_regout  & \control|Decoder6~1_combout )) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\KEY~combout [0]),
	.datad(\control|Decoder6~1_combout ),
	.cin(gnd),
	.combout(\ir|out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out[7]~1 .lut_mask = 16'h3F0F;
defparam \ir|out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N25
cycloneii_lcell_ff \ir|out[9]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\ir|out~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[9]~_Duplicate_1_regout ));

// Location: LCCOMB_X19_Y14_N28
cycloneii_lcell_comb \sel_DR[0]~0 (
// Equation(s):
// \sel_DR[0]~0_combout  = (\ir|out[9]~_Duplicate_1_regout ) # (\Equal2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ir|out[9]~_Duplicate_1_regout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\sel_DR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_DR[0]~0 .lut_mask = 16'hFFF0;
defparam \sel_DR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneii_lcell_comb \REG|Equal0~0 (
// Equation(s):
// \REG|Equal0~0_combout  = (!\sel_DR[1]~1_combout  & (\control|WideOr18~6_combout  & (\sel_DR[2]~2_combout  & \sel_DR[0]~0_combout )))

	.dataa(\sel_DR[1]~1_combout ),
	.datab(\control|WideOr18~6_combout ),
	.datac(\sel_DR[2]~2_combout ),
	.datad(\sel_DR[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Equal0~0 .lut_mask = 16'h4000;
defparam \REG|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneii_lcell_comb \REG|create_regs[5].r|out[4]~0 (
// Equation(s):
// \REG|create_regs[5].r|out[4]~0_combout  = (\REG|Equal0~0_combout ) # (!\KEY~combout [0])

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\REG|Equal0~0_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[5].r|out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[5].r|out[4]~0 .lut_mask = 16'hFF55;
defparam \REG|create_regs[5].r|out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N9
cycloneii_lcell_ff \REG|create_regs[5].r|out[10] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [10]));

// Location: LCCOMB_X19_Y14_N30
cycloneii_lcell_comb \REG|Equal0~1 (
// Equation(s):
// \REG|Equal0~1_combout  = (\sel_DR[1]~1_combout  & (\control|WideOr18~6_combout  & (\sel_DR[2]~2_combout  & !\sel_DR[0]~0_combout )))

	.dataa(\sel_DR[1]~1_combout ),
	.datab(\control|WideOr18~6_combout ),
	.datac(\sel_DR[2]~2_combout ),
	.datad(\sel_DR[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Equal0~1 .lut_mask = 16'h0080;
defparam \REG|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneii_lcell_comb \REG|create_regs[6].r|out[4]~0 (
// Equation(s):
// \REG|create_regs[6].r|out[4]~0_combout  = (\REG|Equal0~1_combout ) # (!\KEY~combout [0])

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\REG|Equal0~1_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[6].r|out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[6].r|out[4]~0 .lut_mask = 16'hFF55;
defparam \REG|create_regs[6].r|out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N3
cycloneii_lcell_ff \REG|create_regs[6].r|out[10] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[6].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [10]));

// Location: LCCOMB_X21_Y12_N2
cycloneii_lcell_comb \REG|Mux5~0 (
// Equation(s):
// \REG|Mux5~0_combout  = (\sel_SR1[1]~1_combout  & (((\REG|create_regs[6].r|out [10]) # (\sel_SR1[0]~0_combout )))) # (!\sel_SR1[1]~1_combout  & (\REG|create_regs[4].r|out [10] & ((!\sel_SR1[0]~0_combout ))))

	.dataa(\REG|create_regs[4].r|out [10]),
	.datab(\sel_SR1[1]~1_combout ),
	.datac(\REG|create_regs[6].r|out [10]),
	.datad(\sel_SR1[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux5~0 .lut_mask = 16'hCCE2;
defparam \REG|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneii_lcell_comb \REG|Mux5~1 (
// Equation(s):
// \REG|Mux5~1_combout  = (\sel_SR1[0]~0_combout  & ((\REG|Mux5~0_combout  & (\REG|create_regs[7].r|out [10])) # (!\REG|Mux5~0_combout  & ((\REG|create_regs[5].r|out [10]))))) # (!\sel_SR1[0]~0_combout  & (((\REG|Mux5~0_combout ))))

	.dataa(\REG|create_regs[7].r|out [10]),
	.datab(\sel_SR1[0]~0_combout ),
	.datac(\REG|create_regs[5].r|out [10]),
	.datad(\REG|Mux5~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux5~1 .lut_mask = 16'hBBC0;
defparam \REG|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneii_lcell_comb \REG|create_regs[2].r|out[10]~feeder (
// Equation(s):
// \REG|create_regs[2].r|out[10]~feeder_combout  = \ir|out~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~11_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[2].r|out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[2].r|out[10]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[2].r|out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneii_lcell_comb \REG|Equal0~4 (
// Equation(s):
// \REG|Equal0~4_combout  = (\sel_DR[1]~1_combout  & (\control|WideOr18~6_combout  & (!\sel_DR[2]~2_combout  & !\sel_DR[0]~0_combout )))

	.dataa(\sel_DR[1]~1_combout ),
	.datab(\control|WideOr18~6_combout ),
	.datac(\sel_DR[2]~2_combout ),
	.datad(\sel_DR[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Equal0~4 .lut_mask = 16'h0008;
defparam \REG|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneii_lcell_comb \REG|create_regs[2].r|out[10]~0 (
// Equation(s):
// \REG|create_regs[2].r|out[10]~0_combout  = (\REG|Equal0~4_combout ) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\REG|Equal0~4_combout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\REG|create_regs[2].r|out[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[2].r|out[10]~0 .lut_mask = 16'hF0FF;
defparam \REG|create_regs[2].r|out[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N23
cycloneii_lcell_ff \REG|create_regs[2].r|out[10] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[2].r|out[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[2].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [10]));

// Location: LCCOMB_X24_Y13_N4
cycloneii_lcell_comb \REG|create_regs[1].r|out[10]~feeder (
// Equation(s):
// \REG|create_regs[1].r|out[10]~feeder_combout  = \ir|out~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~11_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[1].r|out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[1].r|out[10]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[1].r|out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneii_lcell_comb \REG|Equal0~5 (
// Equation(s):
// \REG|Equal0~5_combout  = (!\sel_DR[1]~1_combout  & (\control|WideOr18~6_combout  & (!\sel_DR[2]~2_combout  & \sel_DR[0]~0_combout )))

	.dataa(\sel_DR[1]~1_combout ),
	.datab(\control|WideOr18~6_combout ),
	.datac(\sel_DR[2]~2_combout ),
	.datad(\sel_DR[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Equal0~5 .lut_mask = 16'h0400;
defparam \REG|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneii_lcell_comb \REG|create_regs[1].r|out[6]~0 (
// Equation(s):
// \REG|create_regs[1].r|out[6]~0_combout  = (\REG|Equal0~5_combout ) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(vcc),
	.datad(\REG|Equal0~5_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[1].r|out[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[1].r|out[6]~0 .lut_mask = 16'hFF33;
defparam \REG|create_regs[1].r|out[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N5
cycloneii_lcell_ff \REG|create_regs[1].r|out[10] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[1].r|out[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[1].r|out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [10]));

// Location: LCCOMB_X24_Y13_N6
cycloneii_lcell_comb \REG|Mux5~2 (
// Equation(s):
// \REG|Mux5~2_combout  = (\sel_SR1[0]~0_combout  & (((\REG|create_regs[1].r|out [10]) # (\sel_SR1[1]~1_combout )))) # (!\sel_SR1[0]~0_combout  & (\REG|create_regs[0].r|out [10] & ((!\sel_SR1[1]~1_combout ))))

	.dataa(\REG|create_regs[0].r|out [10]),
	.datab(\REG|create_regs[1].r|out [10]),
	.datac(\sel_SR1[0]~0_combout ),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux5~2 .lut_mask = 16'hF0CA;
defparam \REG|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneii_lcell_comb \REG|Mux5~3 (
// Equation(s):
// \REG|Mux5~3_combout  = (\sel_SR1[1]~1_combout  & ((\REG|Mux5~2_combout  & (\REG|create_regs[3].r|out [10])) # (!\REG|Mux5~2_combout  & ((\REG|create_regs[2].r|out [10]))))) # (!\sel_SR1[1]~1_combout  & (((\REG|Mux5~2_combout ))))

	.dataa(\REG|create_regs[3].r|out [10]),
	.datab(\REG|create_regs[2].r|out [10]),
	.datac(\sel_SR1[1]~1_combout ),
	.datad(\REG|Mux5~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux5~3 .lut_mask = 16'hAFC0;
defparam \REG|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneii_lcell_comb \REG|Mux5~4 (
// Equation(s):
// \REG|Mux5~4_combout  = (\sel_SR1[2]~2_combout  & (\REG|Mux5~1_combout )) # (!\sel_SR1[2]~2_combout  & ((\REG|Mux5~3_combout )))

	.dataa(vcc),
	.datab(\sel_SR1[2]~2_combout ),
	.datac(\REG|Mux5~1_combout ),
	.datad(\REG|Mux5~3_combout ),
	.cin(gnd),
	.combout(\REG|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux5~4 .lut_mask = 16'hF3C0;
defparam \REG|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N20
cycloneii_lcell_comb \control|WideOr20~0 (
// Equation(s):
// \control|WideOr20~0_combout  = (\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|stateReg|out[1]~_Duplicate_1_regout  & (\control|stateReg|out[0]~_Duplicate_1_regout  $ (\control|stateReg|out[2]~_Duplicate_1_regout )))) # 
// (!\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|stateReg|out[0]~_Duplicate_1_regout  & (!\control|stateReg|out[2]~_Duplicate_1_regout  & !\control|stateReg|out[1]~_Duplicate_1_regout )))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr20~0 .lut_mask = 16'h2804;
defparam \control|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneii_lcell_comb \control|WideOr20~1 (
// Equation(s):
// \control|WideOr20~1_combout  = (\control|stateReg|out[1]~_Duplicate_1_regout  & ((\control|stateReg|out[0]~_Duplicate_1_regout  $ (!\control|stateReg|out[2]~_Duplicate_1_regout )))) # (!\control|stateReg|out[1]~_Duplicate_1_regout  & 
// ((\control|stateReg|out[2]~_Duplicate_1_regout ) # (\control|stateReg|out[3]~_Duplicate_1_regout  $ (\control|stateReg|out[0]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr20~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr20~1 .lut_mask = 16'hCF36;
defparam \control|WideOr20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N14
cycloneii_lcell_comb \control|WideOr20~2 (
// Equation(s):
// \control|WideOr20~2_combout  = (\control|stateReg|out[5]~_Duplicate_1_regout ) # ((\control|stateReg|out[4]~_Duplicate_1_regout  & ((\control|WideOr20~1_combout ))) # (!\control|stateReg|out[4]~_Duplicate_1_regout  & (!\control|WideOr20~0_combout )))

	.dataa(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|WideOr20~0_combout ),
	.datad(\control|WideOr20~1_combout ),
	.cin(gnd),
	.combout(\control|WideOr20~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr20~2 .lut_mask = 16'hEFCD;
defparam \control|WideOr20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N4
cycloneii_lcell_comb \control|WideOr24~5 (
// Equation(s):
// \control|WideOr24~5_combout  = (\control|stateReg|out[1]~_Duplicate_1_regout  & (\control|stateReg|out[0]~_Duplicate_1_regout )) # (!\control|stateReg|out[1]~_Duplicate_1_regout  & ((!\control|stateReg|out[0]~_Duplicate_1_regout )))

	.dataa(vcc),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr24~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr24~5 .lut_mask = 16'hC0CF;
defparam \control|WideOr24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneii_lcell_comb \control|WideOr24~7 (
// Equation(s):
// \control|WideOr24~7_combout  = (\control|stateReg|out[0]~_Duplicate_1_regout  & !\control|stateReg|out[1]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr24~7_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr24~7 .lut_mask = 16'h00CC;
defparam \control|WideOr24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N30
cycloneii_lcell_comb \control|WideOr24~8 (
// Equation(s):
// \control|WideOr24~8_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & (!\control|WideOr24~5_combout )) # (!\control|stateReg|out[2]~_Duplicate_1_regout  & ((!\control|WideOr24~7_combout )))

	.dataa(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|WideOr24~5_combout ),
	.datad(\control|WideOr24~7_combout ),
	.cin(gnd),
	.combout(\control|WideOr24~8_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr24~8 .lut_mask = 16'h0A5F;
defparam \control|WideOr24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneii_lcell_comb \control|WideOr24~0 (
// Equation(s):
// \control|WideOr24~0_combout  = (\control|stateReg|out[0]~_Duplicate_1_regout  & \control|stateReg|out[1]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr24~0 .lut_mask = 16'hCC00;
defparam \control|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N26
cycloneii_lcell_comb \control|WideOr24~6 (
// Equation(s):
// \control|WideOr24~6_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & (!\control|WideOr24~0_combout )) # (!\control|stateReg|out[2]~_Duplicate_1_regout  & ((!\control|WideOr24~5_combout )))

	.dataa(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|WideOr24~0_combout ),
	.datad(\control|WideOr24~5_combout ),
	.cin(gnd),
	.combout(\control|WideOr24~6_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr24~6 .lut_mask = 16'h0A5F;
defparam \control|WideOr24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneii_lcell_comb \control|WideOr24~9 (
// Equation(s):
// \control|WideOr24~9_combout  = (\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|WideOr24~8_combout )) # (!\control|stateReg|out[3]~_Duplicate_1_regout  & ((\control|WideOr24~6_combout )))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|WideOr24~8_combout ),
	.datad(\control|WideOr24~6_combout ),
	.cin(gnd),
	.combout(\control|WideOr24~9_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr24~9 .lut_mask = 16'hF5A0;
defparam \control|WideOr24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneii_lcell_comb \control|WideOr24~1 (
// Equation(s):
// \control|WideOr24~1_combout  = (!\control|stateReg|out[1]~_Duplicate_1_regout  & (!\control|stateReg|out[2]~_Duplicate_1_regout  & \control|stateReg|out[0]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr24~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr24~1 .lut_mask = 16'h0300;
defparam \control|WideOr24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneii_lcell_comb \control|WideOr24~2 (
// Equation(s):
// \control|WideOr24~2_combout  = (\control|stateReg|out[0]~_Duplicate_1_regout ) # (!\control|stateReg|out[1]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr24~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr24~2 .lut_mask = 16'hCCFF;
defparam \control|WideOr24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N16
cycloneii_lcell_comb \control|WideOr24~3 (
// Equation(s):
// \control|WideOr24~3_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & ((\control|WideOr24~2_combout ))) # (!\control|stateReg|out[2]~_Duplicate_1_regout  & (!\control|WideOr24~0_combout ))

	.dataa(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|WideOr24~0_combout ),
	.datad(\control|WideOr24~2_combout ),
	.cin(gnd),
	.combout(\control|WideOr24~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr24~3 .lut_mask = 16'hAF05;
defparam \control|WideOr24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneii_lcell_comb \control|WideOr24~4 (
// Equation(s):
// \control|WideOr24~4_combout  = (\control|stateReg|out[3]~_Duplicate_1_regout  & ((\control|WideOr24~3_combout ))) # (!\control|stateReg|out[3]~_Duplicate_1_regout  & (!\control|WideOr24~1_combout ))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(\control|WideOr24~1_combout ),
	.datac(vcc),
	.datad(\control|WideOr24~3_combout ),
	.cin(gnd),
	.combout(\control|WideOr24~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr24~4 .lut_mask = 16'hBB11;
defparam \control|WideOr24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneii_lcell_comb \control|WideOr24~10 (
// Equation(s):
// \control|WideOr24~10_combout  = (\control|stateReg|out[4]~_Duplicate_1_regout  & (!\control|WideOr24~9_combout )) # (!\control|stateReg|out[4]~_Duplicate_1_regout  & ((!\control|WideOr24~4_combout )))

	.dataa(vcc),
	.datab(\control|WideOr24~9_combout ),
	.datac(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datad(\control|WideOr24~4_combout ),
	.cin(gnd),
	.combout(\control|WideOr24~10_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr24~10 .lut_mask = 16'h303F;
defparam \control|WideOr24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneii_lcell_comb \control|WideOr24 (
// Equation(s):
// \control|WideOr24~combout  = LCELL((\control|WideOr24~10_combout  & !\control|stateReg|out[5]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|WideOr24~10_combout ),
	.datad(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr24~combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr24 .lut_mask = 16'h00F0;
defparam \control|WideOr24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneii_lcell_comb \BUS[4]~54 (
// Equation(s):
// \BUS[4]~54_combout  = (\BUS[4]~53_combout ) # (!\BUS[0]~37_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\BUS[4]~53_combout ),
	.datad(\BUS[0]~37_combout ),
	.cin(gnd),
	.combout(\BUS[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[4]~54 .lut_mask = 16'hF0FF;
defparam \BUS[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N22
cycloneii_lcell_comb \mar|out~4 (
// Equation(s):
// \mar|out~4_combout  = (\KEY~combout [0] & ((\control|WideOr19~1_combout  & (\mar|out[4]~_Duplicate_1_regout )) # (!\control|WideOr19~1_combout  & ((\BUS[4]~54_combout )))))

	.dataa(\control|WideOr19~1_combout ),
	.datab(\KEY~combout [0]),
	.datac(\mar|out[4]~_Duplicate_1_regout ),
	.datad(\BUS[4]~54_combout ),
	.cin(gnd),
	.combout(\mar|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out~4 .lut_mask = 16'hC480;
defparam \mar|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N16
cycloneii_lcell_comb \mar|out[4]~_Duplicate_1feeder (
// Equation(s):
// \mar|out[4]~_Duplicate_1feeder_combout  = \mar|out~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mar|out~4_combout ),
	.cin(gnd),
	.combout(\mar|out[4]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out[4]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mar|out[4]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y24_N17
cycloneii_lcell_ff \mar|out[4]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mar|out[4]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mar|out[4]~_Duplicate_1_regout ));

// Location: LCCOMB_X19_Y13_N26
cycloneii_lcell_comb \control|WideOr19~0 (
// Equation(s):
// \control|WideOr19~0_combout  = (\control|stateReg|out[4]~_Duplicate_1_regout  & (!\control|stateReg|out[1]~_Duplicate_1_regout  & ((\control|stateReg|out[2]~_Duplicate_1_regout ) # (!\control|stateReg|out[3]~_Duplicate_1_regout )))) # 
// (!\control|stateReg|out[4]~_Duplicate_1_regout  & (\control|stateReg|out[3]~_Duplicate_1_regout  $ (((\control|stateReg|out[1]~_Duplicate_1_regout  & !\control|stateReg|out[2]~_Duplicate_1_regout )))))

	.dataa(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr19~0 .lut_mask = 16'h7416;
defparam \control|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneii_lcell_comb \control|WideOr19~1 (
// Equation(s):
// \control|WideOr19~1_combout  = (\control|stateReg|out[5]~_Duplicate_1_regout ) # ((\control|stateReg|out[2]~_Duplicate_1_regout  & ((!\control|stateReg|out[0]~_Duplicate_1_regout ) # (!\control|WideOr19~0_combout ))) # 
// (!\control|stateReg|out[2]~_Duplicate_1_regout  & ((\control|WideOr19~0_combout ) # (\control|stateReg|out[0]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datab(\control|WideOr19~0_combout ),
	.datac(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr19~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr19~1 .lut_mask = 16'hF7FE;
defparam \control|WideOr19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneii_lcell_comb \control|WideOr14~1 (
// Equation(s):
// \control|WideOr14~1_combout  = (\control|stateReg|out[0]~_Duplicate_1_regout  & (((!\control|stateReg|out[1]~_Duplicate_1_regout  & \control|stateReg|out[2]~_Duplicate_1_regout )))) # (!\control|stateReg|out[0]~_Duplicate_1_regout  & 
// (\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|stateReg|out[1]~_Duplicate_1_regout  & !\control|stateReg|out[2]~_Duplicate_1_regout )))

	.dataa(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr14~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr14~1 .lut_mask = 16'h0A40;
defparam \control|WideOr14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneii_lcell_comb \control|WideOr13~1 (
// Equation(s):
// \control|WideOr13~1_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & ((\control|stateReg|out[4]~_Duplicate_1_regout  & (\control|WideOr13~0_combout )) # (!\control|stateReg|out[4]~_Duplicate_1_regout  & ((\control|WideOr14~1_combout )))))

	.dataa(\control|WideOr13~0_combout ),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datad(\control|WideOr14~1_combout ),
	.cin(gnd),
	.combout(\control|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr13~1 .lut_mask = 16'h2320;
defparam \control|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneii_lcell_comb \control|WideOr13~3 (
// Equation(s):
// \control|WideOr13~3_combout  = (\control|WideOr13~1_combout ) # ((!\control|WideOr13~2_combout  & (\control|stateReg|out[5]~_Duplicate_1_regout  & !\control|stateReg|out[4]~_Duplicate_1_regout )))

	.dataa(\control|WideOr13~2_combout ),
	.datab(\control|WideOr13~1_combout ),
	.datac(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr13~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr13~3 .lut_mask = 16'hCCDC;
defparam \control|WideOr13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneii_lcell_comb \control|WideOr12~0 (
// Equation(s):
// \control|WideOr12~0_combout  = (\control|stateReg|out[0]~_Duplicate_1_regout  & (\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|stateReg|out[2]~_Duplicate_1_regout  $ (\control|stateReg|out[1]~_Duplicate_1_regout )))) # 
// (!\control|stateReg|out[0]~_Duplicate_1_regout  & (\control|stateReg|out[1]~_Duplicate_1_regout  & ((\control|stateReg|out[2]~_Duplicate_1_regout ) # (!\control|stateReg|out[3]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr12~0 .lut_mask = 16'h5980;
defparam \control|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneii_lcell_comb \control|WideOr15~2 (
// Equation(s):
// \control|WideOr15~2_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & \control|stateReg|out[4]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr15~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr15~2 .lut_mask = 16'h3300;
defparam \control|WideOr15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneii_lcell_comb \control|WideOr12~1 (
// Equation(s):
// \control|WideOr12~1_combout  = (\control|stateReg|out[0]~_Duplicate_1_regout  & ((\control|WideOr14~3_combout ) # ((\control|WideOr12~0_combout  & \control|WideOr15~2_combout )))) # (!\control|stateReg|out[0]~_Duplicate_1_regout  & 
// (\control|WideOr12~0_combout  & (\control|WideOr15~2_combout )))

	.dataa(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datab(\control|WideOr12~0_combout ),
	.datac(\control|WideOr15~2_combout ),
	.datad(\control|WideOr14~3_combout ),
	.cin(gnd),
	.combout(\control|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr12~1 .lut_mask = 16'hEAC0;
defparam \control|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneii_lcell_comb \ADDR2MUX[1]~1 (
// Equation(s):
// \ADDR2MUX[1]~1_combout  = (\ir|out[1]~_Duplicate_1_regout  & ((!\control|WideOr12~1_combout ) # (!\control|WideOr13~3_combout )))

	.dataa(\ir|out[1]~_Duplicate_1_regout ),
	.datab(\control|WideOr13~3_combout ),
	.datac(vcc),
	.datad(\control|WideOr12~1_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[1]~1 .lut_mask = 16'h22AA;
defparam \ADDR2MUX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneii_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\ADDR2MUX[0]~0_combout  & (\ADDR1MUX[0]~0_combout  $ (VCC))) # (!\ADDR2MUX[0]~0_combout  & (\ADDR1MUX[0]~0_combout  & VCC))
// \Add1~1  = CARRY((\ADDR2MUX[0]~0_combout  & \ADDR1MUX[0]~0_combout ))

	.dataa(\ADDR2MUX[0]~0_combout ),
	.datab(\ADDR1MUX[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneii_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\ADDR1MUX[1]~1_combout  & ((\ADDR2MUX[1]~1_combout  & (\Add1~1  & VCC)) # (!\ADDR2MUX[1]~1_combout  & (!\Add1~1 )))) # (!\ADDR1MUX[1]~1_combout  & ((\ADDR2MUX[1]~1_combout  & (!\Add1~1 )) # (!\ADDR2MUX[1]~1_combout  & ((\Add1~1 ) # 
// (GND)))))
// \Add1~3  = CARRY((\ADDR1MUX[1]~1_combout  & (!\ADDR2MUX[1]~1_combout  & !\Add1~1 )) # (!\ADDR1MUX[1]~1_combout  & ((!\Add1~1 ) # (!\ADDR2MUX[1]~1_combout ))))

	.dataa(\ADDR1MUX[1]~1_combout ),
	.datab(\ADDR2MUX[1]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h9617;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N0
cycloneii_lcell_comb \PC_PLUS_ONE[0]~0 (
// Equation(s):
// \PC_PLUS_ONE[0]~0_combout  = \pc|out[0]~_Duplicate_1_regout  $ (VCC)
// \PC_PLUS_ONE[0]~1  = CARRY(\pc|out[0]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(\pc|out[0]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC_PLUS_ONE[0]~0_combout ),
	.cout(\PC_PLUS_ONE[0]~1 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[0]~0 .lut_mask = 16'h33CC;
defparam \PC_PLUS_ONE[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
cycloneii_lcell_comb \PC_PLUS_ONE[1]~2 (
// Equation(s):
// \PC_PLUS_ONE[1]~2_combout  = (\pc|out[1]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[0]~1 )) # (!\pc|out[1]~_Duplicate_1_regout  & ((\PC_PLUS_ONE[0]~1 ) # (GND)))
// \PC_PLUS_ONE[1]~3  = CARRY((!\PC_PLUS_ONE[0]~1 ) # (!\pc|out[1]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\pc|out[1]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[0]~1 ),
	.combout(\PC_PLUS_ONE[1]~2_combout ),
	.cout(\PC_PLUS_ONE[1]~3 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[1]~2 .lut_mask = 16'h3C3F;
defparam \PC_PLUS_ONE[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneii_lcell_comb \pc|out~6 (
// Equation(s):
// \pc|out~6_combout  = (\pc|out[10]~36_combout  & (((\pc|out[10]~37_combout ) # (\BUS[1]~42_combout )))) # (!\pc|out[10]~36_combout  & (\PC_PLUS_ONE[1]~2_combout  & (!\pc|out[10]~37_combout )))

	.dataa(\pc|out[10]~36_combout ),
	.datab(\PC_PLUS_ONE[1]~2_combout ),
	.datac(\pc|out[10]~37_combout ),
	.datad(\BUS[1]~42_combout ),
	.cin(gnd),
	.combout(\pc|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~6 .lut_mask = 16'hAEA4;
defparam \pc|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneii_lcell_comb \pc|out~7 (
// Equation(s):
// \pc|out~7_combout  = (\pc|out[10]~37_combout  & ((\pc|out~6_combout  & (\pc|out[1]~_Duplicate_1_regout )) # (!\pc|out~6_combout  & ((\Add1~2_combout ))))) # (!\pc|out[10]~37_combout  & (((\pc|out~6_combout ))))

	.dataa(\pc|out[1]~_Duplicate_1_regout ),
	.datab(\Add1~2_combout ),
	.datac(\pc|out[10]~37_combout ),
	.datad(\pc|out~6_combout ),
	.cin(gnd),
	.combout(\pc|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~7 .lut_mask = 16'hAFC0;
defparam \pc|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N17
cycloneii_lcell_ff \pc|out[1]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc|out~7_combout ),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[1]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y11_N12
cycloneii_lcell_comb \control|drALU~0 (
// Equation(s):
// \control|drALU~0_combout  = (!\control|stateReg|out[4]~_Duplicate_1_regout  & ((\control|stateReg|out[2]~_Duplicate_1_regout  & (!\control|stateReg|out[3]~_Duplicate_1_regout  & \control|stateReg|out[1]~_Duplicate_1_regout )) # 
// (!\control|stateReg|out[2]~_Duplicate_1_regout  & (\control|stateReg|out[3]~_Duplicate_1_regout  & !\control|stateReg|out[1]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|drALU~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|drALU~0 .lut_mask = 16'h0210;
defparam \control|drALU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
cycloneii_lcell_comb \control|drALU~1 (
// Equation(s):
// \control|drALU~1_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & \control|drALU~0_combout )

	.dataa(vcc),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\control|drALU~0_combout ),
	.cin(gnd),
	.combout(\control|drALU~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|drALU~1 .lut_mask = 16'h3300;
defparam \control|drALU~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneii_lcell_comb \ir|out~2 (
// Equation(s):
// \ir|out~2_combout  = (\KEY~combout [0] & ((\BUS[1]~41_combout ) # (!\BUS[0]~37_combout )))

	.dataa(\KEY~combout [0]),
	.datab(\BUS[0]~37_combout ),
	.datac(vcc),
	.datad(\BUS[1]~41_combout ),
	.cin(gnd),
	.combout(\ir|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~2 .lut_mask = 16'hAA22;
defparam \ir|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneii_lcell_comb \REG|create_regs[7].r|out[1]~feeder (
// Equation(s):
// \REG|create_regs[7].r|out[1]~feeder_combout  = \ir|out~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~2_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[7].r|out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[7].r|out[1]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[7].r|out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneii_lcell_comb \REG|Equal0~3 (
// Equation(s):
// \REG|Equal0~3_combout  = (\sel_DR[1]~1_combout  & (\control|WideOr18~6_combout  & (\sel_DR[2]~2_combout  & \sel_DR[0]~0_combout )))

	.dataa(\sel_DR[1]~1_combout ),
	.datab(\control|WideOr18~6_combout ),
	.datac(\sel_DR[2]~2_combout ),
	.datad(\sel_DR[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Equal0~3 .lut_mask = 16'h8000;
defparam \REG|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneii_lcell_comb \REG|create_regs[7].r|out[9]~0 (
// Equation(s):
// \REG|create_regs[7].r|out[9]~0_combout  = (\REG|Equal0~3_combout ) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\REG|Equal0~3_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[7].r|out[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[7].r|out[9]~0 .lut_mask = 16'hFF0F;
defparam \REG|create_regs[7].r|out[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N7
cycloneii_lcell_ff \REG|create_regs[7].r|out[1] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[7].r|out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[7].r|out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [1]));

// Location: LCCOMB_X23_Y14_N28
cycloneii_lcell_comb \REG|create_regs[6].r|out[1]~feeder (
// Equation(s):
// \REG|create_regs[6].r|out[1]~feeder_combout  = \ir|out~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~2_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[6].r|out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[6].r|out[1]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[6].r|out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N29
cycloneii_lcell_ff \REG|create_regs[6].r|out[1] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[6].r|out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[6].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [1]));

// Location: LCCOMB_X23_Y14_N18
cycloneii_lcell_comb \REG|Mux14~0 (
// Equation(s):
// \REG|Mux14~0_combout  = (\sel_SR1[1]~1_combout  & (((\REG|create_regs[6].r|out [1]) # (\sel_SR1[0]~0_combout )))) # (!\sel_SR1[1]~1_combout  & (\REG|create_regs[4].r|out [1] & ((!\sel_SR1[0]~0_combout ))))

	.dataa(\REG|create_regs[4].r|out [1]),
	.datab(\REG|create_regs[6].r|out [1]),
	.datac(\sel_SR1[1]~1_combout ),
	.datad(\sel_SR1[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux14~0 .lut_mask = 16'hF0CA;
defparam \REG|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneii_lcell_comb \REG|Mux14~1 (
// Equation(s):
// \REG|Mux14~1_combout  = (\sel_SR1[0]~0_combout  & ((\REG|Mux14~0_combout  & ((\REG|create_regs[7].r|out [1]))) # (!\REG|Mux14~0_combout  & (\REG|create_regs[5].r|out [1])))) # (!\sel_SR1[0]~0_combout  & (((\REG|Mux14~0_combout ))))

	.dataa(\REG|create_regs[5].r|out [1]),
	.datab(\REG|create_regs[7].r|out [1]),
	.datac(\sel_SR1[0]~0_combout ),
	.datad(\REG|Mux14~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux14~1 .lut_mask = 16'hCFA0;
defparam \REG|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N9
cycloneii_lcell_ff \REG|create_regs[2].r|out[1] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [1]));

// Location: LCCOMB_X19_Y14_N18
cycloneii_lcell_comb \REG|Equal0~6 (
// Equation(s):
// \REG|Equal0~6_combout  = (!\sel_DR[1]~1_combout  & (\control|WideOr18~6_combout  & (!\sel_DR[2]~2_combout  & !\sel_DR[0]~0_combout )))

	.dataa(\sel_DR[1]~1_combout ),
	.datab(\control|WideOr18~6_combout ),
	.datac(\sel_DR[2]~2_combout ),
	.datad(\sel_DR[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Equal0~6 .lut_mask = 16'h0004;
defparam \REG|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneii_lcell_comb \REG|create_regs[0].r|out[4]~0 (
// Equation(s):
// \REG|create_regs[0].r|out[4]~0_combout  = (\REG|Equal0~6_combout ) # (!\KEY~combout [0])

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\REG|Equal0~6_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[0].r|out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[0].r|out[4]~0 .lut_mask = 16'hFF55;
defparam \REG|create_regs[0].r|out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N25
cycloneii_lcell_ff \REG|create_regs[0].r|out[1] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [1]));

// Location: LCFF_X23_Y13_N19
cycloneii_lcell_ff \REG|create_regs[1].r|out[1] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[1].r|out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [1]));

// Location: LCCOMB_X23_Y13_N18
cycloneii_lcell_comb \REG|Mux14~2 (
// Equation(s):
// \REG|Mux14~2_combout  = (\sel_SR1[0]~0_combout  & (((\REG|create_regs[1].r|out [1]) # (\sel_SR1[1]~1_combout )))) # (!\sel_SR1[0]~0_combout  & (\REG|create_regs[0].r|out [1] & ((!\sel_SR1[1]~1_combout ))))

	.dataa(\sel_SR1[0]~0_combout ),
	.datab(\REG|create_regs[0].r|out [1]),
	.datac(\REG|create_regs[1].r|out [1]),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux14~2 .lut_mask = 16'hAAE4;
defparam \REG|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneii_lcell_comb \REG|Mux14~3 (
// Equation(s):
// \REG|Mux14~3_combout  = (\sel_SR1[1]~1_combout  & ((\REG|Mux14~2_combout  & (\REG|create_regs[3].r|out [1])) # (!\REG|Mux14~2_combout  & ((\REG|create_regs[2].r|out [1]))))) # (!\sel_SR1[1]~1_combout  & (((\REG|Mux14~2_combout ))))

	.dataa(\REG|create_regs[3].r|out [1]),
	.datab(\sel_SR1[1]~1_combout ),
	.datac(\REG|create_regs[2].r|out [1]),
	.datad(\REG|Mux14~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux14~3 .lut_mask = 16'hBBC0;
defparam \REG|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneii_lcell_comb \REG|Mux14~4 (
// Equation(s):
// \REG|Mux14~4_combout  = (\sel_SR1[2]~2_combout  & (\REG|Mux14~1_combout )) # (!\sel_SR1[2]~2_combout  & ((\REG|Mux14~3_combout )))

	.dataa(vcc),
	.datab(\sel_SR1[2]~2_combout ),
	.datac(\REG|Mux14~1_combout ),
	.datad(\REG|Mux14~3_combout ),
	.cin(gnd),
	.combout(\REG|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux14~4 .lut_mask = 16'hF3C0;
defparam \REG|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneii_lcell_comb \ADDR1MUX[2]~2 (
// Equation(s):
// \ADDR1MUX[2]~2_combout  = (\control|WideOr14~4_combout  & (\pc|out[2]~_Duplicate_1_regout )) # (!\control|WideOr14~4_combout  & ((\REG|Mux13~4_combout )))

	.dataa(\pc|out[2]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|WideOr14~4_combout ),
	.datad(\REG|Mux13~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[2]~2 .lut_mask = 16'hAFA0;
defparam \ADDR1MUX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneii_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = ((\ADDR2MUX[2]~2_combout  $ (\ADDR1MUX[2]~2_combout  $ (!\Add1~3 )))) # (GND)
// \Add1~5  = CARRY((\ADDR2MUX[2]~2_combout  & ((\ADDR1MUX[2]~2_combout ) # (!\Add1~3 ))) # (!\ADDR2MUX[2]~2_combout  & (\ADDR1MUX[2]~2_combout  & !\Add1~3 )))

	.dataa(\ADDR2MUX[2]~2_combout ),
	.datab(\ADDR1MUX[2]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h698E;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneii_lcell_comb \BUS[2]~43 (
// Equation(s):
// \BUS[2]~43_combout  = (\Add1~4_combout ) # (!\control|WideOr15~6_combout )

	.dataa(vcc),
	.datab(\control|WideOr15~6_combout ),
	.datac(vcc),
	.datad(\Add1~4_combout ),
	.cin(gnd),
	.combout(\BUS[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[2]~43 .lut_mask = 16'hFF33;
defparam \BUS[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneii_lcell_comb \ir|out[2]~_Duplicate_1feeder (
// Equation(s):
// \ir|out[2]~_Duplicate_1feeder_combout  = \ir|out~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~3_combout ),
	.cin(gnd),
	.combout(\ir|out[2]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out[2]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \ir|out[2]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y11_N1
cycloneii_lcell_ff \ir|out[2]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\ir|out[2]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[2]~_Duplicate_1_regout ));

// Location: LCCOMB_X9_Y12_N6
cycloneii_lcell_comb \ir|out~0 (
// Equation(s):
// \ir|out~0_combout  = (\KEY~combout [0] & ((\BUS[0]~36_combout ) # (!\BUS[0]~37_combout )))

	.dataa(vcc),
	.datab(\BUS[0]~37_combout ),
	.datac(\KEY~combout [0]),
	.datad(\BUS[0]~36_combout ),
	.cin(gnd),
	.combout(\ir|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~0 .lut_mask = 16'hF030;
defparam \ir|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N13
cycloneii_lcell_ff \ir|out[0]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[0]~_Duplicate_1_regout ));

// Location: LCCOMB_X18_Y12_N0
cycloneii_lcell_comb \REG|create_regs[5].r|out[2]~feeder (
// Equation(s):
// \REG|create_regs[5].r|out[2]~feeder_combout  = \ir|out~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~3_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[5].r|out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[5].r|out[2]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[5].r|out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y12_N1
cycloneii_lcell_ff \REG|create_regs[5].r|out[2] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[5].r|out[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[5].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [2]));

// Location: LCCOMB_X19_Y14_N14
cycloneii_lcell_comb \REG|Equal0~2 (
// Equation(s):
// \REG|Equal0~2_combout  = (!\sel_DR[1]~1_combout  & (\control|WideOr18~6_combout  & (\sel_DR[2]~2_combout  & !\sel_DR[0]~0_combout )))

	.dataa(\sel_DR[1]~1_combout ),
	.datab(\control|WideOr18~6_combout ),
	.datac(\sel_DR[2]~2_combout ),
	.datad(\sel_DR[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Equal0~2 .lut_mask = 16'h0040;
defparam \REG|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneii_lcell_comb \REG|create_regs[4].r|out[3]~0 (
// Equation(s):
// \REG|create_regs[4].r|out[3]~0_combout  = (\REG|Equal0~2_combout ) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\REG|Equal0~2_combout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\REG|create_regs[4].r|out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[4].r|out[3]~0 .lut_mask = 16'hF0FF;
defparam \REG|create_regs[4].r|out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N29
cycloneii_lcell_ff \REG|create_regs[4].r|out[2] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [2]));

// Location: LCFF_X23_Y12_N15
cycloneii_lcell_ff \ir|out[1]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[1]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y13_N14
cycloneii_lcell_comb \REG|create_regs[6].r|out[2]~feeder (
// Equation(s):
// \REG|create_regs[6].r|out[2]~feeder_combout  = \ir|out~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~3_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[6].r|out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[6].r|out[2]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[6].r|out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N15
cycloneii_lcell_ff \REG|create_regs[6].r|out[2] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[6].r|out[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[6].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [2]));

// Location: LCCOMB_X20_Y10_N12
cycloneii_lcell_comb \SR2MUX[2]~12 (
// Equation(s):
// \SR2MUX[2]~12_combout  = (\ir|out[0]~_Duplicate_1_regout  & (((\ir|out[1]~_Duplicate_1_regout )))) # (!\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout  & ((\REG|create_regs[6].r|out [2]))) # (!\ir|out[1]~_Duplicate_1_regout  & 
// (\REG|create_regs[4].r|out [2]))))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[4].r|out [2]),
	.datac(\ir|out[1]~_Duplicate_1_regout ),
	.datad(\REG|create_regs[6].r|out [2]),
	.cin(gnd),
	.combout(\SR2MUX[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[2]~12 .lut_mask = 16'hF4A4;
defparam \SR2MUX[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneii_lcell_comb \SR2MUX[2]~13 (
// Equation(s):
// \SR2MUX[2]~13_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\SR2MUX[2]~12_combout  & (\REG|create_regs[7].r|out [2])) # (!\SR2MUX[2]~12_combout  & ((\REG|create_regs[5].r|out [2]))))) # (!\ir|out[0]~_Duplicate_1_regout  & (((\SR2MUX[2]~12_combout ))))

	.dataa(\REG|create_regs[7].r|out [2]),
	.datab(\ir|out[0]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[5].r|out [2]),
	.datad(\SR2MUX[2]~12_combout ),
	.cin(gnd),
	.combout(\SR2MUX[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[2]~13 .lut_mask = 16'hBBC0;
defparam \SR2MUX[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N27
cycloneii_lcell_ff \REG|create_regs[0].r|out[2] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [2]));

// Location: LCCOMB_X23_Y12_N26
cycloneii_lcell_comb \SR2MUX[2]~14 (
// Equation(s):
// \SR2MUX[2]~14_combout  = (\ir|out[1]~_Duplicate_1_regout  & (((\ir|out[0]~_Duplicate_1_regout )))) # (!\ir|out[1]~_Duplicate_1_regout  & ((\ir|out[0]~_Duplicate_1_regout  & (\REG|create_regs[1].r|out [2])) # (!\ir|out[0]~_Duplicate_1_regout  & 
// ((\REG|create_regs[0].r|out [2])))))

	.dataa(\REG|create_regs[1].r|out [2]),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[0].r|out [2]),
	.datad(\ir|out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\SR2MUX[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[2]~14 .lut_mask = 16'hEE30;
defparam \SR2MUX[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneii_lcell_comb \SR2MUX[2]~15 (
// Equation(s):
// \SR2MUX[2]~15_combout  = (\ir|out[1]~_Duplicate_1_regout  & ((\SR2MUX[2]~14_combout  & ((\REG|create_regs[3].r|out [2]))) # (!\SR2MUX[2]~14_combout  & (\REG|create_regs[2].r|out [2])))) # (!\ir|out[1]~_Duplicate_1_regout  & (((\SR2MUX[2]~14_combout ))))

	.dataa(\REG|create_regs[2].r|out [2]),
	.datab(\REG|create_regs[3].r|out [2]),
	.datac(\ir|out[1]~_Duplicate_1_regout ),
	.datad(\SR2MUX[2]~14_combout ),
	.cin(gnd),
	.combout(\SR2MUX[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[2]~15 .lut_mask = 16'hCFA0;
defparam \SR2MUX[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneii_lcell_comb \SR2MUX[2]~16 (
// Equation(s):
// \SR2MUX[2]~16_combout  = (\ir|out[5]~_Duplicate_1_regout  & (\ir|out[2]~_Duplicate_1_regout )) # (!\ir|out[5]~_Duplicate_1_regout  & ((\ir|out[2]~_Duplicate_1_regout  & (\SR2MUX[2]~13_combout )) # (!\ir|out[2]~_Duplicate_1_regout  & 
// ((\SR2MUX[2]~15_combout )))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ir|out[2]~_Duplicate_1_regout ),
	.datac(\SR2MUX[2]~13_combout ),
	.datad(\SR2MUX[2]~15_combout ),
	.cin(gnd),
	.combout(\SR2MUX[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[2]~16 .lut_mask = 16'hD9C8;
defparam \SR2MUX[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneii_lcell_comb \REG|create_regs[7].r|out[2]~feeder (
// Equation(s):
// \REG|create_regs[7].r|out[2]~feeder_combout  = \ir|out~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~3_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[7].r|out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[7].r|out[2]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[7].r|out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N17
cycloneii_lcell_ff \REG|create_regs[7].r|out[2] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[7].r|out[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[7].r|out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [2]));

// Location: LCCOMB_X24_Y10_N24
cycloneii_lcell_comb \REG|Mux13~0 (
// Equation(s):
// \REG|Mux13~0_combout  = (\sel_SR1[0]~0_combout  & (((\sel_SR1[1]~1_combout )))) # (!\sel_SR1[0]~0_combout  & ((\sel_SR1[1]~1_combout  & ((\REG|create_regs[6].r|out [2]))) # (!\sel_SR1[1]~1_combout  & (\REG|create_regs[4].r|out [2]))))

	.dataa(\REG|create_regs[4].r|out [2]),
	.datab(\REG|create_regs[6].r|out [2]),
	.datac(\sel_SR1[0]~0_combout ),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux13~0 .lut_mask = 16'hFC0A;
defparam \REG|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneii_lcell_comb \REG|Mux13~1 (
// Equation(s):
// \REG|Mux13~1_combout  = (\sel_SR1[0]~0_combout  & ((\REG|Mux13~0_combout  & ((\REG|create_regs[7].r|out [2]))) # (!\REG|Mux13~0_combout  & (\REG|create_regs[5].r|out [2])))) # (!\sel_SR1[0]~0_combout  & (((\REG|Mux13~0_combout ))))

	.dataa(\sel_SR1[0]~0_combout ),
	.datab(\REG|create_regs[5].r|out [2]),
	.datac(\REG|create_regs[7].r|out [2]),
	.datad(\REG|Mux13~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux13~1 .lut_mask = 16'hF588;
defparam \REG|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneii_lcell_comb \alu|AND[2] (
// Equation(s):
// \alu|AND [2] = (\SR2MUX[2]~16_combout  & ((\sel_SR1[2]~2_combout  & ((\REG|Mux13~1_combout ))) # (!\sel_SR1[2]~2_combout  & (\REG|Mux13~3_combout ))))

	.dataa(\sel_SR1[2]~2_combout ),
	.datab(\REG|Mux13~3_combout ),
	.datac(\SR2MUX[2]~16_combout ),
	.datad(\REG|Mux13~1_combout ),
	.cin(gnd),
	.combout(\alu|AND [2]),
	.cout());
// synopsys translate_off
defparam \alu|AND[2] .lut_mask = 16'hE040;
defparam \alu|AND[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneii_lcell_comb \BUS[3]~50 (
// Equation(s):
// \BUS[3]~50_combout  = (\BUS[3]~49_combout ) # (!\BUS[0]~37_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\BUS[0]~37_combout ),
	.datad(\BUS[3]~49_combout ),
	.cin(gnd),
	.combout(\BUS[3]~50_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[3]~50 .lut_mask = 16'hFF0F;
defparam \BUS[3]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneii_lcell_comb \mdr|out[3]~3 (
// Equation(s):
// \mdr|out[3]~3_combout  = (\control|WideOr24~combout  & (\mc|data_out[3]~_Duplicate_1_regout )) # (!\control|WideOr24~combout  & ((\BUS[3]~50_combout )))

	.dataa(\mc|data_out[3]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\BUS[3]~50_combout ),
	.datad(\control|WideOr24~combout ),
	.cin(gnd),
	.combout(\mdr|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[3]~3 .lut_mask = 16'hAAF0;
defparam \mdr|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneii_lcell_comb \mdr|out[3]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[3]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr20~2_combout  & (\mdr|out[3]~_Duplicate_1_regout )) # (!\control|WideOr20~2_combout  & ((\mdr|out[3]~3_combout )))

	.dataa(\control|WideOr20~2_combout ),
	.datab(vcc),
	.datac(\mdr|out[3]~_Duplicate_1_regout ),
	.datad(\mdr|out[3]~3_combout ),
	.cin(gnd),
	.combout(\mdr|out[3]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[3]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF5A0;
defparam \mdr|out[3]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N13
cycloneii_lcell_ff \mdr|out[3]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mdr|out[3]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[3]~_Duplicate_1_regout ));

// Location: LCCOMB_X24_Y11_N30
cycloneii_lcell_comb \BUS[3]~47 (
// Equation(s):
// \BUS[3]~47_combout  = (\mdr|out[3]~_Duplicate_1_regout ) # (!\control|WideOr22~2_combout )

	.dataa(vcc),
	.datab(\control|WideOr22~2_combout ),
	.datac(vcc),
	.datad(\mdr|out[3]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\BUS[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[3]~47 .lut_mask = 16'hFF33;
defparam \BUS[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneii_lcell_comb \ADDR1MUX[3]~3 (
// Equation(s):
// \ADDR1MUX[3]~3_combout  = (\control|WideOr14~4_combout  & (\pc|out[3]~_Duplicate_1_regout )) # (!\control|WideOr14~4_combout  & ((\REG|Mux12~4_combout )))

	.dataa(\pc|out[3]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|WideOr14~4_combout ),
	.datad(\REG|Mux12~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[3]~3 .lut_mask = 16'hAFA0;
defparam \ADDR1MUX[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneii_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\ADDR2MUX[3]~3_combout  & ((\ADDR1MUX[3]~3_combout  & (\Add1~5  & VCC)) # (!\ADDR1MUX[3]~3_combout  & (!\Add1~5 )))) # (!\ADDR2MUX[3]~3_combout  & ((\ADDR1MUX[3]~3_combout  & (!\Add1~5 )) # (!\ADDR1MUX[3]~3_combout  & ((\Add1~5 ) # 
// (GND)))))
// \Add1~7  = CARRY((\ADDR2MUX[3]~3_combout  & (!\ADDR1MUX[3]~3_combout  & !\Add1~5 )) # (!\ADDR2MUX[3]~3_combout  & ((!\Add1~5 ) # (!\ADDR1MUX[3]~3_combout ))))

	.dataa(\ADDR2MUX[3]~3_combout ),
	.datab(\ADDR1MUX[3]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h9617;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y11_N9
cycloneii_lcell_ff \REG|create_regs[5].r|out[4] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [4]));

// Location: LCCOMB_X1_Y9_N16
cycloneii_lcell_comb \REG|create_regs[6].r|out[4]~feeder (
// Equation(s):
// \REG|create_regs[6].r|out[4]~feeder_combout  = \ir|out~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~5_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[6].r|out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[6].r|out[4]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[6].r|out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y9_N17
cycloneii_lcell_ff \REG|create_regs[6].r|out[4] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[6].r|out[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[6].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [4]));

// Location: LCCOMB_X21_Y13_N16
cycloneii_lcell_comb \REG|Mux11~0 (
// Equation(s):
// \REG|Mux11~0_combout  = (\sel_SR1[1]~1_combout  & (((\REG|create_regs[6].r|out [4]) # (\sel_SR1[0]~0_combout )))) # (!\sel_SR1[1]~1_combout  & (\REG|create_regs[4].r|out [4] & ((!\sel_SR1[0]~0_combout ))))

	.dataa(\REG|create_regs[4].r|out [4]),
	.datab(\REG|create_regs[6].r|out [4]),
	.datac(\sel_SR1[1]~1_combout ),
	.datad(\sel_SR1[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux11~0 .lut_mask = 16'hF0CA;
defparam \REG|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneii_lcell_comb \REG|Mux11~1 (
// Equation(s):
// \REG|Mux11~1_combout  = (\sel_SR1[0]~0_combout  & ((\REG|Mux11~0_combout  & (\REG|create_regs[7].r|out [4])) # (!\REG|Mux11~0_combout  & ((\REG|create_regs[5].r|out [4]))))) # (!\sel_SR1[0]~0_combout  & (((\REG|Mux11~0_combout ))))

	.dataa(\REG|create_regs[7].r|out [4]),
	.datab(\sel_SR1[0]~0_combout ),
	.datac(\REG|create_regs[5].r|out [4]),
	.datad(\REG|Mux11~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux11~1 .lut_mask = 16'hBBC0;
defparam \REG|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y11_N5
cycloneii_lcell_ff \REG|create_regs[2].r|out[4] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [4]));

// Location: LCFF_X23_Y11_N23
cycloneii_lcell_ff \REG|create_regs[1].r|out[4] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[1].r|out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [4]));

// Location: LCCOMB_X23_Y11_N8
cycloneii_lcell_comb \REG|Mux11~2 (
// Equation(s):
// \REG|Mux11~2_combout  = (\sel_SR1[0]~0_combout  & (((\REG|create_regs[1].r|out [4]) # (\sel_SR1[1]~1_combout )))) # (!\sel_SR1[0]~0_combout  & (\REG|create_regs[0].r|out [4] & ((!\sel_SR1[1]~1_combout ))))

	.dataa(\REG|create_regs[0].r|out [4]),
	.datab(\REG|create_regs[1].r|out [4]),
	.datac(\sel_SR1[0]~0_combout ),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux11~2 .lut_mask = 16'hF0CA;
defparam \REG|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneii_lcell_comb \REG|Mux11~3 (
// Equation(s):
// \REG|Mux11~3_combout  = (\sel_SR1[1]~1_combout  & ((\REG|Mux11~2_combout  & (\REG|create_regs[3].r|out [4])) # (!\REG|Mux11~2_combout  & ((\REG|create_regs[2].r|out [4]))))) # (!\sel_SR1[1]~1_combout  & (((\REG|Mux11~2_combout ))))

	.dataa(\REG|create_regs[3].r|out [4]),
	.datab(\sel_SR1[1]~1_combout ),
	.datac(\REG|create_regs[2].r|out [4]),
	.datad(\REG|Mux11~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux11~3 .lut_mask = 16'hBBC0;
defparam \REG|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneii_lcell_comb \REG|Mux11~4 (
// Equation(s):
// \REG|Mux11~4_combout  = (\sel_SR1[2]~2_combout  & (\REG|Mux11~1_combout )) # (!\sel_SR1[2]~2_combout  & ((\REG|Mux11~3_combout )))

	.dataa(vcc),
	.datab(\sel_SR1[2]~2_combout ),
	.datac(\REG|Mux11~1_combout ),
	.datad(\REG|Mux11~3_combout ),
	.cin(gnd),
	.combout(\REG|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux11~4 .lut_mask = 16'hF3C0;
defparam \REG|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y11_N19
cycloneii_lcell_ff \ir|out[3]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[3]~_Duplicate_1_regout ));

// Location: LCCOMB_X19_Y14_N22
cycloneii_lcell_comb \REG|Equal0~7 (
// Equation(s):
// \REG|Equal0~7_combout  = (\sel_DR[1]~1_combout  & (\control|WideOr18~6_combout  & (!\sel_DR[2]~2_combout  & \sel_DR[0]~0_combout )))

	.dataa(\sel_DR[1]~1_combout ),
	.datab(\control|WideOr18~6_combout ),
	.datac(\sel_DR[2]~2_combout ),
	.datad(\sel_DR[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Equal0~7 .lut_mask = 16'h0800;
defparam \REG|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneii_lcell_comb \REG|create_regs[3].r|out[2]~0 (
// Equation(s):
// \REG|create_regs[3].r|out[2]~0_combout  = (\REG|Equal0~7_combout ) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\REG|Equal0~7_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[3].r|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[3].r|out[2]~0 .lut_mask = 16'hFF0F;
defparam \REG|create_regs[3].r|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N1
cycloneii_lcell_ff \REG|create_regs[3].r|out[3] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [3]));

// Location: LCFF_X23_Y12_N9
cycloneii_lcell_ff \REG|create_regs[0].r|out[3] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [3]));

// Location: LCFF_X23_Y13_N3
cycloneii_lcell_ff \REG|create_regs[1].r|out[3] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[1].r|out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [3]));

// Location: LCCOMB_X23_Y12_N8
cycloneii_lcell_comb \SR2MUX[3]~19 (
// Equation(s):
// \SR2MUX[3]~19_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout ) # ((\REG|create_regs[1].r|out [3])))) # (!\ir|out[0]~_Duplicate_1_regout  & (!\ir|out[1]~_Duplicate_1_regout  & (\REG|create_regs[0].r|out [3])))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[0].r|out [3]),
	.datad(\REG|create_regs[1].r|out [3]),
	.cin(gnd),
	.combout(\SR2MUX[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[3]~19 .lut_mask = 16'hBA98;
defparam \SR2MUX[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneii_lcell_comb \SR2MUX[3]~20 (
// Equation(s):
// \SR2MUX[3]~20_combout  = (\ir|out[1]~_Duplicate_1_regout  & ((\SR2MUX[3]~19_combout  & ((\REG|create_regs[3].r|out [3]))) # (!\SR2MUX[3]~19_combout  & (\REG|create_regs[2].r|out [3])))) # (!\ir|out[1]~_Duplicate_1_regout  & (((\SR2MUX[3]~19_combout ))))

	.dataa(\ir|out[1]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[2].r|out [3]),
	.datac(\REG|create_regs[3].r|out [3]),
	.datad(\SR2MUX[3]~19_combout ),
	.cin(gnd),
	.combout(\SR2MUX[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[3]~20 .lut_mask = 16'hF588;
defparam \SR2MUX[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N31
cycloneii_lcell_ff \REG|create_regs[7].r|out[3] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[7].r|out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [3]));

// Location: LCFF_X20_Y14_N7
cycloneii_lcell_ff \REG|create_regs[4].r|out[3] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [3]));

// Location: LCCOMB_X19_Y11_N10
cycloneii_lcell_comb \REG|create_regs[6].r|out[3]~feeder (
// Equation(s):
// \REG|create_regs[6].r|out[3]~feeder_combout  = \ir|out~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~4_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[6].r|out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[6].r|out[3]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[6].r|out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N11
cycloneii_lcell_ff \REG|create_regs[6].r|out[3] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[6].r|out[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[6].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [3]));

// Location: LCCOMB_X20_Y12_N16
cycloneii_lcell_comb \SR2MUX[3]~17 (
// Equation(s):
// \SR2MUX[3]~17_combout  = (\ir|out[1]~_Duplicate_1_regout  & ((\ir|out[0]~_Duplicate_1_regout ) # ((\REG|create_regs[6].r|out [3])))) # (!\ir|out[1]~_Duplicate_1_regout  & (!\ir|out[0]~_Duplicate_1_regout  & (\REG|create_regs[4].r|out [3])))

	.dataa(\ir|out[1]~_Duplicate_1_regout ),
	.datab(\ir|out[0]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[4].r|out [3]),
	.datad(\REG|create_regs[6].r|out [3]),
	.cin(gnd),
	.combout(\SR2MUX[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[3]~17 .lut_mask = 16'hBA98;
defparam \SR2MUX[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneii_lcell_comb \SR2MUX[3]~18 (
// Equation(s):
// \SR2MUX[3]~18_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\SR2MUX[3]~17_combout  & ((\REG|create_regs[7].r|out [3]))) # (!\SR2MUX[3]~17_combout  & (\REG|create_regs[5].r|out [3])))) # (!\ir|out[0]~_Duplicate_1_regout  & (((\SR2MUX[3]~17_combout ))))

	.dataa(\REG|create_regs[5].r|out [3]),
	.datab(\REG|create_regs[7].r|out [3]),
	.datac(\ir|out[0]~_Duplicate_1_regout ),
	.datad(\SR2MUX[3]~17_combout ),
	.cin(gnd),
	.combout(\SR2MUX[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[3]~18 .lut_mask = 16'hCFA0;
defparam \SR2MUX[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneii_lcell_comb \SR2MUX[3]~21 (
// Equation(s):
// \SR2MUX[3]~21_combout  = (!\ir|out[5]~_Duplicate_1_regout  & ((\ir|out[2]~_Duplicate_1_regout  & ((\SR2MUX[3]~18_combout ))) # (!\ir|out[2]~_Duplicate_1_regout  & (\SR2MUX[3]~20_combout ))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ir|out[2]~_Duplicate_1_regout ),
	.datac(\SR2MUX[3]~20_combout ),
	.datad(\SR2MUX[3]~18_combout ),
	.cin(gnd),
	.combout(\SR2MUX[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[3]~21 .lut_mask = 16'h5410;
defparam \SR2MUX[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneii_lcell_comb \BUS[5]~58 (
// Equation(s):
// \BUS[5]~58_combout  = (\BUS[5]~57_combout ) # (!\BUS[0]~37_combout )

	.dataa(vcc),
	.datab(\BUS[0]~37_combout ),
	.datac(vcc),
	.datad(\BUS[5]~57_combout ),
	.cin(gnd),
	.combout(\BUS[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[5]~58 .lut_mask = 16'hFF33;
defparam \BUS[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N26
cycloneii_lcell_comb \mar|out~3 (
// Equation(s):
// \mar|out~3_combout  = (\KEY~combout [0] & ((\control|WideOr19~1_combout  & (\mar|out[3]~_Duplicate_1_regout )) # (!\control|WideOr19~1_combout  & ((\BUS[3]~50_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\mar|out[3]~_Duplicate_1_regout ),
	.datac(\control|WideOr19~1_combout ),
	.datad(\BUS[3]~50_combout ),
	.cin(gnd),
	.combout(\mar|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out~3 .lut_mask = 16'h8A80;
defparam \mar|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N18
cycloneii_lcell_comb \mar|out[3]~_Duplicate_1feeder (
// Equation(s):
// \mar|out[3]~_Duplicate_1feeder_combout  = \mar|out~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mar|out~3_combout ),
	.cin(gnd),
	.combout(\mar|out[3]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out[3]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mar|out[3]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y26_N19
cycloneii_lcell_ff \mar|out[3]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mar|out[3]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mar|out[3]~_Duplicate_1_regout ));

// Location: LCCOMB_X19_Y13_N24
cycloneii_lcell_comb \mc|WideOr0~0 (
// Equation(s):
// \mc|WideOr0~0_combout  = (\mar|out[3]~_Duplicate_1_regout  & (\mar|out[4]~_Duplicate_1_regout  & ((\mar|out[2]~_Duplicate_1_regout ) # (\mar|out[1]~_Duplicate_1_regout ))))

	.dataa(\mar|out[2]~_Duplicate_1_regout ),
	.datab(\mar|out[3]~_Duplicate_1_regout ),
	.datac(\mar|out[1]~_Duplicate_1_regout ),
	.datad(\mar|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\mc|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|WideOr0~0 .lut_mask = 16'hC800;
defparam \mc|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneii_lcell_comb \control|WideOr23~2 (
// Equation(s):
// \control|WideOr23~2_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & ((\control|stateReg|out[0]~_Duplicate_1_regout  & ((\control|stateReg|out[1]~_Duplicate_1_regout ))) # (!\control|stateReg|out[0]~_Duplicate_1_regout  & 
// (\control|stateReg|out[3]~_Duplicate_1_regout  & !\control|stateReg|out[1]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr23~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr23~2 .lut_mask = 16'hC200;
defparam \control|WideOr23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N0
cycloneii_lcell_comb \mar|out~5 (
// Equation(s):
// \mar|out~5_combout  = (\KEY~combout [0] & ((\control|WideOr19~1_combout  & (\mar|out[5]~_Duplicate_1_regout )) # (!\control|WideOr19~1_combout  & ((\BUS[5]~58_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\control|WideOr19~1_combout ),
	.datac(\mar|out[5]~_Duplicate_1_regout ),
	.datad(\BUS[5]~58_combout ),
	.cin(gnd),
	.combout(\mar|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out~5 .lut_mask = 16'hA280;
defparam \mar|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneii_lcell_comb \mar|out[5]~_Duplicate_1feeder (
// Equation(s):
// \mar|out[5]~_Duplicate_1feeder_combout  = \mar|out~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mar|out~5_combout ),
	.cin(gnd),
	.combout(\mar|out[5]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out[5]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mar|out[5]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N9
cycloneii_lcell_ff \mar|out[5]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mar|out[5]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mar|out[5]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y10_N30
cycloneii_lcell_comb \BUS[6]~62 (
// Equation(s):
// \BUS[6]~62_combout  = (\BUS[6]~61_combout ) # (!\BUS[0]~37_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\BUS[6]~61_combout ),
	.datad(\BUS[0]~37_combout ),
	.cin(gnd),
	.combout(\BUS[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[6]~62 .lut_mask = 16'hF0FF;
defparam \BUS[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N6
cycloneii_lcell_comb \mar|out~6 (
// Equation(s):
// \mar|out~6_combout  = (\KEY~combout [0] & ((\control|WideOr19~1_combout  & (\mar|out[6]~_Duplicate_1_regout )) # (!\control|WideOr19~1_combout  & ((\BUS[6]~62_combout )))))

	.dataa(\control|WideOr19~1_combout ),
	.datab(\KEY~combout [0]),
	.datac(\mar|out[6]~_Duplicate_1_regout ),
	.datad(\BUS[6]~62_combout ),
	.cin(gnd),
	.combout(\mar|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out~6 .lut_mask = 16'hC480;
defparam \mar|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N24
cycloneii_lcell_comb \mar|out[6]~_Duplicate_1feeder (
// Equation(s):
// \mar|out[6]~_Duplicate_1feeder_combout  = \mar|out~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mar|out~6_combout ),
	.cin(gnd),
	.combout(\mar|out[6]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out[6]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mar|out[6]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y26_N25
cycloneii_lcell_ff \mar|out[6]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mar|out[6]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mar|out[6]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y10_N28
cycloneii_lcell_comb \BUS[7]~66 (
// Equation(s):
// \BUS[7]~66_combout  = (\BUS[7]~65_combout ) # (!\BUS[0]~37_combout )

	.dataa(\BUS[0]~37_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\BUS[7]~65_combout ),
	.cin(gnd),
	.combout(\BUS[7]~66_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[7]~66 .lut_mask = 16'hFF55;
defparam \BUS[7]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N26
cycloneii_lcell_comb \mar|out~7 (
// Equation(s):
// \mar|out~7_combout  = (\KEY~combout [0] & ((\control|WideOr19~1_combout  & (\mar|out[7]~_Duplicate_1_regout )) # (!\control|WideOr19~1_combout  & ((\BUS[7]~66_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\mar|out[7]~_Duplicate_1_regout ),
	.datac(\control|WideOr19~1_combout ),
	.datad(\BUS[7]~66_combout ),
	.cin(gnd),
	.combout(\mar|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out~7 .lut_mask = 16'h8A80;
defparam \mar|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N0
cycloneii_lcell_comb \mar|out[7]~_Duplicate_1feeder (
// Equation(s):
// \mar|out[7]~_Duplicate_1feeder_combout  = \mar|out~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mar|out~7_combout ),
	.cin(gnd),
	.combout(\mar|out[7]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out[7]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mar|out[7]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y10_N1
cycloneii_lcell_ff \mar|out[7]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mar|out[7]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mar|out[7]~_Duplicate_1_regout ));

// Location: LCCOMB_X19_Y13_N30
cycloneii_lcell_comb \mc|memory~0 (
// Equation(s):
// \mc|memory~0_combout  = (\mar|out[5]~_Duplicate_1_regout  & (\mar|out[6]~_Duplicate_1_regout  & \mar|out[7]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\mar|out[5]~_Duplicate_1_regout ),
	.datac(\mar|out[6]~_Duplicate_1_regout ),
	.datad(\mar|out[7]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\mc|memory~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|memory~0 .lut_mask = 16'hC000;
defparam \mc|memory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneii_lcell_comb \mc|memory~1 (
// Equation(s):
// \mc|memory~1_combout  = (\control|WideOr15~2_combout  & (\control|WideOr23~2_combout  & ((!\mc|memory~0_combout ) # (!\mc|WideOr0~0_combout ))))

	.dataa(\control|WideOr15~2_combout ),
	.datab(\mc|WideOr0~0_combout ),
	.datac(\control|WideOr23~2_combout ),
	.datad(\mc|memory~0_combout ),
	.cin(gnd),
	.combout(\mc|memory~1_combout ),
	.cout());
// synopsys translate_off
defparam \mc|memory~1 .lut_mask = 16'h20A0;
defparam \mc|memory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N12
cycloneii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (counter[1] & (!\Add0~1 )) # (!counter[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!counter[1]))

	.dataa(vcc),
	.datab(counter[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y2_N13
cycloneii_lcell_ff \counter[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Add0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[1]));

// Location: LCCOMB_X29_Y2_N14
cycloneii_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (counter[2] & (\Add0~3  $ (GND))) # (!counter[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((counter[2] & !\Add0~3 ))

	.dataa(counter[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hA50A;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N16
cycloneii_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (counter[3] & (!\Add0~5 )) # (!counter[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!counter[3]))

	.dataa(counter[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N28
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\Add0~0_combout  & (!\Add0~6_combout  & (\Add0~4_combout  & !\Add0~2_combout )))

	.dataa(\Add0~0_combout ),
	.datab(\Add0~6_combout ),
	.datac(\Add0~4_combout ),
	.datad(\Add0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0010;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N18
cycloneii_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (counter[4] & (\Add0~7  $ (GND))) # (!counter[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((counter[4] & !\Add0~7 ))

	.dataa(counter[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hA50A;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y2_N25
cycloneii_lcell_ff \counter[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\Add0~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[7]));

// Location: LCCOMB_X29_Y2_N26
cycloneii_lcell_comb \counter~1 (
// Equation(s):
// \counter~1_combout  = (\Add0~10_combout  & ((!\Equal0~0_combout ) # (!\Equal0~1_combout )))

	.dataa(\Add0~10_combout ),
	.datab(\Equal0~1_combout ),
	.datac(vcc),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter~1 .lut_mask = 16'h22AA;
defparam \counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N27
cycloneii_lcell_ff \counter[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\counter~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[5]));

// Location: LCCOMB_X29_Y2_N20
cycloneii_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (counter[5] & (!\Add0~9 )) # (!counter[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!counter[5]))

	.dataa(vcc),
	.datab(counter[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h3C3F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N22
cycloneii_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (counter[6] & (\Add0~11  $ (GND))) # (!counter[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((counter[6] & !\Add0~11 ))

	.dataa(vcc),
	.datab(counter[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hC30C;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N8
cycloneii_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\Add0~10_combout  & !\Add0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~10_combout ),
	.datad(\Add0~8_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h00F0;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N4
cycloneii_lcell_comb \counter~2 (
// Equation(s):
// \counter~2_combout  = (\Add0~12_combout  & ((\Add0~14_combout ) # ((!\Equal0~0_combout ) # (!\Equal0~2_combout ))))

	.dataa(\Add0~14_combout ),
	.datab(\Add0~12_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter~2 .lut_mask = 16'h8CCC;
defparam \counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N5
cycloneii_lcell_ff \counter[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\counter~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[6]));

// Location: LCCOMB_X29_Y2_N24
cycloneii_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = \Add0~13  $ (counter[7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(counter[7]),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h0FF0;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N2
cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (\Add0~10_combout  & (!\Add0~8_combout  & (!\Add0~14_combout  & \Add0~12_combout )))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~8_combout ),
	.datac(\Add0~14_combout ),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0200;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N30
cycloneii_lcell_comb \CLOCK~0 (
// Equation(s):
// \CLOCK~0_combout  = \CLOCK~regout  $ (((\Equal0~0_combout  & \Equal0~1_combout )))

	.dataa(vcc),
	.datab(\Equal0~0_combout ),
	.datac(\CLOCK~regout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\CLOCK~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLOCK~0 .lut_mask = 16'h3CF0;
defparam \CLOCK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y2_N31
cycloneii_lcell_ff CLOCK(
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\CLOCK~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CLOCK~regout ));

// Location: CLKCTRL_G12
cycloneii_clkctrl \CLOCK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK~clkctrl .clock_type = "global clock";
defparam \CLOCK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneii_clkctrl \control|WideOr24~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\control|WideOr24~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\control|WideOr24~clkctrl_outclk ));
// synopsys translate_off
defparam \control|WideOr24~clkctrl .clock_type = "global clock";
defparam \control|WideOr24~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X21_Y26_N29
cycloneii_lcell_ff \mar|out[0]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mar|out~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mar|out[0]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y26_N16
cycloneii_lcell_comb \mar|out~0 (
// Equation(s):
// \mar|out~0_combout  = (\KEY~combout [0] & ((\control|WideOr19~1_combout  & ((\mar|out[0]~_Duplicate_1_regout ))) # (!\control|WideOr19~1_combout  & (\BUS[0]~38_combout ))))

	.dataa(\KEY~combout [0]),
	.datab(\control|WideOr19~1_combout ),
	.datac(\BUS[0]~38_combout ),
	.datad(\mar|out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\mar|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out~0 .lut_mask = 16'hA820;
defparam \mar|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N0
cycloneii_lcell_comb \mar|out[2]~_Duplicate_1feeder (
// Equation(s):
// \mar|out[2]~_Duplicate_1feeder_combout  = \mar|out~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mar|out~2_combout ),
	.cin(gnd),
	.combout(\mar|out[2]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out[2]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mar|out[2]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y12_N1
cycloneii_lcell_ff \mar|out[2]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mar|out[2]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mar|out[2]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y12_N8
cycloneii_lcell_comb \BUS[2]~46 (
// Equation(s):
// \BUS[2]~46_combout  = (\BUS[2]~45_combout ) # (!\BUS[0]~37_combout )

	.dataa(vcc),
	.datab(\BUS[0]~37_combout ),
	.datac(vcc),
	.datad(\BUS[2]~45_combout ),
	.cin(gnd),
	.combout(\BUS[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[2]~46 .lut_mask = 16'hFF33;
defparam \BUS[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N6
cycloneii_lcell_comb \mar|out~2 (
// Equation(s):
// \mar|out~2_combout  = (\KEY~combout [0] & ((\control|WideOr19~1_combout  & (\mar|out[2]~_Duplicate_1_regout )) # (!\control|WideOr19~1_combout  & ((\BUS[2]~46_combout )))))

	.dataa(\control|WideOr19~1_combout ),
	.datab(\mar|out[2]~_Duplicate_1_regout ),
	.datac(\KEY~combout [0]),
	.datad(\BUS[2]~46_combout ),
	.cin(gnd),
	.combout(\mar|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out~2 .lut_mask = 16'hD080;
defparam \mar|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneii_lcell_comb \mc|Equal1~0 (
// Equation(s):
// \mc|Equal1~0_combout  = (!\mar|out[2]~_Duplicate_1_regout  & !\mar|out[1]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(\mar|out[2]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\mar|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\mc|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Equal1~0 .lut_mask = 16'h0033;
defparam \mc|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneii_lcell_comb \mc|Equal0~0 (
// Equation(s):
// \mc|Equal0~0_combout  = (\mar|out[5]~_Duplicate_1_regout  & (\mar|out[3]~_Duplicate_1_regout  & (\mar|out[6]~_Duplicate_1_regout  & \mar|out[7]~_Duplicate_1_regout )))

	.dataa(\mar|out[5]~_Duplicate_1_regout ),
	.datab(\mar|out[3]~_Duplicate_1_regout ),
	.datac(\mar|out[6]~_Duplicate_1_regout ),
	.datad(\mar|out[7]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\mc|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Equal0~0 .lut_mask = 16'h8000;
defparam \mc|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneii_lcell_comb \mc|Equal0~1 (
// Equation(s):
// \mc|Equal0~1_combout  = (\mar|out[4]~_Duplicate_1_regout  & (\mc|Equal1~0_combout  & (\mc|Equal0~0_combout  & !\mar|out[0]~_Duplicate_1_regout )))

	.dataa(\mar|out[4]~_Duplicate_1_regout ),
	.datab(\mc|Equal1~0_combout ),
	.datac(\mc|Equal0~0_combout ),
	.datad(\mar|out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\mc|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Equal0~1 .lut_mask = 16'h0080;
defparam \mc|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N30
cycloneii_lcell_comb \mdr|out[13]~13 (
// Equation(s):
// \mdr|out[13]~13_combout  = (\control|WideOr24~combout  & (\mc|data_out[13]~_Duplicate_1_regout )) # (!\control|WideOr24~combout  & ((\BUS[13]~90_combout )))

	.dataa(\mc|data_out[13]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\BUS[13]~90_combout ),
	.datad(\control|WideOr24~combout ),
	.cin(gnd),
	.combout(\mdr|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[13]~13 .lut_mask = 16'hAAF0;
defparam \mdr|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N6
cycloneii_lcell_comb \mdr|out[13]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[13]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr20~2_combout  & (\mdr|out[13]~_Duplicate_1_regout )) # (!\control|WideOr20~2_combout  & ((\mdr|out[13]~13_combout )))

	.dataa(\control|WideOr20~2_combout ),
	.datab(vcc),
	.datac(\mdr|out[13]~_Duplicate_1_regout ),
	.datad(\mdr|out[13]~13_combout ),
	.cin(gnd),
	.combout(\mdr|out[13]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[13]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF5A0;
defparam \mdr|out[13]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N7
cycloneii_lcell_ff \mdr|out[13]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mdr|out[13]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[13]~_Duplicate_1_regout ));

// Location: M4K_X17_Y13
cycloneii_ram_block \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\mc|memory~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\control|WideOr24~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\mc|memory~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\mar|out~7_combout ,\mar|out~6_combout ,\mar|out~5_combout ,\mar|out~4_combout ,\mar|out~3_combout ,\mar|out~2_combout ,\mar|out~1_combout ,\mar|out~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\mdr|out[15]~_Duplicate_1_regout ,\mdr|out[14]~_Duplicate_1_regout ,\mdr|out[13]~_Duplicate_1_regout ,\mdr|out[12]~_Duplicate_1_regout ,\mdr|out[11]~_Duplicate_1_regout ,\mdr|out[10]~_Duplicate_1_regout ,\mdr|out[9]~_Duplicate_1_regout ,
\mdr|out[8]~_Duplicate_1_regout ,\mdr|out[7]~_Duplicate_1_regout ,\mdr|out[6]~_Duplicate_1_regout ,\mdr|out[5]~_Duplicate_1_regout ,\mdr|out[4]~_Duplicate_1_regout ,\mdr|out[3]~_Duplicate_1_regout ,\mdr|out[2]~_Duplicate_1_regout ,\mdr|out[1]~_Duplicate_1_regout ,
\mdr|out[0]~_Duplicate_1_regout }),
	.portbaddr({\mar|out[7]~_Duplicate_1_regout ,\mar|out[6]~_Duplicate_1_regout ,\mar|out[5]~_Duplicate_1_regout ,\mar|out[4]~_Duplicate_1_regout ,\mar|out[3]~_Duplicate_1_regout ,\mar|out[2]~_Duplicate_1_regout ,\mar|out[1]~_Duplicate_1_regout ,\mar|out[0]~_Duplicate_1_regout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file = "RAM.mif";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "MemoryController:mc|altsyncram:memory_rtl_0|altsyncram_qme1:auto_generated|altsyncram_t9i1:altsyncram1|ALTSYNCRAM";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 8;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 16;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 255;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 256;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 16;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 8;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 16;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 255;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 256;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 16;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFAFFF8F0250FF5764016E156E004041902193959200406640056E0220D200D;
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneii_lcell_comb \mc|data_out~9 (
// Equation(s):
// \mc|data_out~9_combout  = (\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a15  & \mc|Selector24~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a15 ),
	.datad(\mc|Selector24~3_combout ),
	.cin(gnd),
	.combout(\mc|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out~9 .lut_mask = 16'hF000;
defparam \mc|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N24
cycloneii_lcell_comb \control|WideOr23~3 (
// Equation(s):
// \control|WideOr23~3_combout  = (\control|stateReg|out[5]~_Duplicate_1_regout ) # ((!\control|WideOr23~2_combout ) # (!\control|stateReg|out[4]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datad(\control|WideOr23~2_combout ),
	.cin(gnd),
	.combout(\control|WideOr23~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr23~3 .lut_mask = 16'hCFFF;
defparam \control|WideOr23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N17
cycloneii_lcell_ff \mc|data_out[15]~_Duplicate_1 (
	.clk(\control|WideOr24~clkctrl_outclk ),
	.datain(\mc|data_out~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr23~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[15]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y7_N10
cycloneii_lcell_comb \BUS[15]~99 (
// Equation(s):
// \BUS[15]~99_combout  = (\BUS[15]~100_combout ) # (!\BUS[0]~37_combout )

	.dataa(vcc),
	.datab(\BUS[0]~37_combout ),
	.datac(vcc),
	.datad(\BUS[15]~100_combout ),
	.cin(gnd),
	.combout(\BUS[15]~99_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[15]~99 .lut_mask = 16'hFF33;
defparam \BUS[15]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneii_lcell_comb \mdr|out[15]~15 (
// Equation(s):
// \mdr|out[15]~15_combout  = (\control|WideOr24~combout  & (\mc|data_out[15]~_Duplicate_1_regout )) # (!\control|WideOr24~combout  & ((\BUS[15]~99_combout )))

	.dataa(vcc),
	.datab(\mc|data_out[15]~_Duplicate_1_regout ),
	.datac(\control|WideOr24~combout ),
	.datad(\BUS[15]~99_combout ),
	.cin(gnd),
	.combout(\mdr|out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[15]~15 .lut_mask = 16'hCFC0;
defparam \mdr|out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneii_lcell_comb \mdr|out[15]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[15]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr20~2_combout  & (\mdr|out[15]~_Duplicate_1_regout )) # (!\control|WideOr20~2_combout  & ((\mdr|out[15]~15_combout )))

	.dataa(vcc),
	.datab(\control|WideOr20~2_combout ),
	.datac(\mdr|out[15]~_Duplicate_1_regout ),
	.datad(\mdr|out[15]~15_combout ),
	.cin(gnd),
	.combout(\mdr|out[15]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[15]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF3C0;
defparam \mdr|out[15]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N7
cycloneii_lcell_ff \mdr|out[15]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mdr|out[15]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[15]~_Duplicate_1_regout ));

// Location: LCCOMB_X18_Y13_N22
cycloneii_lcell_comb \mc|data_out~8 (
// Equation(s):
// \mc|data_out~8_combout  = (\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a14  & \mc|Selector24~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a14 ),
	.datad(\mc|Selector24~3_combout ),
	.cin(gnd),
	.combout(\mc|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out~8 .lut_mask = 16'hF000;
defparam \mc|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N23
cycloneii_lcell_ff \mc|data_out[14]~_Duplicate_1 (
	.clk(\control|WideOr24~clkctrl_outclk ),
	.datain(\mc|data_out~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr23~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[14]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y8_N30
cycloneii_lcell_comb \BUS[14]~94 (
// Equation(s):
// \BUS[14]~94_combout  = (\BUS[14]~93_combout ) # (!\BUS[0]~37_combout )

	.dataa(\BUS[0]~37_combout ),
	.datab(vcc),
	.datac(\BUS[14]~93_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\BUS[14]~94_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[14]~94 .lut_mask = 16'hF5F5;
defparam \BUS[14]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneii_lcell_comb \mdr|out[14]~14 (
// Equation(s):
// \mdr|out[14]~14_combout  = (\control|WideOr24~combout  & (\mc|data_out[14]~_Duplicate_1_regout )) # (!\control|WideOr24~combout  & ((\BUS[14]~94_combout )))

	.dataa(vcc),
	.datab(\mc|data_out[14]~_Duplicate_1_regout ),
	.datac(\control|WideOr24~combout ),
	.datad(\BUS[14]~94_combout ),
	.cin(gnd),
	.combout(\mdr|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[14]~14 .lut_mask = 16'hCFC0;
defparam \mdr|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneii_lcell_comb \mdr|out[14]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[14]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr20~2_combout  & (\mdr|out[14]~_Duplicate_1_regout )) # (!\control|WideOr20~2_combout  & ((\mdr|out[14]~14_combout )))

	.dataa(vcc),
	.datab(\control|WideOr20~2_combout ),
	.datac(\mdr|out[14]~_Duplicate_1_regout ),
	.datad(\mdr|out[14]~14_combout ),
	.cin(gnd),
	.combout(\mdr|out[14]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[14]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF3C0;
defparam \mdr|out[14]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N5
cycloneii_lcell_ff \mdr|out[14]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mdr|out[14]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[14]~_Duplicate_1_regout ));

// Location: LCCOMB_X18_Y13_N10
cycloneii_lcell_comb \mc|data_out~6 (
// Equation(s):
// \mc|data_out~6_combout  = (\mc|Selector24~3_combout  & \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a12 )

	.dataa(\mc|Selector24~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a12 ),
	.cin(gnd),
	.combout(\mc|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out~6 .lut_mask = 16'hAA00;
defparam \mc|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N11
cycloneii_lcell_ff \mc|data_out[12]~_Duplicate_1 (
	.clk(\control|WideOr24~clkctrl_outclk ),
	.datain(\mc|data_out~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr23~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[12]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y10_N22
cycloneii_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (\ADDR1MUX[11]~11_combout  & ((\ADDR2MUX[15]~12_combout  & (\Add1~21  & VCC)) # (!\ADDR2MUX[15]~12_combout  & (!\Add1~21 )))) # (!\ADDR1MUX[11]~11_combout  & ((\ADDR2MUX[15]~12_combout  & (!\Add1~21 )) # (!\ADDR2MUX[15]~12_combout  & 
// ((\Add1~21 ) # (GND)))))
// \Add1~23  = CARRY((\ADDR1MUX[11]~11_combout  & (!\ADDR2MUX[15]~12_combout  & !\Add1~21 )) # (!\ADDR1MUX[11]~11_combout  & ((!\Add1~21 ) # (!\ADDR2MUX[15]~12_combout ))))

	.dataa(\ADDR1MUX[11]~11_combout ),
	.datab(\ADDR2MUX[15]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h9617;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneii_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = ((\ADDR1MUX[12]~12_combout  $ (\ADDR2MUX[15]~12_combout  $ (!\Add1~23 )))) # (GND)
// \Add1~25  = CARRY((\ADDR1MUX[12]~12_combout  & ((\ADDR2MUX[15]~12_combout ) # (!\Add1~23 ))) # (!\ADDR1MUX[12]~12_combout  & (\ADDR2MUX[15]~12_combout  & !\Add1~23 )))

	.dataa(\ADDR1MUX[12]~12_combout ),
	.datab(\ADDR2MUX[15]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'h698E;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneii_lcell_comb \BUS[12]~83 (
// Equation(s):
// \BUS[12]~83_combout  = (\Add1~24_combout ) # (!\control|WideOr15~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|WideOr15~6_combout ),
	.datad(\Add1~24_combout ),
	.cin(gnd),
	.combout(\BUS[12]~83_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[12]~83 .lut_mask = 16'hFF0F;
defparam \BUS[12]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N7
cycloneii_lcell_ff \REG|create_regs[2].r|out[13] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [13]));

// Location: LCCOMB_X24_Y9_N20
cycloneii_lcell_comb \REG|create_regs[1].r|out[13]~feeder (
// Equation(s):
// \REG|create_regs[1].r|out[13]~feeder_combout  = \ir|out~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~14_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[1].r|out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[1].r|out[13]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[1].r|out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N21
cycloneii_lcell_ff \REG|create_regs[1].r|out[13] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[1].r|out[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[1].r|out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [13]));

// Location: LCCOMB_X22_Y13_N26
cycloneii_lcell_comb \REG|Mux2~2 (
// Equation(s):
// \REG|Mux2~2_combout  = (\sel_SR1[1]~1_combout  & (((\sel_SR1[0]~0_combout )))) # (!\sel_SR1[1]~1_combout  & ((\sel_SR1[0]~0_combout  & ((\REG|create_regs[1].r|out [13]))) # (!\sel_SR1[0]~0_combout  & (\REG|create_regs[0].r|out [13]))))

	.dataa(\REG|create_regs[0].r|out [13]),
	.datab(\REG|create_regs[1].r|out [13]),
	.datac(\sel_SR1[1]~1_combout ),
	.datad(\sel_SR1[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux2~2 .lut_mask = 16'hFC0A;
defparam \REG|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneii_lcell_comb \REG|Mux2~3 (
// Equation(s):
// \REG|Mux2~3_combout  = (\sel_SR1[1]~1_combout  & ((\REG|Mux2~2_combout  & (\REG|create_regs[3].r|out [13])) # (!\REG|Mux2~2_combout  & ((\REG|create_regs[2].r|out [13]))))) # (!\sel_SR1[1]~1_combout  & (((\REG|Mux2~2_combout ))))

	.dataa(\REG|create_regs[3].r|out [13]),
	.datab(\sel_SR1[1]~1_combout ),
	.datac(\REG|create_regs[2].r|out [13]),
	.datad(\REG|Mux2~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux2~3 .lut_mask = 16'hBBC0;
defparam \REG|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N25
cycloneii_lcell_ff \REG|create_regs[5].r|out[13] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [13]));

// Location: LCCOMB_X21_Y12_N14
cycloneii_lcell_comb \REG|create_regs[6].r|out[13]~feeder (
// Equation(s):
// \REG|create_regs[6].r|out[13]~feeder_combout  = \ir|out~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~14_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[6].r|out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[6].r|out[13]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[6].r|out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N15
cycloneii_lcell_ff \REG|create_regs[6].r|out[13] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[6].r|out[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[6].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [13]));

// Location: LCCOMB_X21_Y12_N28
cycloneii_lcell_comb \REG|Mux2~0 (
// Equation(s):
// \REG|Mux2~0_combout  = (\sel_SR1[1]~1_combout  & (((\REG|create_regs[6].r|out [13]) # (\sel_SR1[0]~0_combout )))) # (!\sel_SR1[1]~1_combout  & (\REG|create_regs[4].r|out [13] & ((!\sel_SR1[0]~0_combout ))))

	.dataa(\REG|create_regs[4].r|out [13]),
	.datab(\REG|create_regs[6].r|out [13]),
	.datac(\sel_SR1[1]~1_combout ),
	.datad(\sel_SR1[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux2~0 .lut_mask = 16'hF0CA;
defparam \REG|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneii_lcell_comb \REG|Mux2~1 (
// Equation(s):
// \REG|Mux2~1_combout  = (\sel_SR1[0]~0_combout  & ((\REG|Mux2~0_combout  & (\REG|create_regs[7].r|out [13])) # (!\REG|Mux2~0_combout  & ((\REG|create_regs[5].r|out [13]))))) # (!\sel_SR1[0]~0_combout  & (((\REG|Mux2~0_combout ))))

	.dataa(\REG|create_regs[7].r|out [13]),
	.datab(\sel_SR1[0]~0_combout ),
	.datac(\REG|create_regs[5].r|out [13]),
	.datad(\REG|Mux2~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux2~1 .lut_mask = 16'hBBC0;
defparam \REG|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneii_lcell_comb \REG|Mux2~4 (
// Equation(s):
// \REG|Mux2~4_combout  = (\sel_SR1[2]~2_combout  & ((\REG|Mux2~1_combout ))) # (!\sel_SR1[2]~2_combout  & (\REG|Mux2~3_combout ))

	.dataa(vcc),
	.datab(\sel_SR1[2]~2_combout ),
	.datac(\REG|Mux2~3_combout ),
	.datad(\REG|Mux2~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux2~4 .lut_mask = 16'hFC30;
defparam \REG|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N20
cycloneii_lcell_comb \ir|out~13 (
// Equation(s):
// \ir|out~13_combout  = (\KEY~combout [0] & ((\BUS[12]~85_combout ) # (!\BUS[0]~37_combout )))

	.dataa(vcc),
	.datab(\BUS[0]~37_combout ),
	.datac(\KEY~combout [0]),
	.datad(\BUS[12]~85_combout ),
	.cin(gnd),
	.combout(\ir|out~13_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~13 .lut_mask = 16'hF030;
defparam \ir|out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N27
cycloneii_lcell_ff \REG|create_regs[2].r|out[12] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [12]));

// Location: LCCOMB_X20_Y11_N28
cycloneii_lcell_comb \REG|create_regs[3].r|out[12]~feeder (
// Equation(s):
// \REG|create_regs[3].r|out[12]~feeder_combout  = \ir|out~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~13_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[3].r|out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[3].r|out[12]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[3].r|out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N29
cycloneii_lcell_ff \REG|create_regs[3].r|out[12] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[3].r|out[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[3].r|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [12]));

// Location: LCFF_X23_Y12_N7
cycloneii_lcell_ff \REG|create_regs[0].r|out[12] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [12]));

// Location: LCCOMB_X24_Y13_N18
cycloneii_lcell_comb \REG|Mux3~2 (
// Equation(s):
// \REG|Mux3~2_combout  = (\sel_SR1[0]~0_combout  & ((\REG|create_regs[1].r|out [12]) # ((\sel_SR1[1]~1_combout )))) # (!\sel_SR1[0]~0_combout  & (((\REG|create_regs[0].r|out [12] & !\sel_SR1[1]~1_combout ))))

	.dataa(\REG|create_regs[1].r|out [12]),
	.datab(\REG|create_regs[0].r|out [12]),
	.datac(\sel_SR1[0]~0_combout ),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux3~2 .lut_mask = 16'hF0AC;
defparam \REG|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N14
cycloneii_lcell_comb \REG|Mux3~3 (
// Equation(s):
// \REG|Mux3~3_combout  = (\sel_SR1[1]~1_combout  & ((\REG|Mux3~2_combout  & ((\REG|create_regs[3].r|out [12]))) # (!\REG|Mux3~2_combout  & (\REG|create_regs[2].r|out [12])))) # (!\sel_SR1[1]~1_combout  & (((\REG|Mux3~2_combout ))))

	.dataa(\sel_SR1[1]~1_combout ),
	.datab(\REG|create_regs[2].r|out [12]),
	.datac(\REG|create_regs[3].r|out [12]),
	.datad(\REG|Mux3~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux3~3 .lut_mask = 16'hF588;
defparam \REG|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N25
cycloneii_lcell_ff \REG|create_regs[1].r|out[12] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[1].r|out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [12]));

// Location: LCCOMB_X23_Y12_N6
cycloneii_lcell_comb \SR2MUX[12]~73 (
// Equation(s):
// \SR2MUX[12]~73_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout ) # ((\REG|create_regs[1].r|out [12])))) # (!\ir|out[0]~_Duplicate_1_regout  & (!\ir|out[1]~_Duplicate_1_regout  & (\REG|create_regs[0].r|out [12])))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[0].r|out [12]),
	.datad(\REG|create_regs[1].r|out [12]),
	.cin(gnd),
	.combout(\SR2MUX[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[12]~73 .lut_mask = 16'hBA98;
defparam \SR2MUX[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneii_lcell_comb \SR2MUX[12]~74 (
// Equation(s):
// \SR2MUX[12]~74_combout  = (\ir|out[1]~_Duplicate_1_regout  & ((\SR2MUX[12]~73_combout  & (\REG|create_regs[3].r|out [12])) # (!\SR2MUX[12]~73_combout  & ((\REG|create_regs[2].r|out [12]))))) # (!\ir|out[1]~_Duplicate_1_regout  & (((\SR2MUX[12]~73_combout 
// ))))

	.dataa(\REG|create_regs[3].r|out [12]),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[2].r|out [12]),
	.datad(\SR2MUX[12]~73_combout ),
	.cin(gnd),
	.combout(\SR2MUX[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[12]~74 .lut_mask = 16'hBBC0;
defparam \SR2MUX[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N26
cycloneii_lcell_comb \SR2MUX[12]~75 (
// Equation(s):
// \SR2MUX[12]~75_combout  = (!\ir|out[5]~_Duplicate_1_regout  & ((\ir|out[2]~_Duplicate_1_regout  & (\SR2MUX[12]~72_combout )) # (!\ir|out[2]~_Duplicate_1_regout  & ((\SR2MUX[12]~74_combout )))))

	.dataa(\SR2MUX[12]~72_combout ),
	.datab(\ir|out[2]~_Duplicate_1_regout ),
	.datac(\ir|out[5]~_Duplicate_1_regout ),
	.datad(\SR2MUX[12]~74_combout ),
	.cin(gnd),
	.combout(\SR2MUX[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[12]~75 .lut_mask = 16'h0B08;
defparam \SR2MUX[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N4
cycloneii_lcell_comb \SR2MUX[12]~76 (
// Equation(s):
// \SR2MUX[12]~76_combout  = (\SR2MUX[12]~75_combout ) # ((\ir|out[4]~_Duplicate_1_regout  & \ir|out[5]~_Duplicate_1_regout ))

	.dataa(\ir|out[4]~_Duplicate_1_regout ),
	.datab(\ir|out[5]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\SR2MUX[12]~75_combout ),
	.cin(gnd),
	.combout(\SR2MUX[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[12]~76 .lut_mask = 16'hFF88;
defparam \SR2MUX[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N8
cycloneii_lcell_comb \REG|create_regs[5].r|out[12]~feeder (
// Equation(s):
// \REG|create_regs[5].r|out[12]~feeder_combout  = \ir|out~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\ir|out~13_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\REG|create_regs[5].r|out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[5].r|out[12]~feeder .lut_mask = 16'hF0F0;
defparam \REG|create_regs[5].r|out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N9
cycloneii_lcell_ff \REG|create_regs[5].r|out[12] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[5].r|out[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[5].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [12]));

// Location: LCCOMB_X21_Y12_N0
cycloneii_lcell_comb \REG|create_regs[6].r|out[12]~feeder (
// Equation(s):
// \REG|create_regs[6].r|out[12]~feeder_combout  = \ir|out~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~13_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[6].r|out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[6].r|out[12]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[6].r|out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N1
cycloneii_lcell_ff \REG|create_regs[6].r|out[12] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[6].r|out[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[6].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [12]));

// Location: LCCOMB_X21_Y12_N10
cycloneii_lcell_comb \REG|Mux3~0 (
// Equation(s):
// \REG|Mux3~0_combout  = (\sel_SR1[1]~1_combout  & (((\REG|create_regs[6].r|out [12]) # (\sel_SR1[0]~0_combout )))) # (!\sel_SR1[1]~1_combout  & (\REG|create_regs[4].r|out [12] & ((!\sel_SR1[0]~0_combout ))))

	.dataa(\REG|create_regs[4].r|out [12]),
	.datab(\REG|create_regs[6].r|out [12]),
	.datac(\sel_SR1[1]~1_combout ),
	.datad(\sel_SR1[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux3~0 .lut_mask = 16'hF0CA;
defparam \REG|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N18
cycloneii_lcell_comb \REG|Mux3~1 (
// Equation(s):
// \REG|Mux3~1_combout  = (\sel_SR1[0]~0_combout  & ((\REG|Mux3~0_combout  & (\REG|create_regs[7].r|out [12])) # (!\REG|Mux3~0_combout  & ((\REG|create_regs[5].r|out [12]))))) # (!\sel_SR1[0]~0_combout  & (((\REG|Mux3~0_combout ))))

	.dataa(\REG|create_regs[7].r|out [12]),
	.datab(\REG|create_regs[5].r|out [12]),
	.datac(\sel_SR1[0]~0_combout ),
	.datad(\REG|Mux3~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux3~1 .lut_mask = 16'hAFC0;
defparam \REG|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N6
cycloneii_lcell_comb \alu|AND[12] (
// Equation(s):
// \alu|AND [12] = (\SR2MUX[12]~76_combout  & ((\sel_SR1[2]~2_combout  & ((\REG|Mux3~1_combout ))) # (!\sel_SR1[2]~2_combout  & (\REG|Mux3~3_combout ))))

	.dataa(\sel_SR1[2]~2_combout ),
	.datab(\REG|Mux3~3_combout ),
	.datac(\SR2MUX[12]~76_combout ),
	.datad(\REG|Mux3~1_combout ),
	.cin(gnd),
	.combout(\alu|AND [12]),
	.cout());
// synopsys translate_off
defparam \alu|AND[12] .lut_mask = 16'hE040;
defparam \alu|AND[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N20
cycloneii_lcell_comb \REG|Mux3~4 (
// Equation(s):
// \REG|Mux3~4_combout  = (\sel_SR1[2]~2_combout  & ((\REG|Mux3~1_combout ))) # (!\sel_SR1[2]~2_combout  & (\REG|Mux3~3_combout ))

	.dataa(vcc),
	.datab(\sel_SR1[2]~2_combout ),
	.datac(\REG|Mux3~3_combout ),
	.datad(\REG|Mux3~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux3~4 .lut_mask = 16'hFC30;
defparam \REG|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N11
cycloneii_lcell_ff \REG|create_regs[3].r|out[11] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [11]));

// Location: LCFF_X23_Y12_N1
cycloneii_lcell_ff \REG|create_regs[0].r|out[11] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [11]));

// Location: LCFF_X23_Y13_N5
cycloneii_lcell_ff \REG|create_regs[1].r|out[11] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[1].r|out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [11]));

// Location: LCCOMB_X23_Y13_N4
cycloneii_lcell_comb \REG|Mux4~2 (
// Equation(s):
// \REG|Mux4~2_combout  = (\sel_SR1[0]~0_combout  & (((\REG|create_regs[1].r|out [11]) # (\sel_SR1[1]~1_combout )))) # (!\sel_SR1[0]~0_combout  & (\REG|create_regs[0].r|out [11] & ((!\sel_SR1[1]~1_combout ))))

	.dataa(\sel_SR1[0]~0_combout ),
	.datab(\REG|create_regs[0].r|out [11]),
	.datac(\REG|create_regs[1].r|out [11]),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux4~2 .lut_mask = 16'hAAE4;
defparam \REG|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneii_lcell_comb \REG|Mux4~3 (
// Equation(s):
// \REG|Mux4~3_combout  = (\REG|Mux4~2_combout  & (((\REG|create_regs[3].r|out [11]) # (!\sel_SR1[1]~1_combout )))) # (!\REG|Mux4~2_combout  & (\REG|create_regs[2].r|out [11] & ((\sel_SR1[1]~1_combout ))))

	.dataa(\REG|create_regs[2].r|out [11]),
	.datab(\REG|create_regs[3].r|out [11]),
	.datac(\REG|Mux4~2_combout ),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux4~3 .lut_mask = 16'hCAF0;
defparam \REG|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y9_N25
cycloneii_lcell_ff \REG|create_regs[6].r|out[11] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[6].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [11]));

// Location: LCCOMB_X23_Y9_N24
cycloneii_lcell_comb \REG|Mux4~0 (
// Equation(s):
// \REG|Mux4~0_combout  = (\sel_SR1[0]~0_combout  & (((\sel_SR1[1]~1_combout )))) # (!\sel_SR1[0]~0_combout  & ((\sel_SR1[1]~1_combout  & ((\REG|create_regs[6].r|out [11]))) # (!\sel_SR1[1]~1_combout  & (\REG|create_regs[4].r|out [11]))))

	.dataa(\REG|create_regs[4].r|out [11]),
	.datab(\sel_SR1[0]~0_combout ),
	.datac(\REG|create_regs[6].r|out [11]),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux4~0 .lut_mask = 16'hFC22;
defparam \REG|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N7
cycloneii_lcell_ff \REG|create_regs[7].r|out[11] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[7].r|out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [11]));

// Location: LCCOMB_X23_Y9_N6
cycloneii_lcell_comb \REG|Mux4~1 (
// Equation(s):
// \REG|Mux4~1_combout  = (\sel_SR1[0]~0_combout  & ((\REG|Mux4~0_combout  & ((\REG|create_regs[7].r|out [11]))) # (!\REG|Mux4~0_combout  & (\REG|create_regs[5].r|out [11])))) # (!\sel_SR1[0]~0_combout  & (((\REG|Mux4~0_combout ))))

	.dataa(\REG|create_regs[5].r|out [11]),
	.datab(\sel_SR1[0]~0_combout ),
	.datac(\REG|Mux4~0_combout ),
	.datad(\REG|create_regs[7].r|out [11]),
	.cin(gnd),
	.combout(\REG|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux4~1 .lut_mask = 16'hF838;
defparam \REG|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneii_lcell_comb \REG|Mux4~4 (
// Equation(s):
// \REG|Mux4~4_combout  = (\sel_SR1[2]~2_combout  & ((\REG|Mux4~1_combout ))) # (!\sel_SR1[2]~2_combout  & (\REG|Mux4~3_combout ))

	.dataa(vcc),
	.datab(\sel_SR1[2]~2_combout ),
	.datac(\REG|Mux4~3_combout ),
	.datad(\REG|Mux4~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux4~4 .lut_mask = 16'hFC30;
defparam \REG|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N23
cycloneii_lcell_ff \REG|create_regs[4].r|out[10] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [10]));

// Location: LCCOMB_X24_Y12_N22
cycloneii_lcell_comb \SR2MUX[10]~59 (
// Equation(s):
// \SR2MUX[10]~59_combout  = (\ir|out[0]~_Duplicate_1_regout  & (\ir|out[1]~_Duplicate_1_regout )) # (!\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout  & ((\REG|create_regs[6].r|out [10]))) # (!\ir|out[1]~_Duplicate_1_regout  & 
// (\REG|create_regs[4].r|out [10]))))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[4].r|out [10]),
	.datad(\REG|create_regs[6].r|out [10]),
	.cin(gnd),
	.combout(\SR2MUX[10]~59_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[10]~59 .lut_mask = 16'hDC98;
defparam \SR2MUX[10]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneii_lcell_comb \SR2MUX[10]~60 (
// Equation(s):
// \SR2MUX[10]~60_combout  = (\SR2MUX[10]~59_combout  & ((\REG|create_regs[7].r|out [10]) # ((!\ir|out[0]~_Duplicate_1_regout )))) # (!\SR2MUX[10]~59_combout  & (((\ir|out[0]~_Duplicate_1_regout  & \REG|create_regs[5].r|out [10]))))

	.dataa(\REG|create_regs[7].r|out [10]),
	.datab(\SR2MUX[10]~59_combout ),
	.datac(\ir|out[0]~_Duplicate_1_regout ),
	.datad(\REG|create_regs[5].r|out [10]),
	.cin(gnd),
	.combout(\SR2MUX[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[10]~60 .lut_mask = 16'hBC8C;
defparam \SR2MUX[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N11
cycloneii_lcell_ff \REG|create_regs[3].r|out[10] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [10]));

// Location: LCCOMB_X24_Y9_N28
cycloneii_lcell_comb \SR2MUX[10]~61 (
// Equation(s):
// \SR2MUX[10]~61_combout  = (\ir|out[0]~_Duplicate_1_regout  & (((\REG|create_regs[1].r|out [10]) # (\ir|out[1]~_Duplicate_1_regout )))) # (!\ir|out[0]~_Duplicate_1_regout  & (\REG|create_regs[0].r|out [10] & ((!\ir|out[1]~_Duplicate_1_regout ))))

	.dataa(\REG|create_regs[0].r|out [10]),
	.datab(\ir|out[0]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[1].r|out [10]),
	.datad(\ir|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\SR2MUX[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[10]~61 .lut_mask = 16'hCCE2;
defparam \SR2MUX[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneii_lcell_comb \SR2MUX[10]~62 (
// Equation(s):
// \SR2MUX[10]~62_combout  = (\ir|out[1]~_Duplicate_1_regout  & ((\SR2MUX[10]~61_combout  & ((\REG|create_regs[3].r|out [10]))) # (!\SR2MUX[10]~61_combout  & (\REG|create_regs[2].r|out [10])))) # (!\ir|out[1]~_Duplicate_1_regout  & (((\SR2MUX[10]~61_combout 
// ))))

	.dataa(\ir|out[1]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[2].r|out [10]),
	.datac(\REG|create_regs[3].r|out [10]),
	.datad(\SR2MUX[10]~61_combout ),
	.cin(gnd),
	.combout(\SR2MUX[10]~62_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[10]~62 .lut_mask = 16'hF588;
defparam \SR2MUX[10]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneii_lcell_comb \SR2MUX[10]~63 (
// Equation(s):
// \SR2MUX[10]~63_combout  = (!\ir|out[5]~_Duplicate_1_regout  & ((\ir|out[2]~_Duplicate_1_regout  & (\SR2MUX[10]~60_combout )) # (!\ir|out[2]~_Duplicate_1_regout  & ((\SR2MUX[10]~62_combout )))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ir|out[2]~_Duplicate_1_regout ),
	.datac(\SR2MUX[10]~60_combout ),
	.datad(\SR2MUX[10]~62_combout ),
	.cin(gnd),
	.combout(\SR2MUX[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[10]~63 .lut_mask = 16'h5140;
defparam \SR2MUX[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneii_lcell_comb \SR2MUX[10]~64 (
// Equation(s):
// \SR2MUX[10]~64_combout  = (\SR2MUX[10]~63_combout ) # ((\ir|out[5]~_Duplicate_1_regout  & \ir|out[4]~_Duplicate_1_regout ))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\ir|out[4]~_Duplicate_1_regout ),
	.datad(\SR2MUX[10]~63_combout ),
	.cin(gnd),
	.combout(\SR2MUX[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[10]~64 .lut_mask = 16'hFFA0;
defparam \SR2MUX[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N3
cycloneii_lcell_ff \REG|create_regs[4].r|out[8] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [8]));

// Location: LCCOMB_X21_Y10_N4
cycloneii_lcell_comb \REG|Mux7~0 (
// Equation(s):
// \REG|Mux7~0_combout  = (\sel_SR1[0]~0_combout  & (((\sel_SR1[1]~1_combout )))) # (!\sel_SR1[0]~0_combout  & ((\sel_SR1[1]~1_combout  & (\REG|create_regs[6].r|out [8])) # (!\sel_SR1[1]~1_combout  & ((\REG|create_regs[4].r|out [8])))))

	.dataa(\REG|create_regs[6].r|out [8]),
	.datab(\REG|create_regs[4].r|out [8]),
	.datac(\sel_SR1[0]~0_combout ),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux7~0 .lut_mask = 16'hFA0C;
defparam \REG|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneii_lcell_comb \REG|create_regs[5].r|out[8]~feeder (
// Equation(s):
// \REG|create_regs[5].r|out[8]~feeder_combout  = \ir|out~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~9_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[5].r|out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[5].r|out[8]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[5].r|out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N17
cycloneii_lcell_ff \REG|create_regs[5].r|out[8] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[5].r|out[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[5].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [8]));

// Location: LCCOMB_X24_Y10_N12
cycloneii_lcell_comb \REG|Mux7~1 (
// Equation(s):
// \REG|Mux7~1_combout  = (\sel_SR1[0]~0_combout  & ((\REG|Mux7~0_combout  & (\REG|create_regs[7].r|out [8])) # (!\REG|Mux7~0_combout  & ((\REG|create_regs[5].r|out [8]))))) # (!\sel_SR1[0]~0_combout  & (((\REG|Mux7~0_combout ))))

	.dataa(\REG|create_regs[7].r|out [8]),
	.datab(\sel_SR1[0]~0_combout ),
	.datac(\REG|Mux7~0_combout ),
	.datad(\REG|create_regs[5].r|out [8]),
	.cin(gnd),
	.combout(\REG|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux7~1 .lut_mask = 16'hBCB0;
defparam \REG|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y10_N23
cycloneii_lcell_ff \REG|create_regs[2].r|out[8] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [8]));

// Location: LCFF_X23_Y10_N13
cycloneii_lcell_ff \REG|create_regs[1].r|out[8] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[1].r|out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [8]));

// Location: LCCOMB_X23_Y10_N12
cycloneii_lcell_comb \REG|Mux7~2 (
// Equation(s):
// \REG|Mux7~2_combout  = (\sel_SR1[0]~0_combout  & (((\REG|create_regs[1].r|out [8]) # (\sel_SR1[1]~1_combout )))) # (!\sel_SR1[0]~0_combout  & (\REG|create_regs[0].r|out [8] & ((!\sel_SR1[1]~1_combout ))))

	.dataa(\REG|create_regs[0].r|out [8]),
	.datab(\sel_SR1[0]~0_combout ),
	.datac(\REG|create_regs[1].r|out [8]),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux7~2 .lut_mask = 16'hCCE2;
defparam \REG|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneii_lcell_comb \REG|Mux7~3 (
// Equation(s):
// \REG|Mux7~3_combout  = (\sel_SR1[1]~1_combout  & ((\REG|Mux7~2_combout  & (\REG|create_regs[3].r|out [8])) # (!\REG|Mux7~2_combout  & ((\REG|create_regs[2].r|out [8]))))) # (!\sel_SR1[1]~1_combout  & (((\REG|Mux7~2_combout ))))

	.dataa(\REG|create_regs[3].r|out [8]),
	.datab(\sel_SR1[1]~1_combout ),
	.datac(\REG|create_regs[2].r|out [8]),
	.datad(\REG|Mux7~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux7~3 .lut_mask = 16'hBBC0;
defparam \REG|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneii_lcell_comb \REG|Mux7~4 (
// Equation(s):
// \REG|Mux7~4_combout  = (\sel_SR1[2]~2_combout  & (\REG|Mux7~1_combout )) # (!\sel_SR1[2]~2_combout  & ((\REG|Mux7~3_combout )))

	.dataa(vcc),
	.datab(\sel_SR1[2]~2_combout ),
	.datac(\REG|Mux7~1_combout ),
	.datad(\REG|Mux7~3_combout ),
	.cin(gnd),
	.combout(\REG|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux7~4 .lut_mask = 16'hF3C0;
defparam \REG|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N1
cycloneii_lcell_ff \REG|create_regs[2].r|out[7] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [7]));

// Location: LCFF_X22_Y9_N17
cycloneii_lcell_ff \REG|create_regs[3].r|out[7] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [7]));

// Location: LCCOMB_X24_Y9_N22
cycloneii_lcell_comb \REG|create_regs[0].r|out[7]~feeder (
// Equation(s):
// \REG|create_regs[0].r|out[7]~feeder_combout  = \ir|out~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~8_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[0].r|out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[0].r|out[7]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[0].r|out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N23
cycloneii_lcell_ff \REG|create_regs[0].r|out[7] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[0].r|out[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[0].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [7]));

// Location: LCCOMB_X24_Y9_N0
cycloneii_lcell_comb \SR2MUX[7]~43 (
// Equation(s):
// \SR2MUX[7]~43_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\REG|create_regs[1].r|out [7]) # ((\ir|out[1]~_Duplicate_1_regout )))) # (!\ir|out[0]~_Duplicate_1_regout  & (((\REG|create_regs[0].r|out [7] & !\ir|out[1]~_Duplicate_1_regout ))))

	.dataa(\REG|create_regs[1].r|out [7]),
	.datab(\REG|create_regs[0].r|out [7]),
	.datac(\ir|out[0]~_Duplicate_1_regout ),
	.datad(\ir|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\SR2MUX[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[7]~43 .lut_mask = 16'hF0AC;
defparam \SR2MUX[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneii_lcell_comb \SR2MUX[7]~44 (
// Equation(s):
// \SR2MUX[7]~44_combout  = (\ir|out[1]~_Duplicate_1_regout  & ((\SR2MUX[7]~43_combout  & ((\REG|create_regs[3].r|out [7]))) # (!\SR2MUX[7]~43_combout  & (\REG|create_regs[2].r|out [7])))) # (!\ir|out[1]~_Duplicate_1_regout  & (((\SR2MUX[7]~43_combout ))))

	.dataa(\ir|out[1]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[2].r|out [7]),
	.datac(\REG|create_regs[3].r|out [7]),
	.datad(\SR2MUX[7]~43_combout ),
	.cin(gnd),
	.combout(\SR2MUX[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[7]~44 .lut_mask = 16'hF588;
defparam \SR2MUX[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N17
cycloneii_lcell_ff \REG|create_regs[7].r|out[7] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[7].r|out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [7]));

// Location: LCFF_X23_Y9_N5
cycloneii_lcell_ff \REG|create_regs[5].r|out[7] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [7]));

// Location: LCCOMB_X21_Y10_N24
cycloneii_lcell_comb \REG|create_regs[6].r|out[7]~feeder (
// Equation(s):
// \REG|create_regs[6].r|out[7]~feeder_combout  = \ir|out~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~8_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[6].r|out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[6].r|out[7]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[6].r|out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N25
cycloneii_lcell_ff \REG|create_regs[6].r|out[7] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[6].r|out[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[6].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [7]));

// Location: LCFF_X24_Y12_N25
cycloneii_lcell_ff \REG|create_regs[4].r|out[7] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [7]));

// Location: LCCOMB_X24_Y12_N24
cycloneii_lcell_comb \SR2MUX[7]~41 (
// Equation(s):
// \SR2MUX[7]~41_combout  = (\ir|out[0]~_Duplicate_1_regout  & (((\ir|out[1]~_Duplicate_1_regout )))) # (!\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout  & (\REG|create_regs[6].r|out [7])) # (!\ir|out[1]~_Duplicate_1_regout  & 
// ((\REG|create_regs[4].r|out [7])))))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[6].r|out [7]),
	.datac(\REG|create_regs[4].r|out [7]),
	.datad(\ir|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\SR2MUX[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[7]~41 .lut_mask = 16'hEE50;
defparam \SR2MUX[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
cycloneii_lcell_comb \SR2MUX[7]~42 (
// Equation(s):
// \SR2MUX[7]~42_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\SR2MUX[7]~41_combout  & (\REG|create_regs[7].r|out [7])) # (!\SR2MUX[7]~41_combout  & ((\REG|create_regs[5].r|out [7]))))) # (!\ir|out[0]~_Duplicate_1_regout  & (((\SR2MUX[7]~41_combout ))))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[7].r|out [7]),
	.datac(\REG|create_regs[5].r|out [7]),
	.datad(\SR2MUX[7]~41_combout ),
	.cin(gnd),
	.combout(\SR2MUX[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[7]~42 .lut_mask = 16'hDDA0;
defparam \SR2MUX[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneii_lcell_comb \SR2MUX[7]~45 (
// Equation(s):
// \SR2MUX[7]~45_combout  = (!\ir|out[5]~_Duplicate_1_regout  & ((\ir|out[2]~_Duplicate_1_regout  & ((\SR2MUX[7]~42_combout ))) # (!\ir|out[2]~_Duplicate_1_regout  & (\SR2MUX[7]~44_combout ))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ir|out[2]~_Duplicate_1_regout ),
	.datac(\SR2MUX[7]~44_combout ),
	.datad(\SR2MUX[7]~42_combout ),
	.cin(gnd),
	.combout(\SR2MUX[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[7]~45 .lut_mask = 16'h5410;
defparam \SR2MUX[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneii_lcell_comb \SR2MUX[7]~46 (
// Equation(s):
// \SR2MUX[7]~46_combout  = (\SR2MUX[7]~45_combout ) # ((\ir|out[4]~_Duplicate_1_regout  & \ir|out[5]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\ir|out[4]~_Duplicate_1_regout ),
	.datac(\ir|out[5]~_Duplicate_1_regout ),
	.datad(\SR2MUX[7]~45_combout ),
	.cin(gnd),
	.combout(\SR2MUX[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[7]~46 .lut_mask = 16'hFFC0;
defparam \SR2MUX[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N23
cycloneii_lcell_ff \REG|create_regs[7].r|out[5] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[7].r|out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [5]));

// Location: LCFF_X24_Y11_N11
cycloneii_lcell_ff \REG|create_regs[5].r|out[5] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [5]));

// Location: LCFF_X20_Y14_N9
cycloneii_lcell_ff \REG|create_regs[6].r|out[5] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[6].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [5]));

// Location: LCFF_X20_Y14_N11
cycloneii_lcell_ff \REG|create_regs[4].r|out[5] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [5]));

// Location: LCCOMB_X20_Y12_N6
cycloneii_lcell_comb \SR2MUX[5]~29 (
// Equation(s):
// \SR2MUX[5]~29_combout  = (\ir|out[1]~_Duplicate_1_regout  & ((\ir|out[0]~_Duplicate_1_regout ) # ((\REG|create_regs[6].r|out [5])))) # (!\ir|out[1]~_Duplicate_1_regout  & (!\ir|out[0]~_Duplicate_1_regout  & ((\REG|create_regs[4].r|out [5]))))

	.dataa(\ir|out[1]~_Duplicate_1_regout ),
	.datab(\ir|out[0]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[6].r|out [5]),
	.datad(\REG|create_regs[4].r|out [5]),
	.cin(gnd),
	.combout(\SR2MUX[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[5]~29 .lut_mask = 16'hB9A8;
defparam \SR2MUX[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneii_lcell_comb \SR2MUX[5]~30 (
// Equation(s):
// \SR2MUX[5]~30_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\SR2MUX[5]~29_combout  & (\REG|create_regs[7].r|out [5])) # (!\SR2MUX[5]~29_combout  & ((\REG|create_regs[5].r|out [5]))))) # (!\ir|out[0]~_Duplicate_1_regout  & (((\SR2MUX[5]~29_combout ))))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[7].r|out [5]),
	.datac(\REG|create_regs[5].r|out [5]),
	.datad(\SR2MUX[5]~29_combout ),
	.cin(gnd),
	.combout(\SR2MUX[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[5]~30 .lut_mask = 16'hDDA0;
defparam \SR2MUX[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N5
cycloneii_lcell_ff \REG|create_regs[3].r|out[5] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [5]));

// Location: LCFF_X23_Y11_N15
cycloneii_lcell_ff \REG|create_regs[2].r|out[5] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [5]));

// Location: LCFF_X23_Y12_N17
cycloneii_lcell_ff \REG|create_regs[0].r|out[5] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [5]));

// Location: LCFF_X23_Y11_N1
cycloneii_lcell_ff \REG|create_regs[1].r|out[5] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[1].r|out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [5]));

// Location: LCCOMB_X23_Y12_N16
cycloneii_lcell_comb \SR2MUX[5]~31 (
// Equation(s):
// \SR2MUX[5]~31_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout ) # ((\REG|create_regs[1].r|out [5])))) # (!\ir|out[0]~_Duplicate_1_regout  & (!\ir|out[1]~_Duplicate_1_regout  & (\REG|create_regs[0].r|out [5])))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[0].r|out [5]),
	.datad(\REG|create_regs[1].r|out [5]),
	.cin(gnd),
	.combout(\SR2MUX[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[5]~31 .lut_mask = 16'hBA98;
defparam \SR2MUX[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneii_lcell_comb \SR2MUX[5]~32 (
// Equation(s):
// \SR2MUX[5]~32_combout  = (\ir|out[1]~_Duplicate_1_regout  & ((\SR2MUX[5]~31_combout  & (\REG|create_regs[3].r|out [5])) # (!\SR2MUX[5]~31_combout  & ((\REG|create_regs[2].r|out [5]))))) # (!\ir|out[1]~_Duplicate_1_regout  & (((\SR2MUX[5]~31_combout ))))

	.dataa(\ir|out[1]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[3].r|out [5]),
	.datac(\REG|create_regs[2].r|out [5]),
	.datad(\SR2MUX[5]~31_combout ),
	.cin(gnd),
	.combout(\SR2MUX[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[5]~32 .lut_mask = 16'hDDA0;
defparam \SR2MUX[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneii_lcell_comb \SR2MUX[5]~33 (
// Equation(s):
// \SR2MUX[5]~33_combout  = (!\ir|out[5]~_Duplicate_1_regout  & ((\ir|out[2]~_Duplicate_1_regout  & (\SR2MUX[5]~30_combout )) # (!\ir|out[2]~_Duplicate_1_regout  & ((\SR2MUX[5]~32_combout )))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ir|out[2]~_Duplicate_1_regout ),
	.datac(\SR2MUX[5]~30_combout ),
	.datad(\SR2MUX[5]~32_combout ),
	.cin(gnd),
	.combout(\SR2MUX[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[5]~33 .lut_mask = 16'h5140;
defparam \SR2MUX[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneii_lcell_comb \SR2MUX[5]~34 (
// Equation(s):
// \SR2MUX[5]~34_combout  = (\SR2MUX[5]~33_combout ) # ((\ir|out[5]~_Duplicate_1_regout  & \ir|out[4]~_Duplicate_1_regout ))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\ir|out[4]~_Duplicate_1_regout ),
	.datad(\SR2MUX[5]~33_combout ),
	.cin(gnd),
	.combout(\SR2MUX[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[5]~34 .lut_mask = 16'hFFA0;
defparam \SR2MUX[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N9
cycloneii_lcell_ff \REG|create_regs[2].r|out[0] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [0]));

// Location: LCFF_X22_Y11_N19
cycloneii_lcell_ff \REG|create_regs[1].r|out[0] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[1].r|out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [0]));

// Location: LCFF_X23_Y12_N19
cycloneii_lcell_ff \REG|create_regs[0].r|out[0] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [0]));

// Location: LCCOMB_X23_Y12_N18
cycloneii_lcell_comb \REG|Mux15~2 (
// Equation(s):
// \REG|Mux15~2_combout  = (\sel_SR1[1]~1_combout  & (((\sel_SR1[0]~0_combout )))) # (!\sel_SR1[1]~1_combout  & ((\sel_SR1[0]~0_combout  & (\REG|create_regs[1].r|out [0])) # (!\sel_SR1[0]~0_combout  & ((\REG|create_regs[0].r|out [0])))))

	.dataa(\sel_SR1[1]~1_combout ),
	.datab(\REG|create_regs[1].r|out [0]),
	.datac(\REG|create_regs[0].r|out [0]),
	.datad(\sel_SR1[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux15~2 .lut_mask = 16'hEE50;
defparam \REG|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneii_lcell_comb \REG|Mux15~3 (
// Equation(s):
// \REG|Mux15~3_combout  = (\sel_SR1[1]~1_combout  & ((\REG|Mux15~2_combout  & (\REG|create_regs[3].r|out [0])) # (!\REG|Mux15~2_combout  & ((\REG|create_regs[2].r|out [0]))))) # (!\sel_SR1[1]~1_combout  & (((\REG|Mux15~2_combout ))))

	.dataa(\REG|create_regs[3].r|out [0]),
	.datab(\REG|create_regs[2].r|out [0]),
	.datac(\sel_SR1[1]~1_combout ),
	.datad(\REG|Mux15~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux15~3 .lut_mask = 16'hAFC0;
defparam \REG|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneii_lcell_comb \REG|create_regs[7].r|out[0]~feeder (
// Equation(s):
// \REG|create_regs[7].r|out[0]~feeder_combout  = \ir|out~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~0_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[7].r|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[7].r|out[0]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[7].r|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y11_N17
cycloneii_lcell_ff \REG|create_regs[7].r|out[0] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[7].r|out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[7].r|out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [0]));

// Location: LCFF_X22_Y12_N13
cycloneii_lcell_ff \REG|create_regs[6].r|out[0] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[6].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [0]));

// Location: LCCOMB_X22_Y12_N12
cycloneii_lcell_comb \REG|Mux15~0 (
// Equation(s):
// \REG|Mux15~0_combout  = (\sel_SR1[0]~0_combout  & (((\sel_SR1[1]~1_combout )))) # (!\sel_SR1[0]~0_combout  & ((\sel_SR1[1]~1_combout  & ((\REG|create_regs[6].r|out [0]))) # (!\sel_SR1[1]~1_combout  & (\REG|create_regs[4].r|out [0]))))

	.dataa(\REG|create_regs[4].r|out [0]),
	.datab(\sel_SR1[0]~0_combout ),
	.datac(\REG|create_regs[6].r|out [0]),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux15~0 .lut_mask = 16'hFC22;
defparam \REG|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneii_lcell_comb \REG|Mux15~1 (
// Equation(s):
// \REG|Mux15~1_combout  = (\sel_SR1[0]~0_combout  & ((\REG|Mux15~0_combout  & ((\REG|create_regs[7].r|out [0]))) # (!\REG|Mux15~0_combout  & (\REG|create_regs[5].r|out [0])))) # (!\sel_SR1[0]~0_combout  & (((\REG|Mux15~0_combout ))))

	.dataa(\REG|create_regs[5].r|out [0]),
	.datab(\sel_SR1[0]~0_combout ),
	.datac(\REG|create_regs[7].r|out [0]),
	.datad(\REG|Mux15~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux15~1 .lut_mask = 16'hF388;
defparam \REG|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneii_lcell_comb \REG|Mux15~4 (
// Equation(s):
// \REG|Mux15~4_combout  = (\sel_SR1[2]~2_combout  & ((\REG|Mux15~1_combout ))) # (!\sel_SR1[2]~2_combout  & (\REG|Mux15~3_combout ))

	.dataa(\sel_SR1[2]~2_combout ),
	.datab(vcc),
	.datac(\REG|Mux15~3_combout ),
	.datad(\REG|Mux15~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux15~4 .lut_mask = 16'hFA50;
defparam \REG|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneii_lcell_comb \alu|ADD[0]~0 (
// Equation(s):
// \alu|ADD[0]~0_combout  = (\SR2MUX[0]~5_combout  & (\REG|Mux15~4_combout  $ (VCC))) # (!\SR2MUX[0]~5_combout  & (\REG|Mux15~4_combout  & VCC))
// \alu|ADD[0]~1  = CARRY((\SR2MUX[0]~5_combout  & \REG|Mux15~4_combout ))

	.dataa(\SR2MUX[0]~5_combout ),
	.datab(\REG|Mux15~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|ADD[0]~0_combout ),
	.cout(\alu|ADD[0]~1 ));
// synopsys translate_off
defparam \alu|ADD[0]~0 .lut_mask = 16'h6688;
defparam \alu|ADD[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneii_lcell_comb \alu|ADD[1]~2 (
// Equation(s):
// \alu|ADD[1]~2_combout  = (\SR2MUX[1]~11_combout  & ((\REG|Mux14~4_combout  & (\alu|ADD[0]~1  & VCC)) # (!\REG|Mux14~4_combout  & (!\alu|ADD[0]~1 )))) # (!\SR2MUX[1]~11_combout  & ((\REG|Mux14~4_combout  & (!\alu|ADD[0]~1 )) # (!\REG|Mux14~4_combout  & 
// ((\alu|ADD[0]~1 ) # (GND)))))
// \alu|ADD[1]~3  = CARRY((\SR2MUX[1]~11_combout  & (!\REG|Mux14~4_combout  & !\alu|ADD[0]~1 )) # (!\SR2MUX[1]~11_combout  & ((!\alu|ADD[0]~1 ) # (!\REG|Mux14~4_combout ))))

	.dataa(\SR2MUX[1]~11_combout ),
	.datab(\REG|Mux14~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[0]~1 ),
	.combout(\alu|ADD[1]~2_combout ),
	.cout(\alu|ADD[1]~3 ));
// synopsys translate_off
defparam \alu|ADD[1]~2 .lut_mask = 16'h9617;
defparam \alu|ADD[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneii_lcell_comb \alu|ADD[2]~4 (
// Equation(s):
// \alu|ADD[2]~4_combout  = ((\SR2MUX[2]~16_combout  $ (\REG|Mux13~4_combout  $ (!\alu|ADD[1]~3 )))) # (GND)
// \alu|ADD[2]~5  = CARRY((\SR2MUX[2]~16_combout  & ((\REG|Mux13~4_combout ) # (!\alu|ADD[1]~3 ))) # (!\SR2MUX[2]~16_combout  & (\REG|Mux13~4_combout  & !\alu|ADD[1]~3 )))

	.dataa(\SR2MUX[2]~16_combout ),
	.datab(\REG|Mux13~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[1]~3 ),
	.combout(\alu|ADD[2]~4_combout ),
	.cout(\alu|ADD[2]~5 ));
// synopsys translate_off
defparam \alu|ADD[2]~4 .lut_mask = 16'h698E;
defparam \alu|ADD[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneii_lcell_comb \alu|ADD[3]~6 (
// Equation(s):
// \alu|ADD[3]~6_combout  = (\SR2MUX[3]~22_combout  & ((\REG|Mux12~4_combout  & (\alu|ADD[2]~5  & VCC)) # (!\REG|Mux12~4_combout  & (!\alu|ADD[2]~5 )))) # (!\SR2MUX[3]~22_combout  & ((\REG|Mux12~4_combout  & (!\alu|ADD[2]~5 )) # (!\REG|Mux12~4_combout  & 
// ((\alu|ADD[2]~5 ) # (GND)))))
// \alu|ADD[3]~7  = CARRY((\SR2MUX[3]~22_combout  & (!\REG|Mux12~4_combout  & !\alu|ADD[2]~5 )) # (!\SR2MUX[3]~22_combout  & ((!\alu|ADD[2]~5 ) # (!\REG|Mux12~4_combout ))))

	.dataa(\SR2MUX[3]~22_combout ),
	.datab(\REG|Mux12~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[2]~5 ),
	.combout(\alu|ADD[3]~6_combout ),
	.cout(\alu|ADD[3]~7 ));
// synopsys translate_off
defparam \alu|ADD[3]~6 .lut_mask = 16'h9617;
defparam \alu|ADD[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneii_lcell_comb \alu|ADD[4]~8 (
// Equation(s):
// \alu|ADD[4]~8_combout  = ((\SR2MUX[4]~28_combout  $ (\REG|Mux11~4_combout  $ (!\alu|ADD[3]~7 )))) # (GND)
// \alu|ADD[4]~9  = CARRY((\SR2MUX[4]~28_combout  & ((\REG|Mux11~4_combout ) # (!\alu|ADD[3]~7 ))) # (!\SR2MUX[4]~28_combout  & (\REG|Mux11~4_combout  & !\alu|ADD[3]~7 )))

	.dataa(\SR2MUX[4]~28_combout ),
	.datab(\REG|Mux11~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[3]~7 ),
	.combout(\alu|ADD[4]~8_combout ),
	.cout(\alu|ADD[4]~9 ));
// synopsys translate_off
defparam \alu|ADD[4]~8 .lut_mask = 16'h698E;
defparam \alu|ADD[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneii_lcell_comb \alu|ADD[5]~10 (
// Equation(s):
// \alu|ADD[5]~10_combout  = (\REG|Mux10~4_combout  & ((\SR2MUX[5]~34_combout  & (\alu|ADD[4]~9  & VCC)) # (!\SR2MUX[5]~34_combout  & (!\alu|ADD[4]~9 )))) # (!\REG|Mux10~4_combout  & ((\SR2MUX[5]~34_combout  & (!\alu|ADD[4]~9 )) # (!\SR2MUX[5]~34_combout  & 
// ((\alu|ADD[4]~9 ) # (GND)))))
// \alu|ADD[5]~11  = CARRY((\REG|Mux10~4_combout  & (!\SR2MUX[5]~34_combout  & !\alu|ADD[4]~9 )) # (!\REG|Mux10~4_combout  & ((!\alu|ADD[4]~9 ) # (!\SR2MUX[5]~34_combout ))))

	.dataa(\REG|Mux10~4_combout ),
	.datab(\SR2MUX[5]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[4]~9 ),
	.combout(\alu|ADD[5]~10_combout ),
	.cout(\alu|ADD[5]~11 ));
// synopsys translate_off
defparam \alu|ADD[5]~10 .lut_mask = 16'h9617;
defparam \alu|ADD[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneii_lcell_comb \alu|ADD[6]~12 (
// Equation(s):
// \alu|ADD[6]~12_combout  = ((\SR2MUX[6]~40_combout  $ (\REG|Mux9~4_combout  $ (!\alu|ADD[5]~11 )))) # (GND)
// \alu|ADD[6]~13  = CARRY((\SR2MUX[6]~40_combout  & ((\REG|Mux9~4_combout ) # (!\alu|ADD[5]~11 ))) # (!\SR2MUX[6]~40_combout  & (\REG|Mux9~4_combout  & !\alu|ADD[5]~11 )))

	.dataa(\SR2MUX[6]~40_combout ),
	.datab(\REG|Mux9~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[5]~11 ),
	.combout(\alu|ADD[6]~12_combout ),
	.cout(\alu|ADD[6]~13 ));
// synopsys translate_off
defparam \alu|ADD[6]~12 .lut_mask = 16'h698E;
defparam \alu|ADD[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneii_lcell_comb \alu|ADD[7]~14 (
// Equation(s):
// \alu|ADD[7]~14_combout  = (\REG|Mux8~4_combout  & ((\SR2MUX[7]~46_combout  & (\alu|ADD[6]~13  & VCC)) # (!\SR2MUX[7]~46_combout  & (!\alu|ADD[6]~13 )))) # (!\REG|Mux8~4_combout  & ((\SR2MUX[7]~46_combout  & (!\alu|ADD[6]~13 )) # (!\SR2MUX[7]~46_combout  & 
// ((\alu|ADD[6]~13 ) # (GND)))))
// \alu|ADD[7]~15  = CARRY((\REG|Mux8~4_combout  & (!\SR2MUX[7]~46_combout  & !\alu|ADD[6]~13 )) # (!\REG|Mux8~4_combout  & ((!\alu|ADD[6]~13 ) # (!\SR2MUX[7]~46_combout ))))

	.dataa(\REG|Mux8~4_combout ),
	.datab(\SR2MUX[7]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[6]~13 ),
	.combout(\alu|ADD[7]~14_combout ),
	.cout(\alu|ADD[7]~15 ));
// synopsys translate_off
defparam \alu|ADD[7]~14 .lut_mask = 16'h9617;
defparam \alu|ADD[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneii_lcell_comb \alu|ADD[8]~16 (
// Equation(s):
// \alu|ADD[8]~16_combout  = ((\SR2MUX[8]~52_combout  $ (\REG|Mux7~4_combout  $ (!\alu|ADD[7]~15 )))) # (GND)
// \alu|ADD[8]~17  = CARRY((\SR2MUX[8]~52_combout  & ((\REG|Mux7~4_combout ) # (!\alu|ADD[7]~15 ))) # (!\SR2MUX[8]~52_combout  & (\REG|Mux7~4_combout  & !\alu|ADD[7]~15 )))

	.dataa(\SR2MUX[8]~52_combout ),
	.datab(\REG|Mux7~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[7]~15 ),
	.combout(\alu|ADD[8]~16_combout ),
	.cout(\alu|ADD[8]~17 ));
// synopsys translate_off
defparam \alu|ADD[8]~16 .lut_mask = 16'h698E;
defparam \alu|ADD[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneii_lcell_comb \alu|ADD[9]~18 (
// Equation(s):
// \alu|ADD[9]~18_combout  = (\SR2MUX[9]~58_combout  & ((\REG|Mux6~4_combout  & (\alu|ADD[8]~17  & VCC)) # (!\REG|Mux6~4_combout  & (!\alu|ADD[8]~17 )))) # (!\SR2MUX[9]~58_combout  & ((\REG|Mux6~4_combout  & (!\alu|ADD[8]~17 )) # (!\REG|Mux6~4_combout  & 
// ((\alu|ADD[8]~17 ) # (GND)))))
// \alu|ADD[9]~19  = CARRY((\SR2MUX[9]~58_combout  & (!\REG|Mux6~4_combout  & !\alu|ADD[8]~17 )) # (!\SR2MUX[9]~58_combout  & ((!\alu|ADD[8]~17 ) # (!\REG|Mux6~4_combout ))))

	.dataa(\SR2MUX[9]~58_combout ),
	.datab(\REG|Mux6~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[8]~17 ),
	.combout(\alu|ADD[9]~18_combout ),
	.cout(\alu|ADD[9]~19 ));
// synopsys translate_off
defparam \alu|ADD[9]~18 .lut_mask = 16'h9617;
defparam \alu|ADD[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneii_lcell_comb \alu|ADD[10]~20 (
// Equation(s):
// \alu|ADD[10]~20_combout  = ((\REG|Mux5~4_combout  $ (\SR2MUX[10]~64_combout  $ (!\alu|ADD[9]~19 )))) # (GND)
// \alu|ADD[10]~21  = CARRY((\REG|Mux5~4_combout  & ((\SR2MUX[10]~64_combout ) # (!\alu|ADD[9]~19 ))) # (!\REG|Mux5~4_combout  & (\SR2MUX[10]~64_combout  & !\alu|ADD[9]~19 )))

	.dataa(\REG|Mux5~4_combout ),
	.datab(\SR2MUX[10]~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[9]~19 ),
	.combout(\alu|ADD[10]~20_combout ),
	.cout(\alu|ADD[10]~21 ));
// synopsys translate_off
defparam \alu|ADD[10]~20 .lut_mask = 16'h698E;
defparam \alu|ADD[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneii_lcell_comb \alu|ADD[11]~22 (
// Equation(s):
// \alu|ADD[11]~22_combout  = (\SR2MUX[11]~70_combout  & ((\REG|Mux4~4_combout  & (\alu|ADD[10]~21  & VCC)) # (!\REG|Mux4~4_combout  & (!\alu|ADD[10]~21 )))) # (!\SR2MUX[11]~70_combout  & ((\REG|Mux4~4_combout  & (!\alu|ADD[10]~21 )) # (!\REG|Mux4~4_combout  
// & ((\alu|ADD[10]~21 ) # (GND)))))
// \alu|ADD[11]~23  = CARRY((\SR2MUX[11]~70_combout  & (!\REG|Mux4~4_combout  & !\alu|ADD[10]~21 )) # (!\SR2MUX[11]~70_combout  & ((!\alu|ADD[10]~21 ) # (!\REG|Mux4~4_combout ))))

	.dataa(\SR2MUX[11]~70_combout ),
	.datab(\REG|Mux4~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[10]~21 ),
	.combout(\alu|ADD[11]~22_combout ),
	.cout(\alu|ADD[11]~23 ));
// synopsys translate_off
defparam \alu|ADD[11]~22 .lut_mask = 16'h9617;
defparam \alu|ADD[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneii_lcell_comb \alu|ADD[12]~24 (
// Equation(s):
// \alu|ADD[12]~24_combout  = ((\SR2MUX[12]~76_combout  $ (\REG|Mux3~4_combout  $ (!\alu|ADD[11]~23 )))) # (GND)
// \alu|ADD[12]~25  = CARRY((\SR2MUX[12]~76_combout  & ((\REG|Mux3~4_combout ) # (!\alu|ADD[11]~23 ))) # (!\SR2MUX[12]~76_combout  & (\REG|Mux3~4_combout  & !\alu|ADD[11]~23 )))

	.dataa(\SR2MUX[12]~76_combout ),
	.datab(\REG|Mux3~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[11]~23 ),
	.combout(\alu|ADD[12]~24_combout ),
	.cout(\alu|ADD[12]~25 ));
// synopsys translate_off
defparam \alu|ADD[12]~24 .lut_mask = 16'h698E;
defparam \alu|ADD[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneii_lcell_comb \alu|out[12]~27 (
// Equation(s):
// \alu|out[12]~27_combout  = (\control|ALUK[0]~3_combout  & (((\control|Decoder5~1_combout )))) # (!\control|ALUK[0]~3_combout  & ((\control|Decoder5~1_combout  & (!\REG|Mux3~4_combout )) # (!\control|Decoder5~1_combout  & ((\alu|ADD[12]~24_combout )))))

	.dataa(\control|ALUK[0]~3_combout ),
	.datab(\REG|Mux3~4_combout ),
	.datac(\control|Decoder5~1_combout ),
	.datad(\alu|ADD[12]~24_combout ),
	.cin(gnd),
	.combout(\alu|out[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[12]~27 .lut_mask = 16'hB5B0;
defparam \alu|out[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneii_lcell_comb \alu|out[12]~28 (
// Equation(s):
// \alu|out[12]~28_combout  = (\control|ALUK[0]~3_combout  & ((\alu|out[12]~27_combout  & (\REG|Mux2~4_combout )) # (!\alu|out[12]~27_combout  & ((\alu|AND [12]))))) # (!\control|ALUK[0]~3_combout  & (((\alu|out[12]~27_combout ))))

	.dataa(\control|ALUK[0]~3_combout ),
	.datab(\REG|Mux2~4_combout ),
	.datac(\alu|AND [12]),
	.datad(\alu|out[12]~27_combout ),
	.cin(gnd),
	.combout(\alu|out[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[12]~28 .lut_mask = 16'hDDA0;
defparam \alu|out[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneii_lcell_comb \BUS[12]~84 (
// Equation(s):
// \BUS[12]~84_combout  = (\pc|out[12]~_Duplicate_1_regout  & (((\alu|out[12]~28_combout )) # (!\control|drALU~1_combout ))) # (!\pc|out[12]~_Duplicate_1_regout  & (\control|WideOr21~1_combout  & ((\alu|out[12]~28_combout ) # (!\control|drALU~1_combout ))))

	.dataa(\pc|out[12]~_Duplicate_1_regout ),
	.datab(\control|drALU~1_combout ),
	.datac(\control|WideOr21~1_combout ),
	.datad(\alu|out[12]~28_combout ),
	.cin(gnd),
	.combout(\BUS[12]~84_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[12]~84 .lut_mask = 16'hFA32;
defparam \BUS[12]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneii_lcell_comb \BUS[12]~85 (
// Equation(s):
// \BUS[12]~85_combout  = (\BUS[12]~83_combout  & (\BUS[12]~84_combout  & ((\mdr|out[12]~_Duplicate_1_regout ) # (!\control|WideOr22~2_combout ))))

	.dataa(\control|WideOr22~2_combout ),
	.datab(\mdr|out[12]~_Duplicate_1_regout ),
	.datac(\BUS[12]~83_combout ),
	.datad(\BUS[12]~84_combout ),
	.cin(gnd),
	.combout(\BUS[12]~85_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[12]~85 .lut_mask = 16'hD000;
defparam \BUS[12]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneii_lcell_comb \BUS[12]~86 (
// Equation(s):
// \BUS[12]~86_combout  = (\BUS[12]~85_combout ) # (!\BUS[0]~37_combout )

	.dataa(\BUS[0]~37_combout ),
	.datab(vcc),
	.datac(\BUS[12]~85_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\BUS[12]~86_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[12]~86 .lut_mask = 16'hF5F5;
defparam \BUS[12]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneii_lcell_comb \mdr|out[12]~12 (
// Equation(s):
// \mdr|out[12]~12_combout  = (\control|WideOr24~combout  & (\mc|data_out[12]~_Duplicate_1_regout )) # (!\control|WideOr24~combout  & ((\BUS[12]~86_combout )))

	.dataa(\control|WideOr24~combout ),
	.datab(vcc),
	.datac(\mc|data_out[12]~_Duplicate_1_regout ),
	.datad(\BUS[12]~86_combout ),
	.cin(gnd),
	.combout(\mdr|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[12]~12 .lut_mask = 16'hF5A0;
defparam \mdr|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneii_lcell_comb \mdr|out[12]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[12]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr20~2_combout  & (\mdr|out[12]~_Duplicate_1_regout )) # (!\control|WideOr20~2_combout  & ((\mdr|out[12]~12_combout )))

	.dataa(\control|WideOr20~2_combout ),
	.datab(vcc),
	.datac(\mdr|out[12]~_Duplicate_1_regout ),
	.datad(\mdr|out[12]~12_combout ),
	.cin(gnd),
	.combout(\mdr|out[12]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[12]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF5A0;
defparam \mdr|out[12]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N21
cycloneii_lcell_ff \mdr|out[12]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mdr|out[12]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[12]~_Duplicate_1_regout ));

// Location: LCCOMB_X18_Y8_N22
cycloneii_lcell_comb \mc|data_out~5 (
// Equation(s):
// \mc|data_out~5_combout  = (\mc|Selector24~3_combout  & \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a11 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mc|Selector24~3_combout ),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a11 ),
	.cin(gnd),
	.combout(\mc|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out~5 .lut_mask = 16'hF000;
defparam \mc|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneii_lcell_comb \mc|data_out[11]~_Duplicate_1feeder (
// Equation(s):
// \mc|data_out[11]~_Duplicate_1feeder_combout  = \mc|data_out~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|data_out~5_combout ),
	.cin(gnd),
	.combout(\mc|data_out[11]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[11]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mc|data_out[11]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N17
cycloneii_lcell_ff \mc|data_out[11]~_Duplicate_1 (
	.clk(\control|WideOr24~clkctrl_outclk ),
	.datain(\mc|data_out[11]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr23~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[11]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y8_N0
cycloneii_lcell_comb \mdr|out[11]~11 (
// Equation(s):
// \mdr|out[11]~11_combout  = (\control|WideOr24~combout  & (\mc|data_out[11]~_Duplicate_1_regout )) # (!\control|WideOr24~combout  & ((\BUS[11]~82_combout )))

	.dataa(vcc),
	.datab(\control|WideOr24~combout ),
	.datac(\mc|data_out[11]~_Duplicate_1_regout ),
	.datad(\BUS[11]~82_combout ),
	.cin(gnd),
	.combout(\mdr|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[11]~11 .lut_mask = 16'hF3C0;
defparam \mdr|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N20
cycloneii_lcell_comb \mdr|out[11]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[11]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr20~2_combout  & (\mdr|out[11]~_Duplicate_1_regout )) # (!\control|WideOr20~2_combout  & ((\mdr|out[11]~11_combout )))

	.dataa(\control|WideOr20~2_combout ),
	.datab(vcc),
	.datac(\mdr|out[11]~_Duplicate_1_regout ),
	.datad(\mdr|out[11]~11_combout ),
	.cin(gnd),
	.combout(\mdr|out[11]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[11]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF5A0;
defparam \mdr|out[11]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N21
cycloneii_lcell_ff \mdr|out[11]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mdr|out[11]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[11]~_Duplicate_1_regout ));

// Location: LCCOMB_X18_Y13_N0
cycloneii_lcell_comb \mc|data_out~4 (
// Equation(s):
// \mc|data_out~4_combout  = (\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a10  & \mc|Selector24~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a10 ),
	.datad(\mc|Selector24~3_combout ),
	.cin(gnd),
	.combout(\mc|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out~4 .lut_mask = 16'hF000;
defparam \mc|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N1
cycloneii_lcell_ff \mc|data_out[10]~_Duplicate_1 (
	.clk(\control|WideOr24~clkctrl_outclk ),
	.datain(\mc|data_out~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr23~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[10]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y8_N26
cycloneii_lcell_comb \mdr|out[10]~10 (
// Equation(s):
// \mdr|out[10]~10_combout  = (\control|WideOr24~combout  & (\mc|data_out[10]~_Duplicate_1_regout )) # (!\control|WideOr24~combout  & ((\BUS[10]~78_combout )))

	.dataa(vcc),
	.datab(\control|WideOr24~combout ),
	.datac(\mc|data_out[10]~_Duplicate_1_regout ),
	.datad(\BUS[10]~78_combout ),
	.cin(gnd),
	.combout(\mdr|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[10]~10 .lut_mask = 16'hF3C0;
defparam \mdr|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N14
cycloneii_lcell_comb \mdr|out[10]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[10]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr20~2_combout  & (\mdr|out[10]~_Duplicate_1_regout )) # (!\control|WideOr20~2_combout  & ((\mdr|out[10]~10_combout )))

	.dataa(\control|WideOr20~2_combout ),
	.datab(vcc),
	.datac(\mdr|out[10]~_Duplicate_1_regout ),
	.datad(\mdr|out[10]~10_combout ),
	.cin(gnd),
	.combout(\mdr|out[10]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[10]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF5A0;
defparam \mdr|out[10]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N15
cycloneii_lcell_ff \mdr|out[10]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mdr|out[10]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[10]~_Duplicate_1_regout ));

// Location: LCCOMB_X1_Y10_N26
cycloneii_lcell_comb \mc|Selector24~2 (
// Equation(s):
// \mc|Selector24~2_combout  = (\SW~combout [9] & ((\mc|Equal0~1_combout ) # ((\mc|Selector24~3_combout  & \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a9 )))) # (!\SW~combout [9] & (\mc|Selector24~3_combout  & 
// ((\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a9 ))))

	.dataa(\SW~combout [9]),
	.datab(\mc|Selector24~3_combout ),
	.datac(\mc|Equal0~1_combout ),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a9 ),
	.cin(gnd),
	.combout(\mc|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Selector24~2 .lut_mask = 16'hECA0;
defparam \mc|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N22
cycloneii_lcell_comb \mc|data_out[9]~_Duplicate_1feeder (
// Equation(s):
// \mc|data_out[9]~_Duplicate_1feeder_combout  = \mc|Selector24~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|Selector24~2_combout ),
	.cin(gnd),
	.combout(\mc|data_out[9]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[9]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mc|data_out[9]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y10_N23
cycloneii_lcell_ff \mc|data_out[9]~_Duplicate_1 (
	.clk(\control|WideOr24~clkctrl_outclk ),
	.datain(\mc|data_out[9]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr23~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[9]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y12_N22
cycloneii_lcell_comb \mdr|out[9]~9 (
// Equation(s):
// \mdr|out[9]~9_combout  = (\control|WideOr24~combout  & (\mc|data_out[9]~_Duplicate_1_regout )) # (!\control|WideOr24~combout  & ((\BUS[9]~74_combout )))

	.dataa(vcc),
	.datab(\control|WideOr24~combout ),
	.datac(\mc|data_out[9]~_Duplicate_1_regout ),
	.datad(\BUS[9]~74_combout ),
	.cin(gnd),
	.combout(\mdr|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[9]~9 .lut_mask = 16'hF3C0;
defparam \mdr|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N28
cycloneii_lcell_comb \mdr|out[9]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[9]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr20~2_combout  & (\mdr|out[9]~_Duplicate_1_regout )) # (!\control|WideOr20~2_combout  & ((\mdr|out[9]~9_combout )))

	.dataa(vcc),
	.datab(\control|WideOr20~2_combout ),
	.datac(\mdr|out[9]~_Duplicate_1_regout ),
	.datad(\mdr|out[9]~9_combout ),
	.cin(gnd),
	.combout(\mdr|out[9]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[9]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF3C0;
defparam \mdr|out[9]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N29
cycloneii_lcell_ff \mdr|out[9]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mdr|out[9]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[9]~_Duplicate_1_regout ));

// Location: LCCOMB_X12_Y26_N2
cycloneii_lcell_comb \mc|Selector25~0 (
// Equation(s):
// \mc|Selector25~0_combout  = (\SW~combout [8] & ((\mc|Equal0~1_combout ) # ((\mc|Selector24~3_combout  & \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a8 )))) # (!\SW~combout [8] & (\mc|Selector24~3_combout  & 
// ((\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a8 ))))

	.dataa(\SW~combout [8]),
	.datab(\mc|Selector24~3_combout ),
	.datac(\mc|Equal0~1_combout ),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a8 ),
	.cin(gnd),
	.combout(\mc|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Selector25~0 .lut_mask = 16'hECA0;
defparam \mc|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N20
cycloneii_lcell_comb \mc|data_out[8]~_Duplicate_1feeder (
// Equation(s):
// \mc|data_out[8]~_Duplicate_1feeder_combout  = \mc|Selector25~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|Selector25~0_combout ),
	.cin(gnd),
	.combout(\mc|data_out[8]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[8]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mc|data_out[8]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y26_N21
cycloneii_lcell_ff \mc|data_out[8]~_Duplicate_1 (
	.clk(\control|WideOr24~clkctrl_outclk ),
	.datain(\mc|data_out[8]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr23~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[8]~_Duplicate_1_regout ));

// Location: LCCOMB_X24_Y10_N28
cycloneii_lcell_comb \BUS[8]~70 (
// Equation(s):
// \BUS[8]~70_combout  = (\BUS[8]~69_combout ) # (!\BUS[0]~37_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\BUS[0]~37_combout ),
	.datad(\BUS[8]~69_combout ),
	.cin(gnd),
	.combout(\BUS[8]~70_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[8]~70 .lut_mask = 16'hFF0F;
defparam \BUS[8]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N28
cycloneii_lcell_comb \mdr|out[8]~8 (
// Equation(s):
// \mdr|out[8]~8_combout  = (\control|WideOr24~combout  & (\mc|data_out[8]~_Duplicate_1_regout )) # (!\control|WideOr24~combout  & ((\BUS[8]~70_combout )))

	.dataa(vcc),
	.datab(\control|WideOr24~combout ),
	.datac(\mc|data_out[8]~_Duplicate_1_regout ),
	.datad(\BUS[8]~70_combout ),
	.cin(gnd),
	.combout(\mdr|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[8]~8 .lut_mask = 16'hF3C0;
defparam \mdr|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N8
cycloneii_lcell_comb \mdr|out[8]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[8]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr20~2_combout  & (\mdr|out[8]~_Duplicate_1_regout )) # (!\control|WideOr20~2_combout  & ((\mdr|out[8]~8_combout )))

	.dataa(\control|WideOr20~2_combout ),
	.datab(vcc),
	.datac(\mdr|out[8]~_Duplicate_1_regout ),
	.datad(\mdr|out[8]~8_combout ),
	.cin(gnd),
	.combout(\mdr|out[8]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[8]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF5A0;
defparam \mdr|out[8]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N9
cycloneii_lcell_ff \mdr|out[8]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mdr|out[8]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[8]~_Duplicate_1_regout ));

// Location: LCCOMB_X49_Y15_N6
cycloneii_lcell_comb \mc|Selector26~0 (
// Equation(s):
// \mc|Selector26~0_combout  = (\SW~combout [7] & ((\mc|Equal0~1_combout ) # ((\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a7  & \mc|Selector24~3_combout )))) # (!\SW~combout [7] & (\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a7  & 
// (\mc|Selector24~3_combout )))

	.dataa(\SW~combout [7]),
	.datab(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.datac(\mc|Selector24~3_combout ),
	.datad(\mc|Equal0~1_combout ),
	.cin(gnd),
	.combout(\mc|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Selector26~0 .lut_mask = 16'hEAC0;
defparam \mc|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N4
cycloneii_lcell_comb \mc|data_out[7]~_Duplicate_1feeder (
// Equation(s):
// \mc|data_out[7]~_Duplicate_1feeder_combout  = \mc|Selector26~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|Selector26~0_combout ),
	.cin(gnd),
	.combout(\mc|data_out[7]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[7]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mc|data_out[7]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y15_N5
cycloneii_lcell_ff \mc|data_out[7]~_Duplicate_1 (
	.clk(\control|WideOr24~clkctrl_outclk ),
	.datain(\mc|data_out[7]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr23~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[7]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y12_N12
cycloneii_lcell_comb \mdr|out[7]~7 (
// Equation(s):
// \mdr|out[7]~7_combout  = (\control|WideOr24~combout  & (\mc|data_out[7]~_Duplicate_1_regout )) # (!\control|WideOr24~combout  & ((\BUS[7]~66_combout )))

	.dataa(vcc),
	.datab(\control|WideOr24~combout ),
	.datac(\mc|data_out[7]~_Duplicate_1_regout ),
	.datad(\BUS[7]~66_combout ),
	.cin(gnd),
	.combout(\mdr|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[7]~7 .lut_mask = 16'hF3C0;
defparam \mdr|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N18
cycloneii_lcell_comb \mdr|out[7]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[7]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr20~2_combout  & (\mdr|out[7]~_Duplicate_1_regout )) # (!\control|WideOr20~2_combout  & ((\mdr|out[7]~7_combout )))

	.dataa(vcc),
	.datab(\control|WideOr20~2_combout ),
	.datac(\mdr|out[7]~_Duplicate_1_regout ),
	.datad(\mdr|out[7]~7_combout ),
	.cin(gnd),
	.combout(\mdr|out[7]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[7]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF3C0;
defparam \mdr|out[7]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N19
cycloneii_lcell_ff \mdr|out[7]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mdr|out[7]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[7]~_Duplicate_1_regout ));

// Location: LCCOMB_X11_Y26_N26
cycloneii_lcell_comb \mc|Selector27~0 (
// Equation(s):
// \mc|Selector27~0_combout  = (\mc|Equal0~1_combout  & ((\SW~combout [6]) # ((\mc|Selector24~3_combout  & \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a6 )))) # (!\mc|Equal0~1_combout  & (((\mc|Selector24~3_combout  & 
// \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a6 ))))

	.dataa(\mc|Equal0~1_combout ),
	.datab(\SW~combout [6]),
	.datac(\mc|Selector24~3_combout ),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a6 ),
	.cin(gnd),
	.combout(\mc|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Selector27~0 .lut_mask = 16'hF888;
defparam \mc|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N20
cycloneii_lcell_comb \mc|data_out[6]~_Duplicate_1feeder (
// Equation(s):
// \mc|data_out[6]~_Duplicate_1feeder_combout  = \mc|Selector27~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|Selector27~0_combout ),
	.cin(gnd),
	.combout(\mc|data_out[6]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[6]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mc|data_out[6]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y26_N21
cycloneii_lcell_ff \mc|data_out[6]~_Duplicate_1 (
	.clk(\control|WideOr24~clkctrl_outclk ),
	.datain(\mc|data_out[6]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr23~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[6]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y14_N10
cycloneii_lcell_comb \mdr|out[6]~6 (
// Equation(s):
// \mdr|out[6]~6_combout  = (\control|WideOr24~combout  & (\mc|data_out[6]~_Duplicate_1_regout )) # (!\control|WideOr24~combout  & ((\BUS[6]~62_combout )))

	.dataa(vcc),
	.datab(\mc|data_out[6]~_Duplicate_1_regout ),
	.datac(\BUS[6]~62_combout ),
	.datad(\control|WideOr24~combout ),
	.cin(gnd),
	.combout(\mdr|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[6]~6 .lut_mask = 16'hCCF0;
defparam \mdr|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneii_lcell_comb \mdr|out[6]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[6]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr20~2_combout  & (\mdr|out[6]~_Duplicate_1_regout )) # (!\control|WideOr20~2_combout  & ((\mdr|out[6]~6_combout )))

	.dataa(\control|WideOr20~2_combout ),
	.datab(vcc),
	.datac(\mdr|out[6]~_Duplicate_1_regout ),
	.datad(\mdr|out[6]~6_combout ),
	.cin(gnd),
	.combout(\mdr|out[6]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[6]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF5A0;
defparam \mdr|out[6]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N1
cycloneii_lcell_ff \mdr|out[6]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mdr|out[6]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[6]~_Duplicate_1_regout ));

// Location: LCCOMB_X18_Y13_N28
cycloneii_lcell_comb \mc|data_out[2]~2 (
// Equation(s):
// \mc|data_out[2]~2_combout  = (\mc|Selector24~3_combout  & ((\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a2 ))) # (!\mc|Selector24~3_combout  & (\KEY~combout [2]))

	.dataa(\KEY~combout [2]),
	.datab(vcc),
	.datac(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a2 ),
	.datad(\mc|Selector24~3_combout ),
	.cin(gnd),
	.combout(\mc|data_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[2]~2 .lut_mask = 16'hF0AA;
defparam \mc|data_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneii_lcell_comb \mc|data_out[2]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mc|data_out[2]~_Duplicate_1SLOAD_MUX_combout  = (\mc|Equal0~1_combout  & (\SW~combout [2])) # (!\mc|Equal0~1_combout  & ((\mc|data_out[2]~2_combout )))

	.dataa(vcc),
	.datab(\SW~combout [2]),
	.datac(\mc|Equal0~1_combout ),
	.datad(\mc|data_out[2]~2_combout ),
	.cin(gnd),
	.combout(\mc|data_out[2]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[2]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hCFC0;
defparam \mc|data_out[2]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N21
cycloneii_lcell_ff \mc|data_out[2]~_Duplicate_1 (
	.clk(\control|WideOr24~clkctrl_outclk ),
	.datain(\mc|data_out[2]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr23~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[2]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y12_N30
cycloneii_lcell_comb \mdr|out[2]~2 (
// Equation(s):
// \mdr|out[2]~2_combout  = (\control|WideOr24~combout  & (\mc|data_out[2]~_Duplicate_1_regout )) # (!\control|WideOr24~combout  & ((\BUS[2]~46_combout )))

	.dataa(vcc),
	.datab(\mc|data_out[2]~_Duplicate_1_regout ),
	.datac(\BUS[2]~46_combout ),
	.datad(\control|WideOr24~combout ),
	.cin(gnd),
	.combout(\mdr|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[2]~2 .lut_mask = 16'hCCF0;
defparam \mdr|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N30
cycloneii_lcell_comb \mdr|out[2]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[2]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr20~2_combout  & (\mdr|out[2]~_Duplicate_1_regout )) # (!\control|WideOr20~2_combout  & ((\mdr|out[2]~2_combout )))

	.dataa(vcc),
	.datab(\control|WideOr20~2_combout ),
	.datac(\mdr|out[2]~_Duplicate_1_regout ),
	.datad(\mdr|out[2]~2_combout ),
	.cin(gnd),
	.combout(\mdr|out[2]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[2]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF3C0;
defparam \mdr|out[2]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N31
cycloneii_lcell_ff \mdr|out[2]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mdr|out[2]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[2]~_Duplicate_1_regout ));

// Location: LCCOMB_X18_Y13_N30
cycloneii_lcell_comb \mc|data_out[1]~1 (
// Equation(s):
// \mc|data_out[1]~1_combout  = (\mc|Selector24~3_combout  & ((\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a1 ))) # (!\mc|Selector24~3_combout  & (\KEY~combout [1]))

	.dataa(\mc|Selector24~3_combout ),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.cin(gnd),
	.combout(\mc|data_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[1]~1 .lut_mask = 16'hFA50;
defparam \mc|data_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneii_lcell_comb \mc|data_out[1]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mc|data_out[1]~_Duplicate_1SLOAD_MUX_combout  = (\mc|Equal0~1_combout  & (\SW~combout [1])) # (!\mc|Equal0~1_combout  & ((\mc|data_out[1]~1_combout )))

	.dataa(\SW~combout [1]),
	.datab(vcc),
	.datac(\mc|Equal0~1_combout ),
	.datad(\mc|data_out[1]~1_combout ),
	.cin(gnd),
	.combout(\mc|data_out[1]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[1]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hAFA0;
defparam \mc|data_out[1]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N19
cycloneii_lcell_ff \mc|data_out[1]~_Duplicate_1 (
	.clk(\control|WideOr24~clkctrl_outclk ),
	.datain(\mc|data_out[1]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr23~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[1]~_Duplicate_1_regout ));

// Location: LCCOMB_X23_Y14_N12
cycloneii_lcell_comb \mdr|out[1]~1 (
// Equation(s):
// \mdr|out[1]~1_combout  = (\control|WideOr24~combout  & ((\mc|data_out[1]~_Duplicate_1_regout ))) # (!\control|WideOr24~combout  & (\BUS[1]~42_combout ))

	.dataa(vcc),
	.datab(\control|WideOr24~combout ),
	.datac(\BUS[1]~42_combout ),
	.datad(\mc|data_out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\mdr|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[1]~1 .lut_mask = 16'hFC30;
defparam \mdr|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneii_lcell_comb \mdr|out[1]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[1]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr20~2_combout  & (\mdr|out[1]~_Duplicate_1_regout )) # (!\control|WideOr20~2_combout  & ((\mdr|out[1]~1_combout )))

	.dataa(vcc),
	.datab(\control|WideOr20~2_combout ),
	.datac(\mdr|out[1]~_Duplicate_1_regout ),
	.datad(\mdr|out[1]~1_combout ),
	.cin(gnd),
	.combout(\mdr|out[1]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[1]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF3C0;
defparam \mdr|out[1]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N21
cycloneii_lcell_ff \mdr|out[1]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mdr|out[1]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[1]~_Duplicate_1_regout ));

// Location: LCCOMB_X18_Y13_N12
cycloneii_lcell_comb \mc|data_out[0]~0 (
// Equation(s):
// \mc|data_out[0]~0_combout  = (\mc|Selector24~3_combout  & ((\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ))) # (!\mc|Selector24~3_combout  & (\KEY~combout [0]))

	.dataa(\mc|Selector24~3_combout ),
	.datab(\KEY~combout [0]),
	.datac(vcc),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.cin(gnd),
	.combout(\mc|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[0]~0 .lut_mask = 16'hEE44;
defparam \mc|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneii_lcell_comb \mc|data_out[0]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mc|data_out[0]~_Duplicate_1SLOAD_MUX_combout  = (\mc|Equal0~1_combout  & (\SW~combout [0])) # (!\mc|Equal0~1_combout  & ((\mc|data_out[0]~0_combout )))

	.dataa(vcc),
	.datab(\SW~combout [0]),
	.datac(\mc|Equal0~1_combout ),
	.datad(\mc|data_out[0]~0_combout ),
	.cin(gnd),
	.combout(\mc|data_out[0]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[0]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hCFC0;
defparam \mc|data_out[0]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N9
cycloneii_lcell_ff \mc|data_out[0]~_Duplicate_1 (
	.clk(\control|WideOr24~clkctrl_outclk ),
	.datain(\mc|data_out[0]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr23~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[0]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y12_N20
cycloneii_lcell_comb \mdr|out[0]~0 (
// Equation(s):
// \mdr|out[0]~0_combout  = (\control|WideOr24~combout  & ((\mc|data_out[0]~_Duplicate_1_regout ))) # (!\control|WideOr24~combout  & (\BUS[0]~38_combout ))

	.dataa(\control|WideOr24~combout ),
	.datab(vcc),
	.datac(\BUS[0]~38_combout ),
	.datad(\mc|data_out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\mdr|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[0]~0 .lut_mask = 16'hFA50;
defparam \mdr|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N24
cycloneii_lcell_comb \mdr|out[0]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[0]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr20~2_combout  & (\mdr|out[0]~_Duplicate_1_regout )) # (!\control|WideOr20~2_combout  & ((\mdr|out[0]~0_combout )))

	.dataa(vcc),
	.datab(\control|WideOr20~2_combout ),
	.datac(\mdr|out[0]~_Duplicate_1_regout ),
	.datad(\mdr|out[0]~0_combout ),
	.cin(gnd),
	.combout(\mdr|out[0]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[0]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF3C0;
defparam \mdr|out[0]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N25
cycloneii_lcell_ff \mdr|out[0]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mdr|out[0]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[0]~_Duplicate_1_regout ));

// Location: LCCOMB_X1_Y12_N26
cycloneii_lcell_comb \mc|Selector28~0 (
// Equation(s):
// \mc|Selector28~0_combout  = (\SW~combout [5] & ((\mc|Equal0~1_combout ) # ((\mc|Selector24~3_combout  & \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a5 )))) # (!\SW~combout [5] & (\mc|Selector24~3_combout  & 
// (\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a5 )))

	.dataa(\SW~combout [5]),
	.datab(\mc|Selector24~3_combout ),
	.datac(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.datad(\mc|Equal0~1_combout ),
	.cin(gnd),
	.combout(\mc|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Selector28~0 .lut_mask = 16'hEAC0;
defparam \mc|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N28
cycloneii_lcell_comb \mc|data_out[5]~_Duplicate_1feeder (
// Equation(s):
// \mc|data_out[5]~_Duplicate_1feeder_combout  = \mc|Selector28~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|Selector28~0_combout ),
	.cin(gnd),
	.combout(\mc|data_out[5]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[5]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mc|data_out[5]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N29
cycloneii_lcell_ff \mc|data_out[5]~_Duplicate_1 (
	.clk(\control|WideOr24~clkctrl_outclk ),
	.datain(\mc|data_out[5]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr23~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[5]~_Duplicate_1_regout ));

// Location: LCCOMB_X23_Y19_N30
cycloneii_lcell_comb \mdr|out[5]~5 (
// Equation(s):
// \mdr|out[5]~5_combout  = (\control|WideOr24~combout  & ((\mc|data_out[5]~_Duplicate_1_regout ))) # (!\control|WideOr24~combout  & (\BUS[5]~58_combout ))

	.dataa(vcc),
	.datab(\control|WideOr24~combout ),
	.datac(\BUS[5]~58_combout ),
	.datad(\mc|data_out[5]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\mdr|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[5]~5 .lut_mask = 16'hFC30;
defparam \mdr|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneii_lcell_comb \mdr|out[5]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[5]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr20~2_combout  & (\mdr|out[5]~_Duplicate_1_regout )) # (!\control|WideOr20~2_combout  & ((\mdr|out[5]~5_combout )))

	.dataa(\control|WideOr20~2_combout ),
	.datab(vcc),
	.datac(\mdr|out[5]~_Duplicate_1_regout ),
	.datad(\mdr|out[5]~5_combout ),
	.cin(gnd),
	.combout(\mdr|out[5]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[5]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF5A0;
defparam \mdr|out[5]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N17
cycloneii_lcell_ff \mdr|out[5]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mdr|out[5]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[5]~_Duplicate_1_regout ));

// Location: LCCOMB_X24_Y10_N4
cycloneii_lcell_comb \ADDR2MUX[5]~5 (
// Equation(s):
// \ADDR2MUX[5]~5_combout  = (\ir|out[5]~_Duplicate_1_regout  & ((!\control|WideOr12~1_combout ) # (!\control|WideOr13~3_combout )))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|WideOr13~3_combout ),
	.datad(\control|WideOr12~1_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[5]~5 .lut_mask = 16'h0AAA;
defparam \ADDR2MUX[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneii_lcell_comb \ADDR1MUX[4]~4 (
// Equation(s):
// \ADDR1MUX[4]~4_combout  = (\control|WideOr14~4_combout  & (\pc|out[4]~_Duplicate_1_regout )) # (!\control|WideOr14~4_combout  & ((\REG|Mux11~4_combout )))

	.dataa(\pc|out[4]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|WideOr14~4_combout ),
	.datad(\REG|Mux11~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[4]~4 .lut_mask = 16'hAFA0;
defparam \ADDR1MUX[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneii_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = ((\ADDR2MUX[4]~4_combout  $ (\ADDR1MUX[4]~4_combout  $ (!\Add1~7 )))) # (GND)
// \Add1~9  = CARRY((\ADDR2MUX[4]~4_combout  & ((\ADDR1MUX[4]~4_combout ) # (!\Add1~7 ))) # (!\ADDR2MUX[4]~4_combout  & (\ADDR1MUX[4]~4_combout  & !\Add1~7 )))

	.dataa(\ADDR2MUX[4]~4_combout ),
	.datab(\ADDR1MUX[4]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h698E;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneii_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\ADDR1MUX[5]~5_combout  & ((\ADDR2MUX[5]~5_combout  & (\Add1~9  & VCC)) # (!\ADDR2MUX[5]~5_combout  & (!\Add1~9 )))) # (!\ADDR1MUX[5]~5_combout  & ((\ADDR2MUX[5]~5_combout  & (!\Add1~9 )) # (!\ADDR2MUX[5]~5_combout  & ((\Add1~9 ) # 
// (GND)))))
// \Add1~11  = CARRY((\ADDR1MUX[5]~5_combout  & (!\ADDR2MUX[5]~5_combout  & !\Add1~9 )) # (!\ADDR1MUX[5]~5_combout  & ((!\Add1~9 ) # (!\ADDR2MUX[5]~5_combout ))))

	.dataa(\ADDR1MUX[5]~5_combout ),
	.datab(\ADDR2MUX[5]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h9617;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneii_lcell_comb \BUS[5]~55 (
// Equation(s):
// \BUS[5]~55_combout  = (\Add1~10_combout ) # (!\control|WideOr15~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|WideOr15~6_combout ),
	.datad(\Add1~10_combout ),
	.cin(gnd),
	.combout(\BUS[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[5]~55 .lut_mask = 16'hFF0F;
defparam \BUS[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneii_lcell_comb \pc|out~14 (
// Equation(s):
// \pc|out~14_combout  = (\pc|out[10]~37_combout  & (((\pc|out[10]~36_combout )))) # (!\pc|out[10]~37_combout  & ((\pc|out[10]~36_combout  & ((\BUS[5]~58_combout ))) # (!\pc|out[10]~36_combout  & (\PC_PLUS_ONE[5]~10_combout ))))

	.dataa(\PC_PLUS_ONE[5]~10_combout ),
	.datab(\pc|out[10]~37_combout ),
	.datac(\pc|out[10]~36_combout ),
	.datad(\BUS[5]~58_combout ),
	.cin(gnd),
	.combout(\pc|out~14_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~14 .lut_mask = 16'hF2C2;
defparam \pc|out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneii_lcell_comb \pc|out~15 (
// Equation(s):
// \pc|out~15_combout  = (\pc|out[10]~37_combout  & ((\pc|out~14_combout  & ((\pc|out[5]~_Duplicate_1_regout ))) # (!\pc|out~14_combout  & (\Add1~10_combout )))) # (!\pc|out[10]~37_combout  & (((\pc|out~14_combout ))))

	.dataa(\Add1~10_combout ),
	.datab(\pc|out[5]~_Duplicate_1_regout ),
	.datac(\pc|out[10]~37_combout ),
	.datad(\pc|out~14_combout ),
	.cin(gnd),
	.combout(\pc|out~15_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~15 .lut_mask = 16'hCFA0;
defparam \pc|out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N9
cycloneii_lcell_ff \pc|out[5]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc|out~15_combout ),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[5]~_Duplicate_1_regout ));

// Location: LCCOMB_X23_Y11_N10
cycloneii_lcell_comb \REG|Mux10~2 (
// Equation(s):
// \REG|Mux10~2_combout  = (\sel_SR1[1]~1_combout  & (((\sel_SR1[0]~0_combout )))) # (!\sel_SR1[1]~1_combout  & ((\sel_SR1[0]~0_combout  & ((\REG|create_regs[1].r|out [5]))) # (!\sel_SR1[0]~0_combout  & (\REG|create_regs[0].r|out [5]))))

	.dataa(\REG|create_regs[0].r|out [5]),
	.datab(\sel_SR1[1]~1_combout ),
	.datac(\sel_SR1[0]~0_combout ),
	.datad(\REG|create_regs[1].r|out [5]),
	.cin(gnd),
	.combout(\REG|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux10~2 .lut_mask = 16'hF2C2;
defparam \REG|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneii_lcell_comb \REG|Mux10~3 (
// Equation(s):
// \REG|Mux10~3_combout  = (\sel_SR1[1]~1_combout  & ((\REG|Mux10~2_combout  & (\REG|create_regs[3].r|out [5])) # (!\REG|Mux10~2_combout  & ((\REG|create_regs[2].r|out [5]))))) # (!\sel_SR1[1]~1_combout  & (((\REG|Mux10~2_combout ))))

	.dataa(\REG|create_regs[3].r|out [5]),
	.datab(\sel_SR1[1]~1_combout ),
	.datac(\REG|create_regs[2].r|out [5]),
	.datad(\REG|Mux10~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux10~3 .lut_mask = 16'hBBC0;
defparam \REG|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneii_lcell_comb \REG|Mux10~0 (
// Equation(s):
// \REG|Mux10~0_combout  = (\sel_SR1[1]~1_combout  & (((\REG|create_regs[6].r|out [5]) # (\sel_SR1[0]~0_combout )))) # (!\sel_SR1[1]~1_combout  & (\REG|create_regs[4].r|out [5] & ((!\sel_SR1[0]~0_combout ))))

	.dataa(\REG|create_regs[4].r|out [5]),
	.datab(\REG|create_regs[6].r|out [5]),
	.datac(\sel_SR1[1]~1_combout ),
	.datad(\sel_SR1[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux10~0 .lut_mask = 16'hF0CA;
defparam \REG|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneii_lcell_comb \REG|Mux10~1 (
// Equation(s):
// \REG|Mux10~1_combout  = (\REG|Mux10~0_combout  & (((\REG|create_regs[7].r|out [5]) # (!\sel_SR1[0]~0_combout )))) # (!\REG|Mux10~0_combout  & (\REG|create_regs[5].r|out [5] & ((\sel_SR1[0]~0_combout ))))

	.dataa(\REG|create_regs[5].r|out [5]),
	.datab(\REG|create_regs[7].r|out [5]),
	.datac(\REG|Mux10~0_combout ),
	.datad(\sel_SR1[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux10~1 .lut_mask = 16'hCAF0;
defparam \REG|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneii_lcell_comb \REG|Mux10~4 (
// Equation(s):
// \REG|Mux10~4_combout  = (\sel_SR1[2]~2_combout  & ((\REG|Mux10~1_combout ))) # (!\sel_SR1[2]~2_combout  & (\REG|Mux10~3_combout ))

	.dataa(vcc),
	.datab(\sel_SR1[2]~2_combout ),
	.datac(\REG|Mux10~3_combout ),
	.datad(\REG|Mux10~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux10~4 .lut_mask = 16'hFC30;
defparam \REG|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneii_lcell_comb \alu|AND[5] (
// Equation(s):
// \alu|AND [5] = (\SR2MUX[5]~34_combout  & ((\sel_SR1[2]~2_combout  & (\REG|Mux10~1_combout )) # (!\sel_SR1[2]~2_combout  & ((\REG|Mux10~3_combout )))))

	.dataa(\sel_SR1[2]~2_combout ),
	.datab(\REG|Mux10~1_combout ),
	.datac(\REG|Mux10~3_combout ),
	.datad(\SR2MUX[5]~34_combout ),
	.cin(gnd),
	.combout(\alu|AND [5]),
	.cout());
// synopsys translate_off
defparam \alu|AND[5] .lut_mask = 16'hD800;
defparam \alu|AND[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneii_lcell_comb \alu|out[5]~10 (
// Equation(s):
// \alu|out[5]~10_combout  = (\control|ALUK[0]~3_combout  & ((\control|Decoder5~1_combout ) # ((\alu|AND [5])))) # (!\control|ALUK[0]~3_combout  & (!\control|Decoder5~1_combout  & ((\alu|ADD[5]~10_combout ))))

	.dataa(\control|ALUK[0]~3_combout ),
	.datab(\control|Decoder5~1_combout ),
	.datac(\alu|AND [5]),
	.datad(\alu|ADD[5]~10_combout ),
	.cin(gnd),
	.combout(\alu|out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[5]~10 .lut_mask = 16'hB9A8;
defparam \alu|out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneii_lcell_comb \alu|out[5]~11 (
// Equation(s):
// \alu|out[5]~11_combout  = (\control|Decoder5~1_combout  & ((\alu|out[5]~10_combout  & ((\REG|Mux9~4_combout ))) # (!\alu|out[5]~10_combout  & (!\REG|Mux10~4_combout )))) # (!\control|Decoder5~1_combout  & (((\alu|out[5]~10_combout ))))

	.dataa(\control|Decoder5~1_combout ),
	.datab(\REG|Mux10~4_combout ),
	.datac(\REG|Mux9~4_combout ),
	.datad(\alu|out[5]~10_combout ),
	.cin(gnd),
	.combout(\alu|out[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[5]~11 .lut_mask = 16'hF522;
defparam \alu|out[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneii_lcell_comb \BUS[5]~56 (
// Equation(s):
// \BUS[5]~56_combout  = (\control|WideOr21~1_combout  & (((\alu|out[5]~11_combout )) # (!\control|drALU~1_combout ))) # (!\control|WideOr21~1_combout  & (\pc|out[5]~_Duplicate_1_regout  & ((\alu|out[5]~11_combout ) # (!\control|drALU~1_combout ))))

	.dataa(\control|WideOr21~1_combout ),
	.datab(\control|drALU~1_combout ),
	.datac(\pc|out[5]~_Duplicate_1_regout ),
	.datad(\alu|out[5]~11_combout ),
	.cin(gnd),
	.combout(\BUS[5]~56_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[5]~56 .lut_mask = 16'hFA32;
defparam \BUS[5]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneii_lcell_comb \BUS[5]~57 (
// Equation(s):
// \BUS[5]~57_combout  = (\BUS[5]~55_combout  & (\BUS[5]~56_combout  & ((\mdr|out[5]~_Duplicate_1_regout ) # (!\control|WideOr22~2_combout ))))

	.dataa(\control|WideOr22~2_combout ),
	.datab(\mdr|out[5]~_Duplicate_1_regout ),
	.datac(\BUS[5]~55_combout ),
	.datad(\BUS[5]~56_combout ),
	.cin(gnd),
	.combout(\BUS[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[5]~57 .lut_mask = 16'hD000;
defparam \BUS[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneii_lcell_comb \ir|out~6 (
// Equation(s):
// \ir|out~6_combout  = (\KEY~combout [0] & ((\BUS[5]~57_combout ) # (!\BUS[0]~37_combout )))

	.dataa(vcc),
	.datab(\BUS[0]~37_combout ),
	.datac(\KEY~combout [0]),
	.datad(\BUS[5]~57_combout ),
	.cin(gnd),
	.combout(\ir|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~6 .lut_mask = 16'hF030;
defparam \ir|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y11_N11
cycloneii_lcell_ff \ir|out[5]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[5]~_Duplicate_1_regout ));

// Location: LCCOMB_X25_Y11_N2
cycloneii_lcell_comb \SR2MUX[3]~22 (
// Equation(s):
// \SR2MUX[3]~22_combout  = (\SR2MUX[3]~21_combout ) # ((\ir|out[3]~_Duplicate_1_regout  & \ir|out[5]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\ir|out[3]~_Duplicate_1_regout ),
	.datac(\SR2MUX[3]~21_combout ),
	.datad(\ir|out[5]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\SR2MUX[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[3]~22 .lut_mask = 16'hFCF0;
defparam \SR2MUX[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneii_lcell_comb \alu|AND[3] (
// Equation(s):
// \alu|AND [3] = (\SR2MUX[3]~22_combout  & ((\sel_SR1[2]~2_combout  & (\REG|Mux12~1_combout )) # (!\sel_SR1[2]~2_combout  & ((\REG|Mux12~3_combout )))))

	.dataa(\REG|Mux12~1_combout ),
	.datab(\sel_SR1[2]~2_combout ),
	.datac(\REG|Mux12~3_combout ),
	.datad(\SR2MUX[3]~22_combout ),
	.cin(gnd),
	.combout(\alu|AND [3]),
	.cout());
// synopsys translate_off
defparam \alu|AND[3] .lut_mask = 16'hB800;
defparam \alu|AND[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneii_lcell_comb \alu|out[3]~6 (
// Equation(s):
// \alu|out[3]~6_combout  = (\control|ALUK[0]~3_combout  & ((\alu|AND [3]) # ((\control|Decoder5~1_combout )))) # (!\control|ALUK[0]~3_combout  & (((!\control|Decoder5~1_combout  & \alu|ADD[3]~6_combout ))))

	.dataa(\control|ALUK[0]~3_combout ),
	.datab(\alu|AND [3]),
	.datac(\control|Decoder5~1_combout ),
	.datad(\alu|ADD[3]~6_combout ),
	.cin(gnd),
	.combout(\alu|out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[3]~6 .lut_mask = 16'hADA8;
defparam \alu|out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneii_lcell_comb \alu|out[3]~7 (
// Equation(s):
// \alu|out[3]~7_combout  = (\control|Decoder5~1_combout  & ((\alu|out[3]~6_combout  & (\REG|Mux11~4_combout )) # (!\alu|out[3]~6_combout  & ((!\REG|Mux12~4_combout ))))) # (!\control|Decoder5~1_combout  & (((\alu|out[3]~6_combout ))))

	.dataa(\control|Decoder5~1_combout ),
	.datab(\REG|Mux11~4_combout ),
	.datac(\REG|Mux12~4_combout ),
	.datad(\alu|out[3]~6_combout ),
	.cin(gnd),
	.combout(\alu|out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[3]~7 .lut_mask = 16'hDD0A;
defparam \alu|out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneii_lcell_comb \BUS[3]~48 (
// Equation(s):
// \BUS[3]~48_combout  = (\pc|out[3]~_Duplicate_1_regout  & (((\alu|out[3]~7_combout ) # (!\control|drALU~1_combout )))) # (!\pc|out[3]~_Duplicate_1_regout  & (\control|WideOr21~1_combout  & ((\alu|out[3]~7_combout ) # (!\control|drALU~1_combout ))))

	.dataa(\pc|out[3]~_Duplicate_1_regout ),
	.datab(\control|WideOr21~1_combout ),
	.datac(\control|drALU~1_combout ),
	.datad(\alu|out[3]~7_combout ),
	.cin(gnd),
	.combout(\BUS[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[3]~48 .lut_mask = 16'hEE0E;
defparam \BUS[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneii_lcell_comb \BUS[3]~49 (
// Equation(s):
// \BUS[3]~49_combout  = (\BUS[3]~47_combout  & (\BUS[3]~48_combout  & ((\Add1~6_combout ) # (!\control|WideOr15~6_combout ))))

	.dataa(\control|WideOr15~6_combout ),
	.datab(\BUS[3]~47_combout ),
	.datac(\Add1~6_combout ),
	.datad(\BUS[3]~48_combout ),
	.cin(gnd),
	.combout(\BUS[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[3]~49 .lut_mask = 16'hC400;
defparam \BUS[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneii_lcell_comb \ir|out~4 (
// Equation(s):
// \ir|out~4_combout  = (\KEY~combout [0] & ((\BUS[3]~49_combout ) # (!\BUS[0]~37_combout )))

	.dataa(\BUS[0]~37_combout ),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\BUS[3]~49_combout ),
	.cin(gnd),
	.combout(\ir|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~4 .lut_mask = 16'hF050;
defparam \ir|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N25
cycloneii_lcell_ff \REG|create_regs[2].r|out[3] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [3]));

// Location: LCCOMB_X23_Y13_N2
cycloneii_lcell_comb \REG|Mux12~2 (
// Equation(s):
// \REG|Mux12~2_combout  = (\sel_SR1[0]~0_combout  & (((\REG|create_regs[1].r|out [3]) # (\sel_SR1[1]~1_combout )))) # (!\sel_SR1[0]~0_combout  & (\REG|create_regs[0].r|out [3] & ((!\sel_SR1[1]~1_combout ))))

	.dataa(\REG|create_regs[0].r|out [3]),
	.datab(\sel_SR1[0]~0_combout ),
	.datac(\REG|create_regs[1].r|out [3]),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux12~2 .lut_mask = 16'hCCE2;
defparam \REG|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneii_lcell_comb \REG|Mux12~3 (
// Equation(s):
// \REG|Mux12~3_combout  = (\sel_SR1[1]~1_combout  & ((\REG|Mux12~2_combout  & (\REG|create_regs[3].r|out [3])) # (!\REG|Mux12~2_combout  & ((\REG|create_regs[2].r|out [3]))))) # (!\sel_SR1[1]~1_combout  & (((\REG|Mux12~2_combout ))))

	.dataa(\REG|create_regs[3].r|out [3]),
	.datab(\sel_SR1[1]~1_combout ),
	.datac(\REG|create_regs[2].r|out [3]),
	.datad(\REG|Mux12~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux12~3 .lut_mask = 16'hBBC0;
defparam \REG|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N25
cycloneii_lcell_ff \REG|create_regs[5].r|out[3] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [3]));

// Location: LCCOMB_X20_Y13_N18
cycloneii_lcell_comb \REG|Mux12~0 (
// Equation(s):
// \REG|Mux12~0_combout  = (\sel_SR1[1]~1_combout  & (((\REG|create_regs[6].r|out [3]) # (\sel_SR1[0]~0_combout )))) # (!\sel_SR1[1]~1_combout  & (\REG|create_regs[4].r|out [3] & ((!\sel_SR1[0]~0_combout ))))

	.dataa(\REG|create_regs[4].r|out [3]),
	.datab(\REG|create_regs[6].r|out [3]),
	.datac(\sel_SR1[1]~1_combout ),
	.datad(\sel_SR1[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux12~0 .lut_mask = 16'hF0CA;
defparam \REG|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneii_lcell_comb \REG|Mux12~1 (
// Equation(s):
// \REG|Mux12~1_combout  = (\sel_SR1[0]~0_combout  & ((\REG|Mux12~0_combout  & ((\REG|create_regs[7].r|out [3]))) # (!\REG|Mux12~0_combout  & (\REG|create_regs[5].r|out [3])))) # (!\sel_SR1[0]~0_combout  & (((\REG|Mux12~0_combout ))))

	.dataa(\sel_SR1[0]~0_combout ),
	.datab(\REG|create_regs[5].r|out [3]),
	.datac(\REG|create_regs[7].r|out [3]),
	.datad(\REG|Mux12~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux12~1 .lut_mask = 16'hF588;
defparam \REG|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneii_lcell_comb \REG|Mux12~4 (
// Equation(s):
// \REG|Mux12~4_combout  = (\sel_SR1[2]~2_combout  & ((\REG|Mux12~1_combout ))) # (!\sel_SR1[2]~2_combout  & (\REG|Mux12~3_combout ))

	.dataa(vcc),
	.datab(\sel_SR1[2]~2_combout ),
	.datac(\REG|Mux12~3_combout ),
	.datad(\REG|Mux12~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux12~4 .lut_mask = 16'hFC30;
defparam \REG|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneii_lcell_comb \alu|out[2]~4 (
// Equation(s):
// \alu|out[2]~4_combout  = (\control|ALUK[0]~3_combout  & (((\control|Decoder5~1_combout )))) # (!\control|ALUK[0]~3_combout  & ((\control|Decoder5~1_combout  & (!\REG|Mux13~4_combout )) # (!\control|Decoder5~1_combout  & ((\alu|ADD[2]~4_combout )))))

	.dataa(\control|ALUK[0]~3_combout ),
	.datab(\REG|Mux13~4_combout ),
	.datac(\control|Decoder5~1_combout ),
	.datad(\alu|ADD[2]~4_combout ),
	.cin(gnd),
	.combout(\alu|out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[2]~4 .lut_mask = 16'hB5B0;
defparam \alu|out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneii_lcell_comb \alu|out[2]~5 (
// Equation(s):
// \alu|out[2]~5_combout  = (\control|ALUK[0]~3_combout  & ((\alu|out[2]~4_combout  & ((\REG|Mux12~4_combout ))) # (!\alu|out[2]~4_combout  & (\alu|AND [2])))) # (!\control|ALUK[0]~3_combout  & (((\alu|out[2]~4_combout ))))

	.dataa(\control|ALUK[0]~3_combout ),
	.datab(\alu|AND [2]),
	.datac(\REG|Mux12~4_combout ),
	.datad(\alu|out[2]~4_combout ),
	.cin(gnd),
	.combout(\alu|out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[2]~5 .lut_mask = 16'hF588;
defparam \alu|out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneii_lcell_comb \BUS[2]~44 (
// Equation(s):
// \BUS[2]~44_combout  = (\pc|out[2]~_Duplicate_1_regout  & (((\alu|out[2]~5_combout ) # (!\control|drALU~1_combout )))) # (!\pc|out[2]~_Duplicate_1_regout  & (\control|WideOr21~1_combout  & ((\alu|out[2]~5_combout ) # (!\control|drALU~1_combout ))))

	.dataa(\pc|out[2]~_Duplicate_1_regout ),
	.datab(\control|WideOr21~1_combout ),
	.datac(\control|drALU~1_combout ),
	.datad(\alu|out[2]~5_combout ),
	.cin(gnd),
	.combout(\BUS[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[2]~44 .lut_mask = 16'hEE0E;
defparam \BUS[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneii_lcell_comb \BUS[2]~45 (
// Equation(s):
// \BUS[2]~45_combout  = (\BUS[2]~43_combout  & (\BUS[2]~44_combout  & ((\mdr|out[2]~_Duplicate_1_regout ) # (!\control|WideOr22~2_combout ))))

	.dataa(\mdr|out[2]~_Duplicate_1_regout ),
	.datab(\control|WideOr22~2_combout ),
	.datac(\BUS[2]~43_combout ),
	.datad(\BUS[2]~44_combout ),
	.cin(gnd),
	.combout(\BUS[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[2]~45 .lut_mask = 16'hB000;
defparam \BUS[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneii_lcell_comb \ir|out~3 (
// Equation(s):
// \ir|out~3_combout  = (\KEY~combout [0] & ((\BUS[2]~45_combout ) # (!\BUS[0]~37_combout )))

	.dataa(\KEY~combout [0]),
	.datab(\BUS[0]~37_combout ),
	.datac(\BUS[2]~45_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ir|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~3 .lut_mask = 16'hA2A2;
defparam \ir|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneii_lcell_comb \REG|create_regs[3].r|out[2]~feeder (
// Equation(s):
// \REG|create_regs[3].r|out[2]~feeder_combout  = \ir|out~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~3_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[3].r|out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[3].r|out[2]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[3].r|out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y12_N19
cycloneii_lcell_ff \REG|create_regs[3].r|out[2] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[3].r|out[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[3].r|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [2]));

// Location: LCFF_X23_Y13_N23
cycloneii_lcell_ff \REG|create_regs[2].r|out[2] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [2]));

// Location: LCCOMB_X23_Y13_N22
cycloneii_lcell_comb \REG|Mux13~3 (
// Equation(s):
// \REG|Mux13~3_combout  = (\REG|Mux13~2_combout  & ((\REG|create_regs[3].r|out [2]) # ((!\sel_SR1[1]~1_combout )))) # (!\REG|Mux13~2_combout  & (((\REG|create_regs[2].r|out [2] & \sel_SR1[1]~1_combout ))))

	.dataa(\REG|Mux13~2_combout ),
	.datab(\REG|create_regs[3].r|out [2]),
	.datac(\REG|create_regs[2].r|out [2]),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux13~3 .lut_mask = 16'hD8AA;
defparam \REG|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneii_lcell_comb \REG|Mux13~4 (
// Equation(s):
// \REG|Mux13~4_combout  = (\sel_SR1[2]~2_combout  & ((\REG|Mux13~1_combout ))) # (!\sel_SR1[2]~2_combout  & (\REG|Mux13~3_combout ))

	.dataa(vcc),
	.datab(\REG|Mux13~3_combout ),
	.datac(\sel_SR1[2]~2_combout ),
	.datad(\REG|Mux13~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux13~4 .lut_mask = 16'hFC0C;
defparam \REG|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N27
cycloneii_lcell_ff \REG|create_regs[3].r|out[1] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [1]));

// Location: LCCOMB_X23_Y12_N24
cycloneii_lcell_comb \SR2MUX[1]~8 (
// Equation(s):
// \SR2MUX[1]~8_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout ) # ((\REG|create_regs[1].r|out [1])))) # (!\ir|out[0]~_Duplicate_1_regout  & (!\ir|out[1]~_Duplicate_1_regout  & (\REG|create_regs[0].r|out [1])))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[0].r|out [1]),
	.datad(\REG|create_regs[1].r|out [1]),
	.cin(gnd),
	.combout(\SR2MUX[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[1]~8 .lut_mask = 16'hBA98;
defparam \SR2MUX[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneii_lcell_comb \SR2MUX[1]~9 (
// Equation(s):
// \SR2MUX[1]~9_combout  = (\ir|out[1]~_Duplicate_1_regout  & ((\SR2MUX[1]~8_combout  & ((\REG|create_regs[3].r|out [1]))) # (!\SR2MUX[1]~8_combout  & (\REG|create_regs[2].r|out [1])))) # (!\ir|out[1]~_Duplicate_1_regout  & (((\SR2MUX[1]~8_combout ))))

	.dataa(\ir|out[1]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[2].r|out [1]),
	.datac(\REG|create_regs[3].r|out [1]),
	.datad(\SR2MUX[1]~8_combout ),
	.cin(gnd),
	.combout(\SR2MUX[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[1]~9 .lut_mask = 16'hF588;
defparam \SR2MUX[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneii_lcell_comb \REG|create_regs[5].r|out[1]~feeder (
// Equation(s):
// \REG|create_regs[5].r|out[1]~feeder_combout  = \ir|out~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~2_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[5].r|out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[5].r|out[1]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[5].r|out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N7
cycloneii_lcell_ff \REG|create_regs[5].r|out[1] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[5].r|out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[5].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [1]));

// Location: LCCOMB_X24_Y12_N4
cycloneii_lcell_comb \REG|create_regs[4].r|out[1]~feeder (
// Equation(s):
// \REG|create_regs[4].r|out[1]~feeder_combout  = \ir|out~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~2_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[4].r|out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[4].r|out[1]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[4].r|out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N5
cycloneii_lcell_ff \REG|create_regs[4].r|out[1] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[4].r|out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[4].r|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [1]));

// Location: LCCOMB_X23_Y12_N2
cycloneii_lcell_comb \SR2MUX[1]~6 (
// Equation(s):
// \SR2MUX[1]~6_combout  = (\ir|out[0]~_Duplicate_1_regout  & (\ir|out[1]~_Duplicate_1_regout )) # (!\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout  & (\REG|create_regs[6].r|out [1])) # (!\ir|out[1]~_Duplicate_1_regout  & 
// ((\REG|create_regs[4].r|out [1])))))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[6].r|out [1]),
	.datad(\REG|create_regs[4].r|out [1]),
	.cin(gnd),
	.combout(\SR2MUX[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[1]~6 .lut_mask = 16'hD9C8;
defparam \SR2MUX[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneii_lcell_comb \SR2MUX[1]~7 (
// Equation(s):
// \SR2MUX[1]~7_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\SR2MUX[1]~6_combout  & (\REG|create_regs[7].r|out [1])) # (!\SR2MUX[1]~6_combout  & ((\REG|create_regs[5].r|out [1]))))) # (!\ir|out[0]~_Duplicate_1_regout  & (((\SR2MUX[1]~6_combout ))))

	.dataa(\REG|create_regs[7].r|out [1]),
	.datab(\REG|create_regs[5].r|out [1]),
	.datac(\ir|out[0]~_Duplicate_1_regout ),
	.datad(\SR2MUX[1]~6_combout ),
	.cin(gnd),
	.combout(\SR2MUX[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[1]~7 .lut_mask = 16'hAFC0;
defparam \SR2MUX[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneii_lcell_comb \SR2MUX[1]~10 (
// Equation(s):
// \SR2MUX[1]~10_combout  = (!\ir|out[5]~_Duplicate_1_regout  & ((\ir|out[2]~_Duplicate_1_regout  & ((\SR2MUX[1]~7_combout ))) # (!\ir|out[2]~_Duplicate_1_regout  & (\SR2MUX[1]~9_combout ))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ir|out[2]~_Duplicate_1_regout ),
	.datac(\SR2MUX[1]~9_combout ),
	.datad(\SR2MUX[1]~7_combout ),
	.cin(gnd),
	.combout(\SR2MUX[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[1]~10 .lut_mask = 16'h5410;
defparam \SR2MUX[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneii_lcell_comb \SR2MUX[1]~11 (
// Equation(s):
// \SR2MUX[1]~11_combout  = (\SR2MUX[1]~10_combout ) # ((\ir|out[5]~_Duplicate_1_regout  & \ir|out[1]~_Duplicate_1_regout ))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\ir|out[1]~_Duplicate_1_regout ),
	.datad(\SR2MUX[1]~10_combout ),
	.cin(gnd),
	.combout(\SR2MUX[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[1]~11 .lut_mask = 16'hFFA0;
defparam \SR2MUX[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneii_lcell_comb \alu|AND[1] (
// Equation(s):
// \alu|AND [1] = (\SR2MUX[1]~11_combout  & ((\sel_SR1[2]~2_combout  & (\REG|Mux14~1_combout )) # (!\sel_SR1[2]~2_combout  & ((\REG|Mux14~3_combout )))))

	.dataa(\sel_SR1[2]~2_combout ),
	.datab(\REG|Mux14~1_combout ),
	.datac(\REG|Mux14~3_combout ),
	.datad(\SR2MUX[1]~11_combout ),
	.cin(gnd),
	.combout(\alu|AND [1]),
	.cout());
// synopsys translate_off
defparam \alu|AND[1] .lut_mask = 16'hD800;
defparam \alu|AND[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneii_lcell_comb \alu|out[1]~2 (
// Equation(s):
// \alu|out[1]~2_combout  = (\control|ALUK[0]~3_combout  & ((\control|Decoder5~1_combout ) # ((\alu|AND [1])))) # (!\control|ALUK[0]~3_combout  & (!\control|Decoder5~1_combout  & ((\alu|ADD[1]~2_combout ))))

	.dataa(\control|ALUK[0]~3_combout ),
	.datab(\control|Decoder5~1_combout ),
	.datac(\alu|AND [1]),
	.datad(\alu|ADD[1]~2_combout ),
	.cin(gnd),
	.combout(\alu|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[1]~2 .lut_mask = 16'hB9A8;
defparam \alu|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneii_lcell_comb \alu|out[1]~3 (
// Equation(s):
// \alu|out[1]~3_combout  = (\control|Decoder5~1_combout  & ((\alu|out[1]~2_combout  & ((\REG|Mux13~4_combout ))) # (!\alu|out[1]~2_combout  & (!\REG|Mux14~4_combout )))) # (!\control|Decoder5~1_combout  & (((\alu|out[1]~2_combout ))))

	.dataa(\control|Decoder5~1_combout ),
	.datab(\REG|Mux14~4_combout ),
	.datac(\REG|Mux13~4_combout ),
	.datad(\alu|out[1]~2_combout ),
	.cin(gnd),
	.combout(\alu|out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[1]~3 .lut_mask = 16'hF522;
defparam \alu|out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneii_lcell_comb \BUS[1]~40 (
// Equation(s):
// \BUS[1]~40_combout  = (\control|WideOr21~1_combout  & (((\alu|out[1]~3_combout ) # (!\control|drALU~1_combout )))) # (!\control|WideOr21~1_combout  & (\pc|out[1]~_Duplicate_1_regout  & ((\alu|out[1]~3_combout ) # (!\control|drALU~1_combout ))))

	.dataa(\control|WideOr21~1_combout ),
	.datab(\pc|out[1]~_Duplicate_1_regout ),
	.datac(\control|drALU~1_combout ),
	.datad(\alu|out[1]~3_combout ),
	.cin(gnd),
	.combout(\BUS[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[1]~40 .lut_mask = 16'hEE0E;
defparam \BUS[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneii_lcell_comb \BUS[1]~39 (
// Equation(s):
// \BUS[1]~39_combout  = (\Add1~2_combout ) # (!\control|WideOr15~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~2_combout ),
	.datad(\control|WideOr15~6_combout ),
	.cin(gnd),
	.combout(\BUS[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[1]~39 .lut_mask = 16'hF0FF;
defparam \BUS[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneii_lcell_comb \BUS[1]~41 (
// Equation(s):
// \BUS[1]~41_combout  = (\BUS[1]~40_combout  & (\BUS[1]~39_combout  & ((\mdr|out[1]~_Duplicate_1_regout ) # (!\control|WideOr22~2_combout ))))

	.dataa(\mdr|out[1]~_Duplicate_1_regout ),
	.datab(\control|WideOr22~2_combout ),
	.datac(\BUS[1]~40_combout ),
	.datad(\BUS[1]~39_combout ),
	.cin(gnd),
	.combout(\BUS[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[1]~41 .lut_mask = 16'hB000;
defparam \BUS[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneii_lcell_comb \BUS[1]~42 (
// Equation(s):
// \BUS[1]~42_combout  = (\BUS[1]~41_combout ) # (!\BUS[0]~37_combout )

	.dataa(vcc),
	.datab(\BUS[0]~37_combout ),
	.datac(vcc),
	.datad(\BUS[1]~41_combout ),
	.cin(gnd),
	.combout(\BUS[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[1]~42 .lut_mask = 16'hFF33;
defparam \BUS[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N6
cycloneii_lcell_comb \mar|out~1 (
// Equation(s):
// \mar|out~1_combout  = (\KEY~combout [0] & ((\control|WideOr19~1_combout  & (\mar|out[1]~_Duplicate_1_regout )) # (!\control|WideOr19~1_combout  & ((\BUS[1]~42_combout )))))

	.dataa(\mar|out[1]~_Duplicate_1_regout ),
	.datab(\control|WideOr19~1_combout ),
	.datac(\KEY~combout [0]),
	.datad(\BUS[1]~42_combout ),
	.cin(gnd),
	.combout(\mar|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out~1 .lut_mask = 16'hB080;
defparam \mar|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N16
cycloneii_lcell_comb \mar|out[1]~_Duplicate_1feeder (
// Equation(s):
// \mar|out[1]~_Duplicate_1feeder_combout  = \mar|out~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mar|out~1_combout ),
	.cin(gnd),
	.combout(\mar|out[1]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out[1]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mar|out[1]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y26_N17
cycloneii_lcell_ff \mar|out[1]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mar|out[1]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mar|out[1]~_Duplicate_1_regout ));

// Location: LCCOMB_X19_Y13_N4
cycloneii_lcell_comb \mc|Selector24~3 (
// Equation(s):
// \mc|Selector24~3_combout  = (\mar|out[2]~_Duplicate_1_regout ) # (((\mar|out[1]~_Duplicate_1_regout ) # (!\mc|Equal0~0_combout )) # (!\mar|out[4]~_Duplicate_1_regout ))

	.dataa(\mar|out[2]~_Duplicate_1_regout ),
	.datab(\mar|out[4]~_Duplicate_1_regout ),
	.datac(\mar|out[1]~_Duplicate_1_regout ),
	.datad(\mc|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mc|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Selector24~3 .lut_mask = 16'hFBFF;
defparam \mc|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N0
cycloneii_lcell_comb \mc|Selector29~0 (
// Equation(s):
// \mc|Selector29~0_combout  = (\SW~combout [4] & ((\mc|Equal0~1_combout ) # ((\mc|Selector24~3_combout  & \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a4 )))) # (!\SW~combout [4] & (\mc|Selector24~3_combout  & 
// ((\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a4 ))))

	.dataa(\SW~combout [4]),
	.datab(\mc|Selector24~3_combout ),
	.datac(\mc|Equal0~1_combout ),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a4 ),
	.cin(gnd),
	.combout(\mc|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Selector29~0 .lut_mask = 16'hECA0;
defparam \mc|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N20
cycloneii_lcell_comb \mc|data_out[4]~_Duplicate_1feeder (
// Equation(s):
// \mc|data_out[4]~_Duplicate_1feeder_combout  = \mc|Selector29~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|Selector29~0_combout ),
	.cin(gnd),
	.combout(\mc|data_out[4]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[4]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \mc|data_out[4]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y10_N21
cycloneii_lcell_ff \mc|data_out[4]~_Duplicate_1 (
	.clk(\control|WideOr24~clkctrl_outclk ),
	.datain(\mc|data_out[4]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr23~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mc|data_out[4]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y12_N10
cycloneii_lcell_comb \mdr|out[4]~4 (
// Equation(s):
// \mdr|out[4]~4_combout  = (\control|WideOr24~combout  & (\mc|data_out[4]~_Duplicate_1_regout )) # (!\control|WideOr24~combout  & ((\BUS[4]~54_combout )))

	.dataa(vcc),
	.datab(\control|WideOr24~combout ),
	.datac(\mc|data_out[4]~_Duplicate_1_regout ),
	.datad(\BUS[4]~54_combout ),
	.cin(gnd),
	.combout(\mdr|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[4]~4 .lut_mask = 16'hF3C0;
defparam \mdr|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N4
cycloneii_lcell_comb \mdr|out[4]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mdr|out[4]~_Duplicate_1SLOAD_MUX_combout  = (\control|WideOr20~2_combout  & (\mdr|out[4]~_Duplicate_1_regout )) # (!\control|WideOr20~2_combout  & ((\mdr|out[4]~4_combout )))

	.dataa(vcc),
	.datab(\control|WideOr20~2_combout ),
	.datac(\mdr|out[4]~_Duplicate_1_regout ),
	.datad(\mdr|out[4]~4_combout ),
	.cin(gnd),
	.combout(\mdr|out[4]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mdr|out[4]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hF3C0;
defparam \mdr|out[4]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N5
cycloneii_lcell_ff \mdr|out[4]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\mdr|out[4]~_Duplicate_1SLOAD_MUX_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mdr|out[4]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y11_N4
cycloneii_lcell_comb \alu|AND[4] (
// Equation(s):
// \alu|AND [4] = (\SR2MUX[4]~28_combout  & ((\sel_SR1[2]~2_combout  & (\REG|Mux11~1_combout )) # (!\sel_SR1[2]~2_combout  & ((\REG|Mux11~3_combout )))))

	.dataa(\SR2MUX[4]~28_combout ),
	.datab(\sel_SR1[2]~2_combout ),
	.datac(\REG|Mux11~1_combout ),
	.datad(\REG|Mux11~3_combout ),
	.cin(gnd),
	.combout(\alu|AND [4]),
	.cout());
// synopsys translate_off
defparam \alu|AND[4] .lut_mask = 16'hA280;
defparam \alu|AND[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneii_lcell_comb \alu|out[4]~8 (
// Equation(s):
// \alu|out[4]~8_combout  = (\control|Decoder5~1_combout  & ((\control|ALUK[0]~3_combout ) # ((!\REG|Mux11~4_combout )))) # (!\control|Decoder5~1_combout  & (!\control|ALUK[0]~3_combout  & (\alu|ADD[4]~8_combout )))

	.dataa(\control|Decoder5~1_combout ),
	.datab(\control|ALUK[0]~3_combout ),
	.datac(\alu|ADD[4]~8_combout ),
	.datad(\REG|Mux11~4_combout ),
	.cin(gnd),
	.combout(\alu|out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[4]~8 .lut_mask = 16'h98BA;
defparam \alu|out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneii_lcell_comb \alu|out[4]~9 (
// Equation(s):
// \alu|out[4]~9_combout  = (\control|ALUK[0]~3_combout  & ((\alu|out[4]~8_combout  & ((\REG|Mux10~4_combout ))) # (!\alu|out[4]~8_combout  & (\alu|AND [4])))) # (!\control|ALUK[0]~3_combout  & (((\alu|out[4]~8_combout ))))

	.dataa(\control|ALUK[0]~3_combout ),
	.datab(\alu|AND [4]),
	.datac(\REG|Mux10~4_combout ),
	.datad(\alu|out[4]~8_combout ),
	.cin(gnd),
	.combout(\alu|out[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[4]~9 .lut_mask = 16'hF588;
defparam \alu|out[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneii_lcell_comb \BUS[4]~52 (
// Equation(s):
// \BUS[4]~52_combout  = (\pc|out[4]~_Duplicate_1_regout  & (((\alu|out[4]~9_combout ) # (!\control|drALU~1_combout )))) # (!\pc|out[4]~_Duplicate_1_regout  & (\control|WideOr21~1_combout  & ((\alu|out[4]~9_combout ) # (!\control|drALU~1_combout ))))

	.dataa(\pc|out[4]~_Duplicate_1_regout ),
	.datab(\control|WideOr21~1_combout ),
	.datac(\control|drALU~1_combout ),
	.datad(\alu|out[4]~9_combout ),
	.cin(gnd),
	.combout(\BUS[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[4]~52 .lut_mask = 16'hEE0E;
defparam \BUS[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneii_lcell_comb \BUS[4]~51 (
// Equation(s):
// \BUS[4]~51_combout  = (\Add1~8_combout ) # (!\control|WideOr15~6_combout )

	.dataa(vcc),
	.datab(\control|WideOr15~6_combout ),
	.datac(vcc),
	.datad(\Add1~8_combout ),
	.cin(gnd),
	.combout(\BUS[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[4]~51 .lut_mask = 16'hFF33;
defparam \BUS[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneii_lcell_comb \BUS[4]~53 (
// Equation(s):
// \BUS[4]~53_combout  = (\BUS[4]~52_combout  & (\BUS[4]~51_combout  & ((\mdr|out[4]~_Duplicate_1_regout ) # (!\control|WideOr22~2_combout ))))

	.dataa(\control|WideOr22~2_combout ),
	.datab(\mdr|out[4]~_Duplicate_1_regout ),
	.datac(\BUS[4]~52_combout ),
	.datad(\BUS[4]~51_combout ),
	.cin(gnd),
	.combout(\BUS[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[4]~53 .lut_mask = 16'hD000;
defparam \BUS[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N6
cycloneii_lcell_comb \ir|out~5 (
// Equation(s):
// \ir|out~5_combout  = (\KEY~combout [0] & ((\BUS[4]~53_combout ) # (!\BUS[0]~37_combout )))

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(\BUS[0]~37_combout ),
	.datad(\BUS[4]~53_combout ),
	.cin(gnd),
	.combout(\ir|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~5 .lut_mask = 16'hCC0C;
defparam \ir|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneii_lcell_comb \ir|out[4]~_Duplicate_1feeder (
// Equation(s):
// \ir|out[4]~_Duplicate_1feeder_combout  = \ir|out~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~5_combout ),
	.cin(gnd),
	.combout(\ir|out[4]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out[4]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \ir|out[4]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y11_N25
cycloneii_lcell_ff \ir|out[4]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\ir|out[4]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[4]~_Duplicate_1_regout ));

// Location: LCFF_X22_Y9_N9
cycloneii_lcell_ff \REG|create_regs[3].r|out[9] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [9]));

// Location: LCFF_X23_Y12_N23
cycloneii_lcell_ff \REG|create_regs[0].r|out[9] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [9]));

// Location: LCFF_X24_Y13_N15
cycloneii_lcell_ff \REG|create_regs[1].r|out[9] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[1].r|out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [9]));

// Location: LCCOMB_X23_Y12_N22
cycloneii_lcell_comb \SR2MUX[9]~55 (
// Equation(s):
// \SR2MUX[9]~55_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout ) # ((\REG|create_regs[1].r|out [9])))) # (!\ir|out[0]~_Duplicate_1_regout  & (!\ir|out[1]~_Duplicate_1_regout  & (\REG|create_regs[0].r|out [9])))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[0].r|out [9]),
	.datad(\REG|create_regs[1].r|out [9]),
	.cin(gnd),
	.combout(\SR2MUX[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[9]~55 .lut_mask = 16'hBA98;
defparam \SR2MUX[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneii_lcell_comb \SR2MUX[9]~56 (
// Equation(s):
// \SR2MUX[9]~56_combout  = (\ir|out[1]~_Duplicate_1_regout  & ((\SR2MUX[9]~55_combout  & ((\REG|create_regs[3].r|out [9]))) # (!\SR2MUX[9]~55_combout  & (\REG|create_regs[2].r|out [9])))) # (!\ir|out[1]~_Duplicate_1_regout  & (((\SR2MUX[9]~55_combout ))))

	.dataa(\REG|create_regs[2].r|out [9]),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[3].r|out [9]),
	.datad(\SR2MUX[9]~55_combout ),
	.cin(gnd),
	.combout(\SR2MUX[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[9]~56 .lut_mask = 16'hF388;
defparam \SR2MUX[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N19
cycloneii_lcell_ff \REG|create_regs[5].r|out[9] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [9]));

// Location: LCFF_X21_Y12_N5
cycloneii_lcell_ff \REG|create_regs[6].r|out[9] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[6].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [9]));

// Location: LCCOMB_X24_Y12_N6
cycloneii_lcell_comb \SR2MUX[9]~53 (
// Equation(s):
// \SR2MUX[9]~53_combout  = (\ir|out[1]~_Duplicate_1_regout  & (((\REG|create_regs[6].r|out [9]) # (\ir|out[0]~_Duplicate_1_regout )))) # (!\ir|out[1]~_Duplicate_1_regout  & (\REG|create_regs[4].r|out [9] & ((!\ir|out[0]~_Duplicate_1_regout ))))

	.dataa(\REG|create_regs[4].r|out [9]),
	.datab(\REG|create_regs[6].r|out [9]),
	.datac(\ir|out[1]~_Duplicate_1_regout ),
	.datad(\ir|out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\SR2MUX[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[9]~53 .lut_mask = 16'hF0CA;
defparam \SR2MUX[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneii_lcell_comb \SR2MUX[9]~54 (
// Equation(s):
// \SR2MUX[9]~54_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\SR2MUX[9]~53_combout  & (\REG|create_regs[7].r|out [9])) # (!\SR2MUX[9]~53_combout  & ((\REG|create_regs[5].r|out [9]))))) # (!\ir|out[0]~_Duplicate_1_regout  & (((\SR2MUX[9]~53_combout ))))

	.dataa(\REG|create_regs[7].r|out [9]),
	.datab(\REG|create_regs[5].r|out [9]),
	.datac(\ir|out[0]~_Duplicate_1_regout ),
	.datad(\SR2MUX[9]~53_combout ),
	.cin(gnd),
	.combout(\SR2MUX[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[9]~54 .lut_mask = 16'hAFC0;
defparam \SR2MUX[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneii_lcell_comb \SR2MUX[9]~57 (
// Equation(s):
// \SR2MUX[9]~57_combout  = (!\ir|out[5]~_Duplicate_1_regout  & ((\ir|out[2]~_Duplicate_1_regout  & ((\SR2MUX[9]~54_combout ))) # (!\ir|out[2]~_Duplicate_1_regout  & (\SR2MUX[9]~56_combout ))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ir|out[2]~_Duplicate_1_regout ),
	.datac(\SR2MUX[9]~56_combout ),
	.datad(\SR2MUX[9]~54_combout ),
	.cin(gnd),
	.combout(\SR2MUX[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[9]~57 .lut_mask = 16'h5410;
defparam \SR2MUX[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneii_lcell_comb \SR2MUX[9]~58 (
// Equation(s):
// \SR2MUX[9]~58_combout  = (\SR2MUX[9]~57_combout ) # ((\ir|out[4]~_Duplicate_1_regout  & \ir|out[5]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\ir|out[4]~_Duplicate_1_regout ),
	.datac(\ir|out[5]~_Duplicate_1_regout ),
	.datad(\SR2MUX[9]~57_combout ),
	.cin(gnd),
	.combout(\SR2MUX[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[9]~58 .lut_mask = 16'hFFC0;
defparam \SR2MUX[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneii_lcell_comb \alu|AND[9] (
// Equation(s):
// \alu|AND [9] = (\SR2MUX[9]~58_combout  & ((\sel_SR1[2]~2_combout  & ((\REG|Mux6~1_combout ))) # (!\sel_SR1[2]~2_combout  & (\REG|Mux6~3_combout ))))

	.dataa(\REG|Mux6~3_combout ),
	.datab(\sel_SR1[2]~2_combout ),
	.datac(\REG|Mux6~1_combout ),
	.datad(\SR2MUX[9]~58_combout ),
	.cin(gnd),
	.combout(\alu|AND [9]),
	.cout());
// synopsys translate_off
defparam \alu|AND[9] .lut_mask = 16'hE200;
defparam \alu|AND[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneii_lcell_comb \alu|out[9]~20 (
// Equation(s):
// \alu|out[9]~20_combout  = (\control|ALUK[0]~3_combout  & ((\control|Decoder5~1_combout ) # ((\alu|AND [9])))) # (!\control|ALUK[0]~3_combout  & (!\control|Decoder5~1_combout  & ((\alu|ADD[9]~18_combout ))))

	.dataa(\control|ALUK[0]~3_combout ),
	.datab(\control|Decoder5~1_combout ),
	.datac(\alu|AND [9]),
	.datad(\alu|ADD[9]~18_combout ),
	.cin(gnd),
	.combout(\alu|out[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[9]~20 .lut_mask = 16'hB9A8;
defparam \alu|out[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneii_lcell_comb \alu|out[9]~21 (
// Equation(s):
// \alu|out[9]~21_combout  = (\control|Decoder5~1_combout  & ((\alu|out[9]~20_combout  & ((\REG|Mux5~4_combout ))) # (!\alu|out[9]~20_combout  & (!\REG|Mux6~4_combout )))) # (!\control|Decoder5~1_combout  & (((\alu|out[9]~20_combout ))))

	.dataa(\REG|Mux6~4_combout ),
	.datab(\control|Decoder5~1_combout ),
	.datac(\REG|Mux5~4_combout ),
	.datad(\alu|out[9]~20_combout ),
	.cin(gnd),
	.combout(\alu|out[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[9]~21 .lut_mask = 16'hF344;
defparam \alu|out[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneii_lcell_comb \BUS[9]~73 (
// Equation(s):
// \BUS[9]~73_combout  = (\control|drALU~1_combout  & (\alu|out[9]~21_combout  & ((\pc|out[9]~_Duplicate_1_regout ) # (\control|WideOr21~1_combout )))) # (!\control|drALU~1_combout  & ((\pc|out[9]~_Duplicate_1_regout ) # ((\control|WideOr21~1_combout ))))

	.dataa(\control|drALU~1_combout ),
	.datab(\pc|out[9]~_Duplicate_1_regout ),
	.datac(\control|WideOr21~1_combout ),
	.datad(\alu|out[9]~21_combout ),
	.cin(gnd),
	.combout(\BUS[9]~73_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[9]~73 .lut_mask = 16'hFC54;
defparam \BUS[9]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneii_lcell_comb \ADDR1MUX[8]~8 (
// Equation(s):
// \ADDR1MUX[8]~8_combout  = (\control|WideOr14~4_combout  & (\pc|out[8]~_Duplicate_1_regout )) # (!\control|WideOr14~4_combout  & ((\REG|Mux7~4_combout )))

	.dataa(\pc|out[8]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|WideOr14~4_combout ),
	.datad(\REG|Mux7~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[8]~8 .lut_mask = 16'hAFA0;
defparam \ADDR1MUX[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneii_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = ((\ADDR2MUX[6]~6_combout  $ (\ADDR1MUX[6]~6_combout  $ (!\Add1~11 )))) # (GND)
// \Add1~13  = CARRY((\ADDR2MUX[6]~6_combout  & ((\ADDR1MUX[6]~6_combout ) # (!\Add1~11 ))) # (!\ADDR2MUX[6]~6_combout  & (\ADDR1MUX[6]~6_combout  & !\Add1~11 )))

	.dataa(\ADDR2MUX[6]~6_combout ),
	.datab(\ADDR1MUX[6]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h698E;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneii_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (\ADDR1MUX[7]~7_combout  & ((\ADDR2MUX[7]~7_combout  & (\Add1~13  & VCC)) # (!\ADDR2MUX[7]~7_combout  & (!\Add1~13 )))) # (!\ADDR1MUX[7]~7_combout  & ((\ADDR2MUX[7]~7_combout  & (!\Add1~13 )) # (!\ADDR2MUX[7]~7_combout  & ((\Add1~13 ) 
// # (GND)))))
// \Add1~15  = CARRY((\ADDR1MUX[7]~7_combout  & (!\ADDR2MUX[7]~7_combout  & !\Add1~13 )) # (!\ADDR1MUX[7]~7_combout  & ((!\Add1~13 ) # (!\ADDR2MUX[7]~7_combout ))))

	.dataa(\ADDR1MUX[7]~7_combout ),
	.datab(\ADDR2MUX[7]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h9617;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneii_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = ((\ADDR2MUX[8]~8_combout  $ (\ADDR1MUX[8]~8_combout  $ (!\Add1~15 )))) # (GND)
// \Add1~17  = CARRY((\ADDR2MUX[8]~8_combout  & ((\ADDR1MUX[8]~8_combout ) # (!\Add1~15 ))) # (!\ADDR2MUX[8]~8_combout  & (\ADDR1MUX[8]~8_combout  & !\Add1~15 )))

	.dataa(\ADDR2MUX[8]~8_combout ),
	.datab(\ADDR1MUX[8]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'h698E;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneii_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (\ADDR2MUX[9]~10_combout  & ((\ADDR1MUX[9]~9_combout  & (\Add1~17  & VCC)) # (!\ADDR1MUX[9]~9_combout  & (!\Add1~17 )))) # (!\ADDR2MUX[9]~10_combout  & ((\ADDR1MUX[9]~9_combout  & (!\Add1~17 )) # (!\ADDR1MUX[9]~9_combout  & ((\Add1~17 
// ) # (GND)))))
// \Add1~19  = CARRY((\ADDR2MUX[9]~10_combout  & (!\ADDR1MUX[9]~9_combout  & !\Add1~17 )) # (!\ADDR2MUX[9]~10_combout  & ((!\Add1~17 ) # (!\ADDR1MUX[9]~9_combout ))))

	.dataa(\ADDR2MUX[9]~10_combout ),
	.datab(\ADDR1MUX[9]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h9617;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneii_lcell_comb \BUS[9]~71 (
// Equation(s):
// \BUS[9]~71_combout  = (\Add1~18_combout ) # (!\control|WideOr15~6_combout )

	.dataa(\control|WideOr15~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add1~18_combout ),
	.cin(gnd),
	.combout(\BUS[9]~71_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[9]~71 .lut_mask = 16'hFF55;
defparam \BUS[9]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneii_lcell_comb \BUS[9]~74 (
// Equation(s):
// \BUS[9]~74_combout  = ((\BUS[9]~72_combout  & (\BUS[9]~73_combout  & \BUS[9]~71_combout ))) # (!\BUS[0]~37_combout )

	.dataa(\BUS[9]~72_combout ),
	.datab(\BUS[0]~37_combout ),
	.datac(\BUS[9]~73_combout ),
	.datad(\BUS[9]~71_combout ),
	.cin(gnd),
	.combout(\BUS[9]~74_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[9]~74 .lut_mask = 16'hB333;
defparam \BUS[9]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N16
cycloneii_lcell_comb \PC_PLUS_ONE[8]~16 (
// Equation(s):
// \PC_PLUS_ONE[8]~16_combout  = (\pc|out[8]~_Duplicate_1_regout  & (\PC_PLUS_ONE[7]~15  $ (GND))) # (!\pc|out[8]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[7]~15  & VCC))
// \PC_PLUS_ONE[8]~17  = CARRY((\pc|out[8]~_Duplicate_1_regout  & !\PC_PLUS_ONE[7]~15 ))

	.dataa(vcc),
	.datab(\pc|out[8]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[7]~15 ),
	.combout(\PC_PLUS_ONE[8]~16_combout ),
	.cout(\PC_PLUS_ONE[8]~17 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[8]~16 .lut_mask = 16'hC30C;
defparam \PC_PLUS_ONE[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N18
cycloneii_lcell_comb \PC_PLUS_ONE[9]~18 (
// Equation(s):
// \PC_PLUS_ONE[9]~18_combout  = (\pc|out[9]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[8]~17 )) # (!\pc|out[9]~_Duplicate_1_regout  & ((\PC_PLUS_ONE[8]~17 ) # (GND)))
// \PC_PLUS_ONE[9]~19  = CARRY((!\PC_PLUS_ONE[8]~17 ) # (!\pc|out[9]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\pc|out[9]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[8]~17 ),
	.combout(\PC_PLUS_ONE[9]~18_combout ),
	.cout(\PC_PLUS_ONE[9]~19 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[9]~18 .lut_mask = 16'h3C3F;
defparam \PC_PLUS_ONE[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N2
cycloneii_lcell_comb \pc|out~22 (
// Equation(s):
// \pc|out~22_combout  = (\pc|out[10]~36_combout  & ((\pc|out[10]~37_combout ) # ((\BUS[9]~74_combout )))) # (!\pc|out[10]~36_combout  & (!\pc|out[10]~37_combout  & ((\PC_PLUS_ONE[9]~18_combout ))))

	.dataa(\pc|out[10]~36_combout ),
	.datab(\pc|out[10]~37_combout ),
	.datac(\BUS[9]~74_combout ),
	.datad(\PC_PLUS_ONE[9]~18_combout ),
	.cin(gnd),
	.combout(\pc|out~22_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~22 .lut_mask = 16'hB9A8;
defparam \pc|out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cycloneii_lcell_comb \pc|out~23 (
// Equation(s):
// \pc|out~23_combout  = (\pc|out[10]~37_combout  & ((\pc|out~22_combout  & ((\pc|out[9]~_Duplicate_1_regout ))) # (!\pc|out~22_combout  & (\Add1~18_combout )))) # (!\pc|out[10]~37_combout  & (((\pc|out~22_combout ))))

	.dataa(\Add1~18_combout ),
	.datab(\pc|out[10]~37_combout ),
	.datac(\pc|out[9]~_Duplicate_1_regout ),
	.datad(\pc|out~22_combout ),
	.cin(gnd),
	.combout(\pc|out~23_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~23 .lut_mask = 16'hF388;
defparam \pc|out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N7
cycloneii_lcell_ff \pc|out[9]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\pc|out~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[9]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y14_N20
cycloneii_lcell_comb \PC_PLUS_ONE[10]~20 (
// Equation(s):
// \PC_PLUS_ONE[10]~20_combout  = (\pc|out[10]~_Duplicate_1_regout  & (\PC_PLUS_ONE[9]~19  $ (GND))) # (!\pc|out[10]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[9]~19  & VCC))
// \PC_PLUS_ONE[10]~21  = CARRY((\pc|out[10]~_Duplicate_1_regout  & !\PC_PLUS_ONE[9]~19 ))

	.dataa(\pc|out[10]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[9]~19 ),
	.combout(\PC_PLUS_ONE[10]~20_combout ),
	.cout(\PC_PLUS_ONE[10]~21 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[10]~20 .lut_mask = 16'hA50A;
defparam \PC_PLUS_ONE[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneii_lcell_comb \pc|out~24 (
// Equation(s):
// \pc|out~24_combout  = (\pc|out[10]~36_combout  & (((\pc|out[10]~37_combout )))) # (!\pc|out[10]~36_combout  & ((\pc|out[10]~37_combout  & ((\Add1~20_combout ))) # (!\pc|out[10]~37_combout  & (\PC_PLUS_ONE[10]~20_combout ))))

	.dataa(\pc|out[10]~36_combout ),
	.datab(\PC_PLUS_ONE[10]~20_combout ),
	.datac(\Add1~20_combout ),
	.datad(\pc|out[10]~37_combout ),
	.cin(gnd),
	.combout(\pc|out~24_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~24 .lut_mask = 16'hFA44;
defparam \pc|out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneii_lcell_comb \pc|out~25 (
// Equation(s):
// \pc|out~25_combout  = (\pc|out[10]~36_combout  & ((\pc|out~24_combout  & (\pc|out[10]~_Duplicate_1_regout )) # (!\pc|out~24_combout  & ((\BUS[10]~78_combout ))))) # (!\pc|out[10]~36_combout  & (((\pc|out~24_combout ))))

	.dataa(\pc|out[10]~36_combout ),
	.datab(\pc|out[10]~_Duplicate_1_regout ),
	.datac(\pc|out~24_combout ),
	.datad(\BUS[10]~78_combout ),
	.cin(gnd),
	.combout(\pc|out~25_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~25 .lut_mask = 16'hDAD0;
defparam \pc|out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneii_lcell_comb \pc|out[10]~_Duplicate_1feeder (
// Equation(s):
// \pc|out[10]~_Duplicate_1feeder_combout  = \pc|out~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pc|out~25_combout ),
	.cin(gnd),
	.combout(\pc|out[10]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out[10]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \pc|out[10]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N15
cycloneii_lcell_ff \pc|out[10]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\pc|out[10]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[10]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y12_N26
cycloneii_lcell_comb \alu|out[10]~22 (
// Equation(s):
// \alu|out[10]~22_combout  = (\SR2MUX[10]~64_combout  & ((\sel_SR1[2]~2_combout  & (\REG|Mux5~1_combout )) # (!\sel_SR1[2]~2_combout  & ((\REG|Mux5~3_combout )))))

	.dataa(\SR2MUX[10]~64_combout ),
	.datab(\sel_SR1[2]~2_combout ),
	.datac(\REG|Mux5~1_combout ),
	.datad(\REG|Mux5~3_combout ),
	.cin(gnd),
	.combout(\alu|out[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[10]~22 .lut_mask = 16'hA280;
defparam \alu|out[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneii_lcell_comb \alu|out[10]~23 (
// Equation(s):
// \alu|out[10]~23_combout  = (\control|ALUK[0]~3_combout  & ((\control|Decoder5~1_combout  & (\REG|Mux4~4_combout )) # (!\control|Decoder5~1_combout  & ((\alu|out[10]~22_combout ))))) # (!\control|ALUK[0]~3_combout  & (((!\control|Decoder5~1_combout ))))

	.dataa(\control|ALUK[0]~3_combout ),
	.datab(\REG|Mux4~4_combout ),
	.datac(\control|Decoder5~1_combout ),
	.datad(\alu|out[10]~22_combout ),
	.cin(gnd),
	.combout(\alu|out[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[10]~23 .lut_mask = 16'h8F85;
defparam \alu|out[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneii_lcell_comb \alu|out[10]~24 (
// Equation(s):
// \alu|out[10]~24_combout  = (\control|ALUK[0]~3_combout  & (\alu|out[10]~23_combout )) # (!\control|ALUK[0]~3_combout  & ((\alu|out[10]~23_combout  & ((\alu|ADD[10]~20_combout ))) # (!\alu|out[10]~23_combout  & (!\REG|Mux5~4_combout ))))

	.dataa(\control|ALUK[0]~3_combout ),
	.datab(\alu|out[10]~23_combout ),
	.datac(\REG|Mux5~4_combout ),
	.datad(\alu|ADD[10]~20_combout ),
	.cin(gnd),
	.combout(\alu|out[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[10]~24 .lut_mask = 16'hCD89;
defparam \alu|out[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneii_lcell_comb \BUS[10]~77 (
// Equation(s):
// \BUS[10]~77_combout  = (\control|drALU~1_combout  & (\alu|out[10]~24_combout  & ((\control|WideOr21~1_combout ) # (\pc|out[10]~_Duplicate_1_regout )))) # (!\control|drALU~1_combout  & ((\control|WideOr21~1_combout ) # ((\pc|out[10]~_Duplicate_1_regout 
// ))))

	.dataa(\control|drALU~1_combout ),
	.datab(\control|WideOr21~1_combout ),
	.datac(\pc|out[10]~_Duplicate_1_regout ),
	.datad(\alu|out[10]~24_combout ),
	.cin(gnd),
	.combout(\BUS[10]~77_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[10]~77 .lut_mask = 16'hFC54;
defparam \BUS[10]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneii_lcell_comb \BUS[10]~78 (
// Equation(s):
// \BUS[10]~78_combout  = ((\BUS[10]~76_combout  & (\BUS[10]~75_combout  & \BUS[10]~77_combout ))) # (!\BUS[0]~37_combout )

	.dataa(\BUS[10]~76_combout ),
	.datab(\BUS[0]~37_combout ),
	.datac(\BUS[10]~75_combout ),
	.datad(\BUS[10]~77_combout ),
	.cin(gnd),
	.combout(\BUS[10]~78_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[10]~78 .lut_mask = 16'hB333;
defparam \BUS[10]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneii_lcell_comb \ir|out~11 (
// Equation(s):
// \ir|out~11_combout  = (\KEY~combout [0] & \BUS[10]~78_combout )

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(vcc),
	.datad(\BUS[10]~78_combout ),
	.cin(gnd),
	.combout(\ir|out~11_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~11 .lut_mask = 16'hCC00;
defparam \ir|out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N21
cycloneii_lcell_ff \ir|out[10]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[10]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y13_N16
cycloneii_lcell_comb \sel_SR1[1]~1 (
// Equation(s):
// \sel_SR1[1]~1_combout  = (\control|WideOr11~2_combout  & ((\control|WideOr10~2_combout  & (\ir|out[10]~_Duplicate_1_regout )) # (!\control|WideOr10~2_combout  & ((\ir|out[7]~_Duplicate_1_regout ))))) # (!\control|WideOr11~2_combout  & 
// (((\ir|out[7]~_Duplicate_1_regout ))))

	.dataa(\control|WideOr11~2_combout ),
	.datab(\ir|out[10]~_Duplicate_1_regout ),
	.datac(\ir|out[7]~_Duplicate_1_regout ),
	.datad(\control|WideOr10~2_combout ),
	.cin(gnd),
	.combout(\sel_SR1[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_SR1[1]~1 .lut_mask = 16'hD8F0;
defparam \sel_SR1[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y10_N5
cycloneii_lcell_ff \REG|create_regs[2].r|out[6] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [6]));

// Location: LCFF_X23_Y10_N3
cycloneii_lcell_ff \REG|create_regs[1].r|out[6] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[1].r|out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [6]));

// Location: LCCOMB_X23_Y10_N28
cycloneii_lcell_comb \REG|Mux9~2 (
// Equation(s):
// \REG|Mux9~2_combout  = (\sel_SR1[0]~0_combout  & (((\REG|create_regs[1].r|out [6]) # (\sel_SR1[1]~1_combout )))) # (!\sel_SR1[0]~0_combout  & (\REG|create_regs[0].r|out [6] & ((!\sel_SR1[1]~1_combout ))))

	.dataa(\REG|create_regs[0].r|out [6]),
	.datab(\REG|create_regs[1].r|out [6]),
	.datac(\sel_SR1[0]~0_combout ),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux9~2 .lut_mask = 16'hF0CA;
defparam \REG|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneii_lcell_comb \REG|Mux9~3 (
// Equation(s):
// \REG|Mux9~3_combout  = (\sel_SR1[1]~1_combout  & ((\REG|Mux9~2_combout  & (\REG|create_regs[3].r|out [6])) # (!\REG|Mux9~2_combout  & ((\REG|create_regs[2].r|out [6]))))) # (!\sel_SR1[1]~1_combout  & (((\REG|Mux9~2_combout ))))

	.dataa(\REG|create_regs[3].r|out [6]),
	.datab(\sel_SR1[1]~1_combout ),
	.datac(\REG|create_regs[2].r|out [6]),
	.datad(\REG|Mux9~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux9~3 .lut_mask = 16'hBBC0;
defparam \REG|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N28
cycloneii_lcell_comb \REG|create_regs[5].r|out[6]~feeder (
// Equation(s):
// \REG|create_regs[5].r|out[6]~feeder_combout  = \ir|out~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~7_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[5].r|out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[5].r|out[6]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[5].r|out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y16_N29
cycloneii_lcell_ff \REG|create_regs[5].r|out[6] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[5].r|out[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[5].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [6]));

// Location: LCCOMB_X21_Y14_N4
cycloneii_lcell_comb \REG|create_regs[4].r|out[6]~feeder (
// Equation(s):
// \REG|create_regs[4].r|out[6]~feeder_combout  = \ir|out~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~7_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[4].r|out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[4].r|out[6]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[4].r|out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N5
cycloneii_lcell_ff \REG|create_regs[4].r|out[6] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[4].r|out[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[4].r|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [6]));

// Location: LCCOMB_X20_Y10_N8
cycloneii_lcell_comb \REG|Mux9~0 (
// Equation(s):
// \REG|Mux9~0_combout  = (\sel_SR1[1]~1_combout  & ((\REG|create_regs[6].r|out [6]) # ((\sel_SR1[0]~0_combout )))) # (!\sel_SR1[1]~1_combout  & (((\REG|create_regs[4].r|out [6] & !\sel_SR1[0]~0_combout ))))

	.dataa(\REG|create_regs[6].r|out [6]),
	.datab(\REG|create_regs[4].r|out [6]),
	.datac(\sel_SR1[1]~1_combout ),
	.datad(\sel_SR1[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux9~0 .lut_mask = 16'hF0AC;
defparam \REG|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N18
cycloneii_lcell_comb \REG|Mux9~1 (
// Equation(s):
// \REG|Mux9~1_combout  = (\REG|Mux9~0_combout  & ((\REG|create_regs[7].r|out [6]) # ((!\sel_SR1[0]~0_combout )))) # (!\REG|Mux9~0_combout  & (((\REG|create_regs[5].r|out [6] & \sel_SR1[0]~0_combout ))))

	.dataa(\REG|create_regs[7].r|out [6]),
	.datab(\REG|create_regs[5].r|out [6]),
	.datac(\REG|Mux9~0_combout ),
	.datad(\sel_SR1[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux9~1 .lut_mask = 16'hACF0;
defparam \REG|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N0
cycloneii_lcell_comb \REG|Mux9~4 (
// Equation(s):
// \REG|Mux9~4_combout  = (\sel_SR1[2]~2_combout  & ((\REG|Mux9~1_combout ))) # (!\sel_SR1[2]~2_combout  & (\REG|Mux9~3_combout ))

	.dataa(vcc),
	.datab(\sel_SR1[2]~2_combout ),
	.datac(\REG|Mux9~3_combout ),
	.datad(\REG|Mux9~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux9~4 .lut_mask = 16'hFC30;
defparam \REG|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N22
cycloneii_lcell_comb \ADDR1MUX[6]~6 (
// Equation(s):
// \ADDR1MUX[6]~6_combout  = (\control|WideOr14~4_combout  & (\pc|out[6]~_Duplicate_1_regout )) # (!\control|WideOr14~4_combout  & ((\REG|Mux9~4_combout )))

	.dataa(vcc),
	.datab(\pc|out[6]~_Duplicate_1_regout ),
	.datac(\control|WideOr14~4_combout ),
	.datad(\REG|Mux9~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[6]~6 .lut_mask = 16'hCFC0;
defparam \ADDR1MUX[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N23
cycloneii_lcell_ff \REG|create_regs[3].r|out[6] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [6]));

// Location: LCFF_X23_Y12_N31
cycloneii_lcell_ff \REG|create_regs[0].r|out[6] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [6]));

// Location: LCCOMB_X23_Y12_N30
cycloneii_lcell_comb \SR2MUX[6]~37 (
// Equation(s):
// \SR2MUX[6]~37_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout ) # ((\REG|create_regs[1].r|out [6])))) # (!\ir|out[0]~_Duplicate_1_regout  & (!\ir|out[1]~_Duplicate_1_regout  & (\REG|create_regs[0].r|out [6])))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[0].r|out [6]),
	.datad(\REG|create_regs[1].r|out [6]),
	.cin(gnd),
	.combout(\SR2MUX[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[6]~37 .lut_mask = 16'hBA98;
defparam \SR2MUX[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneii_lcell_comb \SR2MUX[6]~38 (
// Equation(s):
// \SR2MUX[6]~38_combout  = (\ir|out[1]~_Duplicate_1_regout  & ((\SR2MUX[6]~37_combout  & (\REG|create_regs[3].r|out [6])) # (!\SR2MUX[6]~37_combout  & ((\REG|create_regs[2].r|out [6]))))) # (!\ir|out[1]~_Duplicate_1_regout  & (((\SR2MUX[6]~37_combout ))))

	.dataa(\ir|out[1]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[3].r|out [6]),
	.datac(\SR2MUX[6]~37_combout ),
	.datad(\REG|create_regs[2].r|out [6]),
	.cin(gnd),
	.combout(\SR2MUX[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[6]~38 .lut_mask = 16'hDAD0;
defparam \SR2MUX[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneii_lcell_comb \SR2MUX[6]~35 (
// Equation(s):
// \SR2MUX[6]~35_combout  = (\ir|out[1]~_Duplicate_1_regout  & ((\REG|create_regs[6].r|out [6]) # ((\ir|out[0]~_Duplicate_1_regout )))) # (!\ir|out[1]~_Duplicate_1_regout  & (((\REG|create_regs[4].r|out [6] & !\ir|out[0]~_Duplicate_1_regout ))))

	.dataa(\REG|create_regs[6].r|out [6]),
	.datab(\REG|create_regs[4].r|out [6]),
	.datac(\ir|out[1]~_Duplicate_1_regout ),
	.datad(\ir|out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\SR2MUX[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[6]~35 .lut_mask = 16'hF0AC;
defparam \SR2MUX[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneii_lcell_comb \SR2MUX[6]~36 (
// Equation(s):
// \SR2MUX[6]~36_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\SR2MUX[6]~35_combout  & (\REG|create_regs[7].r|out [6])) # (!\SR2MUX[6]~35_combout  & ((\REG|create_regs[5].r|out [6]))))) # (!\ir|out[0]~_Duplicate_1_regout  & (((\SR2MUX[6]~35_combout ))))

	.dataa(\REG|create_regs[7].r|out [6]),
	.datab(\ir|out[0]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[5].r|out [6]),
	.datad(\SR2MUX[6]~35_combout ),
	.cin(gnd),
	.combout(\SR2MUX[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[6]~36 .lut_mask = 16'hBBC0;
defparam \SR2MUX[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneii_lcell_comb \SR2MUX[6]~39 (
// Equation(s):
// \SR2MUX[6]~39_combout  = (!\ir|out[5]~_Duplicate_1_regout  & ((\ir|out[2]~_Duplicate_1_regout  & ((\SR2MUX[6]~36_combout ))) # (!\ir|out[2]~_Duplicate_1_regout  & (\SR2MUX[6]~38_combout ))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ir|out[2]~_Duplicate_1_regout ),
	.datac(\SR2MUX[6]~38_combout ),
	.datad(\SR2MUX[6]~36_combout ),
	.cin(gnd),
	.combout(\SR2MUX[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[6]~39 .lut_mask = 16'h5410;
defparam \SR2MUX[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneii_lcell_comb \SR2MUX[6]~40 (
// Equation(s):
// \SR2MUX[6]~40_combout  = (\SR2MUX[6]~39_combout ) # ((\ir|out[5]~_Duplicate_1_regout  & \ir|out[4]~_Duplicate_1_regout ))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\ir|out[4]~_Duplicate_1_regout ),
	.datad(\SR2MUX[6]~39_combout ),
	.cin(gnd),
	.combout(\SR2MUX[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[6]~40 .lut_mask = 16'hFFA0;
defparam \SR2MUX[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N24
cycloneii_lcell_comb \alu|out[6]~12 (
// Equation(s):
// \alu|out[6]~12_combout  = (\SR2MUX[6]~40_combout  & ((\sel_SR1[2]~2_combout  & (\REG|Mux9~1_combout )) # (!\sel_SR1[2]~2_combout  & ((\REG|Mux9~3_combout )))))

	.dataa(\sel_SR1[2]~2_combout ),
	.datab(\REG|Mux9~1_combout ),
	.datac(\REG|Mux9~3_combout ),
	.datad(\SR2MUX[6]~40_combout ),
	.cin(gnd),
	.combout(\alu|out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[6]~12 .lut_mask = 16'hD800;
defparam \alu|out[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N14
cycloneii_lcell_comb \alu|out[6]~13 (
// Equation(s):
// \alu|out[6]~13_combout  = (\control|ALUK[0]~3_combout  & ((\control|Decoder5~1_combout  & ((\REG|Mux8~4_combout ))) # (!\control|Decoder5~1_combout  & (\alu|out[6]~12_combout )))) # (!\control|ALUK[0]~3_combout  & (!\control|Decoder5~1_combout ))

	.dataa(\control|ALUK[0]~3_combout ),
	.datab(\control|Decoder5~1_combout ),
	.datac(\alu|out[6]~12_combout ),
	.datad(\REG|Mux8~4_combout ),
	.cin(gnd),
	.combout(\alu|out[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[6]~13 .lut_mask = 16'hB931;
defparam \alu|out[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N28
cycloneii_lcell_comb \alu|out[6]~14 (
// Equation(s):
// \alu|out[6]~14_combout  = (\control|ALUK[0]~3_combout  & (((\alu|out[6]~13_combout )))) # (!\control|ALUK[0]~3_combout  & ((\alu|out[6]~13_combout  & ((\alu|ADD[6]~12_combout ))) # (!\alu|out[6]~13_combout  & (!\REG|Mux9~4_combout ))))

	.dataa(\control|ALUK[0]~3_combout ),
	.datab(\REG|Mux9~4_combout ),
	.datac(\alu|out[6]~13_combout ),
	.datad(\alu|ADD[6]~12_combout ),
	.cin(gnd),
	.combout(\alu|out[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[6]~14 .lut_mask = 16'hF1A1;
defparam \alu|out[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N2
cycloneii_lcell_comb \BUS[6]~60 (
// Equation(s):
// \BUS[6]~60_combout  = (\control|drALU~1_combout  & (\alu|out[6]~14_combout  & ((\pc|out[6]~_Duplicate_1_regout ) # (\control|WideOr21~1_combout )))) # (!\control|drALU~1_combout  & ((\pc|out[6]~_Duplicate_1_regout ) # ((\control|WideOr21~1_combout ))))

	.dataa(\control|drALU~1_combout ),
	.datab(\pc|out[6]~_Duplicate_1_regout ),
	.datac(\control|WideOr21~1_combout ),
	.datad(\alu|out[6]~14_combout ),
	.cin(gnd),
	.combout(\BUS[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[6]~60 .lut_mask = 16'hFC54;
defparam \BUS[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N20
cycloneii_lcell_comb \BUS[6]~61 (
// Equation(s):
// \BUS[6]~61_combout  = (\BUS[6]~59_combout  & (\BUS[6]~60_combout  & ((\Add1~12_combout ) # (!\control|WideOr15~6_combout ))))

	.dataa(\BUS[6]~59_combout ),
	.datab(\control|WideOr15~6_combout ),
	.datac(\Add1~12_combout ),
	.datad(\BUS[6]~60_combout ),
	.cin(gnd),
	.combout(\BUS[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[6]~61 .lut_mask = 16'hA200;
defparam \BUS[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N30
cycloneii_lcell_comb \ir|out~7 (
// Equation(s):
// \ir|out~7_combout  = (\KEY~combout [0] & ((\BUS[6]~61_combout ) # (!\BUS[0]~37_combout )))

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(\BUS[0]~37_combout ),
	.datad(\BUS[6]~61_combout ),
	.cin(gnd),
	.combout(\ir|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~7 .lut_mask = 16'hCC0C;
defparam \ir|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N3
cycloneii_lcell_ff \ir|out[6]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[6]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y13_N12
cycloneii_lcell_comb \sel_SR1[0]~0 (
// Equation(s):
// \sel_SR1[0]~0_combout  = (\control|WideOr11~2_combout  & ((\control|WideOr10~2_combout  & ((\ir|out[9]~_Duplicate_1_regout ))) # (!\control|WideOr10~2_combout  & (\ir|out[6]~_Duplicate_1_regout )))) # (!\control|WideOr11~2_combout  & 
// (\ir|out[6]~_Duplicate_1_regout ))

	.dataa(\control|WideOr11~2_combout ),
	.datab(\ir|out[6]~_Duplicate_1_regout ),
	.datac(\ir|out[9]~_Duplicate_1_regout ),
	.datad(\control|WideOr10~2_combout ),
	.cin(gnd),
	.combout(\sel_SR1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_SR1[0]~0 .lut_mask = 16'hE4CC;
defparam \sel_SR1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneii_lcell_comb \REG|create_regs[4].r|out[9]~feeder (
// Equation(s):
// \REG|create_regs[4].r|out[9]~feeder_combout  = \ir|out~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~10_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[4].r|out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[4].r|out[9]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[4].r|out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N13
cycloneii_lcell_ff \REG|create_regs[4].r|out[9] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[4].r|out[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[4].r|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [9]));

// Location: LCCOMB_X21_Y12_N22
cycloneii_lcell_comb \REG|Mux6~0 (
// Equation(s):
// \REG|Mux6~0_combout  = (\sel_SR1[1]~1_combout  & ((\REG|create_regs[6].r|out [9]) # ((\sel_SR1[0]~0_combout )))) # (!\sel_SR1[1]~1_combout  & (((\REG|create_regs[4].r|out [9] & !\sel_SR1[0]~0_combout ))))

	.dataa(\REG|create_regs[6].r|out [9]),
	.datab(\REG|create_regs[4].r|out [9]),
	.datac(\sel_SR1[1]~1_combout ),
	.datad(\sel_SR1[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux6~0 .lut_mask = 16'hF0AC;
defparam \REG|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneii_lcell_comb \REG|Mux6~1 (
// Equation(s):
// \REG|Mux6~1_combout  = (\sel_SR1[0]~0_combout  & ((\REG|Mux6~0_combout  & (\REG|create_regs[7].r|out [9])) # (!\REG|Mux6~0_combout  & ((\REG|create_regs[5].r|out [9]))))) # (!\sel_SR1[0]~0_combout  & (((\REG|Mux6~0_combout ))))

	.dataa(\REG|create_regs[7].r|out [9]),
	.datab(\sel_SR1[0]~0_combout ),
	.datac(\REG|create_regs[5].r|out [9]),
	.datad(\REG|Mux6~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux6~1 .lut_mask = 16'hBBC0;
defparam \REG|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N27
cycloneii_lcell_ff \REG|create_regs[2].r|out[9] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [9]));

// Location: LCCOMB_X24_Y13_N8
cycloneii_lcell_comb \REG|Mux6~2 (
// Equation(s):
// \REG|Mux6~2_combout  = (\sel_SR1[0]~0_combout  & (((\REG|create_regs[1].r|out [9]) # (\sel_SR1[1]~1_combout )))) # (!\sel_SR1[0]~0_combout  & (\REG|create_regs[0].r|out [9] & ((!\sel_SR1[1]~1_combout ))))

	.dataa(\REG|create_regs[0].r|out [9]),
	.datab(\REG|create_regs[1].r|out [9]),
	.datac(\sel_SR1[0]~0_combout ),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux6~2 .lut_mask = 16'hF0CA;
defparam \REG|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneii_lcell_comb \REG|Mux6~3 (
// Equation(s):
// \REG|Mux6~3_combout  = (\sel_SR1[1]~1_combout  & ((\REG|Mux6~2_combout  & (\REG|create_regs[3].r|out [9])) # (!\REG|Mux6~2_combout  & ((\REG|create_regs[2].r|out [9]))))) # (!\sel_SR1[1]~1_combout  & (((\REG|Mux6~2_combout ))))

	.dataa(\sel_SR1[1]~1_combout ),
	.datab(\REG|create_regs[3].r|out [9]),
	.datac(\REG|create_regs[2].r|out [9]),
	.datad(\REG|Mux6~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux6~3 .lut_mask = 16'hDDA0;
defparam \REG|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneii_lcell_comb \REG|Mux6~4 (
// Equation(s):
// \REG|Mux6~4_combout  = (\sel_SR1[2]~2_combout  & (\REG|Mux6~1_combout )) # (!\sel_SR1[2]~2_combout  & ((\REG|Mux6~3_combout )))

	.dataa(vcc),
	.datab(\sel_SR1[2]~2_combout ),
	.datac(\REG|Mux6~1_combout ),
	.datad(\REG|Mux6~3_combout ),
	.cin(gnd),
	.combout(\REG|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux6~4 .lut_mask = 16'hF3C0;
defparam \REG|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneii_lcell_comb \ADDR1MUX[9]~9 (
// Equation(s):
// \ADDR1MUX[9]~9_combout  = (\control|WideOr14~4_combout  & (\pc|out[9]~_Duplicate_1_regout )) # (!\control|WideOr14~4_combout  & ((\REG|Mux6~4_combout )))

	.dataa(\pc|out[9]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|WideOr14~4_combout ),
	.datad(\REG|Mux6~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[9]~9 .lut_mask = 16'hAFA0;
defparam \ADDR1MUX[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneii_lcell_comb \BUS[11]~79 (
// Equation(s):
// \BUS[11]~79_combout  = (\Add1~22_combout ) # (!\control|WideOr15~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|WideOr15~6_combout ),
	.datad(\Add1~22_combout ),
	.cin(gnd),
	.combout(\BUS[11]~79_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[11]~79 .lut_mask = 16'hFF0F;
defparam \BUS[11]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N22
cycloneii_lcell_comb \PC_PLUS_ONE[11]~22 (
// Equation(s):
// \PC_PLUS_ONE[11]~22_combout  = (\pc|out[11]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[10]~21 )) # (!\pc|out[11]~_Duplicate_1_regout  & ((\PC_PLUS_ONE[10]~21 ) # (GND)))
// \PC_PLUS_ONE[11]~23  = CARRY((!\PC_PLUS_ONE[10]~21 ) # (!\pc|out[11]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\pc|out[11]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[10]~21 ),
	.combout(\PC_PLUS_ONE[11]~22_combout ),
	.cout(\PC_PLUS_ONE[11]~23 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[11]~22 .lut_mask = 16'h3C3F;
defparam \PC_PLUS_ONE[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
cycloneii_lcell_comb \pc|out~26 (
// Equation(s):
// \pc|out~26_combout  = (\pc|out[10]~36_combout  & (((\pc|out[10]~37_combout ) # (\BUS[11]~82_combout )))) # (!\pc|out[10]~36_combout  & (\PC_PLUS_ONE[11]~22_combout  & (!\pc|out[10]~37_combout )))

	.dataa(\pc|out[10]~36_combout ),
	.datab(\PC_PLUS_ONE[11]~22_combout ),
	.datac(\pc|out[10]~37_combout ),
	.datad(\BUS[11]~82_combout ),
	.cin(gnd),
	.combout(\pc|out~26_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~26 .lut_mask = 16'hAEA4;
defparam \pc|out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
cycloneii_lcell_comb \pc|out~27 (
// Equation(s):
// \pc|out~27_combout  = (\pc|out[10]~37_combout  & ((\pc|out~26_combout  & (\pc|out[11]~_Duplicate_1_regout )) # (!\pc|out~26_combout  & ((\Add1~22_combout ))))) # (!\pc|out[10]~37_combout  & (((\pc|out~26_combout ))))

	.dataa(\pc|out[11]~_Duplicate_1_regout ),
	.datab(\pc|out[10]~37_combout ),
	.datac(\Add1~22_combout ),
	.datad(\pc|out~26_combout ),
	.cin(gnd),
	.combout(\pc|out~27_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~27 .lut_mask = 16'hBBC0;
defparam \pc|out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneii_lcell_comb \pc|out[11]~_Duplicate_1feeder (
// Equation(s):
// \pc|out[11]~_Duplicate_1feeder_combout  = \pc|out~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pc|out~27_combout ),
	.cin(gnd),
	.combout(\pc|out[11]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out[11]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \pc|out[11]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N21
cycloneii_lcell_ff \pc|out[11]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\pc|out[11]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[11]~_Duplicate_1_regout ));

// Location: LCFF_X23_Y9_N15
cycloneii_lcell_ff \REG|create_regs[5].r|out[11] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [11]));

// Location: LCFF_X24_Y12_N21
cycloneii_lcell_ff \REG|create_regs[4].r|out[11] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[4].r|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [11]));

// Location: LCCOMB_X24_Y12_N20
cycloneii_lcell_comb \SR2MUX[11]~65 (
// Equation(s):
// \SR2MUX[11]~65_combout  = (\ir|out[0]~_Duplicate_1_regout  & (\ir|out[1]~_Duplicate_1_regout )) # (!\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout  & ((\REG|create_regs[6].r|out [11]))) # (!\ir|out[1]~_Duplicate_1_regout  & 
// (\REG|create_regs[4].r|out [11]))))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[4].r|out [11]),
	.datad(\REG|create_regs[6].r|out [11]),
	.cin(gnd),
	.combout(\SR2MUX[11]~65_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[11]~65 .lut_mask = 16'hDC98;
defparam \SR2MUX[11]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneii_lcell_comb \SR2MUX[11]~66 (
// Equation(s):
// \SR2MUX[11]~66_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\SR2MUX[11]~65_combout  & (\REG|create_regs[7].r|out [11])) # (!\SR2MUX[11]~65_combout  & ((\REG|create_regs[5].r|out [11]))))) # (!\ir|out[0]~_Duplicate_1_regout  & (((\SR2MUX[11]~65_combout 
// ))))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[7].r|out [11]),
	.datac(\REG|create_regs[5].r|out [11]),
	.datad(\SR2MUX[11]~65_combout ),
	.cin(gnd),
	.combout(\SR2MUX[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[11]~66 .lut_mask = 16'hDDA0;
defparam \SR2MUX[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N29
cycloneii_lcell_ff \REG|create_regs[2].r|out[11] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [11]));

// Location: LCCOMB_X23_Y12_N0
cycloneii_lcell_comb \SR2MUX[11]~67 (
// Equation(s):
// \SR2MUX[11]~67_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout ) # ((\REG|create_regs[1].r|out [11])))) # (!\ir|out[0]~_Duplicate_1_regout  & (!\ir|out[1]~_Duplicate_1_regout  & (\REG|create_regs[0].r|out [11])))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[0].r|out [11]),
	.datad(\REG|create_regs[1].r|out [11]),
	.cin(gnd),
	.combout(\SR2MUX[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[11]~67 .lut_mask = 16'hBA98;
defparam \SR2MUX[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneii_lcell_comb \SR2MUX[11]~68 (
// Equation(s):
// \SR2MUX[11]~68_combout  = (\ir|out[1]~_Duplicate_1_regout  & ((\SR2MUX[11]~67_combout  & (\REG|create_regs[3].r|out [11])) # (!\SR2MUX[11]~67_combout  & ((\REG|create_regs[2].r|out [11]))))) # (!\ir|out[1]~_Duplicate_1_regout  & (((\SR2MUX[11]~67_combout 
// ))))

	.dataa(\REG|create_regs[3].r|out [11]),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[2].r|out [11]),
	.datad(\SR2MUX[11]~67_combout ),
	.cin(gnd),
	.combout(\SR2MUX[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[11]~68 .lut_mask = 16'hBBC0;
defparam \SR2MUX[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cycloneii_lcell_comb \SR2MUX[11]~69 (
// Equation(s):
// \SR2MUX[11]~69_combout  = (!\ir|out[5]~_Duplicate_1_regout  & ((\ir|out[2]~_Duplicate_1_regout  & (\SR2MUX[11]~66_combout )) # (!\ir|out[2]~_Duplicate_1_regout  & ((\SR2MUX[11]~68_combout )))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\SR2MUX[11]~66_combout ),
	.datac(\SR2MUX[11]~68_combout ),
	.datad(\ir|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\SR2MUX[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[11]~69 .lut_mask = 16'h4450;
defparam \SR2MUX[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneii_lcell_comb \SR2MUX[11]~70 (
// Equation(s):
// \SR2MUX[11]~70_combout  = (\SR2MUX[11]~69_combout ) # ((\ir|out[5]~_Duplicate_1_regout  & \ir|out[4]~_Duplicate_1_regout ))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\ir|out[4]~_Duplicate_1_regout ),
	.datad(\SR2MUX[11]~69_combout ),
	.cin(gnd),
	.combout(\SR2MUX[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[11]~70 .lut_mask = 16'hFFA0;
defparam \SR2MUX[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
cycloneii_lcell_comb \alu|AND[11] (
// Equation(s):
// \alu|AND [11] = (\SR2MUX[11]~70_combout  & ((\sel_SR1[2]~2_combout  & (\REG|Mux4~1_combout )) # (!\sel_SR1[2]~2_combout  & ((\REG|Mux4~3_combout )))))

	.dataa(\REG|Mux4~1_combout ),
	.datab(\REG|Mux4~3_combout ),
	.datac(\sel_SR1[2]~2_combout ),
	.datad(\SR2MUX[11]~70_combout ),
	.cin(gnd),
	.combout(\alu|AND [11]),
	.cout());
// synopsys translate_off
defparam \alu|AND[11] .lut_mask = 16'hAC00;
defparam \alu|AND[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneii_lcell_comb \alu|out[11]~25 (
// Equation(s):
// \alu|out[11]~25_combout  = (\control|ALUK[0]~3_combout  & ((\control|Decoder5~1_combout ) # ((\alu|AND [11])))) # (!\control|ALUK[0]~3_combout  & (!\control|Decoder5~1_combout  & (\alu|ADD[11]~22_combout )))

	.dataa(\control|ALUK[0]~3_combout ),
	.datab(\control|Decoder5~1_combout ),
	.datac(\alu|ADD[11]~22_combout ),
	.datad(\alu|AND [11]),
	.cin(gnd),
	.combout(\alu|out[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[11]~25 .lut_mask = 16'hBA98;
defparam \alu|out[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneii_lcell_comb \alu|out[11]~26 (
// Equation(s):
// \alu|out[11]~26_combout  = (\control|Decoder5~1_combout  & ((\alu|out[11]~25_combout  & (\REG|Mux3~4_combout )) # (!\alu|out[11]~25_combout  & ((!\REG|Mux4~4_combout ))))) # (!\control|Decoder5~1_combout  & (((\alu|out[11]~25_combout ))))

	.dataa(\REG|Mux3~4_combout ),
	.datab(\REG|Mux4~4_combout ),
	.datac(\control|Decoder5~1_combout ),
	.datad(\alu|out[11]~25_combout ),
	.cin(gnd),
	.combout(\alu|out[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[11]~26 .lut_mask = 16'hAF30;
defparam \alu|out[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneii_lcell_comb \BUS[11]~81 (
// Equation(s):
// \BUS[11]~81_combout  = (\control|drALU~1_combout  & (\alu|out[11]~26_combout  & ((\pc|out[11]~_Duplicate_1_regout ) # (\control|WideOr21~1_combout )))) # (!\control|drALU~1_combout  & ((\pc|out[11]~_Duplicate_1_regout ) # ((\control|WideOr21~1_combout 
// ))))

	.dataa(\control|drALU~1_combout ),
	.datab(\pc|out[11]~_Duplicate_1_regout ),
	.datac(\control|WideOr21~1_combout ),
	.datad(\alu|out[11]~26_combout ),
	.cin(gnd),
	.combout(\BUS[11]~81_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[11]~81 .lut_mask = 16'hFC54;
defparam \BUS[11]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N22
cycloneii_lcell_comb \BUS[11]~82 (
// Equation(s):
// \BUS[11]~82_combout  = ((\BUS[11]~80_combout  & (\BUS[11]~79_combout  & \BUS[11]~81_combout ))) # (!\BUS[0]~37_combout )

	.dataa(\BUS[11]~80_combout ),
	.datab(\BUS[0]~37_combout ),
	.datac(\BUS[11]~79_combout ),
	.datad(\BUS[11]~81_combout ),
	.cin(gnd),
	.combout(\BUS[11]~82_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[11]~82 .lut_mask = 16'hB333;
defparam \BUS[11]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneii_lcell_comb \ir|out~12 (
// Equation(s):
// \ir|out~12_combout  = (\KEY~combout [0] & \BUS[11]~82_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\BUS[11]~82_combout ),
	.cin(gnd),
	.combout(\ir|out~12_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~12 .lut_mask = 16'hF000;
defparam \ir|out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y9_N25
cycloneii_lcell_ff \ir|out[11]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\ir|out~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[11]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y13_N22
cycloneii_lcell_comb \control|WideOr11~0 (
// Equation(s):
// \control|WideOr11~0_combout  = (\control|stateReg|out[1]~_Duplicate_1_regout  & (\control|stateReg|out[2]~_Duplicate_1_regout  $ (((\control|stateReg|out[0]~_Duplicate_1_regout ) # (!\control|stateReg|out[4]~_Duplicate_1_regout ))))) # 
// (!\control|stateReg|out[1]~_Duplicate_1_regout  & (\control|stateReg|out[0]~_Duplicate_1_regout  & ((!\control|stateReg|out[4]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr11~0 .lut_mask = 16'h482E;
defparam \control|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneii_lcell_comb \control|WideOr11~2 (
// Equation(s):
// \control|WideOr11~2_combout  = (\control|WideOr11~1_combout  & \control|WideOr11~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|WideOr11~1_combout ),
	.datad(\control|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr11~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr11~2 .lut_mask = 16'hF000;
defparam \control|WideOr11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneii_lcell_comb \sel_SR1[2]~2 (
// Equation(s):
// \sel_SR1[2]~2_combout  = (\control|WideOr10~2_combout  & ((\control|WideOr11~2_combout  & (\ir|out[11]~_Duplicate_1_regout )) # (!\control|WideOr11~2_combout  & ((\ir|out[8]~_Duplicate_1_regout ))))) # (!\control|WideOr10~2_combout  & 
// (((\ir|out[8]~_Duplicate_1_regout ))))

	.dataa(\control|WideOr10~2_combout ),
	.datab(\ir|out[11]~_Duplicate_1_regout ),
	.datac(\ir|out[8]~_Duplicate_1_regout ),
	.datad(\control|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\sel_SR1[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sel_SR1[2]~2 .lut_mask = 16'hD8F0;
defparam \sel_SR1[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneii_lcell_comb \REG|Mux8~0 (
// Equation(s):
// \REG|Mux8~0_combout  = (\sel_SR1[1]~1_combout  & ((\REG|create_regs[6].r|out [7]) # ((\sel_SR1[0]~0_combout )))) # (!\sel_SR1[1]~1_combout  & (((!\sel_SR1[0]~0_combout  & \REG|create_regs[4].r|out [7]))))

	.dataa(\REG|create_regs[6].r|out [7]),
	.datab(\sel_SR1[1]~1_combout ),
	.datac(\sel_SR1[0]~0_combout ),
	.datad(\REG|create_regs[4].r|out [7]),
	.cin(gnd),
	.combout(\REG|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux8~0 .lut_mask = 16'hCBC8;
defparam \REG|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneii_lcell_comb \REG|Mux8~1 (
// Equation(s):
// \REG|Mux8~1_combout  = (\sel_SR1[0]~0_combout  & ((\REG|Mux8~0_combout  & ((\REG|create_regs[7].r|out [7]))) # (!\REG|Mux8~0_combout  & (\REG|create_regs[5].r|out [7])))) # (!\sel_SR1[0]~0_combout  & (((\REG|Mux8~0_combout ))))

	.dataa(\REG|create_regs[5].r|out [7]),
	.datab(\sel_SR1[0]~0_combout ),
	.datac(\REG|create_regs[7].r|out [7]),
	.datad(\REG|Mux8~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux8~1 .lut_mask = 16'hF388;
defparam \REG|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneii_lcell_comb \REG|create_regs[1].r|out[7]~feeder (
// Equation(s):
// \REG|create_regs[1].r|out[7]~feeder_combout  = \ir|out~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~8_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[1].r|out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[1].r|out[7]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[1].r|out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N17
cycloneii_lcell_ff \REG|create_regs[1].r|out[7] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[1].r|out[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[1].r|out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [7]));

// Location: LCCOMB_X22_Y9_N2
cycloneii_lcell_comb \REG|Mux8~2 (
// Equation(s):
// \REG|Mux8~2_combout  = (\sel_SR1[1]~1_combout  & (((\sel_SR1[0]~0_combout )))) # (!\sel_SR1[1]~1_combout  & ((\sel_SR1[0]~0_combout  & ((\REG|create_regs[1].r|out [7]))) # (!\sel_SR1[0]~0_combout  & (\REG|create_regs[0].r|out [7]))))

	.dataa(\REG|create_regs[0].r|out [7]),
	.datab(\REG|create_regs[1].r|out [7]),
	.datac(\sel_SR1[1]~1_combout ),
	.datad(\sel_SR1[0]~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux8~2 .lut_mask = 16'hFC0A;
defparam \REG|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneii_lcell_comb \REG|Mux8~3 (
// Equation(s):
// \REG|Mux8~3_combout  = (\sel_SR1[1]~1_combout  & ((\REG|Mux8~2_combout  & (\REG|create_regs[3].r|out [7])) # (!\REG|Mux8~2_combout  & ((\REG|create_regs[2].r|out [7]))))) # (!\sel_SR1[1]~1_combout  & (((\REG|Mux8~2_combout ))))

	.dataa(\sel_SR1[1]~1_combout ),
	.datab(\REG|create_regs[3].r|out [7]),
	.datac(\REG|create_regs[2].r|out [7]),
	.datad(\REG|Mux8~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux8~3 .lut_mask = 16'hDDA0;
defparam \REG|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneii_lcell_comb \REG|Mux8~4 (
// Equation(s):
// \REG|Mux8~4_combout  = (\sel_SR1[2]~2_combout  & (\REG|Mux8~1_combout )) # (!\sel_SR1[2]~2_combout  & ((\REG|Mux8~3_combout )))

	.dataa(vcc),
	.datab(\sel_SR1[2]~2_combout ),
	.datac(\REG|Mux8~1_combout ),
	.datad(\REG|Mux8~3_combout ),
	.cin(gnd),
	.combout(\REG|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux8~4 .lut_mask = 16'hF3C0;
defparam \REG|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneii_lcell_comb \alu|AND[7] (
// Equation(s):
// \alu|AND [7] = (\SR2MUX[7]~46_combout  & ((\sel_SR1[2]~2_combout  & (\REG|Mux8~1_combout )) # (!\sel_SR1[2]~2_combout  & ((\REG|Mux8~3_combout )))))

	.dataa(\sel_SR1[2]~2_combout ),
	.datab(\SR2MUX[7]~46_combout ),
	.datac(\REG|Mux8~1_combout ),
	.datad(\REG|Mux8~3_combout ),
	.cin(gnd),
	.combout(\alu|AND [7]),
	.cout());
// synopsys translate_off
defparam \alu|AND[7] .lut_mask = 16'hC480;
defparam \alu|AND[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneii_lcell_comb \alu|out[7]~15 (
// Equation(s):
// \alu|out[7]~15_combout  = (\control|Decoder5~1_combout  & (\control|ALUK[0]~3_combout )) # (!\control|Decoder5~1_combout  & ((\control|ALUK[0]~3_combout  & ((\alu|AND [7]))) # (!\control|ALUK[0]~3_combout  & (\alu|ADD[7]~14_combout ))))

	.dataa(\control|Decoder5~1_combout ),
	.datab(\control|ALUK[0]~3_combout ),
	.datac(\alu|ADD[7]~14_combout ),
	.datad(\alu|AND [7]),
	.cin(gnd),
	.combout(\alu|out[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[7]~15 .lut_mask = 16'hDC98;
defparam \alu|out[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneii_lcell_comb \alu|out[7]~16 (
// Equation(s):
// \alu|out[7]~16_combout  = (\control|Decoder5~1_combout  & ((\alu|out[7]~15_combout  & ((\REG|Mux7~4_combout ))) # (!\alu|out[7]~15_combout  & (!\REG|Mux8~4_combout )))) # (!\control|Decoder5~1_combout  & (((\alu|out[7]~15_combout ))))

	.dataa(\control|Decoder5~1_combout ),
	.datab(\REG|Mux8~4_combout ),
	.datac(\REG|Mux7~4_combout ),
	.datad(\alu|out[7]~15_combout ),
	.cin(gnd),
	.combout(\alu|out[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[7]~16 .lut_mask = 16'hF522;
defparam \alu|out[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneii_lcell_comb \BUS[7]~64 (
// Equation(s):
// \BUS[7]~64_combout  = (\control|drALU~1_combout  & (\alu|out[7]~16_combout  & ((\pc|out[7]~_Duplicate_1_regout ) # (\control|WideOr21~1_combout )))) # (!\control|drALU~1_combout  & ((\pc|out[7]~_Duplicate_1_regout ) # ((\control|WideOr21~1_combout ))))

	.dataa(\control|drALU~1_combout ),
	.datab(\pc|out[7]~_Duplicate_1_regout ),
	.datac(\control|WideOr21~1_combout ),
	.datad(\alu|out[7]~16_combout ),
	.cin(gnd),
	.combout(\BUS[7]~64_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[7]~64 .lut_mask = 16'hFC54;
defparam \BUS[7]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneii_lcell_comb \BUS[7]~65 (
// Equation(s):
// \BUS[7]~65_combout  = (\BUS[7]~63_combout  & (\BUS[7]~64_combout  & ((\mdr|out[7]~_Duplicate_1_regout ) # (!\control|WideOr22~2_combout ))))

	.dataa(\mdr|out[7]~_Duplicate_1_regout ),
	.datab(\control|WideOr22~2_combout ),
	.datac(\BUS[7]~63_combout ),
	.datad(\BUS[7]~64_combout ),
	.cin(gnd),
	.combout(\BUS[7]~65_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[7]~65 .lut_mask = 16'hB000;
defparam \BUS[7]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N8
cycloneii_lcell_comb \ir|out~8 (
// Equation(s):
// \ir|out~8_combout  = (\KEY~combout [0] & ((\BUS[7]~65_combout ) # (!\BUS[0]~37_combout )))

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(\BUS[0]~37_combout ),
	.datad(\BUS[7]~65_combout ),
	.cin(gnd),
	.combout(\ir|out~8_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~8 .lut_mask = 16'hAA0A;
defparam \ir|out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N17
cycloneii_lcell_ff \ir|out[7]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[7]~_Duplicate_1_regout ));

// Location: LCCOMB_X24_Y10_N26
cycloneii_lcell_comb \ADDR2MUX[7]~7 (
// Equation(s):
// \ADDR2MUX[7]~7_combout  = (\control|WideOr12~1_combout  & (\ir|out[5]~_Duplicate_1_regout  & ((!\control|WideOr13~3_combout )))) # (!\control|WideOr12~1_combout  & (((\ir|out[7]~_Duplicate_1_regout ))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ir|out[7]~_Duplicate_1_regout ),
	.datac(\control|WideOr13~3_combout ),
	.datad(\control|WideOr12~1_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[7]~7 .lut_mask = 16'h0ACC;
defparam \ADDR2MUX[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneii_lcell_comb \pc|out~18 (
// Equation(s):
// \pc|out~18_combout  = (\pc|out[10]~37_combout  & (((\pc|out[10]~36_combout )))) # (!\pc|out[10]~37_combout  & ((\pc|out[10]~36_combout  & ((\BUS[7]~66_combout ))) # (!\pc|out[10]~36_combout  & (\PC_PLUS_ONE[7]~14_combout ))))

	.dataa(\PC_PLUS_ONE[7]~14_combout ),
	.datab(\pc|out[10]~37_combout ),
	.datac(\pc|out[10]~36_combout ),
	.datad(\BUS[7]~66_combout ),
	.cin(gnd),
	.combout(\pc|out~18_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~18 .lut_mask = 16'hF2C2;
defparam \pc|out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cycloneii_lcell_comb \pc|out~19 (
// Equation(s):
// \pc|out~19_combout  = (\pc|out[10]~37_combout  & ((\pc|out~18_combout  & (\pc|out[7]~_Duplicate_1_regout )) # (!\pc|out~18_combout  & ((\Add1~14_combout ))))) # (!\pc|out[10]~37_combout  & (((\pc|out~18_combout ))))

	.dataa(\pc|out[7]~_Duplicate_1_regout ),
	.datab(\pc|out[10]~37_combout ),
	.datac(\Add1~14_combout ),
	.datad(\pc|out~18_combout ),
	.cin(gnd),
	.combout(\pc|out~19_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~19 .lut_mask = 16'hBBC0;
defparam \pc|out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
cycloneii_lcell_comb \pc|out[7]~_Duplicate_1feeder (
// Equation(s):
// \pc|out[7]~_Duplicate_1feeder_combout  = \pc|out~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\pc|out~19_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|out[7]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out[7]~_Duplicate_1feeder .lut_mask = 16'hF0F0;
defparam \pc|out[7]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N25
cycloneii_lcell_ff \pc|out[7]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\pc|out[7]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[7]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y14_N4
cycloneii_lcell_comb \PC_PLUS_ONE[2]~4 (
// Equation(s):
// \PC_PLUS_ONE[2]~4_combout  = (\pc|out[2]~_Duplicate_1_regout  & (\PC_PLUS_ONE[1]~3  $ (GND))) # (!\pc|out[2]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[1]~3  & VCC))
// \PC_PLUS_ONE[2]~5  = CARRY((\pc|out[2]~_Duplicate_1_regout  & !\PC_PLUS_ONE[1]~3 ))

	.dataa(vcc),
	.datab(\pc|out[2]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[1]~3 ),
	.combout(\PC_PLUS_ONE[2]~4_combout ),
	.cout(\PC_PLUS_ONE[2]~5 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[2]~4 .lut_mask = 16'hC30C;
defparam \PC_PLUS_ONE[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneii_lcell_comb \pc|out~8 (
// Equation(s):
// \pc|out~8_combout  = (\pc|out[10]~36_combout  & (\pc|out[10]~37_combout )) # (!\pc|out[10]~36_combout  & ((\pc|out[10]~37_combout  & ((\Add1~4_combout ))) # (!\pc|out[10]~37_combout  & (\PC_PLUS_ONE[2]~4_combout ))))

	.dataa(\pc|out[10]~36_combout ),
	.datab(\pc|out[10]~37_combout ),
	.datac(\PC_PLUS_ONE[2]~4_combout ),
	.datad(\Add1~4_combout ),
	.cin(gnd),
	.combout(\pc|out~8_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~8 .lut_mask = 16'hDC98;
defparam \pc|out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneii_lcell_comb \pc|out~9 (
// Equation(s):
// \pc|out~9_combout  = (\pc|out[10]~36_combout  & ((\pc|out~8_combout  & (\pc|out[2]~_Duplicate_1_regout )) # (!\pc|out~8_combout  & ((\BUS[2]~46_combout ))))) # (!\pc|out[10]~36_combout  & (((\pc|out~8_combout ))))

	.dataa(\pc|out[10]~36_combout ),
	.datab(\pc|out[2]~_Duplicate_1_regout ),
	.datac(\pc|out~8_combout ),
	.datad(\BUS[2]~46_combout ),
	.cin(gnd),
	.combout(\pc|out~9_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~9 .lut_mask = 16'hDAD0;
defparam \pc|out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneii_lcell_comb \pc|out[2]~_Duplicate_1feeder (
// Equation(s):
// \pc|out[2]~_Duplicate_1feeder_combout  = \pc|out~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pc|out~9_combout ),
	.cin(gnd),
	.combout(\pc|out[2]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out[2]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \pc|out[2]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N9
cycloneii_lcell_ff \pc|out[2]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\pc|out[2]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[2]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y14_N8
cycloneii_lcell_comb \PC_PLUS_ONE[4]~8 (
// Equation(s):
// \PC_PLUS_ONE[4]~8_combout  = (\pc|out[4]~_Duplicate_1_regout  & (\PC_PLUS_ONE[3]~7  $ (GND))) # (!\pc|out[4]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[3]~7  & VCC))
// \PC_PLUS_ONE[4]~9  = CARRY((\pc|out[4]~_Duplicate_1_regout  & !\PC_PLUS_ONE[3]~7 ))

	.dataa(\pc|out[4]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[3]~7 ),
	.combout(\PC_PLUS_ONE[4]~8_combout ),
	.cout(\PC_PLUS_ONE[4]~9 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[4]~8 .lut_mask = 16'hA50A;
defparam \PC_PLUS_ONE[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneii_lcell_comb \pc|out~20 (
// Equation(s):
// \pc|out~20_combout  = (\pc|out[10]~36_combout  & (((\pc|out[10]~37_combout )))) # (!\pc|out[10]~36_combout  & ((\pc|out[10]~37_combout  & ((\Add1~16_combout ))) # (!\pc|out[10]~37_combout  & (\PC_PLUS_ONE[8]~16_combout ))))

	.dataa(\pc|out[10]~36_combout ),
	.datab(\PC_PLUS_ONE[8]~16_combout ),
	.datac(\Add1~16_combout ),
	.datad(\pc|out[10]~37_combout ),
	.cin(gnd),
	.combout(\pc|out~20_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~20 .lut_mask = 16'hFA44;
defparam \pc|out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneii_lcell_comb \pc|out~21 (
// Equation(s):
// \pc|out~21_combout  = (\pc|out[10]~36_combout  & ((\pc|out~20_combout  & (\pc|out[8]~_Duplicate_1_regout )) # (!\pc|out~20_combout  & ((\BUS[8]~70_combout ))))) # (!\pc|out[10]~36_combout  & (\pc|out~20_combout ))

	.dataa(\pc|out[10]~36_combout ),
	.datab(\pc|out~20_combout ),
	.datac(\pc|out[8]~_Duplicate_1_regout ),
	.datad(\BUS[8]~70_combout ),
	.cin(gnd),
	.combout(\pc|out~21_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~21 .lut_mask = 16'hE6C4;
defparam \pc|out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N29
cycloneii_lcell_ff \pc|out[8]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\pc|out~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[8]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y10_N10
cycloneii_lcell_comb \REG|create_regs[6].r|out[8]~feeder (
// Equation(s):
// \REG|create_regs[6].r|out[8]~feeder_combout  = \ir|out~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~9_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[6].r|out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[6].r|out[8]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[6].r|out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N11
cycloneii_lcell_ff \REG|create_regs[6].r|out[8] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[6].r|out[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[6].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [8]));

// Location: LCCOMB_X24_Y12_N2
cycloneii_lcell_comb \SR2MUX[8]~47 (
// Equation(s):
// \SR2MUX[8]~47_combout  = (\ir|out[0]~_Duplicate_1_regout  & (((\ir|out[1]~_Duplicate_1_regout )))) # (!\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout  & (\REG|create_regs[6].r|out [8])) # (!\ir|out[1]~_Duplicate_1_regout  & 
// ((\REG|create_regs[4].r|out [8])))))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[6].r|out [8]),
	.datac(\REG|create_regs[4].r|out [8]),
	.datad(\ir|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\SR2MUX[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[8]~47 .lut_mask = 16'hEE50;
defparam \SR2MUX[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneii_lcell_comb \SR2MUX[8]~48 (
// Equation(s):
// \SR2MUX[8]~48_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\SR2MUX[8]~47_combout  & (\REG|create_regs[7].r|out [8])) # (!\SR2MUX[8]~47_combout  & ((\REG|create_regs[5].r|out [8]))))) # (!\ir|out[0]~_Duplicate_1_regout  & (((\SR2MUX[8]~47_combout ))))

	.dataa(\REG|create_regs[7].r|out [8]),
	.datab(\REG|create_regs[5].r|out [8]),
	.datac(\ir|out[0]~_Duplicate_1_regout ),
	.datad(\SR2MUX[8]~47_combout ),
	.cin(gnd),
	.combout(\SR2MUX[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[8]~48 .lut_mask = 16'hAFC0;
defparam \SR2MUX[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N5
cycloneii_lcell_ff \REG|create_regs[0].r|out[8] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [8]));

// Location: LCCOMB_X23_Y12_N4
cycloneii_lcell_comb \SR2MUX[8]~49 (
// Equation(s):
// \SR2MUX[8]~49_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout ) # ((\REG|create_regs[1].r|out [8])))) # (!\ir|out[0]~_Duplicate_1_regout  & (!\ir|out[1]~_Duplicate_1_regout  & (\REG|create_regs[0].r|out [8])))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[0].r|out [8]),
	.datad(\REG|create_regs[1].r|out [8]),
	.cin(gnd),
	.combout(\SR2MUX[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[8]~49 .lut_mask = 16'hBA98;
defparam \SR2MUX[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneii_lcell_comb \SR2MUX[8]~50 (
// Equation(s):
// \SR2MUX[8]~50_combout  = (\SR2MUX[8]~49_combout  & ((\REG|create_regs[3].r|out [8]) # ((!\ir|out[1]~_Duplicate_1_regout )))) # (!\SR2MUX[8]~49_combout  & (((\REG|create_regs[2].r|out [8] & \ir|out[1]~_Duplicate_1_regout ))))

	.dataa(\REG|create_regs[3].r|out [8]),
	.datab(\REG|create_regs[2].r|out [8]),
	.datac(\SR2MUX[8]~49_combout ),
	.datad(\ir|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\SR2MUX[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[8]~50 .lut_mask = 16'hACF0;
defparam \SR2MUX[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneii_lcell_comb \SR2MUX[8]~51 (
// Equation(s):
// \SR2MUX[8]~51_combout  = (!\ir|out[5]~_Duplicate_1_regout  & ((\ir|out[2]~_Duplicate_1_regout  & (\SR2MUX[8]~48_combout )) # (!\ir|out[2]~_Duplicate_1_regout  & ((\SR2MUX[8]~50_combout )))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ir|out[2]~_Duplicate_1_regout ),
	.datac(\SR2MUX[8]~48_combout ),
	.datad(\SR2MUX[8]~50_combout ),
	.cin(gnd),
	.combout(\SR2MUX[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[8]~51 .lut_mask = 16'h5140;
defparam \SR2MUX[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneii_lcell_comb \SR2MUX[8]~52 (
// Equation(s):
// \SR2MUX[8]~52_combout  = (\SR2MUX[8]~51_combout ) # ((\ir|out[4]~_Duplicate_1_regout  & \ir|out[5]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\ir|out[4]~_Duplicate_1_regout ),
	.datac(\ir|out[5]~_Duplicate_1_regout ),
	.datad(\SR2MUX[8]~51_combout ),
	.cin(gnd),
	.combout(\SR2MUX[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[8]~52 .lut_mask = 16'hFFC0;
defparam \SR2MUX[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneii_lcell_comb \alu|out[8]~17 (
// Equation(s):
// \alu|out[8]~17_combout  = (\SR2MUX[8]~52_combout  & ((\sel_SR1[2]~2_combout  & (\REG|Mux7~1_combout )) # (!\sel_SR1[2]~2_combout  & ((\REG|Mux7~3_combout )))))

	.dataa(\sel_SR1[2]~2_combout ),
	.datab(\SR2MUX[8]~52_combout ),
	.datac(\REG|Mux7~1_combout ),
	.datad(\REG|Mux7~3_combout ),
	.cin(gnd),
	.combout(\alu|out[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[8]~17 .lut_mask = 16'hC480;
defparam \alu|out[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneii_lcell_comb \alu|out[8]~18 (
// Equation(s):
// \alu|out[8]~18_combout  = (\control|Decoder5~1_combout  & (((\control|ALUK[0]~3_combout  & \REG|Mux6~4_combout )))) # (!\control|Decoder5~1_combout  & ((\alu|out[8]~17_combout ) # ((!\control|ALUK[0]~3_combout ))))

	.dataa(\control|Decoder5~1_combout ),
	.datab(\alu|out[8]~17_combout ),
	.datac(\control|ALUK[0]~3_combout ),
	.datad(\REG|Mux6~4_combout ),
	.cin(gnd),
	.combout(\alu|out[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[8]~18 .lut_mask = 16'hE545;
defparam \alu|out[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneii_lcell_comb \alu|out[8]~19 (
// Equation(s):
// \alu|out[8]~19_combout  = (\control|ALUK[0]~3_combout  & (((\alu|out[8]~18_combout )))) # (!\control|ALUK[0]~3_combout  & ((\alu|out[8]~18_combout  & ((\alu|ADD[8]~16_combout ))) # (!\alu|out[8]~18_combout  & (!\REG|Mux7~4_combout ))))

	.dataa(\control|ALUK[0]~3_combout ),
	.datab(\REG|Mux7~4_combout ),
	.datac(\alu|out[8]~18_combout ),
	.datad(\alu|ADD[8]~16_combout ),
	.cin(gnd),
	.combout(\alu|out[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[8]~19 .lut_mask = 16'hF1A1;
defparam \alu|out[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneii_lcell_comb \BUS[8]~68 (
// Equation(s):
// \BUS[8]~68_combout  = (\control|drALU~1_combout  & (\alu|out[8]~19_combout  & ((\control|WideOr21~1_combout ) # (\pc|out[8]~_Duplicate_1_regout )))) # (!\control|drALU~1_combout  & ((\control|WideOr21~1_combout ) # ((\pc|out[8]~_Duplicate_1_regout ))))

	.dataa(\control|drALU~1_combout ),
	.datab(\control|WideOr21~1_combout ),
	.datac(\pc|out[8]~_Duplicate_1_regout ),
	.datad(\alu|out[8]~19_combout ),
	.cin(gnd),
	.combout(\BUS[8]~68_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[8]~68 .lut_mask = 16'hFC54;
defparam \BUS[8]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneii_lcell_comb \BUS[8]~69 (
// Equation(s):
// \BUS[8]~69_combout  = (\BUS[8]~67_combout  & (\BUS[8]~68_combout  & ((\Add1~16_combout ) # (!\control|WideOr15~6_combout ))))

	.dataa(\BUS[8]~67_combout ),
	.datab(\control|WideOr15~6_combout ),
	.datac(\BUS[8]~68_combout ),
	.datad(\Add1~16_combout ),
	.cin(gnd),
	.combout(\BUS[8]~69_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[8]~69 .lut_mask = 16'hA020;
defparam \BUS[8]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneii_lcell_comb \ir|out~9 (
// Equation(s):
// \ir|out~9_combout  = (\KEY~combout [0] & ((\BUS[8]~69_combout ) # (!\BUS[0]~37_combout )))

	.dataa(vcc),
	.datab(\BUS[0]~37_combout ),
	.datac(\KEY~combout [0]),
	.datad(\BUS[8]~69_combout ),
	.cin(gnd),
	.combout(\ir|out~9_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~9 .lut_mask = 16'hF030;
defparam \ir|out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneii_lcell_comb \ir|out[8]~_Duplicate_1feeder (
// Equation(s):
// \ir|out[8]~_Duplicate_1feeder_combout  = \ir|out~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~9_combout ),
	.cin(gnd),
	.combout(\ir|out[8]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out[8]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \ir|out[8]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N1
cycloneii_lcell_ff \ir|out[8]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\ir|out[8]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[8]~_Duplicate_1_regout ));

// Location: LCCOMB_X19_Y12_N18
cycloneii_lcell_comb \ADDR2MUX[15]~11 (
// Equation(s):
// \ADDR2MUX[15]~11_combout  = (!\control|WideOr12~1_combout  & ((\control|WideOr13~3_combout  & ((\ir|out[8]~_Duplicate_1_regout ))) # (!\control|WideOr13~3_combout  & (\ir|out[10]~_Duplicate_1_regout ))))

	.dataa(\ir|out[10]~_Duplicate_1_regout ),
	.datab(\ir|out[8]~_Duplicate_1_regout ),
	.datac(\control|WideOr12~1_combout ),
	.datad(\control|WideOr13~3_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[15]~11 .lut_mask = 16'h0C0A;
defparam \ADDR2MUX[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneii_lcell_comb \ADDR2MUX[15]~12 (
// Equation(s):
// \ADDR2MUX[15]~12_combout  = (\ADDR2MUX[15]~11_combout ) # ((\ir|out[5]~_Duplicate_1_regout  & (\control|WideOr12~1_combout  & !\control|WideOr13~3_combout )))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\ADDR2MUX[15]~11_combout ),
	.datac(\control|WideOr12~1_combout ),
	.datad(\control|WideOr13~3_combout ),
	.cin(gnd),
	.combout(\ADDR2MUX[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR2MUX[15]~12 .lut_mask = 16'hCCEC;
defparam \ADDR2MUX[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneii_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (\ADDR1MUX[13]~13_combout  & ((\ADDR2MUX[15]~12_combout  & (\Add1~25  & VCC)) # (!\ADDR2MUX[15]~12_combout  & (!\Add1~25 )))) # (!\ADDR1MUX[13]~13_combout  & ((\ADDR2MUX[15]~12_combout  & (!\Add1~25 )) # (!\ADDR2MUX[15]~12_combout  & 
// ((\Add1~25 ) # (GND)))))
// \Add1~27  = CARRY((\ADDR1MUX[13]~13_combout  & (!\ADDR2MUX[15]~12_combout  & !\Add1~25 )) # (!\ADDR1MUX[13]~13_combout  & ((!\Add1~25 ) # (!\ADDR2MUX[15]~12_combout ))))

	.dataa(\ADDR1MUX[13]~13_combout ),
	.datab(\ADDR2MUX[15]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h9617;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneii_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = ((\ADDR1MUX[14]~14_combout  $ (\ADDR2MUX[15]~12_combout  $ (!\Add1~27 )))) # (GND)
// \Add1~29  = CARRY((\ADDR1MUX[14]~14_combout  & ((\ADDR2MUX[15]~12_combout ) # (!\Add1~27 ))) # (!\ADDR1MUX[14]~14_combout  & (\ADDR2MUX[15]~12_combout  & !\Add1~27 )))

	.dataa(\ADDR1MUX[14]~14_combout ),
	.datab(\ADDR2MUX[15]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'h698E;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneii_lcell_comb \BUS[14]~91 (
// Equation(s):
// \BUS[14]~91_combout  = (\mdr|out[14]~_Duplicate_1_regout ) # (!\control|WideOr22~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|WideOr22~2_combout ),
	.datad(\mdr|out[14]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\BUS[14]~91_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[14]~91 .lut_mask = 16'hFF0F;
defparam \BUS[14]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N21
cycloneii_lcell_ff \REG|create_regs[2].r|out[14] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [14]));

// Location: LCFF_X24_Y13_N3
cycloneii_lcell_ff \REG|create_regs[1].r|out[14] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[1].r|out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [14]));

// Location: LCCOMB_X24_Y13_N12
cycloneii_lcell_comb \REG|Mux1~2 (
// Equation(s):
// \REG|Mux1~2_combout  = (\sel_SR1[0]~0_combout  & (((\REG|create_regs[1].r|out [14]) # (\sel_SR1[1]~1_combout )))) # (!\sel_SR1[0]~0_combout  & (\REG|create_regs[0].r|out [14] & ((!\sel_SR1[1]~1_combout ))))

	.dataa(\REG|create_regs[0].r|out [14]),
	.datab(\REG|create_regs[1].r|out [14]),
	.datac(\sel_SR1[0]~0_combout ),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux1~2 .lut_mask = 16'hF0CA;
defparam \REG|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneii_lcell_comb \REG|Mux1~3 (
// Equation(s):
// \REG|Mux1~3_combout  = (\sel_SR1[1]~1_combout  & ((\REG|Mux1~2_combout  & (\REG|create_regs[3].r|out [14])) # (!\REG|Mux1~2_combout  & ((\REG|create_regs[2].r|out [14]))))) # (!\sel_SR1[1]~1_combout  & (((\REG|Mux1~2_combout ))))

	.dataa(\REG|create_regs[3].r|out [14]),
	.datab(\sel_SR1[1]~1_combout ),
	.datac(\REG|create_regs[2].r|out [14]),
	.datad(\REG|Mux1~2_combout ),
	.cin(gnd),
	.combout(\REG|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux1~3 .lut_mask = 16'hBBC0;
defparam \REG|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneii_lcell_comb \REG|create_regs[7].r|out[14]~feeder (
// Equation(s):
// \REG|create_regs[7].r|out[14]~feeder_combout  = \ir|out~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~15_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[7].r|out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[7].r|out[14]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[7].r|out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y12_N21
cycloneii_lcell_ff \REG|create_regs[7].r|out[14] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[7].r|out[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[7].r|out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [14]));

// Location: LCFF_X23_Y9_N31
cycloneii_lcell_ff \REG|create_regs[6].r|out[14] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[6].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [14]));

// Location: LCCOMB_X23_Y9_N0
cycloneii_lcell_comb \REG|Mux1~0 (
// Equation(s):
// \REG|Mux1~0_combout  = (\sel_SR1[0]~0_combout  & (((\sel_SR1[1]~1_combout )))) # (!\sel_SR1[0]~0_combout  & ((\sel_SR1[1]~1_combout  & ((\REG|create_regs[6].r|out [14]))) # (!\sel_SR1[1]~1_combout  & (\REG|create_regs[4].r|out [14]))))

	.dataa(\REG|create_regs[4].r|out [14]),
	.datab(\REG|create_regs[6].r|out [14]),
	.datac(\sel_SR1[0]~0_combout ),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux1~0 .lut_mask = 16'hFC0A;
defparam \REG|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneii_lcell_comb \REG|Mux1~1 (
// Equation(s):
// \REG|Mux1~1_combout  = (\sel_SR1[0]~0_combout  & ((\REG|Mux1~0_combout  & ((\REG|create_regs[7].r|out [14]))) # (!\REG|Mux1~0_combout  & (\REG|create_regs[5].r|out [14])))) # (!\sel_SR1[0]~0_combout  & (((\REG|Mux1~0_combout ))))

	.dataa(\REG|create_regs[5].r|out [14]),
	.datab(\REG|create_regs[7].r|out [14]),
	.datac(\sel_SR1[0]~0_combout ),
	.datad(\REG|Mux1~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux1~1 .lut_mask = 16'hCFA0;
defparam \REG|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cycloneii_lcell_comb \alu|AND[14] (
// Equation(s):
// \alu|AND [14] = (\SR2MUX[14]~88_combout  & ((\sel_SR1[2]~2_combout  & ((\REG|Mux1~1_combout ))) # (!\sel_SR1[2]~2_combout  & (\REG|Mux1~3_combout ))))

	.dataa(\SR2MUX[14]~88_combout ),
	.datab(\sel_SR1[2]~2_combout ),
	.datac(\REG|Mux1~3_combout ),
	.datad(\REG|Mux1~1_combout ),
	.cin(gnd),
	.combout(\alu|AND [14]),
	.cout());
// synopsys translate_off
defparam \alu|AND[14] .lut_mask = 16'hA820;
defparam \alu|AND[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneii_lcell_comb \REG|Mux1~4 (
// Equation(s):
// \REG|Mux1~4_combout  = (\sel_SR1[2]~2_combout  & ((\REG|Mux1~1_combout ))) # (!\sel_SR1[2]~2_combout  & (\REG|Mux1~3_combout ))

	.dataa(\REG|Mux1~3_combout ),
	.datab(\sel_SR1[2]~2_combout ),
	.datac(\REG|Mux1~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\REG|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux1~4 .lut_mask = 16'hE2E2;
defparam \REG|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y9_N17
cycloneii_lcell_ff \REG|create_regs[5].r|out[14] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [14]));

// Location: LCCOMB_X26_Y12_N30
cycloneii_lcell_comb \REG|create_regs[4].r|out[14]~feeder (
// Equation(s):
// \REG|create_regs[4].r|out[14]~feeder_combout  = \ir|out~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~15_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[4].r|out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[4].r|out[14]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[4].r|out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y12_N31
cycloneii_lcell_ff \REG|create_regs[4].r|out[14] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[4].r|out[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[4].r|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [14]));

// Location: LCCOMB_X26_Y12_N6
cycloneii_lcell_comb \SR2MUX[14]~83 (
// Equation(s):
// \SR2MUX[14]~83_combout  = (\ir|out[1]~_Duplicate_1_regout  & (((\ir|out[0]~_Duplicate_1_regout ) # (\REG|create_regs[6].r|out [14])))) # (!\ir|out[1]~_Duplicate_1_regout  & (\REG|create_regs[4].r|out [14] & (!\ir|out[0]~_Duplicate_1_regout )))

	.dataa(\ir|out[1]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[4].r|out [14]),
	.datac(\ir|out[0]~_Duplicate_1_regout ),
	.datad(\REG|create_regs[6].r|out [14]),
	.cin(gnd),
	.combout(\SR2MUX[14]~83_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[14]~83 .lut_mask = 16'hAEA4;
defparam \SR2MUX[14]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneii_lcell_comb \SR2MUX[14]~84 (
// Equation(s):
// \SR2MUX[14]~84_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\SR2MUX[14]~83_combout  & (\REG|create_regs[7].r|out [14])) # (!\SR2MUX[14]~83_combout  & ((\REG|create_regs[5].r|out [14]))))) # (!\ir|out[0]~_Duplicate_1_regout  & (((\SR2MUX[14]~83_combout 
// ))))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[7].r|out [14]),
	.datac(\REG|create_regs[5].r|out [14]),
	.datad(\SR2MUX[14]~83_combout ),
	.cin(gnd),
	.combout(\SR2MUX[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[14]~84 .lut_mask = 16'hDDA0;
defparam \SR2MUX[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N5
cycloneii_lcell_ff \REG|create_regs[3].r|out[14] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[3].r|out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[3].r|out [14]));

// Location: LCFF_X23_Y12_N29
cycloneii_lcell_ff \REG|create_regs[0].r|out[14] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[0].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[0].r|out [14]));

// Location: LCCOMB_X23_Y12_N28
cycloneii_lcell_comb \SR2MUX[14]~85 (
// Equation(s):
// \SR2MUX[14]~85_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout ) # ((\REG|create_regs[1].r|out [14])))) # (!\ir|out[0]~_Duplicate_1_regout  & (!\ir|out[1]~_Duplicate_1_regout  & (\REG|create_regs[0].r|out [14])))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[0].r|out [14]),
	.datad(\REG|create_regs[1].r|out [14]),
	.cin(gnd),
	.combout(\SR2MUX[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[14]~85 .lut_mask = 16'hBA98;
defparam \SR2MUX[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneii_lcell_comb \SR2MUX[14]~86 (
// Equation(s):
// \SR2MUX[14]~86_combout  = (\ir|out[1]~_Duplicate_1_regout  & ((\SR2MUX[14]~85_combout  & ((\REG|create_regs[3].r|out [14]))) # (!\SR2MUX[14]~85_combout  & (\REG|create_regs[2].r|out [14])))) # (!\ir|out[1]~_Duplicate_1_regout  & (((\SR2MUX[14]~85_combout 
// ))))

	.dataa(\ir|out[1]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[2].r|out [14]),
	.datac(\REG|create_regs[3].r|out [14]),
	.datad(\SR2MUX[14]~85_combout ),
	.cin(gnd),
	.combout(\SR2MUX[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[14]~86 .lut_mask = 16'hF588;
defparam \SR2MUX[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneii_lcell_comb \SR2MUX[14]~87 (
// Equation(s):
// \SR2MUX[14]~87_combout  = (!\ir|out[5]~_Duplicate_1_regout  & ((\ir|out[2]~_Duplicate_1_regout  & (\SR2MUX[14]~84_combout )) # (!\ir|out[2]~_Duplicate_1_regout  & ((\SR2MUX[14]~86_combout )))))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(\SR2MUX[14]~84_combout ),
	.datac(\ir|out[2]~_Duplicate_1_regout ),
	.datad(\SR2MUX[14]~86_combout ),
	.cin(gnd),
	.combout(\SR2MUX[14]~87_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[14]~87 .lut_mask = 16'h4540;
defparam \SR2MUX[14]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cycloneii_lcell_comb \SR2MUX[14]~88 (
// Equation(s):
// \SR2MUX[14]~88_combout  = (\SR2MUX[14]~87_combout ) # ((\ir|out[5]~_Duplicate_1_regout  & \ir|out[4]~_Duplicate_1_regout ))

	.dataa(\ir|out[5]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\ir|out[4]~_Duplicate_1_regout ),
	.datad(\SR2MUX[14]~87_combout ),
	.cin(gnd),
	.combout(\SR2MUX[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[14]~88 .lut_mask = 16'hFFA0;
defparam \SR2MUX[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneii_lcell_comb \alu|ADD[13]~26 (
// Equation(s):
// \alu|ADD[13]~26_combout  = (\SR2MUX[13]~82_combout  & ((\REG|Mux2~4_combout  & (\alu|ADD[12]~25  & VCC)) # (!\REG|Mux2~4_combout  & (!\alu|ADD[12]~25 )))) # (!\SR2MUX[13]~82_combout  & ((\REG|Mux2~4_combout  & (!\alu|ADD[12]~25 )) # (!\REG|Mux2~4_combout  
// & ((\alu|ADD[12]~25 ) # (GND)))))
// \alu|ADD[13]~27  = CARRY((\SR2MUX[13]~82_combout  & (!\REG|Mux2~4_combout  & !\alu|ADD[12]~25 )) # (!\SR2MUX[13]~82_combout  & ((!\alu|ADD[12]~25 ) # (!\REG|Mux2~4_combout ))))

	.dataa(\SR2MUX[13]~82_combout ),
	.datab(\REG|Mux2~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[12]~25 ),
	.combout(\alu|ADD[13]~26_combout ),
	.cout(\alu|ADD[13]~27 ));
// synopsys translate_off
defparam \alu|ADD[13]~26 .lut_mask = 16'h9617;
defparam \alu|ADD[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneii_lcell_comb \alu|ADD[14]~28 (
// Equation(s):
// \alu|ADD[14]~28_combout  = ((\REG|Mux1~4_combout  $ (\SR2MUX[14]~88_combout  $ (!\alu|ADD[13]~27 )))) # (GND)
// \alu|ADD[14]~29  = CARRY((\REG|Mux1~4_combout  & ((\SR2MUX[14]~88_combout ) # (!\alu|ADD[13]~27 ))) # (!\REG|Mux1~4_combout  & (\SR2MUX[14]~88_combout  & !\alu|ADD[13]~27 )))

	.dataa(\REG|Mux1~4_combout ),
	.datab(\SR2MUX[14]~88_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|ADD[13]~27 ),
	.combout(\alu|ADD[14]~28_combout ),
	.cout(\alu|ADD[14]~29 ));
// synopsys translate_off
defparam \alu|ADD[14]~28 .lut_mask = 16'h698E;
defparam \alu|ADD[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneii_lcell_comb \alu|out[14]~31 (
// Equation(s):
// \alu|out[14]~31_combout  = (\control|Decoder5~1_combout  & (((\control|ALUK[0]~3_combout )) # (!\REG|Mux1~4_combout ))) # (!\control|Decoder5~1_combout  & (((!\control|ALUK[0]~3_combout  & \alu|ADD[14]~28_combout ))))

	.dataa(\control|Decoder5~1_combout ),
	.datab(\REG|Mux1~4_combout ),
	.datac(\control|ALUK[0]~3_combout ),
	.datad(\alu|ADD[14]~28_combout ),
	.cin(gnd),
	.combout(\alu|out[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[14]~31 .lut_mask = 16'hA7A2;
defparam \alu|out[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneii_lcell_comb \alu|out[14]~32 (
// Equation(s):
// \alu|out[14]~32_combout  = (\control|ALUK[0]~3_combout  & ((\alu|out[14]~31_combout  & (\REG|Mux0~4_combout )) # (!\alu|out[14]~31_combout  & ((\alu|AND [14]))))) # (!\control|ALUK[0]~3_combout  & (((\alu|out[14]~31_combout ))))

	.dataa(\REG|Mux0~4_combout ),
	.datab(\control|ALUK[0]~3_combout ),
	.datac(\alu|AND [14]),
	.datad(\alu|out[14]~31_combout ),
	.cin(gnd),
	.combout(\alu|out[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[14]~32 .lut_mask = 16'hBBC0;
defparam \alu|out[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneii_lcell_comb \BUS[14]~92 (
// Equation(s):
// \BUS[14]~92_combout  = (\pc|out[14]~_Duplicate_1_regout  & (((\alu|out[14]~32_combout )) # (!\control|drALU~1_combout ))) # (!\pc|out[14]~_Duplicate_1_regout  & (\control|WideOr21~1_combout  & ((\alu|out[14]~32_combout ) # (!\control|drALU~1_combout ))))

	.dataa(\pc|out[14]~_Duplicate_1_regout ),
	.datab(\control|drALU~1_combout ),
	.datac(\control|WideOr21~1_combout ),
	.datad(\alu|out[14]~32_combout ),
	.cin(gnd),
	.combout(\BUS[14]~92_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[14]~92 .lut_mask = 16'hFA32;
defparam \BUS[14]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneii_lcell_comb \BUS[14]~93 (
// Equation(s):
// \BUS[14]~93_combout  = (\BUS[14]~91_combout  & (\BUS[14]~92_combout  & ((\Add1~28_combout ) # (!\control|WideOr15~6_combout ))))

	.dataa(\control|WideOr15~6_combout ),
	.datab(\Add1~28_combout ),
	.datac(\BUS[14]~91_combout ),
	.datad(\BUS[14]~92_combout ),
	.cin(gnd),
	.combout(\BUS[14]~93_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[14]~93 .lut_mask = 16'hD000;
defparam \BUS[14]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneii_lcell_comb \ir|out~15 (
// Equation(s):
// \ir|out~15_combout  = (\KEY~combout [0] & ((\BUS[14]~93_combout ) # (!\BUS[0]~37_combout )))

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(\BUS[0]~37_combout ),
	.datad(\BUS[14]~93_combout ),
	.cin(gnd),
	.combout(\ir|out~15_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~15 .lut_mask = 16'hCC0C;
defparam \ir|out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N21
cycloneii_lcell_ff \ir|out[14]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[14]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y9_N22
cycloneii_lcell_comb \control|WideOr2~0 (
// Equation(s):
// \control|WideOr2~0_combout  = (\ir|out[12]~_Duplicate_1_regout  & (\ir|out[15]~_Duplicate_1_regout  $ (((\ir|out[13]~_Duplicate_1_regout  & \ir|out[14]~_Duplicate_1_regout ))))) # (!\ir|out[12]~_Duplicate_1_regout  & (((\ir|out[13]~_Duplicate_1_regout  & 
// !\ir|out[14]~_Duplicate_1_regout ))))

	.dataa(\ir|out[12]~_Duplicate_1_regout ),
	.datab(\ir|out[15]~_Duplicate_1_regout ),
	.datac(\ir|out[13]~_Duplicate_1_regout ),
	.datad(\ir|out[14]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr2~0 .lut_mask = 16'h28D8;
defparam \control|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N30
cycloneii_lcell_comb \control|stateReg|out~0 (
// Equation(s):
// \control|stateReg|out~0_combout  = (\KEY~combout [0] & ((\control|stateReg|out[5]~_Duplicate_1_regout ) # (!\control|Decoder6~3_combout )))

	.dataa(\control|Decoder6~3_combout ),
	.datab(\KEY~combout [0]),
	.datac(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|stateReg|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|stateReg|out~0 .lut_mask = 16'hC4C4;
defparam \control|stateReg|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N16
cycloneii_lcell_comb \control|stateReg|out~3 (
// Equation(s):
// \control|stateReg|out~3_combout  = (\control|stateReg|out~0_combout  & ((\control|Decoder6~5_combout  & ((\control|WideOr2~0_combout ))) # (!\control|Decoder6~5_combout  & (\control|WideOr6~1_combout ))))

	.dataa(\control|WideOr6~1_combout ),
	.datab(\control|WideOr2~0_combout ),
	.datac(\control|Decoder6~5_combout ),
	.datad(\control|stateReg|out~0_combout ),
	.cin(gnd),
	.combout(\control|stateReg|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|stateReg|out~3 .lut_mask = 16'hCA00;
defparam \control|stateReg|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N9
cycloneii_lcell_ff \control|stateReg|out[3]~_Duplicate_1 (
	.clk(\CLOCK~regout ),
	.datain(gnd),
	.sdata(\control|stateReg|out~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|stateReg|out[3]~_Duplicate_1_regout ));

// Location: LCCOMB_X19_Y10_N28
cycloneii_lcell_comb \control|WideOr7~0 (
// Equation(s):
// \control|WideOr7~0_combout  = (\control|stateReg|out[0]~_Duplicate_1_regout  & (\control|stateReg|out[1]~_Duplicate_1_regout  $ (\control|stateReg|out[2]~_Duplicate_1_regout ))) # (!\control|stateReg|out[0]~_Duplicate_1_regout  & 
// (\control|stateReg|out[1]~_Duplicate_1_regout  & \control|stateReg|out[2]~_Duplicate_1_regout ))

	.dataa(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr7~0 .lut_mask = 16'h6688;
defparam \control|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneii_lcell_comb \control|WideOr7~1 (
// Equation(s):
// \control|WideOr7~1_combout  = (\control|WideOr7~0_combout  & ((\control|stateReg|out[4]~_Duplicate_1_regout ) # (\control|stateReg|out[3]~_Duplicate_1_regout )))

	.dataa(vcc),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datad(\control|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr7~1 .lut_mask = 16'hFC00;
defparam \control|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneii_lcell_comb \control|Decoder6~3 (
// Equation(s):
// \control|Decoder6~3_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & (!\control|stateReg|out[0]~_Duplicate_1_regout  & (!\control|stateReg|out[1]~_Duplicate_1_regout  & \control|Decoder6~0_combout )))

	.dataa(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|Decoder6~0_combout ),
	.cin(gnd),
	.combout(\control|Decoder6~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Decoder6~3 .lut_mask = 16'h0200;
defparam \control|Decoder6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneii_lcell_comb \control|WideOr7~2 (
// Equation(s):
// \control|WideOr7~2_combout  = (\control|stateReg|out[5]~_Duplicate_1_regout  & ((\control|Decoder6~3_combout ))) # (!\control|stateReg|out[5]~_Duplicate_1_regout  & (\control|WideOr7~1_combout ))

	.dataa(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|WideOr7~1_combout ),
	.datad(\control|Decoder6~3_combout ),
	.cin(gnd),
	.combout(\control|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr7~2 .lut_mask = 16'hFA50;
defparam \control|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N12
cycloneii_lcell_comb \control|WideOr3~0 (
// Equation(s):
// \control|WideOr3~0_combout  = (\ir|out[12]~_Duplicate_1_regout  & (\ir|out[15]~_Duplicate_1_regout  & ((!\ir|out[14]~_Duplicate_1_regout ) # (!\ir|out[13]~_Duplicate_1_regout )))) # (!\ir|out[12]~_Duplicate_1_regout  & ((\ir|out[14]~_Duplicate_1_regout ) 
// # (\ir|out[15]~_Duplicate_1_regout  $ (\ir|out[13]~_Duplicate_1_regout ))))

	.dataa(\ir|out[12]~_Duplicate_1_regout ),
	.datab(\ir|out[15]~_Duplicate_1_regout ),
	.datac(\ir|out[13]~_Duplicate_1_regout ),
	.datad(\ir|out[14]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr3~0 .lut_mask = 16'h5D9C;
defparam \control|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneii_lcell_comb \control|Decoder6~4 (
// Equation(s):
// \control|Decoder6~4_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & \control|Decoder6~3_combout )

	.dataa(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|Decoder6~3_combout ),
	.cin(gnd),
	.combout(\control|Decoder6~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|Decoder6~4 .lut_mask = 16'h5500;
defparam \control|Decoder6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneii_lcell_comb \control|Mux3~0 (
// Equation(s):
// \control|Mux3~0_combout  = (!\control|Decoder6~4_combout  & ((\control|Decoder6~5_combout  & ((!\control|WideOr3~0_combout ))) # (!\control|Decoder6~5_combout  & (\control|WideOr7~2_combout ))))

	.dataa(\control|Decoder6~5_combout ),
	.datab(\control|WideOr7~2_combout ),
	.datac(\control|WideOr3~0_combout ),
	.datad(\control|Decoder6~4_combout ),
	.cin(gnd),
	.combout(\control|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Mux3~0 .lut_mask = 16'h004E;
defparam \control|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneii_lcell_comb \cc|WideOr0~8 (
// Equation(s):
// \cc|WideOr0~8_combout  = (\BUS[0]~37_combout  & (!\BUS[14]~93_combout  & (!\BUS[12]~85_combout  & !\BUS[13]~90_combout )))

	.dataa(\BUS[0]~37_combout ),
	.datab(\BUS[14]~93_combout ),
	.datac(\BUS[12]~85_combout ),
	.datad(\BUS[13]~90_combout ),
	.cin(gnd),
	.combout(\cc|WideOr0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cc|WideOr0~8 .lut_mask = 16'h0002;
defparam \cc|WideOr0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneii_lcell_comb \cc|WideOr0~11 (
// Equation(s):
// \cc|WideOr0~11_combout  = (\BUS[0]~37_combout  & (!\BUS[8]~69_combout  & (!\BUS[7]~65_combout  & !\BUS[6]~61_combout )))

	.dataa(\BUS[0]~37_combout ),
	.datab(\BUS[8]~69_combout ),
	.datac(\BUS[7]~65_combout ),
	.datad(\BUS[6]~61_combout ),
	.cin(gnd),
	.combout(\cc|WideOr0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cc|WideOr0~11 .lut_mask = 16'h0002;
defparam \cc|WideOr0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneii_lcell_comb \cc|WideOr0~9 (
// Equation(s):
// \cc|WideOr0~9_combout  = (\BUS[0]~37_combout  & (!\BUS[0]~36_combout  & (!\BUS[1]~41_combout  & !\BUS[2]~45_combout )))

	.dataa(\BUS[0]~37_combout ),
	.datab(\BUS[0]~36_combout ),
	.datac(\BUS[1]~41_combout ),
	.datad(\BUS[2]~45_combout ),
	.cin(gnd),
	.combout(\cc|WideOr0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cc|WideOr0~9 .lut_mask = 16'h0002;
defparam \cc|WideOr0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneii_lcell_comb \cc|WideOr0~10 (
// Equation(s):
// \cc|WideOr0~10_combout  = (!\BUS[3]~49_combout  & (\BUS[0]~37_combout  & (!\BUS[4]~53_combout  & !\BUS[5]~57_combout )))

	.dataa(\BUS[3]~49_combout ),
	.datab(\BUS[0]~37_combout ),
	.datac(\BUS[4]~53_combout ),
	.datad(\BUS[5]~57_combout ),
	.cin(gnd),
	.combout(\cc|WideOr0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cc|WideOr0~10 .lut_mask = 16'h0004;
defparam \cc|WideOr0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneii_lcell_comb \cc|WideOr0~14 (
// Equation(s):
// \cc|WideOr0~14_combout  = (\cc|WideOr0~13_combout  & (\cc|WideOr0~11_combout  & (\cc|WideOr0~9_combout  & \cc|WideOr0~10_combout )))

	.dataa(\cc|WideOr0~13_combout ),
	.datab(\cc|WideOr0~11_combout ),
	.datac(\cc|WideOr0~9_combout ),
	.datad(\cc|WideOr0~10_combout ),
	.cin(gnd),
	.combout(\cc|WideOr0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cc|WideOr0~14 .lut_mask = 16'h8000;
defparam \cc|WideOr0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N0
cycloneii_lcell_comb \cc|ccReg|out~0 (
// Equation(s):
// \cc|ccReg|out~0_combout  = (\KEY~combout [0] & (!\BUS[15]~99_combout  & ((!\cc|WideOr0~14_combout ) # (!\cc|WideOr0~8_combout ))))

	.dataa(\KEY~combout [0]),
	.datab(\BUS[15]~99_combout ),
	.datac(\cc|WideOr0~8_combout ),
	.datad(\cc|WideOr0~14_combout ),
	.cin(gnd),
	.combout(\cc|ccReg|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \cc|ccReg|out~0 .lut_mask = 16'h0222;
defparam \cc|ccReg|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneii_lcell_comb \control|WideOr18~2 (
// Equation(s):
// \control|WideOr18~2_combout  = (\control|stateReg|out[3]~_Duplicate_1_regout  & (!\control|stateReg|out[1]~_Duplicate_1_regout  & ((!\control|stateReg|out[2]~_Duplicate_1_regout ) # (!\control|stateReg|out[0]~_Duplicate_1_regout )))) # 
// (!\control|stateReg|out[3]~_Duplicate_1_regout  & (((\control|stateReg|out[1]~_Duplicate_1_regout  & \control|stateReg|out[2]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr18~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr18~2 .lut_mask = 16'h520A;
defparam \control|WideOr18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneii_lcell_comb \control|WideOr17~0 (
// Equation(s):
// \control|WideOr17~0_combout  = (\control|stateReg|out[4]~_Duplicate_1_regout  & (((\control|stateReg|out[5]~_Duplicate_1_regout )) # (!\control|WideOr18~5_combout ))) # (!\control|stateReg|out[4]~_Duplicate_1_regout  & 
// (((!\control|stateReg|out[5]~_Duplicate_1_regout  & !\control|WideOr18~2_combout ))))

	.dataa(\control|WideOr18~5_combout ),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datad(\control|WideOr18~2_combout ),
	.cin(gnd),
	.combout(\control|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr17~0 .lut_mask = 16'hC4C7;
defparam \control|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N6
cycloneii_lcell_comb \cc|ccReg|out[1]~1 (
// Equation(s):
// \cc|ccReg|out[1]~1_combout  = ((!\control|WideOr17~0_combout  & ((\control|WideOr10~1_combout ) # (!\control|stateReg|out[5]~_Duplicate_1_regout )))) # (!\KEY~combout [0])

	.dataa(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datab(\KEY~combout [0]),
	.datac(\control|WideOr10~1_combout ),
	.datad(\control|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\cc|ccReg|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cc|ccReg|out[1]~1 .lut_mask = 16'h33F7;
defparam \cc|ccReg|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y4_N1
cycloneii_lcell_ff \cc|ccReg|out[0]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\cc|ccReg|out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cc|ccReg|out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cc|ccReg|out[0]~_Duplicate_1_regout ));

// Location: LCCOMB_X19_Y9_N24
cycloneii_lcell_comb \control|Mux5~2 (
// Equation(s):
// \control|Mux5~2_combout  = (\ir|out[9]~_Duplicate_1_regout  & \cc|ccReg|out[0]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(\ir|out[9]~_Duplicate_1_regout ),
	.datac(\cc|ccReg|out[0]~_Duplicate_1_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Mux5~2 .lut_mask = 16'hC0C0;
defparam \control|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneii_lcell_comb \control|WideOr17~1 (
// Equation(s):
// \control|WideOr17~1_combout  = (\control|WideOr17~0_combout ) # ((\control|stateReg|out[5]~_Duplicate_1_regout  & !\control|WideOr10~1_combout ))

	.dataa(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datab(\control|WideOr10~1_combout ),
	.datac(vcc),
	.datad(\control|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr17~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr17~1 .lut_mask = 16'hFF22;
defparam \control|WideOr17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
cycloneii_lcell_comb \cc|ccReg|out~5 (
// Equation(s):
// \cc|ccReg|out~5_combout  = (\control|WideOr17~1_combout  & (((\cc|ccReg|out[2]~_Duplicate_1_regout )))) # (!\control|WideOr17~1_combout  & (((\BUS[15]~100_combout )) # (!\BUS[0]~37_combout )))

	.dataa(\BUS[0]~37_combout ),
	.datab(\control|WideOr17~1_combout ),
	.datac(\cc|ccReg|out[2]~_Duplicate_1_regout ),
	.datad(\BUS[15]~100_combout ),
	.cin(gnd),
	.combout(\cc|ccReg|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \cc|ccReg|out~5 .lut_mask = 16'hF3D1;
defparam \cc|ccReg|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N5
cycloneii_lcell_ff \cc|ccReg|out[2]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\cc|ccReg|out~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cc|ccReg|out[2]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y7_N26
cycloneii_lcell_comb \control|Mux5~3 (
// Equation(s):
// \control|Mux5~3_combout  = (\cc|ccReg|out[1]~_Duplicate_1_regout  & ((\ir|out[10]~_Duplicate_1_regout ) # ((\ir|out[11]~_Duplicate_1_regout  & \cc|ccReg|out[2]~_Duplicate_1_regout )))) # (!\cc|ccReg|out[1]~_Duplicate_1_regout  & 
// (\ir|out[11]~_Duplicate_1_regout  & (\cc|ccReg|out[2]~_Duplicate_1_regout )))

	.dataa(\cc|ccReg|out[1]~_Duplicate_1_regout ),
	.datab(\ir|out[11]~_Duplicate_1_regout ),
	.datac(\cc|ccReg|out[2]~_Duplicate_1_regout ),
	.datad(\ir|out[10]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Mux5~3 .lut_mask = 16'hEAC0;
defparam \control|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneii_lcell_comb \control|Mux5~4 (
// Equation(s):
// \control|Mux5~4_combout  = (!\control|Decoder6~5_combout  & (\control|Decoder6~4_combout  & ((\control|Mux5~2_combout ) # (\control|Mux5~3_combout ))))

	.dataa(\control|Decoder6~5_combout ),
	.datab(\control|Decoder6~4_combout ),
	.datac(\control|Mux5~2_combout ),
	.datad(\control|Mux5~3_combout ),
	.cin(gnd),
	.combout(\control|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|Mux5~4 .lut_mask = 16'h4440;
defparam \control|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneii_lcell_comb \control|Mux3~1 (
// Equation(s):
// \control|Mux3~1_combout  = (\control|Mux3~0_combout ) # (\control|Mux5~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|Mux3~0_combout ),
	.datad(\control|Mux5~4_combout ),
	.cin(gnd),
	.combout(\control|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Mux3~1 .lut_mask = 16'hFFF0;
defparam \control|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N21
cycloneii_lcell_ff \control|stateReg|out[2]~_Duplicate_1 (
	.clk(\CLOCK~regout ),
	.datain(gnd),
	.sdata(\control|Mux3~1_combout ),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|stateReg|out[2]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y13_N14
cycloneii_lcell_comb \control|WideOr11~1 (
// Equation(s):
// \control|WideOr11~1_combout  = (\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|stateReg|out[4]~_Duplicate_1_regout  & ((!\control|stateReg|out[5]~_Duplicate_1_regout )))) # (!\control|stateReg|out[3]~_Duplicate_1_regout  & 
// ((\control|stateReg|out[2]~_Duplicate_1_regout  & ((!\control|stateReg|out[5]~_Duplicate_1_regout ))) # (!\control|stateReg|out[2]~_Duplicate_1_regout  & (!\control|stateReg|out[4]~_Duplicate_1_regout  & \control|stateReg|out[5]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr11~1 .lut_mask = 16'h01D8;
defparam \control|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
cycloneii_lcell_comb \pc|out[10]~37 (
// Equation(s):
// \pc|out[10]~37_combout  = (\control|WideOr16~3_combout ) # ((\control|WideOr11~0_combout  & (\control|WideOr11~1_combout  & !\control|WideOr10~2_combout )))

	.dataa(\control|WideOr11~0_combout ),
	.datab(\control|WideOr11~1_combout ),
	.datac(\control|WideOr10~2_combout ),
	.datad(\control|WideOr16~3_combout ),
	.cin(gnd),
	.combout(\pc|out[10]~37_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out[10]~37 .lut_mask = 16'hFF08;
defparam \pc|out[10]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N24
cycloneii_lcell_comb \PC_PLUS_ONE[12]~24 (
// Equation(s):
// \PC_PLUS_ONE[12]~24_combout  = (\pc|out[12]~_Duplicate_1_regout  & (\PC_PLUS_ONE[11]~23  $ (GND))) # (!\pc|out[12]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[11]~23  & VCC))
// \PC_PLUS_ONE[12]~25  = CARRY((\pc|out[12]~_Duplicate_1_regout  & !\PC_PLUS_ONE[11]~23 ))

	.dataa(vcc),
	.datab(\pc|out[12]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[11]~23 ),
	.combout(\PC_PLUS_ONE[12]~24_combout ),
	.cout(\PC_PLUS_ONE[12]~25 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[12]~24 .lut_mask = 16'hC30C;
defparam \PC_PLUS_ONE[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
cycloneii_lcell_comb \pc|out~28 (
// Equation(s):
// \pc|out~28_combout  = (\pc|out[10]~36_combout  & (\pc|out[10]~37_combout )) # (!\pc|out[10]~36_combout  & ((\pc|out[10]~37_combout  & ((\Add1~24_combout ))) # (!\pc|out[10]~37_combout  & (\PC_PLUS_ONE[12]~24_combout ))))

	.dataa(\pc|out[10]~36_combout ),
	.datab(\pc|out[10]~37_combout ),
	.datac(\PC_PLUS_ONE[12]~24_combout ),
	.datad(\Add1~24_combout ),
	.cin(gnd),
	.combout(\pc|out~28_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~28 .lut_mask = 16'hDC98;
defparam \pc|out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N10
cycloneii_lcell_comb \pc|out~29 (
// Equation(s):
// \pc|out~29_combout  = (\pc|out[10]~36_combout  & ((\pc|out~28_combout  & (\pc|out[12]~_Duplicate_1_regout )) # (!\pc|out~28_combout  & ((\BUS[12]~86_combout ))))) # (!\pc|out[10]~36_combout  & (\pc|out~28_combout ))

	.dataa(\pc|out[10]~36_combout ),
	.datab(\pc|out~28_combout ),
	.datac(\pc|out[12]~_Duplicate_1_regout ),
	.datad(\BUS[12]~86_combout ),
	.cin(gnd),
	.combout(\pc|out~29_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~29 .lut_mask = 16'hE6C4;
defparam \pc|out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N11
cycloneii_lcell_ff \pc|out[12]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\pc|out~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[12]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y14_N26
cycloneii_lcell_comb \PC_PLUS_ONE[13]~26 (
// Equation(s):
// \PC_PLUS_ONE[13]~26_combout  = (\pc|out[13]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[12]~25 )) # (!\pc|out[13]~_Duplicate_1_regout  & ((\PC_PLUS_ONE[12]~25 ) # (GND)))
// \PC_PLUS_ONE[13]~27  = CARRY((!\PC_PLUS_ONE[12]~25 ) # (!\pc|out[13]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\pc|out[13]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[12]~25 ),
	.combout(\PC_PLUS_ONE[13]~26_combout ),
	.cout(\PC_PLUS_ONE[13]~27 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[13]~26 .lut_mask = 16'h3C3F;
defparam \PC_PLUS_ONE[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N18
cycloneii_lcell_comb \pc|out~30 (
// Equation(s):
// \pc|out~30_combout  = (\pc|out[10]~36_combout  & (((\BUS[13]~90_combout ) # (\pc|out[10]~37_combout )))) # (!\pc|out[10]~36_combout  & (\PC_PLUS_ONE[13]~26_combout  & ((!\pc|out[10]~37_combout ))))

	.dataa(\pc|out[10]~36_combout ),
	.datab(\PC_PLUS_ONE[13]~26_combout ),
	.datac(\BUS[13]~90_combout ),
	.datad(\pc|out[10]~37_combout ),
	.cin(gnd),
	.combout(\pc|out~30_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~30 .lut_mask = 16'hAAE4;
defparam \pc|out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneii_lcell_comb \pc|out~31 (
// Equation(s):
// \pc|out~31_combout  = (\pc|out[10]~37_combout  & ((\pc|out~30_combout  & ((\pc|out[13]~_Duplicate_1_regout ))) # (!\pc|out~30_combout  & (\Add1~26_combout )))) # (!\pc|out[10]~37_combout  & (((\pc|out~30_combout ))))

	.dataa(\Add1~26_combout ),
	.datab(\pc|out[10]~37_combout ),
	.datac(\pc|out[13]~_Duplicate_1_regout ),
	.datad(\pc|out~30_combout ),
	.cin(gnd),
	.combout(\pc|out~31_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~31 .lut_mask = 16'hF388;
defparam \pc|out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N23
cycloneii_lcell_ff \pc|out[13]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\pc|out~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[13]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y8_N0
cycloneii_lcell_comb \alu|out[13]~29 (
// Equation(s):
// \alu|out[13]~29_combout  = (\control|Decoder5~1_combout  & (((\control|ALUK[0]~3_combout )))) # (!\control|Decoder5~1_combout  & ((\control|ALUK[0]~3_combout  & (\alu|AND [13])) # (!\control|ALUK[0]~3_combout  & ((\alu|ADD[13]~26_combout )))))

	.dataa(\alu|AND [13]),
	.datab(\control|Decoder5~1_combout ),
	.datac(\alu|ADD[13]~26_combout ),
	.datad(\control|ALUK[0]~3_combout ),
	.cin(gnd),
	.combout(\alu|out[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[13]~29 .lut_mask = 16'hEE30;
defparam \alu|out[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneii_lcell_comb \alu|out[13]~30 (
// Equation(s):
// \alu|out[13]~30_combout  = (\control|Decoder5~1_combout  & ((\alu|out[13]~29_combout  & (\REG|Mux1~4_combout )) # (!\alu|out[13]~29_combout  & ((!\REG|Mux2~4_combout ))))) # (!\control|Decoder5~1_combout  & (((\alu|out[13]~29_combout ))))

	.dataa(\REG|Mux1~4_combout ),
	.datab(\REG|Mux2~4_combout ),
	.datac(\control|Decoder5~1_combout ),
	.datad(\alu|out[13]~29_combout ),
	.cin(gnd),
	.combout(\alu|out[13]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[13]~30 .lut_mask = 16'hAF30;
defparam \alu|out[13]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneii_lcell_comb \BUS[13]~89 (
// Equation(s):
// \BUS[13]~89_combout  = (\control|drALU~1_combout  & (\alu|out[13]~30_combout  & ((\pc|out[13]~_Duplicate_1_regout ) # (\control|WideOr21~1_combout )))) # (!\control|drALU~1_combout  & ((\pc|out[13]~_Duplicate_1_regout ) # ((\control|WideOr21~1_combout 
// ))))

	.dataa(\control|drALU~1_combout ),
	.datab(\pc|out[13]~_Duplicate_1_regout ),
	.datac(\control|WideOr21~1_combout ),
	.datad(\alu|out[13]~30_combout ),
	.cin(gnd),
	.combout(\BUS[13]~89_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[13]~89 .lut_mask = 16'hFC54;
defparam \BUS[13]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cycloneii_lcell_comb \BUS[13]~87 (
// Equation(s):
// \BUS[13]~87_combout  = (\Add1~26_combout ) # (!\control|WideOr15~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|WideOr15~6_combout ),
	.datad(\Add1~26_combout ),
	.cin(gnd),
	.combout(\BUS[13]~87_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[13]~87 .lut_mask = 16'hFF0F;
defparam \BUS[13]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N16
cycloneii_lcell_comb \BUS[13]~90 (
// Equation(s):
// \BUS[13]~90_combout  = ((\BUS[13]~88_combout  & (\BUS[13]~89_combout  & \BUS[13]~87_combout ))) # (!\BUS[0]~37_combout )

	.dataa(\BUS[13]~88_combout ),
	.datab(\BUS[0]~37_combout ),
	.datac(\BUS[13]~89_combout ),
	.datad(\BUS[13]~87_combout ),
	.cin(gnd),
	.combout(\BUS[13]~90_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[13]~90 .lut_mask = 16'hB333;
defparam \BUS[13]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneii_lcell_comb \ir|out~14 (
// Equation(s):
// \ir|out~14_combout  = (\KEY~combout [0] & \BUS[13]~90_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\BUS[13]~90_combout ),
	.cin(gnd),
	.combout(\ir|out~14_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~14 .lut_mask = 16'hF000;
defparam \ir|out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y9_N9
cycloneii_lcell_ff \ir|out[13]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[13]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y9_N24
cycloneii_lcell_comb \control|WideOr4~0 (
// Equation(s):
// \control|WideOr4~0_combout  = (!\ir|out[15]~_Duplicate_1_regout  & ((\ir|out[12]~_Duplicate_1_regout  & (!\ir|out[13]~_Duplicate_1_regout )) # (!\ir|out[12]~_Duplicate_1_regout  & ((\ir|out[13]~_Duplicate_1_regout ) # (\ir|out[14]~_Duplicate_1_regout 
// )))))

	.dataa(\ir|out[12]~_Duplicate_1_regout ),
	.datab(\ir|out[15]~_Duplicate_1_regout ),
	.datac(\ir|out[13]~_Duplicate_1_regout ),
	.datad(\ir|out[14]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr4~0 .lut_mask = 16'h1312;
defparam \control|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneii_lcell_comb \control|WideOr8~1 (
// Equation(s):
// \control|WideOr8~1_combout  = (!\control|WideOr8~0_combout  & (!\control|stateReg|out[5]~_Duplicate_1_regout  & (\control|stateReg|out[0]~_Duplicate_1_regout  $ (\control|stateReg|out[1]~_Duplicate_1_regout ))))

	.dataa(\control|WideOr8~0_combout ),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr8~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr8~1 .lut_mask = 16'h0104;
defparam \control|WideOr8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneii_lcell_comb \control|stateReg|out~1 (
// Equation(s):
// \control|stateReg|out~1_combout  = (\control|stateReg|out~0_combout  & ((\control|Decoder6~5_combout  & (\control|WideOr4~0_combout )) # (!\control|Decoder6~5_combout  & ((\control|WideOr8~1_combout )))))

	.dataa(\control|Decoder6~5_combout ),
	.datab(\control|WideOr4~0_combout ),
	.datac(\control|WideOr8~1_combout ),
	.datad(\control|stateReg|out~0_combout ),
	.cin(gnd),
	.combout(\control|stateReg|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|stateReg|out~1 .lut_mask = 16'hD800;
defparam \control|stateReg|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N19
cycloneii_lcell_ff \control|stateReg|out[1]~_Duplicate_1 (
	.clk(\CLOCK~regout ),
	.datain(gnd),
	.sdata(\control|stateReg|out~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|stateReg|out[1]~_Duplicate_1_regout ));

// Location: LCCOMB_X19_Y10_N4
cycloneii_lcell_comb \control|ALUK[0]~2 (
// Equation(s):
// \control|ALUK[0]~2_combout  = (\control|stateReg|out[0]~_Duplicate_1_regout  & ((\control|stateReg|out[3]~_Duplicate_1_regout  & (!\control|stateReg|out[1]~_Duplicate_1_regout  & !\control|stateReg|out[2]~_Duplicate_1_regout )) # 
// (!\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|stateReg|out[1]~_Duplicate_1_regout  & \control|stateReg|out[2]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|ALUK[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|ALUK[0]~2 .lut_mask = 16'h4008;
defparam \control|ALUK[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneii_lcell_comb \control|ALUK[0]~3 (
// Equation(s):
// \control|ALUK[0]~3_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & (\control|ALUK[0]~2_combout  & !\control|stateReg|out[4]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|ALUK[0]~2_combout ),
	.datad(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|ALUK[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|ALUK[0]~3 .lut_mask = 16'h0030;
defparam \control|ALUK[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N13
cycloneii_lcell_ff \REG|create_regs[5].r|out[15] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[5].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[5].r|out [15]));

// Location: LCFF_X21_Y7_N19
cycloneii_lcell_ff \REG|create_regs[7].r|out[15] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[7].r|out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[7].r|out [15]));

// Location: LCCOMB_X21_Y14_N26
cycloneii_lcell_comb \REG|create_regs[4].r|out[15]~feeder (
// Equation(s):
// \REG|create_regs[4].r|out[15]~feeder_combout  = \ir|out~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~16_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[4].r|out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[4].r|out[15]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[4].r|out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N27
cycloneii_lcell_ff \REG|create_regs[4].r|out[15] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[4].r|out[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[4].r|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[4].r|out [15]));

// Location: LCFF_X21_Y7_N17
cycloneii_lcell_ff \REG|create_regs[6].r|out[15] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[6].r|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[6].r|out [15]));

// Location: LCCOMB_X21_Y14_N28
cycloneii_lcell_comb \SR2MUX[15]~89 (
// Equation(s):
// \SR2MUX[15]~89_combout  = (\ir|out[0]~_Duplicate_1_regout  & (((\ir|out[1]~_Duplicate_1_regout )))) # (!\ir|out[0]~_Duplicate_1_regout  & ((\ir|out[1]~_Duplicate_1_regout  & ((\REG|create_regs[6].r|out [15]))) # (!\ir|out[1]~_Duplicate_1_regout  & 
// (\REG|create_regs[4].r|out [15]))))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[4].r|out [15]),
	.datac(\ir|out[1]~_Duplicate_1_regout ),
	.datad(\REG|create_regs[6].r|out [15]),
	.cin(gnd),
	.combout(\SR2MUX[15]~89_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[15]~89 .lut_mask = 16'hF4A4;
defparam \SR2MUX[15]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneii_lcell_comb \SR2MUX[15]~90 (
// Equation(s):
// \SR2MUX[15]~90_combout  = (\ir|out[0]~_Duplicate_1_regout  & ((\SR2MUX[15]~89_combout  & ((\REG|create_regs[7].r|out [15]))) # (!\SR2MUX[15]~89_combout  & (\REG|create_regs[5].r|out [15])))) # (!\ir|out[0]~_Duplicate_1_regout  & (((\SR2MUX[15]~89_combout 
// ))))

	.dataa(\ir|out[0]~_Duplicate_1_regout ),
	.datab(\REG|create_regs[5].r|out [15]),
	.datac(\REG|create_regs[7].r|out [15]),
	.datad(\SR2MUX[15]~89_combout ),
	.cin(gnd),
	.combout(\SR2MUX[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[15]~90 .lut_mask = 16'hF588;
defparam \SR2MUX[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N23
cycloneii_lcell_ff \REG|create_regs[2].r|out[15] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|create_regs[2].r|out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[2].r|out [15]));

// Location: LCCOMB_X24_Y9_N18
cycloneii_lcell_comb \REG|create_regs[1].r|out[15]~feeder (
// Equation(s):
// \REG|create_regs[1].r|out[15]~feeder_combout  = \ir|out~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir|out~16_combout ),
	.cin(gnd),
	.combout(\REG|create_regs[1].r|out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|create_regs[1].r|out[15]~feeder .lut_mask = 16'hFF00;
defparam \REG|create_regs[1].r|out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N19
cycloneii_lcell_ff \REG|create_regs[1].r|out[15] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\REG|create_regs[1].r|out[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|create_regs[1].r|out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG|create_regs[1].r|out [15]));

// Location: LCCOMB_X24_Y9_N26
cycloneii_lcell_comb \SR2MUX[15]~91 (
// Equation(s):
// \SR2MUX[15]~91_combout  = (\ir|out[0]~_Duplicate_1_regout  & (((\REG|create_regs[1].r|out [15]) # (\ir|out[1]~_Duplicate_1_regout )))) # (!\ir|out[0]~_Duplicate_1_regout  & (\REG|create_regs[0].r|out [15] & ((!\ir|out[1]~_Duplicate_1_regout ))))

	.dataa(\REG|create_regs[0].r|out [15]),
	.datab(\REG|create_regs[1].r|out [15]),
	.datac(\ir|out[0]~_Duplicate_1_regout ),
	.datad(\ir|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\SR2MUX[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[15]~91 .lut_mask = 16'hF0CA;
defparam \SR2MUX[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneii_lcell_comb \SR2MUX[15]~92 (
// Equation(s):
// \SR2MUX[15]~92_combout  = (\ir|out[1]~_Duplicate_1_regout  & ((\SR2MUX[15]~91_combout  & (\REG|create_regs[3].r|out [15])) # (!\SR2MUX[15]~91_combout  & ((\REG|create_regs[2].r|out [15]))))) # (!\ir|out[1]~_Duplicate_1_regout  & (((\SR2MUX[15]~91_combout 
// ))))

	.dataa(\REG|create_regs[3].r|out [15]),
	.datab(\ir|out[1]~_Duplicate_1_regout ),
	.datac(\REG|create_regs[2].r|out [15]),
	.datad(\SR2MUX[15]~91_combout ),
	.cin(gnd),
	.combout(\SR2MUX[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[15]~92 .lut_mask = 16'hBBC0;
defparam \SR2MUX[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cycloneii_lcell_comb \SR2MUX[15]~93 (
// Equation(s):
// \SR2MUX[15]~93_combout  = (!\ir|out[5]~_Duplicate_1_regout  & ((\ir|out[2]~_Duplicate_1_regout  & (\SR2MUX[15]~90_combout )) # (!\ir|out[2]~_Duplicate_1_regout  & ((\SR2MUX[15]~92_combout )))))

	.dataa(\ir|out[2]~_Duplicate_1_regout ),
	.datab(\ir|out[5]~_Duplicate_1_regout ),
	.datac(\SR2MUX[15]~90_combout ),
	.datad(\SR2MUX[15]~92_combout ),
	.cin(gnd),
	.combout(\SR2MUX[15]~93_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[15]~93 .lut_mask = 16'h3120;
defparam \SR2MUX[15]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N20
cycloneii_lcell_comb \SR2MUX[15]~94 (
// Equation(s):
// \SR2MUX[15]~94_combout  = (\SR2MUX[15]~93_combout ) # ((\ir|out[5]~_Duplicate_1_regout  & \ir|out[4]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\ir|out[5]~_Duplicate_1_regout ),
	.datac(\ir|out[4]~_Duplicate_1_regout ),
	.datad(\SR2MUX[15]~93_combout ),
	.cin(gnd),
	.combout(\SR2MUX[15]~94_combout ),
	.cout());
// synopsys translate_off
defparam \SR2MUX[15]~94 .lut_mask = 16'hFFC0;
defparam \SR2MUX[15]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
cycloneii_lcell_comb \BUS[15]~97 (
// Equation(s):
// \BUS[15]~97_combout  = (\control|Decoder5~1_combout ) # ((\SR2MUX[15]~94_combout  & \control|ALUK[0]~3_combout ))

	.dataa(\control|Decoder5~1_combout ),
	.datab(vcc),
	.datac(\SR2MUX[15]~94_combout ),
	.datad(\control|ALUK[0]~3_combout ),
	.cin(gnd),
	.combout(\BUS[15]~97_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[15]~97 .lut_mask = 16'hFAAA;
defparam \BUS[15]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneii_lcell_comb \REG|Mux0~0 (
// Equation(s):
// \REG|Mux0~0_combout  = (\sel_SR1[0]~0_combout  & (((\sel_SR1[1]~1_combout )))) # (!\sel_SR1[0]~0_combout  & ((\sel_SR1[1]~1_combout  & (\REG|create_regs[6].r|out [15])) # (!\sel_SR1[1]~1_combout  & ((\REG|create_regs[4].r|out [15])))))

	.dataa(\REG|create_regs[6].r|out [15]),
	.datab(\REG|create_regs[4].r|out [15]),
	.datac(\sel_SR1[0]~0_combout ),
	.datad(\sel_SR1[1]~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux0~0 .lut_mask = 16'hFA0C;
defparam \REG|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneii_lcell_comb \REG|Mux0~1 (
// Equation(s):
// \REG|Mux0~1_combout  = (\sel_SR1[0]~0_combout  & ((\REG|Mux0~0_combout  & (\REG|create_regs[7].r|out [15])) # (!\REG|Mux0~0_combout  & ((\REG|create_regs[5].r|out [15]))))) # (!\sel_SR1[0]~0_combout  & (((\REG|Mux0~0_combout ))))

	.dataa(\REG|create_regs[7].r|out [15]),
	.datab(\REG|create_regs[5].r|out [15]),
	.datac(\sel_SR1[0]~0_combout ),
	.datad(\REG|Mux0~0_combout ),
	.cin(gnd),
	.combout(\REG|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux0~1 .lut_mask = 16'hAFC0;
defparam \REG|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
cycloneii_lcell_comb \REG|Mux0~4 (
// Equation(s):
// \REG|Mux0~4_combout  = (\sel_SR1[2]~2_combout  & ((\REG|Mux0~1_combout ))) # (!\sel_SR1[2]~2_combout  & (\REG|Mux0~3_combout ))

	.dataa(\REG|Mux0~3_combout ),
	.datab(vcc),
	.datac(\sel_SR1[2]~2_combout ),
	.datad(\REG|Mux0~1_combout ),
	.cin(gnd),
	.combout(\REG|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Mux0~4 .lut_mask = 16'hFA0A;
defparam \REG|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneii_lcell_comb \alu|ADD[15]~30 (
// Equation(s):
// \alu|ADD[15]~30_combout  = \SR2MUX[15]~94_combout  $ (\alu|ADD[14]~29  $ (\REG|Mux0~4_combout ))

	.dataa(\SR2MUX[15]~94_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\REG|Mux0~4_combout ),
	.cin(\alu|ADD[14]~29 ),
	.combout(\alu|ADD[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ADD[15]~30 .lut_mask = 16'hA55A;
defparam \alu|ADD[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneii_lcell_comb \BUS[15]~98 (
// Equation(s):
// \BUS[15]~98_combout  = (\BUS[15]~97_combout  & (\REG|Mux0~4_combout  $ ((!\control|ALUK[0]~3_combout )))) # (!\BUS[15]~97_combout  & (((!\control|ALUK[0]~3_combout  & \alu|ADD[15]~30_combout ))))

	.dataa(\REG|Mux0~4_combout ),
	.datab(\control|ALUK[0]~3_combout ),
	.datac(\BUS[15]~97_combout ),
	.datad(\alu|ADD[15]~30_combout ),
	.cin(gnd),
	.combout(\BUS[15]~98_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[15]~98 .lut_mask = 16'h9390;
defparam \BUS[15]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
cycloneii_lcell_comb \ADDR1MUX[15]~15 (
// Equation(s):
// \ADDR1MUX[15]~15_combout  = (\control|WideOr14~4_combout  & (\pc|out[15]~_Duplicate_1_regout )) # (!\control|WideOr14~4_combout  & ((\REG|Mux0~4_combout )))

	.dataa(\pc|out[15]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|WideOr14~4_combout ),
	.datad(\REG|Mux0~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[15]~15 .lut_mask = 16'hAFA0;
defparam \ADDR1MUX[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneii_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = \ADDR2MUX[15]~12_combout  $ (\Add1~29  $ (\ADDR1MUX[15]~15_combout ))

	.dataa(vcc),
	.datab(\ADDR2MUX[15]~12_combout ),
	.datac(vcc),
	.datad(\ADDR1MUX[15]~15_combout ),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'hC33C;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N28
cycloneii_lcell_comb \PC_PLUS_ONE[14]~28 (
// Equation(s):
// \PC_PLUS_ONE[14]~28_combout  = (\pc|out[14]~_Duplicate_1_regout  & (\PC_PLUS_ONE[13]~27  $ (GND))) # (!\pc|out[14]~_Duplicate_1_regout  & (!\PC_PLUS_ONE[13]~27  & VCC))
// \PC_PLUS_ONE[14]~29  = CARRY((\pc|out[14]~_Duplicate_1_regout  & !\PC_PLUS_ONE[13]~27 ))

	.dataa(vcc),
	.datab(\pc|out[14]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC_PLUS_ONE[13]~27 ),
	.combout(\PC_PLUS_ONE[14]~28_combout ),
	.cout(\PC_PLUS_ONE[14]~29 ));
// synopsys translate_off
defparam \PC_PLUS_ONE[14]~28 .lut_mask = 16'hC30C;
defparam \PC_PLUS_ONE[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cycloneii_lcell_comb \pc|out~32 (
// Equation(s):
// \pc|out~32_combout  = (\pc|out[10]~36_combout  & (\pc|out[10]~37_combout )) # (!\pc|out[10]~36_combout  & ((\pc|out[10]~37_combout  & (\Add1~28_combout )) # (!\pc|out[10]~37_combout  & ((\PC_PLUS_ONE[14]~28_combout )))))

	.dataa(\pc|out[10]~36_combout ),
	.datab(\pc|out[10]~37_combout ),
	.datac(\Add1~28_combout ),
	.datad(\PC_PLUS_ONE[14]~28_combout ),
	.cin(gnd),
	.combout(\pc|out~32_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~32 .lut_mask = 16'hD9C8;
defparam \pc|out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneii_lcell_comb \pc|out~33 (
// Equation(s):
// \pc|out~33_combout  = (\pc|out[10]~36_combout  & ((\pc|out~32_combout  & (\pc|out[14]~_Duplicate_1_regout )) # (!\pc|out~32_combout  & ((\BUS[14]~94_combout ))))) # (!\pc|out[10]~36_combout  & (\pc|out~32_combout ))

	.dataa(\pc|out[10]~36_combout ),
	.datab(\pc|out~32_combout ),
	.datac(\pc|out[14]~_Duplicate_1_regout ),
	.datad(\BUS[14]~94_combout ),
	.cin(gnd),
	.combout(\pc|out~33_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~33 .lut_mask = 16'hE6C4;
defparam \pc|out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N29
cycloneii_lcell_ff \pc|out[14]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\pc|out~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[14]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y14_N30
cycloneii_lcell_comb \PC_PLUS_ONE[15]~30 (
// Equation(s):
// \PC_PLUS_ONE[15]~30_combout  = \PC_PLUS_ONE[14]~29  $ (\pc|out[15]~_Duplicate_1_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pc|out[15]~_Duplicate_1_regout ),
	.cin(\PC_PLUS_ONE[14]~29 ),
	.combout(\PC_PLUS_ONE[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \PC_PLUS_ONE[15]~30 .lut_mask = 16'h0FF0;
defparam \PC_PLUS_ONE[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N2
cycloneii_lcell_comb \pc|out~34 (
// Equation(s):
// \pc|out~34_combout  = (\pc|out[10]~37_combout  & (\pc|out[10]~36_combout )) # (!\pc|out[10]~37_combout  & ((\pc|out[10]~36_combout  & (\BUS[15]~99_combout )) # (!\pc|out[10]~36_combout  & ((\PC_PLUS_ONE[15]~30_combout )))))

	.dataa(\pc|out[10]~37_combout ),
	.datab(\pc|out[10]~36_combout ),
	.datac(\BUS[15]~99_combout ),
	.datad(\PC_PLUS_ONE[15]~30_combout ),
	.cin(gnd),
	.combout(\pc|out~34_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~34 .lut_mask = 16'hD9C8;
defparam \pc|out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N20
cycloneii_lcell_comb \pc|out~35 (
// Equation(s):
// \pc|out~35_combout  = (\pc|out[10]~37_combout  & ((\pc|out~34_combout  & (\pc|out[15]~_Duplicate_1_regout )) # (!\pc|out~34_combout  & ((\Add1~30_combout ))))) # (!\pc|out[10]~37_combout  & (((\pc|out~34_combout ))))

	.dataa(\pc|out[10]~37_combout ),
	.datab(\pc|out[15]~_Duplicate_1_regout ),
	.datac(\Add1~30_combout ),
	.datad(\pc|out~34_combout ),
	.cin(gnd),
	.combout(\pc|out~35_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~35 .lut_mask = 16'hDDA0;
defparam \pc|out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N1
cycloneii_lcell_ff \pc|out[15]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\pc|out~35_combout ),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[15]~_Duplicate_1_regout ));

// Location: LCCOMB_X21_Y7_N26
cycloneii_lcell_comb \BUS[15]~95 (
// Equation(s):
// \BUS[15]~95_combout  = (\control|WideOr21~1_combout  & (((\mdr|out[15]~_Duplicate_1_regout ) # (!\control|WideOr22~2_combout )))) # (!\control|WideOr21~1_combout  & (\pc|out[15]~_Duplicate_1_regout  & ((\mdr|out[15]~_Duplicate_1_regout ) # 
// (!\control|WideOr22~2_combout ))))

	.dataa(\control|WideOr21~1_combout ),
	.datab(\pc|out[15]~_Duplicate_1_regout ),
	.datac(\control|WideOr22~2_combout ),
	.datad(\mdr|out[15]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\BUS[15]~95_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[15]~95 .lut_mask = 16'hEE0E;
defparam \BUS[15]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneii_lcell_comb \BUS[15]~96 (
// Equation(s):
// \BUS[15]~96_combout  = (\BUS[15]~95_combout  & ((\Add1~30_combout ) # (!\control|WideOr15~6_combout )))

	.dataa(vcc),
	.datab(\BUS[15]~95_combout ),
	.datac(\control|WideOr15~6_combout ),
	.datad(\Add1~30_combout ),
	.cin(gnd),
	.combout(\BUS[15]~96_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[15]~96 .lut_mask = 16'hCC0C;
defparam \BUS[15]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
cycloneii_lcell_comb \BUS[15]~100 (
// Equation(s):
// \BUS[15]~100_combout  = (\BUS[15]~96_combout  & (((\control|stateReg|out[5]~_Duplicate_1_regout ) # (\BUS[15]~98_combout )) # (!\control|drALU~0_combout )))

	.dataa(\control|drALU~0_combout ),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\BUS[15]~98_combout ),
	.datad(\BUS[15]~96_combout ),
	.cin(gnd),
	.combout(\BUS[15]~100_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[15]~100 .lut_mask = 16'hFD00;
defparam \BUS[15]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneii_lcell_comb \ir|out~16 (
// Equation(s):
// \ir|out~16_combout  = (\KEY~combout [0] & ((\BUS[15]~100_combout ) # (!\BUS[0]~37_combout )))

	.dataa(vcc),
	.datab(\BUS[0]~37_combout ),
	.datac(\KEY~combout [0]),
	.datad(\BUS[15]~100_combout ),
	.cin(gnd),
	.combout(\ir|out~16_combout ),
	.cout());
// synopsys translate_off
defparam \ir|out~16 .lut_mask = 16'hF030;
defparam \ir|out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y9_N27
cycloneii_lcell_ff \ir|out[15]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ir|out~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ir|out[15]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y9_N10
cycloneii_lcell_comb \control|WideOr0~0 (
// Equation(s):
// \control|WideOr0~0_combout  = (\ir|out[14]~_Duplicate_1_regout  & ((\ir|out[13]~_Duplicate_1_regout  & ((\ir|out[15]~_Duplicate_1_regout ))) # (!\ir|out[13]~_Duplicate_1_regout  & (!\ir|out[12]~_Duplicate_1_regout ))))

	.dataa(\ir|out[12]~_Duplicate_1_regout ),
	.datab(\ir|out[15]~_Duplicate_1_regout ),
	.datac(\ir|out[13]~_Duplicate_1_regout ),
	.datad(\ir|out[14]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr0~0 .lut_mask = 16'hC500;
defparam \control|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneii_lcell_comb \control|WideOr7~3 (
// Equation(s):
// \control|WideOr7~3_combout  = (\control|stateReg|out[5]~_Duplicate_1_regout  & \control|Decoder6~3_combout )

	.dataa(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|Decoder6~3_combout ),
	.cin(gnd),
	.combout(\control|WideOr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr7~3 .lut_mask = 16'hAA00;
defparam \control|WideOr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneii_lcell_comb \control|stateReg|out~4 (
// Equation(s):
// \control|stateReg|out~4_combout  = (\control|stateReg|out~0_combout  & ((\control|Decoder6~5_combout  & (\control|WideOr0~0_combout )) # (!\control|Decoder6~5_combout  & ((\control|WideOr7~3_combout )))))

	.dataa(\control|Decoder6~5_combout ),
	.datab(\control|WideOr0~0_combout ),
	.datac(\control|WideOr7~3_combout ),
	.datad(\control|stateReg|out~0_combout ),
	.cin(gnd),
	.combout(\control|stateReg|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|stateReg|out~4 .lut_mask = 16'hD800;
defparam \control|stateReg|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N31
cycloneii_lcell_ff \control|stateReg|out[5]~_Duplicate_1 (
	.clk(\CLOCK~regout ),
	.datain(gnd),
	.sdata(\control|stateReg|out~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|stateReg|out[5]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y9_N28
cycloneii_lcell_comb \control|Mux5~8 (
// Equation(s):
// \control|Mux5~8_combout  = (\control|Mux5~4_combout ) # ((!\control|Mux5~7_combout  & ((\control|stateReg|out[5]~_Duplicate_1_regout ) # (!\control|Decoder6~3_combout ))))

	.dataa(\control|Mux5~7_combout ),
	.datab(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datac(\control|Decoder6~3_combout ),
	.datad(\control|Mux5~4_combout ),
	.cin(gnd),
	.combout(\control|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \control|Mux5~8 .lut_mask = 16'hFF45;
defparam \control|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y13_N31
cycloneii_lcell_ff \control|stateReg|out[0]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\control|Mux5~8_combout ),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|stateReg|out[0]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y9_N4
cycloneii_lcell_comb \control|Decoder6~5 (
// Equation(s):
// \control|Decoder6~5_combout  = (\control|stateReg|out[0]~_Duplicate_1_regout  & \control|Decoder6~1_combout )

	.dataa(vcc),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\control|Decoder6~1_combout ),
	.cin(gnd),
	.combout(\control|Decoder6~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|Decoder6~5 .lut_mask = 16'hCC00;
defparam \control|Decoder6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N22
cycloneii_lcell_comb \control|WideOr5~0 (
// Equation(s):
// \control|WideOr5~0_combout  = (\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|WideOr24~0_combout  & (!\control|stateReg|out[4]~_Duplicate_1_regout  & \control|stateReg|out[2]~_Duplicate_1_regout )))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(\control|WideOr24~0_combout ),
	.datac(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr5~0 .lut_mask = 16'h0800;
defparam \control|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N12
cycloneii_lcell_comb \control|WideOr5~1 (
// Equation(s):
// \control|WideOr5~1_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & ((\control|stateReg|out[0]~_Duplicate_1_regout  $ (!\control|stateReg|out[1]~_Duplicate_1_regout )))) # (!\control|stateReg|out[2]~_Duplicate_1_regout  & 
// (!\control|stateReg|out[3]~_Duplicate_1_regout  & (\control|stateReg|out[0]~_Duplicate_1_regout  & !\control|stateReg|out[1]~_Duplicate_1_regout )))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr5~1 .lut_mask = 16'hC034;
defparam \control|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N28
cycloneii_lcell_comb \control|WideOr5~2 (
// Equation(s):
// \control|WideOr5~2_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & ((\control|WideOr5~0_combout ) # ((\control|stateReg|out[4]~_Duplicate_1_regout  & !\control|WideOr5~1_combout ))))

	.dataa(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datab(\control|WideOr5~0_combout ),
	.datac(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datad(\control|WideOr5~1_combout ),
	.cin(gnd),
	.combout(\control|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr5~2 .lut_mask = 16'h4454;
defparam \control|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N18
cycloneii_lcell_comb \control|stateReg|out~2 (
// Equation(s):
// \control|stateReg|out~2_combout  = (\control|stateReg|out~0_combout  & ((\control|Decoder6~5_combout  & (\control|WideOr1~0_combout )) # (!\control|Decoder6~5_combout  & ((\control|WideOr5~2_combout )))))

	.dataa(\control|WideOr1~0_combout ),
	.datab(\control|Decoder6~5_combout ),
	.datac(\control|WideOr5~2_combout ),
	.datad(\control|stateReg|out~0_combout ),
	.cin(gnd),
	.combout(\control|stateReg|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|stateReg|out~2 .lut_mask = 16'hB800;
defparam \control|stateReg|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y13_N5
cycloneii_lcell_ff \control|stateReg|out[4]~_Duplicate_1 (
	.clk(\CLOCK~regout ),
	.datain(gnd),
	.sdata(\control|stateReg|out~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|stateReg|out[4]~_Duplicate_1_regout ));

// Location: LCCOMB_X19_Y10_N30
cycloneii_lcell_comb \control|WideOr21~0 (
// Equation(s):
// \control|WideOr21~0_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout ) # ((\control|stateReg|out[5]~_Duplicate_1_regout  & ((!\control|stateReg|out[1]~_Duplicate_1_regout ))) # (!\control|stateReg|out[5]~_Duplicate_1_regout  & 
// ((\control|stateReg|out[0]~_Duplicate_1_regout ) # (\control|stateReg|out[1]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr21~0 .lut_mask = 16'hFF5E;
defparam \control|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneii_lcell_comb \control|WideOr21~1 (
// Equation(s):
// \control|WideOr21~1_combout  = (\control|stateReg|out[4]~_Duplicate_1_regout ) # ((\control|stateReg|out[3]~_Duplicate_1_regout ) # (\control|WideOr21~0_combout ))

	.dataa(vcc),
	.datab(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datad(\control|WideOr21~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr21~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr21~1 .lut_mask = 16'hFFFC;
defparam \control|WideOr21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneii_lcell_comb \BUS[0]~37 (
// Equation(s):
// \BUS[0]~37_combout  = (\control|WideOr15~6_combout ) # (((\control|WideOr22~2_combout ) # (\control|drALU~1_combout )) # (!\control|WideOr21~1_combout ))

	.dataa(\control|WideOr15~6_combout ),
	.datab(\control|WideOr21~1_combout ),
	.datac(\control|WideOr22~2_combout ),
	.datad(\control|drALU~1_combout ),
	.cin(gnd),
	.combout(\BUS[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[0]~37 .lut_mask = 16'hFFFB;
defparam \BUS[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneii_lcell_comb \BUS[0]~38 (
// Equation(s):
// \BUS[0]~38_combout  = (\BUS[0]~36_combout ) # (!\BUS[0]~37_combout )

	.dataa(vcc),
	.datab(\BUS[0]~37_combout ),
	.datac(vcc),
	.datad(\BUS[0]~36_combout ),
	.cin(gnd),
	.combout(\BUS[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[0]~38 .lut_mask = 16'hFF33;
defparam \BUS[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneii_lcell_comb \pc|out~4 (
// Equation(s):
// \pc|out~4_combout  = (\pc|out[10]~37_combout  & (((\Add1~0_combout ) # (\pc|out[10]~36_combout )))) # (!\pc|out[10]~37_combout  & (\PC_PLUS_ONE[0]~0_combout  & ((!\pc|out[10]~36_combout ))))

	.dataa(\pc|out[10]~37_combout ),
	.datab(\PC_PLUS_ONE[0]~0_combout ),
	.datac(\Add1~0_combout ),
	.datad(\pc|out[10]~36_combout ),
	.cin(gnd),
	.combout(\pc|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~4 .lut_mask = 16'hAAE4;
defparam \pc|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneii_lcell_comb \pc|out~5 (
// Equation(s):
// \pc|out~5_combout  = (\pc|out[10]~36_combout  & ((\pc|out~4_combout  & (\pc|out[0]~_Duplicate_1_regout )) # (!\pc|out~4_combout  & ((\BUS[0]~38_combout ))))) # (!\pc|out[10]~36_combout  & (((\pc|out~4_combout ))))

	.dataa(\pc|out[10]~36_combout ),
	.datab(\pc|out[0]~_Duplicate_1_regout ),
	.datac(\BUS[0]~38_combout ),
	.datad(\pc|out~4_combout ),
	.cin(gnd),
	.combout(\pc|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~5 .lut_mask = 16'hDDA0;
defparam \pc|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneii_lcell_comb \pc|out[0]~_Duplicate_1feeder (
// Equation(s):
// \pc|out[0]~_Duplicate_1feeder_combout  = \pc|out~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\pc|out~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|out[0]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out[0]~_Duplicate_1feeder .lut_mask = 16'hF0F0;
defparam \pc|out[0]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N9
cycloneii_lcell_ff \pc|out[0]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\pc|out[0]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[0]~_Duplicate_1_regout ));

// Location: LCCOMB_X22_Y12_N28
cycloneii_lcell_comb \ADDR1MUX[0]~0 (
// Equation(s):
// \ADDR1MUX[0]~0_combout  = (\control|WideOr14~4_combout  & (\pc|out[0]~_Duplicate_1_regout )) # (!\control|WideOr14~4_combout  & ((\REG|Mux15~4_combout )))

	.dataa(\control|WideOr14~4_combout ),
	.datab(vcc),
	.datac(\pc|out[0]~_Duplicate_1_regout ),
	.datad(\REG|Mux15~4_combout ),
	.cin(gnd),
	.combout(\ADDR1MUX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR1MUX[0]~0 .lut_mask = 16'hF5A0;
defparam \ADDR1MUX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneii_lcell_comb \alu|AND[0] (
// Equation(s):
// \alu|AND [0] = (\SR2MUX[0]~5_combout  & ((\sel_SR1[2]~2_combout  & ((\REG|Mux15~1_combout ))) # (!\sel_SR1[2]~2_combout  & (\REG|Mux15~3_combout ))))

	.dataa(\SR2MUX[0]~5_combout ),
	.datab(\sel_SR1[2]~2_combout ),
	.datac(\REG|Mux15~3_combout ),
	.datad(\REG|Mux15~1_combout ),
	.cin(gnd),
	.combout(\alu|AND [0]),
	.cout());
// synopsys translate_off
defparam \alu|AND[0] .lut_mask = 16'hA820;
defparam \alu|AND[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneii_lcell_comb \alu|out[0]~0 (
// Equation(s):
// \alu|out[0]~0_combout  = (\control|ALUK[0]~3_combout  & (((\control|Decoder5~1_combout )))) # (!\control|ALUK[0]~3_combout  & ((\control|Decoder5~1_combout  & (!\REG|Mux15~4_combout )) # (!\control|Decoder5~1_combout  & ((\alu|ADD[0]~0_combout )))))

	.dataa(\control|ALUK[0]~3_combout ),
	.datab(\REG|Mux15~4_combout ),
	.datac(\control|Decoder5~1_combout ),
	.datad(\alu|ADD[0]~0_combout ),
	.cin(gnd),
	.combout(\alu|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[0]~0 .lut_mask = 16'hB5B0;
defparam \alu|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneii_lcell_comb \alu|out[0]~1 (
// Equation(s):
// \alu|out[0]~1_combout  = (\control|ALUK[0]~3_combout  & ((\alu|out[0]~0_combout  & ((\REG|Mux14~4_combout ))) # (!\alu|out[0]~0_combout  & (\alu|AND [0])))) # (!\control|ALUK[0]~3_combout  & (((\alu|out[0]~0_combout ))))

	.dataa(\control|ALUK[0]~3_combout ),
	.datab(\alu|AND [0]),
	.datac(\alu|out[0]~0_combout ),
	.datad(\REG|Mux14~4_combout ),
	.cin(gnd),
	.combout(\alu|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|out[0]~1 .lut_mask = 16'hF858;
defparam \alu|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneii_lcell_comb \BUS[0]~35 (
// Equation(s):
// \BUS[0]~35_combout  = (\pc|out[0]~_Duplicate_1_regout  & (((\alu|out[0]~1_combout ) # (!\control|drALU~1_combout )))) # (!\pc|out[0]~_Duplicate_1_regout  & (\control|WideOr21~1_combout  & ((\alu|out[0]~1_combout ) # (!\control|drALU~1_combout ))))

	.dataa(\pc|out[0]~_Duplicate_1_regout ),
	.datab(\control|WideOr21~1_combout ),
	.datac(\control|drALU~1_combout ),
	.datad(\alu|out[0]~1_combout ),
	.cin(gnd),
	.combout(\BUS[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[0]~35 .lut_mask = 16'hEE0E;
defparam \BUS[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
cycloneii_lcell_comb \BUS[0]~34 (
// Equation(s):
// \BUS[0]~34_combout  = (\mdr|out[0]~_Duplicate_1_regout ) # (!\control|WideOr22~2_combout )

	.dataa(vcc),
	.datab(\mdr|out[0]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\control|WideOr22~2_combout ),
	.cin(gnd),
	.combout(\BUS[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[0]~34 .lut_mask = 16'hCCFF;
defparam \BUS[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneii_lcell_comb \BUS[0]~36 (
// Equation(s):
// \BUS[0]~36_combout  = (\BUS[0]~35_combout  & (\BUS[0]~34_combout  & ((\Add1~0_combout ) # (!\control|WideOr15~6_combout ))))

	.dataa(\Add1~0_combout ),
	.datab(\control|WideOr15~6_combout ),
	.datac(\BUS[0]~35_combout ),
	.datad(\BUS[0]~34_combout ),
	.cin(gnd),
	.combout(\BUS[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[0]~36 .lut_mask = 16'hB000;
defparam \BUS[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N0
cycloneii_lcell_comb \BUS[9]~72 (
// Equation(s):
// \BUS[9]~72_combout  = (\mdr|out[9]~_Duplicate_1_regout ) # (!\control|WideOr22~2_combout )

	.dataa(\control|WideOr22~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\mdr|out[9]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\BUS[9]~72_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[9]~72 .lut_mask = 16'hFF55;
defparam \BUS[9]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N2
cycloneii_lcell_comb \BUS[9]~101 (
// Equation(s):
// \BUS[9]~101_combout  = (\BUS[9]~72_combout  & (\BUS[9]~73_combout  & ((\Add1~18_combout ) # (!\control|WideOr15~6_combout ))))

	.dataa(\control|WideOr15~6_combout ),
	.datab(\Add1~18_combout ),
	.datac(\BUS[9]~72_combout ),
	.datad(\BUS[9]~73_combout ),
	.cin(gnd),
	.combout(\BUS[9]~101_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[9]~101 .lut_mask = 16'hD000;
defparam \BUS[9]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N26
cycloneii_lcell_comb \BUS[10]~76 (
// Equation(s):
// \BUS[10]~76_combout  = (\mdr|out[10]~_Duplicate_1_regout ) # (!\control|WideOr22~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mdr|out[10]~_Duplicate_1_regout ),
	.datad(\control|WideOr22~2_combout ),
	.cin(gnd),
	.combout(\BUS[10]~76_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[10]~76 .lut_mask = 16'hF0FF;
defparam \BUS[10]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
cycloneii_lcell_comb \BUS[10]~102 (
// Equation(s):
// \BUS[10]~102_combout  = (\BUS[10]~76_combout  & (\BUS[10]~77_combout  & ((\Add1~20_combout ) # (!\control|WideOr15~6_combout ))))

	.dataa(\BUS[10]~76_combout ),
	.datab(\BUS[10]~77_combout ),
	.datac(\control|WideOr15~6_combout ),
	.datad(\Add1~20_combout ),
	.cin(gnd),
	.combout(\BUS[10]~102_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[10]~102 .lut_mask = 16'h8808;
defparam \BUS[10]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N24
cycloneii_lcell_comb \BUS[11]~80 (
// Equation(s):
// \BUS[11]~80_combout  = (\mdr|out[11]~_Duplicate_1_regout ) # (!\control|WideOr22~2_combout )

	.dataa(\mdr|out[11]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|WideOr22~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\BUS[11]~80_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[11]~80 .lut_mask = 16'hAFAF;
defparam \BUS[11]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N30
cycloneii_lcell_comb \BUS[11]~103 (
// Equation(s):
// \BUS[11]~103_combout  = (\BUS[11]~80_combout  & (\BUS[11]~81_combout  & ((\Add1~22_combout ) # (!\control|WideOr15~6_combout ))))

	.dataa(\BUS[11]~80_combout ),
	.datab(\Add1~22_combout ),
	.datac(\control|WideOr15~6_combout ),
	.datad(\BUS[11]~81_combout ),
	.cin(gnd),
	.combout(\BUS[11]~103_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[11]~103 .lut_mask = 16'h8A00;
defparam \BUS[11]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cycloneii_lcell_comb \BUS[13]~88 (
// Equation(s):
// \BUS[13]~88_combout  = (\mdr|out[13]~_Duplicate_1_regout ) # (!\control|WideOr22~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mdr|out[13]~_Duplicate_1_regout ),
	.datad(\control|WideOr22~2_combout ),
	.cin(gnd),
	.combout(\BUS[13]~88_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[13]~88 .lut_mask = 16'hF0FF;
defparam \BUS[13]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
cycloneii_lcell_comb \BUS[13]~104 (
// Equation(s):
// \BUS[13]~104_combout  = (\BUS[13]~89_combout  & (\BUS[13]~88_combout  & ((\Add1~26_combout ) # (!\control|WideOr15~6_combout ))))

	.dataa(\BUS[13]~89_combout ),
	.datab(\BUS[13]~88_combout ),
	.datac(\control|WideOr15~6_combout ),
	.datad(\Add1~26_combout ),
	.cin(gnd),
	.combout(\BUS[13]~104_combout ),
	.cout());
// synopsys translate_off
defparam \BUS[13]~104 .lut_mask = 16'h8808;
defparam \BUS[13]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N10
cycloneii_lcell_comb \mc|Decoder0~0 (
// Equation(s):
// \mc|Decoder0~0_combout  = (\mar|out[4]~_Duplicate_1_regout  & (\control|WideOr15~2_combout  & (\mc|Equal0~0_combout  & \control|WideOr23~2_combout )))

	.dataa(\mar|out[4]~_Duplicate_1_regout ),
	.datab(\control|WideOr15~2_combout ),
	.datac(\mc|Equal0~0_combout ),
	.datad(\control|WideOr23~2_combout ),
	.cin(gnd),
	.combout(\mc|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Decoder0~0 .lut_mask = 16'h8000;
defparam \mc|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N16
cycloneii_lcell_comb \mc|Decoder0~1 (
// Equation(s):
// \mc|Decoder0~1_combout  = (!\mar|out[1]~_Duplicate_1_regout  & (!\mar|out[0]~_Duplicate_1_regout  & (\mar|out[2]~_Duplicate_1_regout  & \mc|Decoder0~0_combout )))

	.dataa(\mar|out[1]~_Duplicate_1_regout ),
	.datab(\mar|out[0]~_Duplicate_1_regout ),
	.datac(\mar|out[2]~_Duplicate_1_regout ),
	.datad(\mc|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mc|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Decoder0~1 .lut_mask = 16'h1000;
defparam \mc|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N8
cycloneii_lcell_comb \mc|Decoder0~2 (
// Equation(s):
// \mc|Decoder0~2_combout  = (!\mar|out[1]~_Duplicate_1_regout  & (\mar|out[2]~_Duplicate_1_regout  & (\mc|Decoder0~0_combout  & \mar|out[0]~_Duplicate_1_regout )))

	.dataa(\mar|out[1]~_Duplicate_1_regout ),
	.datab(\mar|out[2]~_Duplicate_1_regout ),
	.datac(\mc|Decoder0~0_combout ),
	.datad(\mar|out[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\mc|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Decoder0~2 .lut_mask = 16'h4000;
defparam \mc|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
cycloneii_lcell_comb \mc|Decoder0~3 (
// Equation(s):
// \mc|Decoder0~3_combout  = (!\mar|out[0]~_Duplicate_1_regout  & (\mar|out[2]~_Duplicate_1_regout  & (\mar|out[1]~_Duplicate_1_regout  & \mc|Decoder0~0_combout )))

	.dataa(\mar|out[0]~_Duplicate_1_regout ),
	.datab(\mar|out[2]~_Duplicate_1_regout ),
	.datac(\mar|out[1]~_Duplicate_1_regout ),
	.datad(\mc|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mc|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Decoder0~3 .lut_mask = 16'h4000;
defparam \mc|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N22
cycloneii_lcell_comb \mc|Decoder0~4 (
// Equation(s):
// \mc|Decoder0~4_combout  = (\mar|out[1]~_Duplicate_1_regout  & (\mar|out[0]~_Duplicate_1_regout  & (\mar|out[2]~_Duplicate_1_regout  & \mc|Decoder0~0_combout )))

	.dataa(\mar|out[1]~_Duplicate_1_regout ),
	.datab(\mar|out[0]~_Duplicate_1_regout ),
	.datac(\mar|out[2]~_Duplicate_1_regout ),
	.datad(\mc|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mc|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Decoder0~4 .lut_mask = 16'h8000;
defparam \mc|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneii_lcell_comb \mc|Decoder0~5 (
// Equation(s):
// \mc|Decoder0~5_combout  = (!\mar|out[2]~_Duplicate_1_regout  & (!\mar|out[0]~_Duplicate_1_regout  & (\mar|out[1]~_Duplicate_1_regout  & \mc|Decoder0~0_combout )))

	.dataa(\mar|out[2]~_Duplicate_1_regout ),
	.datab(\mar|out[0]~_Duplicate_1_regout ),
	.datac(\mar|out[1]~_Duplicate_1_regout ),
	.datad(\mc|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mc|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Decoder0~5 .lut_mask = 16'h1000;
defparam \mc|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneii_lcell_comb \mc|Decoder0~6 (
// Equation(s):
// \mc|Decoder0~6_combout  = (!\mar|out[2]~_Duplicate_1_regout  & (\mar|out[0]~_Duplicate_1_regout  & (\mar|out[1]~_Duplicate_1_regout  & \mc|Decoder0~0_combout )))

	.dataa(\mar|out[2]~_Duplicate_1_regout ),
	.datab(\mar|out[0]~_Duplicate_1_regout ),
	.datac(\mar|out[1]~_Duplicate_1_regout ),
	.datad(\mc|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mc|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mc|Decoder0~6 .lut_mask = 16'h4000;
defparam \mc|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneii_lcell_comb \pc|out[3]~_Duplicate_1feeder (
// Equation(s):
// \pc|out[3]~_Duplicate_1feeder_combout  = \pc|out~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\pc|out~11_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|out[3]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out[3]~_Duplicate_1feeder .lut_mask = 16'hF0F0;
defparam \pc|out[3]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N11
cycloneii_lcell_ff \pc|out[3]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\pc|out[3]~_Duplicate_1feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[3]~_Duplicate_1_regout ));

// Location: LCCOMB_X25_Y13_N26
cycloneii_lcell_comb \pc|out~10 (
// Equation(s):
// \pc|out~10_combout  = (\pc|out[10]~37_combout  & (((\pc|out[10]~36_combout )))) # (!\pc|out[10]~37_combout  & ((\pc|out[10]~36_combout  & ((\BUS[3]~50_combout ))) # (!\pc|out[10]~36_combout  & (\PC_PLUS_ONE[3]~6_combout ))))

	.dataa(\PC_PLUS_ONE[3]~6_combout ),
	.datab(\pc|out[10]~37_combout ),
	.datac(\BUS[3]~50_combout ),
	.datad(\pc|out[10]~36_combout ),
	.cin(gnd),
	.combout(\pc|out~10_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~10 .lut_mask = 16'hFC22;
defparam \pc|out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneii_lcell_comb \pc|out~11 (
// Equation(s):
// \pc|out~11_combout  = (\pc|out[10]~37_combout  & ((\pc|out~10_combout  & (\pc|out[3]~_Duplicate_1_regout )) # (!\pc|out~10_combout  & ((\Add1~6_combout ))))) # (!\pc|out[10]~37_combout  & (((\pc|out~10_combout ))))

	.dataa(\pc|out[3]~_Duplicate_1_regout ),
	.datab(\Add1~6_combout ),
	.datac(\pc|out[10]~37_combout ),
	.datad(\pc|out~10_combout ),
	.cin(gnd),
	.combout(\pc|out~11_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~11 .lut_mask = 16'hAFC0;
defparam \pc|out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
cycloneii_lcell_comb \pc|out~12 (
// Equation(s):
// \pc|out~12_combout  = (\pc|out[10]~36_combout  & (\pc|out[10]~37_combout )) # (!\pc|out[10]~36_combout  & ((\pc|out[10]~37_combout  & (\Add1~8_combout )) # (!\pc|out[10]~37_combout  & ((\PC_PLUS_ONE[4]~8_combout )))))

	.dataa(\pc|out[10]~36_combout ),
	.datab(\pc|out[10]~37_combout ),
	.datac(\Add1~8_combout ),
	.datad(\PC_PLUS_ONE[4]~8_combout ),
	.cin(gnd),
	.combout(\pc|out~12_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~12 .lut_mask = 16'hD9C8;
defparam \pc|out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N5
cycloneii_lcell_ff \pc|out[4]~_Duplicate_1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\pc|out~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|out[4]~_Duplicate_1_regout ));

// Location: LCCOMB_X20_Y8_N4
cycloneii_lcell_comb \pc|out~13 (
// Equation(s):
// \pc|out~13_combout  = (\pc|out[10]~36_combout  & ((\pc|out~12_combout  & (\pc|out[4]~_Duplicate_1_regout )) # (!\pc|out~12_combout  & ((\BUS[4]~54_combout ))))) # (!\pc|out[10]~36_combout  & (\pc|out~12_combout ))

	.dataa(\pc|out[10]~36_combout ),
	.datab(\pc|out~12_combout ),
	.datac(\pc|out[4]~_Duplicate_1_regout ),
	.datad(\BUS[4]~54_combout ),
	.cin(gnd),
	.combout(\pc|out~13_combout ),
	.cout());
// synopsys translate_off
defparam \pc|out~13 .lut_mask = 16'hE6C4;
defparam \pc|out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneii_lcell_comb \cc|WideOr0~12 (
// Equation(s):
// \cc|WideOr0~12_combout  = (\BUS[0]~37_combout  & (((!\BUS[9]~71_combout ) # (!\BUS[9]~73_combout )) # (!\BUS[9]~72_combout )))

	.dataa(\BUS[9]~72_combout ),
	.datab(\BUS[0]~37_combout ),
	.datac(\BUS[9]~73_combout ),
	.datad(\BUS[9]~71_combout ),
	.cin(gnd),
	.combout(\cc|WideOr0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cc|WideOr0~12 .lut_mask = 16'h4CCC;
defparam \cc|WideOr0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cycloneii_lcell_comb \cc|WideOr0~13 (
// Equation(s):
// \cc|WideOr0~13_combout  = (!\BUS[10]~78_combout  & (\cc|WideOr0~12_combout  & ((\cc|WideOr0~15_combout ) # (!\BUS[11]~81_combout ))))

	.dataa(\cc|WideOr0~15_combout ),
	.datab(\BUS[10]~78_combout ),
	.datac(\cc|WideOr0~12_combout ),
	.datad(\BUS[11]~81_combout ),
	.cin(gnd),
	.combout(\cc|WideOr0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cc|WideOr0~13 .lut_mask = 16'h2030;
defparam \cc|WideOr0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneii_lcell_comb \cc|ccReg|out~2 (
// Equation(s):
// \cc|ccReg|out~2_combout  = (\BUS[0]~37_combout  & (\KEY~combout [0] & (!\BUS[12]~85_combout  & !\BUS[13]~90_combout )))

	.dataa(\BUS[0]~37_combout ),
	.datab(\KEY~combout [0]),
	.datac(\BUS[12]~85_combout ),
	.datad(\BUS[13]~90_combout ),
	.cin(gnd),
	.combout(\cc|ccReg|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \cc|ccReg|out~2 .lut_mask = 16'h0008;
defparam \cc|ccReg|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneii_lcell_comb \cc|ccReg|out~3 (
// Equation(s):
// \cc|ccReg|out~3_combout  = (!\BUS[15]~99_combout  & (!\BUS[14]~93_combout  & (\cc|WideOr0~9_combout  & \cc|WideOr0~10_combout )))

	.dataa(\BUS[15]~99_combout ),
	.datab(\BUS[14]~93_combout ),
	.datac(\cc|WideOr0~9_combout ),
	.datad(\cc|WideOr0~10_combout ),
	.cin(gnd),
	.combout(\cc|ccReg|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \cc|ccReg|out~3 .lut_mask = 16'h1000;
defparam \cc|ccReg|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N26
cycloneii_lcell_comb \cc|ccReg|out~4 (
// Equation(s):
// \cc|ccReg|out~4_combout  = (\cc|WideOr0~13_combout  & (\cc|WideOr0~11_combout  & (\cc|ccReg|out~2_combout  & \cc|ccReg|out~3_combout )))

	.dataa(\cc|WideOr0~13_combout ),
	.datab(\cc|WideOr0~11_combout ),
	.datac(\cc|ccReg|out~2_combout ),
	.datad(\cc|ccReg|out~3_combout ),
	.cin(gnd),
	.combout(\cc|ccReg|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \cc|ccReg|out~4 .lut_mask = 16'h8000;
defparam \cc|ccReg|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneii_lcell_comb \mar|out[14]~8 (
// Equation(s):
// \mar|out[14]~8_combout  = (!\control|WideOr19~1_combout ) # (!\KEY~combout [0])

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|WideOr19~1_combout ),
	.cin(gnd),
	.combout(\mar|out[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mar|out[14]~8 .lut_mask = 16'h55FF;
defparam \mar|out[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneii_lcell_comb \mc|data_out[3]~3 (
// Equation(s):
// \mc|data_out[3]~3_combout  = (\mc|Selector24~3_combout  & ((\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a3 ))) # (!\mc|Selector24~3_combout  & (\KEY~combout [3]))

	.dataa(\mc|Selector24~3_combout ),
	.datab(\KEY~combout [3]),
	.datac(vcc),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a3 ),
	.cin(gnd),
	.combout(\mc|data_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[3]~3 .lut_mask = 16'hEE44;
defparam \mc|data_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneii_lcell_comb \mc|data_out[3]~_Duplicate_1SLOAD_MUX (
// Equation(s):
// \mc|data_out[3]~_Duplicate_1SLOAD_MUX_combout  = (\mc|Equal0~1_combout  & (\SW~combout [3])) # (!\mc|Equal0~1_combout  & ((\mc|data_out[3]~3_combout )))

	.dataa(vcc),
	.datab(\SW~combout [3]),
	.datac(\mc|Equal0~1_combout ),
	.datad(\mc|data_out[3]~3_combout ),
	.cin(gnd),
	.combout(\mc|data_out[3]~_Duplicate_1SLOAD_MUX_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out[3]~_Duplicate_1SLOAD_MUX .lut_mask = 16'hCFC0;
defparam \mc|data_out[3]~_Duplicate_1SLOAD_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneii_lcell_comb \mc|data_out~7 (
// Equation(s):
// \mc|data_out~7_combout  = (\mc|Selector24~3_combout  & \mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a13 )

	.dataa(\mc|Selector24~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\mc|memory_rtl_0|auto_generated|altsyncram1|ram_block2a13 ),
	.cin(gnd),
	.combout(\mc|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \mc|data_out~7 .lut_mask = 16'hAA00;
defparam \mc|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneii_lcell_comb \control|Decoder6~2 (
// Equation(s):
// \control|Decoder6~2_combout  = (!\control|stateReg|out[0]~_Duplicate_1_regout  & \control|Decoder6~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datad(\control|Decoder6~1_combout ),
	.cin(gnd),
	.combout(\control|Decoder6~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Decoder6~2 .lut_mask = 16'h0F00;
defparam \control|Decoder6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneii_lcell_comb \control|WideOr9~0 (
// Equation(s):
// \control|WideOr9~0_combout  = (\control|stateReg|out[4]~_Duplicate_1_regout  & (((!\control|stateReg|out[1]~_Duplicate_1_regout  & \control|stateReg|out[2]~_Duplicate_1_regout )))) # (!\control|stateReg|out[4]~_Duplicate_1_regout  & 
// ((\control|stateReg|out[3]~_Duplicate_1_regout  & (!\control|stateReg|out[1]~_Duplicate_1_regout )) # (!\control|stateReg|out[3]~_Duplicate_1_regout  & ((\control|stateReg|out[2]~_Duplicate_1_regout )))))

	.dataa(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr9~0 .lut_mask = 16'h3702;
defparam \control|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneii_lcell_comb \control|WideOr9~1 (
// Equation(s):
// \control|WideOr9~1_combout  = (\control|stateReg|out[5]~_Duplicate_1_regout ) # ((\control|stateReg|out[0]~_Duplicate_1_regout ) # (\control|WideOr9~0_combout ))

	.dataa(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datad(\control|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr9~1 .lut_mask = 16'hFFFA;
defparam \control|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneii_lcell_comb \control|WideOr6~0 (
// Equation(s):
// \control|WideOr6~0_combout  = (\control|stateReg|out[2]~_Duplicate_1_regout  & (\control|stateReg|out[0]~_Duplicate_1_regout  $ ((\control|stateReg|out[1]~_Duplicate_1_regout )))) # (!\control|stateReg|out[2]~_Duplicate_1_regout  & 
// (((\control|stateReg|out[1]~_Duplicate_1_regout ) # (\control|stateReg|out[4]~_Duplicate_1_regout ))))

	.dataa(\control|stateReg|out[0]~_Duplicate_1_regout ),
	.datab(\control|stateReg|out[2]~_Duplicate_1_regout ),
	.datac(\control|stateReg|out[1]~_Duplicate_1_regout ),
	.datad(\control|stateReg|out[4]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\control|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr6~0 .lut_mask = 16'h7B78;
defparam \control|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N6
cycloneii_lcell_comb \control|WideOr6~1 (
// Equation(s):
// \control|WideOr6~1_combout  = (!\control|stateReg|out[5]~_Duplicate_1_regout  & (\control|stateReg|out[3]~_Duplicate_1_regout  & \control|WideOr6~0_combout ))

	.dataa(\control|stateReg|out[5]~_Duplicate_1_regout ),
	.datab(vcc),
	.datac(\control|stateReg|out[3]~_Duplicate_1_regout ),
	.datad(\control|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr6~1 .lut_mask = 16'h5000;
defparam \control|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[0]~I (
	.datain(\BUS[0]~36_combout ),
	.oe(\BUS[0]~37_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[0]));
// synopsys translate_off
defparam \BUS_out[0]~I .input_async_reset = "none";
defparam \BUS_out[0]~I .input_power_up = "low";
defparam \BUS_out[0]~I .input_register_mode = "none";
defparam \BUS_out[0]~I .input_sync_reset = "none";
defparam \BUS_out[0]~I .oe_async_reset = "none";
defparam \BUS_out[0]~I .oe_power_up = "low";
defparam \BUS_out[0]~I .oe_register_mode = "none";
defparam \BUS_out[0]~I .oe_sync_reset = "none";
defparam \BUS_out[0]~I .operation_mode = "output";
defparam \BUS_out[0]~I .output_async_reset = "none";
defparam \BUS_out[0]~I .output_power_up = "low";
defparam \BUS_out[0]~I .output_register_mode = "none";
defparam \BUS_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[1]~I (
	.datain(\BUS[1]~41_combout ),
	.oe(\BUS[0]~37_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[1]));
// synopsys translate_off
defparam \BUS_out[1]~I .input_async_reset = "none";
defparam \BUS_out[1]~I .input_power_up = "low";
defparam \BUS_out[1]~I .input_register_mode = "none";
defparam \BUS_out[1]~I .input_sync_reset = "none";
defparam \BUS_out[1]~I .oe_async_reset = "none";
defparam \BUS_out[1]~I .oe_power_up = "low";
defparam \BUS_out[1]~I .oe_register_mode = "none";
defparam \BUS_out[1]~I .oe_sync_reset = "none";
defparam \BUS_out[1]~I .operation_mode = "output";
defparam \BUS_out[1]~I .output_async_reset = "none";
defparam \BUS_out[1]~I .output_power_up = "low";
defparam \BUS_out[1]~I .output_register_mode = "none";
defparam \BUS_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[2]~I (
	.datain(\BUS[2]~45_combout ),
	.oe(\BUS[0]~37_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[2]));
// synopsys translate_off
defparam \BUS_out[2]~I .input_async_reset = "none";
defparam \BUS_out[2]~I .input_power_up = "low";
defparam \BUS_out[2]~I .input_register_mode = "none";
defparam \BUS_out[2]~I .input_sync_reset = "none";
defparam \BUS_out[2]~I .oe_async_reset = "none";
defparam \BUS_out[2]~I .oe_power_up = "low";
defparam \BUS_out[2]~I .oe_register_mode = "none";
defparam \BUS_out[2]~I .oe_sync_reset = "none";
defparam \BUS_out[2]~I .operation_mode = "output";
defparam \BUS_out[2]~I .output_async_reset = "none";
defparam \BUS_out[2]~I .output_power_up = "low";
defparam \BUS_out[2]~I .output_register_mode = "none";
defparam \BUS_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[3]~I (
	.datain(\BUS[3]~49_combout ),
	.oe(\BUS[0]~37_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[3]));
// synopsys translate_off
defparam \BUS_out[3]~I .input_async_reset = "none";
defparam \BUS_out[3]~I .input_power_up = "low";
defparam \BUS_out[3]~I .input_register_mode = "none";
defparam \BUS_out[3]~I .input_sync_reset = "none";
defparam \BUS_out[3]~I .oe_async_reset = "none";
defparam \BUS_out[3]~I .oe_power_up = "low";
defparam \BUS_out[3]~I .oe_register_mode = "none";
defparam \BUS_out[3]~I .oe_sync_reset = "none";
defparam \BUS_out[3]~I .operation_mode = "output";
defparam \BUS_out[3]~I .output_async_reset = "none";
defparam \BUS_out[3]~I .output_power_up = "low";
defparam \BUS_out[3]~I .output_register_mode = "none";
defparam \BUS_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[4]~I (
	.datain(\BUS[4]~53_combout ),
	.oe(\BUS[0]~37_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[4]));
// synopsys translate_off
defparam \BUS_out[4]~I .input_async_reset = "none";
defparam \BUS_out[4]~I .input_power_up = "low";
defparam \BUS_out[4]~I .input_register_mode = "none";
defparam \BUS_out[4]~I .input_sync_reset = "none";
defparam \BUS_out[4]~I .oe_async_reset = "none";
defparam \BUS_out[4]~I .oe_power_up = "low";
defparam \BUS_out[4]~I .oe_register_mode = "none";
defparam \BUS_out[4]~I .oe_sync_reset = "none";
defparam \BUS_out[4]~I .operation_mode = "output";
defparam \BUS_out[4]~I .output_async_reset = "none";
defparam \BUS_out[4]~I .output_power_up = "low";
defparam \BUS_out[4]~I .output_register_mode = "none";
defparam \BUS_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[5]~I (
	.datain(\BUS[5]~57_combout ),
	.oe(\BUS[0]~37_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[5]));
// synopsys translate_off
defparam \BUS_out[5]~I .input_async_reset = "none";
defparam \BUS_out[5]~I .input_power_up = "low";
defparam \BUS_out[5]~I .input_register_mode = "none";
defparam \BUS_out[5]~I .input_sync_reset = "none";
defparam \BUS_out[5]~I .oe_async_reset = "none";
defparam \BUS_out[5]~I .oe_power_up = "low";
defparam \BUS_out[5]~I .oe_register_mode = "none";
defparam \BUS_out[5]~I .oe_sync_reset = "none";
defparam \BUS_out[5]~I .operation_mode = "output";
defparam \BUS_out[5]~I .output_async_reset = "none";
defparam \BUS_out[5]~I .output_power_up = "low";
defparam \BUS_out[5]~I .output_register_mode = "none";
defparam \BUS_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[6]~I (
	.datain(\BUS[6]~61_combout ),
	.oe(\BUS[0]~37_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[6]));
// synopsys translate_off
defparam \BUS_out[6]~I .input_async_reset = "none";
defparam \BUS_out[6]~I .input_power_up = "low";
defparam \BUS_out[6]~I .input_register_mode = "none";
defparam \BUS_out[6]~I .input_sync_reset = "none";
defparam \BUS_out[6]~I .oe_async_reset = "none";
defparam \BUS_out[6]~I .oe_power_up = "low";
defparam \BUS_out[6]~I .oe_register_mode = "none";
defparam \BUS_out[6]~I .oe_sync_reset = "none";
defparam \BUS_out[6]~I .operation_mode = "output";
defparam \BUS_out[6]~I .output_async_reset = "none";
defparam \BUS_out[6]~I .output_power_up = "low";
defparam \BUS_out[6]~I .output_register_mode = "none";
defparam \BUS_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[7]~I (
	.datain(\BUS[7]~65_combout ),
	.oe(\BUS[0]~37_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[7]));
// synopsys translate_off
defparam \BUS_out[7]~I .input_async_reset = "none";
defparam \BUS_out[7]~I .input_power_up = "low";
defparam \BUS_out[7]~I .input_register_mode = "none";
defparam \BUS_out[7]~I .input_sync_reset = "none";
defparam \BUS_out[7]~I .oe_async_reset = "none";
defparam \BUS_out[7]~I .oe_power_up = "low";
defparam \BUS_out[7]~I .oe_register_mode = "none";
defparam \BUS_out[7]~I .oe_sync_reset = "none";
defparam \BUS_out[7]~I .operation_mode = "output";
defparam \BUS_out[7]~I .output_async_reset = "none";
defparam \BUS_out[7]~I .output_power_up = "low";
defparam \BUS_out[7]~I .output_register_mode = "none";
defparam \BUS_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[8]~I (
	.datain(\BUS[8]~69_combout ),
	.oe(\BUS[0]~37_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[8]));
// synopsys translate_off
defparam \BUS_out[8]~I .input_async_reset = "none";
defparam \BUS_out[8]~I .input_power_up = "low";
defparam \BUS_out[8]~I .input_register_mode = "none";
defparam \BUS_out[8]~I .input_sync_reset = "none";
defparam \BUS_out[8]~I .oe_async_reset = "none";
defparam \BUS_out[8]~I .oe_power_up = "low";
defparam \BUS_out[8]~I .oe_register_mode = "none";
defparam \BUS_out[8]~I .oe_sync_reset = "none";
defparam \BUS_out[8]~I .operation_mode = "output";
defparam \BUS_out[8]~I .output_async_reset = "none";
defparam \BUS_out[8]~I .output_power_up = "low";
defparam \BUS_out[8]~I .output_register_mode = "none";
defparam \BUS_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[9]~I (
	.datain(\BUS[9]~101_combout ),
	.oe(\BUS[0]~37_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[9]));
// synopsys translate_off
defparam \BUS_out[9]~I .input_async_reset = "none";
defparam \BUS_out[9]~I .input_power_up = "low";
defparam \BUS_out[9]~I .input_register_mode = "none";
defparam \BUS_out[9]~I .input_sync_reset = "none";
defparam \BUS_out[9]~I .oe_async_reset = "none";
defparam \BUS_out[9]~I .oe_power_up = "low";
defparam \BUS_out[9]~I .oe_register_mode = "none";
defparam \BUS_out[9]~I .oe_sync_reset = "none";
defparam \BUS_out[9]~I .operation_mode = "output";
defparam \BUS_out[9]~I .output_async_reset = "none";
defparam \BUS_out[9]~I .output_power_up = "low";
defparam \BUS_out[9]~I .output_register_mode = "none";
defparam \BUS_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[10]~I (
	.datain(\BUS[10]~102_combout ),
	.oe(\BUS[0]~37_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[10]));
// synopsys translate_off
defparam \BUS_out[10]~I .input_async_reset = "none";
defparam \BUS_out[10]~I .input_power_up = "low";
defparam \BUS_out[10]~I .input_register_mode = "none";
defparam \BUS_out[10]~I .input_sync_reset = "none";
defparam \BUS_out[10]~I .oe_async_reset = "none";
defparam \BUS_out[10]~I .oe_power_up = "low";
defparam \BUS_out[10]~I .oe_register_mode = "none";
defparam \BUS_out[10]~I .oe_sync_reset = "none";
defparam \BUS_out[10]~I .operation_mode = "output";
defparam \BUS_out[10]~I .output_async_reset = "none";
defparam \BUS_out[10]~I .output_power_up = "low";
defparam \BUS_out[10]~I .output_register_mode = "none";
defparam \BUS_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[11]~I (
	.datain(\BUS[11]~103_combout ),
	.oe(\BUS[0]~37_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[11]));
// synopsys translate_off
defparam \BUS_out[11]~I .input_async_reset = "none";
defparam \BUS_out[11]~I .input_power_up = "low";
defparam \BUS_out[11]~I .input_register_mode = "none";
defparam \BUS_out[11]~I .input_sync_reset = "none";
defparam \BUS_out[11]~I .oe_async_reset = "none";
defparam \BUS_out[11]~I .oe_power_up = "low";
defparam \BUS_out[11]~I .oe_register_mode = "none";
defparam \BUS_out[11]~I .oe_sync_reset = "none";
defparam \BUS_out[11]~I .operation_mode = "output";
defparam \BUS_out[11]~I .output_async_reset = "none";
defparam \BUS_out[11]~I .output_power_up = "low";
defparam \BUS_out[11]~I .output_register_mode = "none";
defparam \BUS_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[12]~I (
	.datain(\BUS[12]~85_combout ),
	.oe(\BUS[0]~37_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[12]));
// synopsys translate_off
defparam \BUS_out[12]~I .input_async_reset = "none";
defparam \BUS_out[12]~I .input_power_up = "low";
defparam \BUS_out[12]~I .input_register_mode = "none";
defparam \BUS_out[12]~I .input_sync_reset = "none";
defparam \BUS_out[12]~I .oe_async_reset = "none";
defparam \BUS_out[12]~I .oe_power_up = "low";
defparam \BUS_out[12]~I .oe_register_mode = "none";
defparam \BUS_out[12]~I .oe_sync_reset = "none";
defparam \BUS_out[12]~I .operation_mode = "output";
defparam \BUS_out[12]~I .output_async_reset = "none";
defparam \BUS_out[12]~I .output_power_up = "low";
defparam \BUS_out[12]~I .output_register_mode = "none";
defparam \BUS_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[13]~I (
	.datain(\BUS[13]~104_combout ),
	.oe(\BUS[0]~37_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[13]));
// synopsys translate_off
defparam \BUS_out[13]~I .input_async_reset = "none";
defparam \BUS_out[13]~I .input_power_up = "low";
defparam \BUS_out[13]~I .input_register_mode = "none";
defparam \BUS_out[13]~I .input_sync_reset = "none";
defparam \BUS_out[13]~I .oe_async_reset = "none";
defparam \BUS_out[13]~I .oe_power_up = "low";
defparam \BUS_out[13]~I .oe_register_mode = "none";
defparam \BUS_out[13]~I .oe_sync_reset = "none";
defparam \BUS_out[13]~I .operation_mode = "output";
defparam \BUS_out[13]~I .output_async_reset = "none";
defparam \BUS_out[13]~I .output_power_up = "low";
defparam \BUS_out[13]~I .output_register_mode = "none";
defparam \BUS_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[14]~I (
	.datain(\BUS[14]~93_combout ),
	.oe(\BUS[0]~37_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[14]));
// synopsys translate_off
defparam \BUS_out[14]~I .input_async_reset = "none";
defparam \BUS_out[14]~I .input_power_up = "low";
defparam \BUS_out[14]~I .input_register_mode = "none";
defparam \BUS_out[14]~I .input_sync_reset = "none";
defparam \BUS_out[14]~I .oe_async_reset = "none";
defparam \BUS_out[14]~I .oe_power_up = "low";
defparam \BUS_out[14]~I .oe_register_mode = "none";
defparam \BUS_out[14]~I .oe_sync_reset = "none";
defparam \BUS_out[14]~I .operation_mode = "output";
defparam \BUS_out[14]~I .output_async_reset = "none";
defparam \BUS_out[14]~I .output_power_up = "low";
defparam \BUS_out[14]~I .output_register_mode = "none";
defparam \BUS_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \BUS_out[15]~I (
	.datain(\BUS[15]~100_combout ),
	.oe(\BUS[0]~37_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BUS_out[15]));
// synopsys translate_off
defparam \BUS_out[15]~I .input_async_reset = "none";
defparam \BUS_out[15]~I .input_power_up = "low";
defparam \BUS_out[15]~I .input_register_mode = "none";
defparam \BUS_out[15]~I .input_sync_reset = "none";
defparam \BUS_out[15]~I .oe_async_reset = "none";
defparam \BUS_out[15]~I .oe_power_up = "low";
defparam \BUS_out[15]~I .oe_register_mode = "none";
defparam \BUS_out[15]~I .oe_sync_reset = "none";
defparam \BUS_out[15]~I .operation_mode = "output";
defparam \BUS_out[15]~I .output_async_reset = "none";
defparam \BUS_out[15]~I .output_power_up = "low";
defparam \BUS_out[15]~I .output_register_mode = "none";
defparam \BUS_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[0]~I (
	.datain(\mdr|out[0]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "register";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[1]~I (
	.datain(\mdr|out[1]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "register";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[2]~I (
	.datain(\mdr|out[2]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "register";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[3]~I (
	.datain(\mdr|out[3]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "register";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[4]~I (
	.datain(\mdr|out[4]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "register";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[5]~I (
	.datain(\mdr|out[5]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "register";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[6]~I (
	.datain(\mdr|out[6]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "register";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[0]~I (
	.datain(\mdr|out[0]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~2_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "register";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[1]~I (
	.datain(\mdr|out[1]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~2_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "register";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[2]~I (
	.datain(\mdr|out[2]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~2_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "register";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[3]~I (
	.datain(\mdr|out[3]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~2_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "register";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[4]~I (
	.datain(\mdr|out[4]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~2_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "register";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[5]~I (
	.datain(\mdr|out[5]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~2_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "register";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[6]~I (
	.datain(\mdr|out[6]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~2_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "register";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[0]~I (
	.datain(\mdr|out[0]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "register";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[1]~I (
	.datain(\mdr|out[1]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "register";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[2]~I (
	.datain(\mdr|out[2]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "register";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[3]~I (
	.datain(\mdr|out[3]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "register";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[4]~I (
	.datain(\mdr|out[4]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "register";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[5]~I (
	.datain(\mdr|out[5]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "register";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[6]~I (
	.datain(\mdr|out[6]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "register";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[0]~I (
	.datain(\mdr|out[0]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~4_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "register";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[1]~I (
	.datain(\mdr|out[1]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~4_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "register";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[2]~I (
	.datain(\mdr|out[2]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~4_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "register";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[3]~I (
	.datain(\mdr|out[3]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~4_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "register";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[4]~I (
	.datain(\mdr|out[4]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~4_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "register";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[5]~I (
	.datain(\mdr|out[5]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~4_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "register";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[6]~I (
	.datain(\mdr|out[6]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~4_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "register";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[0]~I (
	.datain(\mdr|out[0]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~5_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "register";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[1]~I (
	.datain(\mdr|out[1]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~5_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "register";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[2]~I (
	.datain(\mdr|out[2]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~5_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "register";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[3]~I (
	.datain(\mdr|out[3]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~5_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "register";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[4]~I (
	.datain(\mdr|out[4]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~5_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "register";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[5]~I (
	.datain(\mdr|out[5]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~5_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "register";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[6]~I (
	.datain(\mdr|out[6]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~5_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "register";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[7]~I (
	.datain(\mdr|out[7]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~5_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "register";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[8]~I (
	.datain(\mdr|out[8]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~5_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "register";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[9]~I (
	.datain(\mdr|out[9]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~5_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "register";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[0]~I (
	.datain(\mdr|out[0]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~6_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "register";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[1]~I (
	.datain(\mdr|out[1]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~6_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "register";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[2]~I (
	.datain(\mdr|out[2]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~6_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "register";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[3]~I (
	.datain(\mdr|out[3]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~6_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "register";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[4]~I (
	.datain(\mdr|out[4]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~6_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "register";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[5]~I (
	.datain(\mdr|out[5]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~6_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "register";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[6]~I (
	.datain(\mdr|out[6]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~6_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "register";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[7]~I (
	.datain(\mdr|out[7]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\mc|Decoder0~6_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "register";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[0]~I (
	.datain(\pc|out~5_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[0]));
// synopsys translate_off
defparam \PC_out[0]~I .input_async_reset = "none";
defparam \PC_out[0]~I .input_power_up = "low";
defparam \PC_out[0]~I .input_register_mode = "none";
defparam \PC_out[0]~I .input_sync_reset = "none";
defparam \PC_out[0]~I .oe_async_reset = "none";
defparam \PC_out[0]~I .oe_power_up = "low";
defparam \PC_out[0]~I .oe_register_mode = "none";
defparam \PC_out[0]~I .oe_sync_reset = "none";
defparam \PC_out[0]~I .operation_mode = "output";
defparam \PC_out[0]~I .output_async_reset = "none";
defparam \PC_out[0]~I .output_power_up = "low";
defparam \PC_out[0]~I .output_register_mode = "register";
defparam \PC_out[0]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[1]~I (
	.datain(\pc|out~7_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[1]));
// synopsys translate_off
defparam \PC_out[1]~I .input_async_reset = "none";
defparam \PC_out[1]~I .input_power_up = "low";
defparam \PC_out[1]~I .input_register_mode = "none";
defparam \PC_out[1]~I .input_sync_reset = "none";
defparam \PC_out[1]~I .oe_async_reset = "none";
defparam \PC_out[1]~I .oe_power_up = "low";
defparam \PC_out[1]~I .oe_register_mode = "none";
defparam \PC_out[1]~I .oe_sync_reset = "none";
defparam \PC_out[1]~I .operation_mode = "output";
defparam \PC_out[1]~I .output_async_reset = "none";
defparam \PC_out[1]~I .output_power_up = "low";
defparam \PC_out[1]~I .output_register_mode = "register";
defparam \PC_out[1]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[2]~I (
	.datain(\pc|out~9_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[2]));
// synopsys translate_off
defparam \PC_out[2]~I .input_async_reset = "none";
defparam \PC_out[2]~I .input_power_up = "low";
defparam \PC_out[2]~I .input_register_mode = "none";
defparam \PC_out[2]~I .input_sync_reset = "none";
defparam \PC_out[2]~I .oe_async_reset = "none";
defparam \PC_out[2]~I .oe_power_up = "low";
defparam \PC_out[2]~I .oe_register_mode = "none";
defparam \PC_out[2]~I .oe_sync_reset = "none";
defparam \PC_out[2]~I .operation_mode = "output";
defparam \PC_out[2]~I .output_async_reset = "none";
defparam \PC_out[2]~I .output_power_up = "low";
defparam \PC_out[2]~I .output_register_mode = "register";
defparam \PC_out[2]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[3]~I (
	.datain(\pc|out~11_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[3]));
// synopsys translate_off
defparam \PC_out[3]~I .input_async_reset = "none";
defparam \PC_out[3]~I .input_power_up = "low";
defparam \PC_out[3]~I .input_register_mode = "none";
defparam \PC_out[3]~I .input_sync_reset = "none";
defparam \PC_out[3]~I .oe_async_reset = "none";
defparam \PC_out[3]~I .oe_power_up = "low";
defparam \PC_out[3]~I .oe_register_mode = "none";
defparam \PC_out[3]~I .oe_sync_reset = "none";
defparam \PC_out[3]~I .operation_mode = "output";
defparam \PC_out[3]~I .output_async_reset = "none";
defparam \PC_out[3]~I .output_power_up = "low";
defparam \PC_out[3]~I .output_register_mode = "register";
defparam \PC_out[3]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[4]~I (
	.datain(\pc|out~13_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[4]));
// synopsys translate_off
defparam \PC_out[4]~I .input_async_reset = "none";
defparam \PC_out[4]~I .input_power_up = "low";
defparam \PC_out[4]~I .input_register_mode = "none";
defparam \PC_out[4]~I .input_sync_reset = "none";
defparam \PC_out[4]~I .oe_async_reset = "none";
defparam \PC_out[4]~I .oe_power_up = "low";
defparam \PC_out[4]~I .oe_register_mode = "none";
defparam \PC_out[4]~I .oe_sync_reset = "none";
defparam \PC_out[4]~I .operation_mode = "output";
defparam \PC_out[4]~I .output_async_reset = "none";
defparam \PC_out[4]~I .output_power_up = "low";
defparam \PC_out[4]~I .output_register_mode = "register";
defparam \PC_out[4]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[5]~I (
	.datain(\pc|out~15_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[5]));
// synopsys translate_off
defparam \PC_out[5]~I .input_async_reset = "none";
defparam \PC_out[5]~I .input_power_up = "low";
defparam \PC_out[5]~I .input_register_mode = "none";
defparam \PC_out[5]~I .input_sync_reset = "none";
defparam \PC_out[5]~I .oe_async_reset = "none";
defparam \PC_out[5]~I .oe_power_up = "low";
defparam \PC_out[5]~I .oe_register_mode = "none";
defparam \PC_out[5]~I .oe_sync_reset = "none";
defparam \PC_out[5]~I .operation_mode = "output";
defparam \PC_out[5]~I .output_async_reset = "none";
defparam \PC_out[5]~I .output_power_up = "low";
defparam \PC_out[5]~I .output_register_mode = "register";
defparam \PC_out[5]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[6]~I (
	.datain(\pc|out~17_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[6]));
// synopsys translate_off
defparam \PC_out[6]~I .input_async_reset = "none";
defparam \PC_out[6]~I .input_power_up = "low";
defparam \PC_out[6]~I .input_register_mode = "none";
defparam \PC_out[6]~I .input_sync_reset = "none";
defparam \PC_out[6]~I .oe_async_reset = "none";
defparam \PC_out[6]~I .oe_power_up = "low";
defparam \PC_out[6]~I .oe_register_mode = "none";
defparam \PC_out[6]~I .oe_sync_reset = "none";
defparam \PC_out[6]~I .operation_mode = "output";
defparam \PC_out[6]~I .output_async_reset = "none";
defparam \PC_out[6]~I .output_power_up = "low";
defparam \PC_out[6]~I .output_register_mode = "register";
defparam \PC_out[6]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[7]~I (
	.datain(\pc|out~19_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[7]));
// synopsys translate_off
defparam \PC_out[7]~I .input_async_reset = "none";
defparam \PC_out[7]~I .input_power_up = "low";
defparam \PC_out[7]~I .input_register_mode = "none";
defparam \PC_out[7]~I .input_sync_reset = "none";
defparam \PC_out[7]~I .oe_async_reset = "none";
defparam \PC_out[7]~I .oe_power_up = "low";
defparam \PC_out[7]~I .oe_register_mode = "none";
defparam \PC_out[7]~I .oe_sync_reset = "none";
defparam \PC_out[7]~I .operation_mode = "output";
defparam \PC_out[7]~I .output_async_reset = "none";
defparam \PC_out[7]~I .output_power_up = "low";
defparam \PC_out[7]~I .output_register_mode = "register";
defparam \PC_out[7]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[8]~I (
	.datain(\pc|out~21_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[8]));
// synopsys translate_off
defparam \PC_out[8]~I .input_async_reset = "none";
defparam \PC_out[8]~I .input_power_up = "low";
defparam \PC_out[8]~I .input_register_mode = "none";
defparam \PC_out[8]~I .input_sync_reset = "none";
defparam \PC_out[8]~I .oe_async_reset = "none";
defparam \PC_out[8]~I .oe_power_up = "low";
defparam \PC_out[8]~I .oe_register_mode = "none";
defparam \PC_out[8]~I .oe_sync_reset = "none";
defparam \PC_out[8]~I .operation_mode = "output";
defparam \PC_out[8]~I .output_async_reset = "none";
defparam \PC_out[8]~I .output_power_up = "low";
defparam \PC_out[8]~I .output_register_mode = "register";
defparam \PC_out[8]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[9]~I (
	.datain(\pc|out~23_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[9]));
// synopsys translate_off
defparam \PC_out[9]~I .input_async_reset = "none";
defparam \PC_out[9]~I .input_power_up = "low";
defparam \PC_out[9]~I .input_register_mode = "none";
defparam \PC_out[9]~I .input_sync_reset = "none";
defparam \PC_out[9]~I .oe_async_reset = "none";
defparam \PC_out[9]~I .oe_power_up = "low";
defparam \PC_out[9]~I .oe_register_mode = "none";
defparam \PC_out[9]~I .oe_sync_reset = "none";
defparam \PC_out[9]~I .operation_mode = "output";
defparam \PC_out[9]~I .output_async_reset = "none";
defparam \PC_out[9]~I .output_power_up = "low";
defparam \PC_out[9]~I .output_register_mode = "register";
defparam \PC_out[9]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[10]~I (
	.datain(\pc|out~25_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[10]));
// synopsys translate_off
defparam \PC_out[10]~I .input_async_reset = "none";
defparam \PC_out[10]~I .input_power_up = "low";
defparam \PC_out[10]~I .input_register_mode = "none";
defparam \PC_out[10]~I .input_sync_reset = "none";
defparam \PC_out[10]~I .oe_async_reset = "none";
defparam \PC_out[10]~I .oe_power_up = "low";
defparam \PC_out[10]~I .oe_register_mode = "none";
defparam \PC_out[10]~I .oe_sync_reset = "none";
defparam \PC_out[10]~I .operation_mode = "output";
defparam \PC_out[10]~I .output_async_reset = "none";
defparam \PC_out[10]~I .output_power_up = "low";
defparam \PC_out[10]~I .output_register_mode = "register";
defparam \PC_out[10]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[11]~I (
	.datain(\pc|out~27_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[11]));
// synopsys translate_off
defparam \PC_out[11]~I .input_async_reset = "none";
defparam \PC_out[11]~I .input_power_up = "low";
defparam \PC_out[11]~I .input_register_mode = "none";
defparam \PC_out[11]~I .input_sync_reset = "none";
defparam \PC_out[11]~I .oe_async_reset = "none";
defparam \PC_out[11]~I .oe_power_up = "low";
defparam \PC_out[11]~I .oe_register_mode = "none";
defparam \PC_out[11]~I .oe_sync_reset = "none";
defparam \PC_out[11]~I .operation_mode = "output";
defparam \PC_out[11]~I .output_async_reset = "none";
defparam \PC_out[11]~I .output_power_up = "low";
defparam \PC_out[11]~I .output_register_mode = "register";
defparam \PC_out[11]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[12]~I (
	.datain(\pc|out~29_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[12]));
// synopsys translate_off
defparam \PC_out[12]~I .input_async_reset = "none";
defparam \PC_out[12]~I .input_power_up = "low";
defparam \PC_out[12]~I .input_register_mode = "none";
defparam \PC_out[12]~I .input_sync_reset = "none";
defparam \PC_out[12]~I .oe_async_reset = "none";
defparam \PC_out[12]~I .oe_power_up = "low";
defparam \PC_out[12]~I .oe_register_mode = "none";
defparam \PC_out[12]~I .oe_sync_reset = "none";
defparam \PC_out[12]~I .operation_mode = "output";
defparam \PC_out[12]~I .output_async_reset = "none";
defparam \PC_out[12]~I .output_power_up = "low";
defparam \PC_out[12]~I .output_register_mode = "register";
defparam \PC_out[12]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[13]~I (
	.datain(\pc|out~31_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[13]));
// synopsys translate_off
defparam \PC_out[13]~I .input_async_reset = "none";
defparam \PC_out[13]~I .input_power_up = "low";
defparam \PC_out[13]~I .input_register_mode = "none";
defparam \PC_out[13]~I .input_sync_reset = "none";
defparam \PC_out[13]~I .oe_async_reset = "none";
defparam \PC_out[13]~I .oe_power_up = "low";
defparam \PC_out[13]~I .oe_register_mode = "none";
defparam \PC_out[13]~I .oe_sync_reset = "none";
defparam \PC_out[13]~I .operation_mode = "output";
defparam \PC_out[13]~I .output_async_reset = "none";
defparam \PC_out[13]~I .output_power_up = "low";
defparam \PC_out[13]~I .output_register_mode = "register";
defparam \PC_out[13]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[14]~I (
	.datain(\pc|out~33_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[14]));
// synopsys translate_off
defparam \PC_out[14]~I .input_async_reset = "none";
defparam \PC_out[14]~I .input_power_up = "low";
defparam \PC_out[14]~I .input_register_mode = "none";
defparam \PC_out[14]~I .input_sync_reset = "none";
defparam \PC_out[14]~I .oe_async_reset = "none";
defparam \PC_out[14]~I .oe_power_up = "low";
defparam \PC_out[14]~I .oe_register_mode = "none";
defparam \PC_out[14]~I .oe_sync_reset = "none";
defparam \PC_out[14]~I .operation_mode = "output";
defparam \PC_out[14]~I .output_async_reset = "none";
defparam \PC_out[14]~I .output_power_up = "low";
defparam \PC_out[14]~I .output_register_mode = "register";
defparam \PC_out[14]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PC_out[15]~I (
	.datain(\pc|out~35_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[15]));
// synopsys translate_off
defparam \PC_out[15]~I .input_async_reset = "none";
defparam \PC_out[15]~I .input_power_up = "low";
defparam \PC_out[15]~I .input_register_mode = "none";
defparam \PC_out[15]~I .input_sync_reset = "none";
defparam \PC_out[15]~I .oe_async_reset = "none";
defparam \PC_out[15]~I .oe_power_up = "low";
defparam \PC_out[15]~I .oe_register_mode = "none";
defparam \PC_out[15]~I .oe_sync_reset = "none";
defparam \PC_out[15]~I .operation_mode = "output";
defparam \PC_out[15]~I .output_async_reset = "none";
defparam \PC_out[15]~I .output_power_up = "low";
defparam \PC_out[15]~I .output_register_mode = "register";
defparam \PC_out[15]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[0]~I (
	.datain(\ir|out~0_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\ir|out[7]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[0]));
// synopsys translate_off
defparam \IR_out[0]~I .input_async_reset = "none";
defparam \IR_out[0]~I .input_power_up = "low";
defparam \IR_out[0]~I .input_register_mode = "none";
defparam \IR_out[0]~I .input_sync_reset = "none";
defparam \IR_out[0]~I .oe_async_reset = "none";
defparam \IR_out[0]~I .oe_power_up = "low";
defparam \IR_out[0]~I .oe_register_mode = "none";
defparam \IR_out[0]~I .oe_sync_reset = "none";
defparam \IR_out[0]~I .operation_mode = "output";
defparam \IR_out[0]~I .output_async_reset = "none";
defparam \IR_out[0]~I .output_power_up = "low";
defparam \IR_out[0]~I .output_register_mode = "register";
defparam \IR_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[1]~I (
	.datain(\ir|out~2_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\ir|out[7]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[1]));
// synopsys translate_off
defparam \IR_out[1]~I .input_async_reset = "none";
defparam \IR_out[1]~I .input_power_up = "low";
defparam \IR_out[1]~I .input_register_mode = "none";
defparam \IR_out[1]~I .input_sync_reset = "none";
defparam \IR_out[1]~I .oe_async_reset = "none";
defparam \IR_out[1]~I .oe_power_up = "low";
defparam \IR_out[1]~I .oe_register_mode = "none";
defparam \IR_out[1]~I .oe_sync_reset = "none";
defparam \IR_out[1]~I .operation_mode = "output";
defparam \IR_out[1]~I .output_async_reset = "none";
defparam \IR_out[1]~I .output_power_up = "low";
defparam \IR_out[1]~I .output_register_mode = "register";
defparam \IR_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[2]~I (
	.datain(\ir|out~3_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\ir|out[7]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[2]));
// synopsys translate_off
defparam \IR_out[2]~I .input_async_reset = "none";
defparam \IR_out[2]~I .input_power_up = "low";
defparam \IR_out[2]~I .input_register_mode = "none";
defparam \IR_out[2]~I .input_sync_reset = "none";
defparam \IR_out[2]~I .oe_async_reset = "none";
defparam \IR_out[2]~I .oe_power_up = "low";
defparam \IR_out[2]~I .oe_register_mode = "none";
defparam \IR_out[2]~I .oe_sync_reset = "none";
defparam \IR_out[2]~I .operation_mode = "output";
defparam \IR_out[2]~I .output_async_reset = "none";
defparam \IR_out[2]~I .output_power_up = "low";
defparam \IR_out[2]~I .output_register_mode = "register";
defparam \IR_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[3]~I (
	.datain(\ir|out~4_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\ir|out[7]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[3]));
// synopsys translate_off
defparam \IR_out[3]~I .input_async_reset = "none";
defparam \IR_out[3]~I .input_power_up = "low";
defparam \IR_out[3]~I .input_register_mode = "none";
defparam \IR_out[3]~I .input_sync_reset = "none";
defparam \IR_out[3]~I .oe_async_reset = "none";
defparam \IR_out[3]~I .oe_power_up = "low";
defparam \IR_out[3]~I .oe_register_mode = "none";
defparam \IR_out[3]~I .oe_sync_reset = "none";
defparam \IR_out[3]~I .operation_mode = "output";
defparam \IR_out[3]~I .output_async_reset = "none";
defparam \IR_out[3]~I .output_power_up = "low";
defparam \IR_out[3]~I .output_register_mode = "register";
defparam \IR_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[4]~I (
	.datain(\ir|out~5_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\ir|out[7]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[4]));
// synopsys translate_off
defparam \IR_out[4]~I .input_async_reset = "none";
defparam \IR_out[4]~I .input_power_up = "low";
defparam \IR_out[4]~I .input_register_mode = "none";
defparam \IR_out[4]~I .input_sync_reset = "none";
defparam \IR_out[4]~I .oe_async_reset = "none";
defparam \IR_out[4]~I .oe_power_up = "low";
defparam \IR_out[4]~I .oe_register_mode = "none";
defparam \IR_out[4]~I .oe_sync_reset = "none";
defparam \IR_out[4]~I .operation_mode = "output";
defparam \IR_out[4]~I .output_async_reset = "none";
defparam \IR_out[4]~I .output_power_up = "low";
defparam \IR_out[4]~I .output_register_mode = "register";
defparam \IR_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[5]~I (
	.datain(\ir|out~6_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\ir|out[7]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[5]));
// synopsys translate_off
defparam \IR_out[5]~I .input_async_reset = "none";
defparam \IR_out[5]~I .input_power_up = "low";
defparam \IR_out[5]~I .input_register_mode = "none";
defparam \IR_out[5]~I .input_sync_reset = "none";
defparam \IR_out[5]~I .oe_async_reset = "none";
defparam \IR_out[5]~I .oe_power_up = "low";
defparam \IR_out[5]~I .oe_register_mode = "none";
defparam \IR_out[5]~I .oe_sync_reset = "none";
defparam \IR_out[5]~I .operation_mode = "output";
defparam \IR_out[5]~I .output_async_reset = "none";
defparam \IR_out[5]~I .output_power_up = "low";
defparam \IR_out[5]~I .output_register_mode = "register";
defparam \IR_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[6]~I (
	.datain(\ir|out~7_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\ir|out[7]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[6]));
// synopsys translate_off
defparam \IR_out[6]~I .input_async_reset = "none";
defparam \IR_out[6]~I .input_power_up = "low";
defparam \IR_out[6]~I .input_register_mode = "none";
defparam \IR_out[6]~I .input_sync_reset = "none";
defparam \IR_out[6]~I .oe_async_reset = "none";
defparam \IR_out[6]~I .oe_power_up = "low";
defparam \IR_out[6]~I .oe_register_mode = "none";
defparam \IR_out[6]~I .oe_sync_reset = "none";
defparam \IR_out[6]~I .operation_mode = "output";
defparam \IR_out[6]~I .output_async_reset = "none";
defparam \IR_out[6]~I .output_power_up = "low";
defparam \IR_out[6]~I .output_register_mode = "register";
defparam \IR_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[7]~I (
	.datain(\ir|out~8_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\ir|out[7]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[7]));
// synopsys translate_off
defparam \IR_out[7]~I .input_async_reset = "none";
defparam \IR_out[7]~I .input_power_up = "low";
defparam \IR_out[7]~I .input_register_mode = "none";
defparam \IR_out[7]~I .input_sync_reset = "none";
defparam \IR_out[7]~I .oe_async_reset = "none";
defparam \IR_out[7]~I .oe_power_up = "low";
defparam \IR_out[7]~I .oe_register_mode = "none";
defparam \IR_out[7]~I .oe_sync_reset = "none";
defparam \IR_out[7]~I .operation_mode = "output";
defparam \IR_out[7]~I .output_async_reset = "none";
defparam \IR_out[7]~I .output_power_up = "low";
defparam \IR_out[7]~I .output_register_mode = "register";
defparam \IR_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[8]~I (
	.datain(\ir|out~9_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\ir|out[7]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[8]));
// synopsys translate_off
defparam \IR_out[8]~I .input_async_reset = "none";
defparam \IR_out[8]~I .input_power_up = "low";
defparam \IR_out[8]~I .input_register_mode = "none";
defparam \IR_out[8]~I .input_sync_reset = "none";
defparam \IR_out[8]~I .oe_async_reset = "none";
defparam \IR_out[8]~I .oe_power_up = "low";
defparam \IR_out[8]~I .oe_register_mode = "none";
defparam \IR_out[8]~I .oe_sync_reset = "none";
defparam \IR_out[8]~I .operation_mode = "output";
defparam \IR_out[8]~I .output_async_reset = "none";
defparam \IR_out[8]~I .output_power_up = "low";
defparam \IR_out[8]~I .output_register_mode = "register";
defparam \IR_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[9]~I (
	.datain(\ir|out~10_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\ir|out[7]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[9]));
// synopsys translate_off
defparam \IR_out[9]~I .input_async_reset = "none";
defparam \IR_out[9]~I .input_power_up = "low";
defparam \IR_out[9]~I .input_register_mode = "none";
defparam \IR_out[9]~I .input_sync_reset = "none";
defparam \IR_out[9]~I .oe_async_reset = "none";
defparam \IR_out[9]~I .oe_power_up = "low";
defparam \IR_out[9]~I .oe_register_mode = "none";
defparam \IR_out[9]~I .oe_sync_reset = "none";
defparam \IR_out[9]~I .operation_mode = "output";
defparam \IR_out[9]~I .output_async_reset = "none";
defparam \IR_out[9]~I .output_power_up = "low";
defparam \IR_out[9]~I .output_register_mode = "register";
defparam \IR_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[10]~I (
	.datain(\ir|out~11_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\ir|out[7]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[10]));
// synopsys translate_off
defparam \IR_out[10]~I .input_async_reset = "none";
defparam \IR_out[10]~I .input_power_up = "low";
defparam \IR_out[10]~I .input_register_mode = "none";
defparam \IR_out[10]~I .input_sync_reset = "none";
defparam \IR_out[10]~I .oe_async_reset = "none";
defparam \IR_out[10]~I .oe_power_up = "low";
defparam \IR_out[10]~I .oe_register_mode = "none";
defparam \IR_out[10]~I .oe_sync_reset = "none";
defparam \IR_out[10]~I .operation_mode = "output";
defparam \IR_out[10]~I .output_async_reset = "none";
defparam \IR_out[10]~I .output_power_up = "low";
defparam \IR_out[10]~I .output_register_mode = "register";
defparam \IR_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[11]~I (
	.datain(\ir|out~12_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\ir|out[7]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[11]));
// synopsys translate_off
defparam \IR_out[11]~I .input_async_reset = "none";
defparam \IR_out[11]~I .input_power_up = "low";
defparam \IR_out[11]~I .input_register_mode = "none";
defparam \IR_out[11]~I .input_sync_reset = "none";
defparam \IR_out[11]~I .oe_async_reset = "none";
defparam \IR_out[11]~I .oe_power_up = "low";
defparam \IR_out[11]~I .oe_register_mode = "none";
defparam \IR_out[11]~I .oe_sync_reset = "none";
defparam \IR_out[11]~I .operation_mode = "output";
defparam \IR_out[11]~I .output_async_reset = "none";
defparam \IR_out[11]~I .output_power_up = "low";
defparam \IR_out[11]~I .output_register_mode = "register";
defparam \IR_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[12]~I (
	.datain(\ir|out~13_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\ir|out[7]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[12]));
// synopsys translate_off
defparam \IR_out[12]~I .input_async_reset = "none";
defparam \IR_out[12]~I .input_power_up = "low";
defparam \IR_out[12]~I .input_register_mode = "none";
defparam \IR_out[12]~I .input_sync_reset = "none";
defparam \IR_out[12]~I .oe_async_reset = "none";
defparam \IR_out[12]~I .oe_power_up = "low";
defparam \IR_out[12]~I .oe_register_mode = "none";
defparam \IR_out[12]~I .oe_sync_reset = "none";
defparam \IR_out[12]~I .operation_mode = "output";
defparam \IR_out[12]~I .output_async_reset = "none";
defparam \IR_out[12]~I .output_power_up = "low";
defparam \IR_out[12]~I .output_register_mode = "register";
defparam \IR_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[13]~I (
	.datain(\ir|out~14_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\ir|out[7]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[13]));
// synopsys translate_off
defparam \IR_out[13]~I .input_async_reset = "none";
defparam \IR_out[13]~I .input_power_up = "low";
defparam \IR_out[13]~I .input_register_mode = "none";
defparam \IR_out[13]~I .input_sync_reset = "none";
defparam \IR_out[13]~I .oe_async_reset = "none";
defparam \IR_out[13]~I .oe_power_up = "low";
defparam \IR_out[13]~I .oe_register_mode = "none";
defparam \IR_out[13]~I .oe_sync_reset = "none";
defparam \IR_out[13]~I .operation_mode = "output";
defparam \IR_out[13]~I .output_async_reset = "none";
defparam \IR_out[13]~I .output_power_up = "low";
defparam \IR_out[13]~I .output_register_mode = "register";
defparam \IR_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[14]~I (
	.datain(\ir|out~15_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\ir|out[7]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[14]));
// synopsys translate_off
defparam \IR_out[14]~I .input_async_reset = "none";
defparam \IR_out[14]~I .input_power_up = "low";
defparam \IR_out[14]~I .input_register_mode = "none";
defparam \IR_out[14]~I .input_sync_reset = "none";
defparam \IR_out[14]~I .oe_async_reset = "none";
defparam \IR_out[14]~I .oe_power_up = "low";
defparam \IR_out[14]~I .oe_register_mode = "none";
defparam \IR_out[14]~I .oe_sync_reset = "none";
defparam \IR_out[14]~I .operation_mode = "output";
defparam \IR_out[14]~I .output_async_reset = "none";
defparam \IR_out[14]~I .output_power_up = "low";
defparam \IR_out[14]~I .output_register_mode = "register";
defparam \IR_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \IR_out[15]~I (
	.datain(\ir|out~16_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\ir|out[7]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_out[15]));
// synopsys translate_off
defparam \IR_out[15]~I .input_async_reset = "none";
defparam \IR_out[15]~I .input_power_up = "low";
defparam \IR_out[15]~I .input_register_mode = "none";
defparam \IR_out[15]~I .input_sync_reset = "none";
defparam \IR_out[15]~I .oe_async_reset = "none";
defparam \IR_out[15]~I .oe_power_up = "low";
defparam \IR_out[15]~I .oe_register_mode = "none";
defparam \IR_out[15]~I .oe_sync_reset = "none";
defparam \IR_out[15]~I .operation_mode = "output";
defparam \IR_out[15]~I .output_async_reset = "none";
defparam \IR_out[15]~I .output_power_up = "low";
defparam \IR_out[15]~I .output_register_mode = "register";
defparam \IR_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \sel_PCMUX_out[0]~I (
	.datain(\control|WideOr11~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sel_PCMUX_out[0]));
// synopsys translate_off
defparam \sel_PCMUX_out[0]~I .input_async_reset = "none";
defparam \sel_PCMUX_out[0]~I .input_power_up = "low";
defparam \sel_PCMUX_out[0]~I .input_register_mode = "none";
defparam \sel_PCMUX_out[0]~I .input_sync_reset = "none";
defparam \sel_PCMUX_out[0]~I .oe_async_reset = "none";
defparam \sel_PCMUX_out[0]~I .oe_power_up = "low";
defparam \sel_PCMUX_out[0]~I .oe_register_mode = "none";
defparam \sel_PCMUX_out[0]~I .oe_sync_reset = "none";
defparam \sel_PCMUX_out[0]~I .operation_mode = "output";
defparam \sel_PCMUX_out[0]~I .output_async_reset = "none";
defparam \sel_PCMUX_out[0]~I .output_power_up = "low";
defparam \sel_PCMUX_out[0]~I .output_register_mode = "none";
defparam \sel_PCMUX_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \sel_PCMUX_out[1]~I (
	.datain(\control|WideOr10~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sel_PCMUX_out[1]));
// synopsys translate_off
defparam \sel_PCMUX_out[1]~I .input_async_reset = "none";
defparam \sel_PCMUX_out[1]~I .input_power_up = "low";
defparam \sel_PCMUX_out[1]~I .input_register_mode = "none";
defparam \sel_PCMUX_out[1]~I .input_sync_reset = "none";
defparam \sel_PCMUX_out[1]~I .oe_async_reset = "none";
defparam \sel_PCMUX_out[1]~I .oe_power_up = "low";
defparam \sel_PCMUX_out[1]~I .oe_register_mode = "none";
defparam \sel_PCMUX_out[1]~I .oe_sync_reset = "none";
defparam \sel_PCMUX_out[1]~I .operation_mode = "output";
defparam \sel_PCMUX_out[1]~I .output_async_reset = "none";
defparam \sel_PCMUX_out[1]~I .output_power_up = "low";
defparam \sel_PCMUX_out[1]~I .output_register_mode = "none";
defparam \sel_PCMUX_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \ADDER_out[0]~I (
	.datain(\Add1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDER_out[0]));
// synopsys translate_off
defparam \ADDER_out[0]~I .input_async_reset = "none";
defparam \ADDER_out[0]~I .input_power_up = "low";
defparam \ADDER_out[0]~I .input_register_mode = "none";
defparam \ADDER_out[0]~I .input_sync_reset = "none";
defparam \ADDER_out[0]~I .oe_async_reset = "none";
defparam \ADDER_out[0]~I .oe_power_up = "low";
defparam \ADDER_out[0]~I .oe_register_mode = "none";
defparam \ADDER_out[0]~I .oe_sync_reset = "none";
defparam \ADDER_out[0]~I .operation_mode = "output";
defparam \ADDER_out[0]~I .output_async_reset = "none";
defparam \ADDER_out[0]~I .output_power_up = "low";
defparam \ADDER_out[0]~I .output_register_mode = "none";
defparam \ADDER_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \ADDER_out[1]~I (
	.datain(\Add1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDER_out[1]));
// synopsys translate_off
defparam \ADDER_out[1]~I .input_async_reset = "none";
defparam \ADDER_out[1]~I .input_power_up = "low";
defparam \ADDER_out[1]~I .input_register_mode = "none";
defparam \ADDER_out[1]~I .input_sync_reset = "none";
defparam \ADDER_out[1]~I .oe_async_reset = "none";
defparam \ADDER_out[1]~I .oe_power_up = "low";
defparam \ADDER_out[1]~I .oe_register_mode = "none";
defparam \ADDER_out[1]~I .oe_sync_reset = "none";
defparam \ADDER_out[1]~I .operation_mode = "output";
defparam \ADDER_out[1]~I .output_async_reset = "none";
defparam \ADDER_out[1]~I .output_power_up = "low";
defparam \ADDER_out[1]~I .output_register_mode = "none";
defparam \ADDER_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \ADDER_out[2]~I (
	.datain(\Add1~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDER_out[2]));
// synopsys translate_off
defparam \ADDER_out[2]~I .input_async_reset = "none";
defparam \ADDER_out[2]~I .input_power_up = "low";
defparam \ADDER_out[2]~I .input_register_mode = "none";
defparam \ADDER_out[2]~I .input_sync_reset = "none";
defparam \ADDER_out[2]~I .oe_async_reset = "none";
defparam \ADDER_out[2]~I .oe_power_up = "low";
defparam \ADDER_out[2]~I .oe_register_mode = "none";
defparam \ADDER_out[2]~I .oe_sync_reset = "none";
defparam \ADDER_out[2]~I .operation_mode = "output";
defparam \ADDER_out[2]~I .output_async_reset = "none";
defparam \ADDER_out[2]~I .output_power_up = "low";
defparam \ADDER_out[2]~I .output_register_mode = "none";
defparam \ADDER_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \ADDER_out[3]~I (
	.datain(\Add1~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDER_out[3]));
// synopsys translate_off
defparam \ADDER_out[3]~I .input_async_reset = "none";
defparam \ADDER_out[3]~I .input_power_up = "low";
defparam \ADDER_out[3]~I .input_register_mode = "none";
defparam \ADDER_out[3]~I .input_sync_reset = "none";
defparam \ADDER_out[3]~I .oe_async_reset = "none";
defparam \ADDER_out[3]~I .oe_power_up = "low";
defparam \ADDER_out[3]~I .oe_register_mode = "none";
defparam \ADDER_out[3]~I .oe_sync_reset = "none";
defparam \ADDER_out[3]~I .operation_mode = "output";
defparam \ADDER_out[3]~I .output_async_reset = "none";
defparam \ADDER_out[3]~I .output_power_up = "low";
defparam \ADDER_out[3]~I .output_register_mode = "none";
defparam \ADDER_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \ADDER_out[4]~I (
	.datain(\Add1~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDER_out[4]));
// synopsys translate_off
defparam \ADDER_out[4]~I .input_async_reset = "none";
defparam \ADDER_out[4]~I .input_power_up = "low";
defparam \ADDER_out[4]~I .input_register_mode = "none";
defparam \ADDER_out[4]~I .input_sync_reset = "none";
defparam \ADDER_out[4]~I .oe_async_reset = "none";
defparam \ADDER_out[4]~I .oe_power_up = "low";
defparam \ADDER_out[4]~I .oe_register_mode = "none";
defparam \ADDER_out[4]~I .oe_sync_reset = "none";
defparam \ADDER_out[4]~I .operation_mode = "output";
defparam \ADDER_out[4]~I .output_async_reset = "none";
defparam \ADDER_out[4]~I .output_power_up = "low";
defparam \ADDER_out[4]~I .output_register_mode = "none";
defparam \ADDER_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \ADDER_out[5]~I (
	.datain(\Add1~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDER_out[5]));
// synopsys translate_off
defparam \ADDER_out[5]~I .input_async_reset = "none";
defparam \ADDER_out[5]~I .input_power_up = "low";
defparam \ADDER_out[5]~I .input_register_mode = "none";
defparam \ADDER_out[5]~I .input_sync_reset = "none";
defparam \ADDER_out[5]~I .oe_async_reset = "none";
defparam \ADDER_out[5]~I .oe_power_up = "low";
defparam \ADDER_out[5]~I .oe_register_mode = "none";
defparam \ADDER_out[5]~I .oe_sync_reset = "none";
defparam \ADDER_out[5]~I .operation_mode = "output";
defparam \ADDER_out[5]~I .output_async_reset = "none";
defparam \ADDER_out[5]~I .output_power_up = "low";
defparam \ADDER_out[5]~I .output_register_mode = "none";
defparam \ADDER_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \ADDER_out[6]~I (
	.datain(\Add1~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDER_out[6]));
// synopsys translate_off
defparam \ADDER_out[6]~I .input_async_reset = "none";
defparam \ADDER_out[6]~I .input_power_up = "low";
defparam \ADDER_out[6]~I .input_register_mode = "none";
defparam \ADDER_out[6]~I .input_sync_reset = "none";
defparam \ADDER_out[6]~I .oe_async_reset = "none";
defparam \ADDER_out[6]~I .oe_power_up = "low";
defparam \ADDER_out[6]~I .oe_register_mode = "none";
defparam \ADDER_out[6]~I .oe_sync_reset = "none";
defparam \ADDER_out[6]~I .operation_mode = "output";
defparam \ADDER_out[6]~I .output_async_reset = "none";
defparam \ADDER_out[6]~I .output_power_up = "low";
defparam \ADDER_out[6]~I .output_register_mode = "none";
defparam \ADDER_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \ADDER_out[7]~I (
	.datain(\Add1~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDER_out[7]));
// synopsys translate_off
defparam \ADDER_out[7]~I .input_async_reset = "none";
defparam \ADDER_out[7]~I .input_power_up = "low";
defparam \ADDER_out[7]~I .input_register_mode = "none";
defparam \ADDER_out[7]~I .input_sync_reset = "none";
defparam \ADDER_out[7]~I .oe_async_reset = "none";
defparam \ADDER_out[7]~I .oe_power_up = "low";
defparam \ADDER_out[7]~I .oe_register_mode = "none";
defparam \ADDER_out[7]~I .oe_sync_reset = "none";
defparam \ADDER_out[7]~I .operation_mode = "output";
defparam \ADDER_out[7]~I .output_async_reset = "none";
defparam \ADDER_out[7]~I .output_power_up = "low";
defparam \ADDER_out[7]~I .output_register_mode = "none";
defparam \ADDER_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \ADDER_out[8]~I (
	.datain(\Add1~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDER_out[8]));
// synopsys translate_off
defparam \ADDER_out[8]~I .input_async_reset = "none";
defparam \ADDER_out[8]~I .input_power_up = "low";
defparam \ADDER_out[8]~I .input_register_mode = "none";
defparam \ADDER_out[8]~I .input_sync_reset = "none";
defparam \ADDER_out[8]~I .oe_async_reset = "none";
defparam \ADDER_out[8]~I .oe_power_up = "low";
defparam \ADDER_out[8]~I .oe_register_mode = "none";
defparam \ADDER_out[8]~I .oe_sync_reset = "none";
defparam \ADDER_out[8]~I .operation_mode = "output";
defparam \ADDER_out[8]~I .output_async_reset = "none";
defparam \ADDER_out[8]~I .output_power_up = "low";
defparam \ADDER_out[8]~I .output_register_mode = "none";
defparam \ADDER_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \ADDER_out[9]~I (
	.datain(\Add1~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDER_out[9]));
// synopsys translate_off
defparam \ADDER_out[9]~I .input_async_reset = "none";
defparam \ADDER_out[9]~I .input_power_up = "low";
defparam \ADDER_out[9]~I .input_register_mode = "none";
defparam \ADDER_out[9]~I .input_sync_reset = "none";
defparam \ADDER_out[9]~I .oe_async_reset = "none";
defparam \ADDER_out[9]~I .oe_power_up = "low";
defparam \ADDER_out[9]~I .oe_register_mode = "none";
defparam \ADDER_out[9]~I .oe_sync_reset = "none";
defparam \ADDER_out[9]~I .operation_mode = "output";
defparam \ADDER_out[9]~I .output_async_reset = "none";
defparam \ADDER_out[9]~I .output_power_up = "low";
defparam \ADDER_out[9]~I .output_register_mode = "none";
defparam \ADDER_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \ADDER_out[10]~I (
	.datain(\Add1~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDER_out[10]));
// synopsys translate_off
defparam \ADDER_out[10]~I .input_async_reset = "none";
defparam \ADDER_out[10]~I .input_power_up = "low";
defparam \ADDER_out[10]~I .input_register_mode = "none";
defparam \ADDER_out[10]~I .input_sync_reset = "none";
defparam \ADDER_out[10]~I .oe_async_reset = "none";
defparam \ADDER_out[10]~I .oe_power_up = "low";
defparam \ADDER_out[10]~I .oe_register_mode = "none";
defparam \ADDER_out[10]~I .oe_sync_reset = "none";
defparam \ADDER_out[10]~I .operation_mode = "output";
defparam \ADDER_out[10]~I .output_async_reset = "none";
defparam \ADDER_out[10]~I .output_power_up = "low";
defparam \ADDER_out[10]~I .output_register_mode = "none";
defparam \ADDER_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \ADDER_out[11]~I (
	.datain(\Add1~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDER_out[11]));
// synopsys translate_off
defparam \ADDER_out[11]~I .input_async_reset = "none";
defparam \ADDER_out[11]~I .input_power_up = "low";
defparam \ADDER_out[11]~I .input_register_mode = "none";
defparam \ADDER_out[11]~I .input_sync_reset = "none";
defparam \ADDER_out[11]~I .oe_async_reset = "none";
defparam \ADDER_out[11]~I .oe_power_up = "low";
defparam \ADDER_out[11]~I .oe_register_mode = "none";
defparam \ADDER_out[11]~I .oe_sync_reset = "none";
defparam \ADDER_out[11]~I .operation_mode = "output";
defparam \ADDER_out[11]~I .output_async_reset = "none";
defparam \ADDER_out[11]~I .output_power_up = "low";
defparam \ADDER_out[11]~I .output_register_mode = "none";
defparam \ADDER_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \ADDER_out[12]~I (
	.datain(\Add1~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDER_out[12]));
// synopsys translate_off
defparam \ADDER_out[12]~I .input_async_reset = "none";
defparam \ADDER_out[12]~I .input_power_up = "low";
defparam \ADDER_out[12]~I .input_register_mode = "none";
defparam \ADDER_out[12]~I .input_sync_reset = "none";
defparam \ADDER_out[12]~I .oe_async_reset = "none";
defparam \ADDER_out[12]~I .oe_power_up = "low";
defparam \ADDER_out[12]~I .oe_register_mode = "none";
defparam \ADDER_out[12]~I .oe_sync_reset = "none";
defparam \ADDER_out[12]~I .operation_mode = "output";
defparam \ADDER_out[12]~I .output_async_reset = "none";
defparam \ADDER_out[12]~I .output_power_up = "low";
defparam \ADDER_out[12]~I .output_register_mode = "none";
defparam \ADDER_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \ADDER_out[13]~I (
	.datain(\Add1~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDER_out[13]));
// synopsys translate_off
defparam \ADDER_out[13]~I .input_async_reset = "none";
defparam \ADDER_out[13]~I .input_power_up = "low";
defparam \ADDER_out[13]~I .input_register_mode = "none";
defparam \ADDER_out[13]~I .input_sync_reset = "none";
defparam \ADDER_out[13]~I .oe_async_reset = "none";
defparam \ADDER_out[13]~I .oe_power_up = "low";
defparam \ADDER_out[13]~I .oe_register_mode = "none";
defparam \ADDER_out[13]~I .oe_sync_reset = "none";
defparam \ADDER_out[13]~I .operation_mode = "output";
defparam \ADDER_out[13]~I .output_async_reset = "none";
defparam \ADDER_out[13]~I .output_power_up = "low";
defparam \ADDER_out[13]~I .output_register_mode = "none";
defparam \ADDER_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \ADDER_out[14]~I (
	.datain(\Add1~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDER_out[14]));
// synopsys translate_off
defparam \ADDER_out[14]~I .input_async_reset = "none";
defparam \ADDER_out[14]~I .input_power_up = "low";
defparam \ADDER_out[14]~I .input_register_mode = "none";
defparam \ADDER_out[14]~I .input_sync_reset = "none";
defparam \ADDER_out[14]~I .oe_async_reset = "none";
defparam \ADDER_out[14]~I .oe_power_up = "low";
defparam \ADDER_out[14]~I .oe_register_mode = "none";
defparam \ADDER_out[14]~I .oe_sync_reset = "none";
defparam \ADDER_out[14]~I .operation_mode = "output";
defparam \ADDER_out[14]~I .output_async_reset = "none";
defparam \ADDER_out[14]~I .output_power_up = "low";
defparam \ADDER_out[14]~I .output_register_mode = "none";
defparam \ADDER_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \ADDER_out[15]~I (
	.datain(\Add1~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDER_out[15]));
// synopsys translate_off
defparam \ADDER_out[15]~I .input_async_reset = "none";
defparam \ADDER_out[15]~I .input_power_up = "low";
defparam \ADDER_out[15]~I .input_register_mode = "none";
defparam \ADDER_out[15]~I .input_sync_reset = "none";
defparam \ADDER_out[15]~I .oe_async_reset = "none";
defparam \ADDER_out[15]~I .oe_power_up = "low";
defparam \ADDER_out[15]~I .oe_register_mode = "none";
defparam \ADDER_out[15]~I .oe_sync_reset = "none";
defparam \ADDER_out[15]~I .operation_mode = "output";
defparam \ADDER_out[15]~I .output_async_reset = "none";
defparam \ADDER_out[15]~I .output_power_up = "low";
defparam \ADDER_out[15]~I .output_register_mode = "none";
defparam \ADDER_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \CC_out[0]~I (
	.datain(\cc|ccReg|out~0_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\cc|ccReg|out[1]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CC_out[0]));
// synopsys translate_off
defparam \CC_out[0]~I .input_async_reset = "none";
defparam \CC_out[0]~I .input_power_up = "low";
defparam \CC_out[0]~I .input_register_mode = "none";
defparam \CC_out[0]~I .input_sync_reset = "none";
defparam \CC_out[0]~I .oe_async_reset = "none";
defparam \CC_out[0]~I .oe_power_up = "low";
defparam \CC_out[0]~I .oe_register_mode = "none";
defparam \CC_out[0]~I .oe_sync_reset = "none";
defparam \CC_out[0]~I .operation_mode = "output";
defparam \CC_out[0]~I .output_async_reset = "none";
defparam \CC_out[0]~I .output_power_up = "low";
defparam \CC_out[0]~I .output_register_mode = "register";
defparam \CC_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \CC_out[1]~I (
	.datain(\cc|ccReg|out~4_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\cc|ccReg|out[1]~1_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CC_out[1]));
// synopsys translate_off
defparam \CC_out[1]~I .input_async_reset = "none";
defparam \CC_out[1]~I .input_power_up = "low";
defparam \CC_out[1]~I .input_register_mode = "none";
defparam \CC_out[1]~I .input_sync_reset = "none";
defparam \CC_out[1]~I .oe_async_reset = "none";
defparam \CC_out[1]~I .oe_power_up = "low";
defparam \CC_out[1]~I .oe_register_mode = "none";
defparam \CC_out[1]~I .oe_sync_reset = "none";
defparam \CC_out[1]~I .operation_mode = "output";
defparam \CC_out[1]~I .output_async_reset = "none";
defparam \CC_out[1]~I .output_power_up = "low";
defparam \CC_out[1]~I .output_register_mode = "register";
defparam \CC_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \CC_out[2]~I (
	.datain(\cc|ccReg|out~5_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CC_out[2]));
// synopsys translate_off
defparam \CC_out[2]~I .input_async_reset = "none";
defparam \CC_out[2]~I .input_power_up = "low";
defparam \CC_out[2]~I .input_register_mode = "none";
defparam \CC_out[2]~I .input_sync_reset = "none";
defparam \CC_out[2]~I .oe_async_reset = "none";
defparam \CC_out[2]~I .oe_power_up = "low";
defparam \CC_out[2]~I .oe_register_mode = "none";
defparam \CC_out[2]~I .oe_sync_reset = "none";
defparam \CC_out[2]~I .operation_mode = "output";
defparam \CC_out[2]~I .output_async_reset = "none";
defparam \CC_out[2]~I .output_power_up = "low";
defparam \CC_out[2]~I .output_register_mode = "register";
defparam \CC_out[2]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[0]~I (
	.datain(\mar|out~0_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[0]));
// synopsys translate_off
defparam \MAR_out[0]~I .input_async_reset = "none";
defparam \MAR_out[0]~I .input_power_up = "low";
defparam \MAR_out[0]~I .input_register_mode = "none";
defparam \MAR_out[0]~I .input_sync_reset = "none";
defparam \MAR_out[0]~I .oe_async_reset = "none";
defparam \MAR_out[0]~I .oe_power_up = "low";
defparam \MAR_out[0]~I .oe_register_mode = "none";
defparam \MAR_out[0]~I .oe_sync_reset = "none";
defparam \MAR_out[0]~I .operation_mode = "output";
defparam \MAR_out[0]~I .output_async_reset = "none";
defparam \MAR_out[0]~I .output_power_up = "low";
defparam \MAR_out[0]~I .output_register_mode = "register";
defparam \MAR_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[1]~I (
	.datain(\mar|out~1_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[1]));
// synopsys translate_off
defparam \MAR_out[1]~I .input_async_reset = "none";
defparam \MAR_out[1]~I .input_power_up = "low";
defparam \MAR_out[1]~I .input_register_mode = "none";
defparam \MAR_out[1]~I .input_sync_reset = "none";
defparam \MAR_out[1]~I .oe_async_reset = "none";
defparam \MAR_out[1]~I .oe_power_up = "low";
defparam \MAR_out[1]~I .oe_register_mode = "none";
defparam \MAR_out[1]~I .oe_sync_reset = "none";
defparam \MAR_out[1]~I .operation_mode = "output";
defparam \MAR_out[1]~I .output_async_reset = "none";
defparam \MAR_out[1]~I .output_power_up = "low";
defparam \MAR_out[1]~I .output_register_mode = "register";
defparam \MAR_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[2]~I (
	.datain(\mar|out~2_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[2]));
// synopsys translate_off
defparam \MAR_out[2]~I .input_async_reset = "none";
defparam \MAR_out[2]~I .input_power_up = "low";
defparam \MAR_out[2]~I .input_register_mode = "none";
defparam \MAR_out[2]~I .input_sync_reset = "none";
defparam \MAR_out[2]~I .oe_async_reset = "none";
defparam \MAR_out[2]~I .oe_power_up = "low";
defparam \MAR_out[2]~I .oe_register_mode = "none";
defparam \MAR_out[2]~I .oe_sync_reset = "none";
defparam \MAR_out[2]~I .operation_mode = "output";
defparam \MAR_out[2]~I .output_async_reset = "none";
defparam \MAR_out[2]~I .output_power_up = "low";
defparam \MAR_out[2]~I .output_register_mode = "register";
defparam \MAR_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[3]~I (
	.datain(\mar|out~3_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[3]));
// synopsys translate_off
defparam \MAR_out[3]~I .input_async_reset = "none";
defparam \MAR_out[3]~I .input_power_up = "low";
defparam \MAR_out[3]~I .input_register_mode = "none";
defparam \MAR_out[3]~I .input_sync_reset = "none";
defparam \MAR_out[3]~I .oe_async_reset = "none";
defparam \MAR_out[3]~I .oe_power_up = "low";
defparam \MAR_out[3]~I .oe_register_mode = "none";
defparam \MAR_out[3]~I .oe_sync_reset = "none";
defparam \MAR_out[3]~I .operation_mode = "output";
defparam \MAR_out[3]~I .output_async_reset = "none";
defparam \MAR_out[3]~I .output_power_up = "low";
defparam \MAR_out[3]~I .output_register_mode = "register";
defparam \MAR_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[4]~I (
	.datain(\mar|out~4_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[4]));
// synopsys translate_off
defparam \MAR_out[4]~I .input_async_reset = "none";
defparam \MAR_out[4]~I .input_power_up = "low";
defparam \MAR_out[4]~I .input_register_mode = "none";
defparam \MAR_out[4]~I .input_sync_reset = "none";
defparam \MAR_out[4]~I .oe_async_reset = "none";
defparam \MAR_out[4]~I .oe_power_up = "low";
defparam \MAR_out[4]~I .oe_register_mode = "none";
defparam \MAR_out[4]~I .oe_sync_reset = "none";
defparam \MAR_out[4]~I .operation_mode = "output";
defparam \MAR_out[4]~I .output_async_reset = "none";
defparam \MAR_out[4]~I .output_power_up = "low";
defparam \MAR_out[4]~I .output_register_mode = "register";
defparam \MAR_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[5]~I (
	.datain(\mar|out~5_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[5]));
// synopsys translate_off
defparam \MAR_out[5]~I .input_async_reset = "none";
defparam \MAR_out[5]~I .input_power_up = "low";
defparam \MAR_out[5]~I .input_register_mode = "none";
defparam \MAR_out[5]~I .input_sync_reset = "none";
defparam \MAR_out[5]~I .oe_async_reset = "none";
defparam \MAR_out[5]~I .oe_power_up = "low";
defparam \MAR_out[5]~I .oe_register_mode = "none";
defparam \MAR_out[5]~I .oe_sync_reset = "none";
defparam \MAR_out[5]~I .operation_mode = "output";
defparam \MAR_out[5]~I .output_async_reset = "none";
defparam \MAR_out[5]~I .output_power_up = "low";
defparam \MAR_out[5]~I .output_register_mode = "register";
defparam \MAR_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[6]~I (
	.datain(\mar|out~6_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[6]));
// synopsys translate_off
defparam \MAR_out[6]~I .input_async_reset = "none";
defparam \MAR_out[6]~I .input_power_up = "low";
defparam \MAR_out[6]~I .input_register_mode = "none";
defparam \MAR_out[6]~I .input_sync_reset = "none";
defparam \MAR_out[6]~I .oe_async_reset = "none";
defparam \MAR_out[6]~I .oe_power_up = "low";
defparam \MAR_out[6]~I .oe_register_mode = "none";
defparam \MAR_out[6]~I .oe_sync_reset = "none";
defparam \MAR_out[6]~I .operation_mode = "output";
defparam \MAR_out[6]~I .output_async_reset = "none";
defparam \MAR_out[6]~I .output_power_up = "low";
defparam \MAR_out[6]~I .output_register_mode = "register";
defparam \MAR_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[7]~I (
	.datain(\mar|out~7_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[7]));
// synopsys translate_off
defparam \MAR_out[7]~I .input_async_reset = "none";
defparam \MAR_out[7]~I .input_power_up = "low";
defparam \MAR_out[7]~I .input_register_mode = "none";
defparam \MAR_out[7]~I .input_sync_reset = "none";
defparam \MAR_out[7]~I .oe_async_reset = "none";
defparam \MAR_out[7]~I .oe_power_up = "low";
defparam \MAR_out[7]~I .oe_register_mode = "none";
defparam \MAR_out[7]~I .oe_sync_reset = "none";
defparam \MAR_out[7]~I .operation_mode = "output";
defparam \MAR_out[7]~I .output_async_reset = "none";
defparam \MAR_out[7]~I .output_power_up = "low";
defparam \MAR_out[7]~I .output_register_mode = "register";
defparam \MAR_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[8]~I (
	.datain(\ir|out~9_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\mar|out[14]~8_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[8]));
// synopsys translate_off
defparam \MAR_out[8]~I .input_async_reset = "none";
defparam \MAR_out[8]~I .input_power_up = "low";
defparam \MAR_out[8]~I .input_register_mode = "none";
defparam \MAR_out[8]~I .input_sync_reset = "none";
defparam \MAR_out[8]~I .oe_async_reset = "none";
defparam \MAR_out[8]~I .oe_power_up = "low";
defparam \MAR_out[8]~I .oe_register_mode = "none";
defparam \MAR_out[8]~I .oe_sync_reset = "none";
defparam \MAR_out[8]~I .operation_mode = "output";
defparam \MAR_out[8]~I .output_async_reset = "none";
defparam \MAR_out[8]~I .output_power_up = "low";
defparam \MAR_out[8]~I .output_register_mode = "register";
defparam \MAR_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[9]~I (
	.datain(\ir|out~10_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\mar|out[14]~8_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[9]));
// synopsys translate_off
defparam \MAR_out[9]~I .input_async_reset = "none";
defparam \MAR_out[9]~I .input_power_up = "low";
defparam \MAR_out[9]~I .input_register_mode = "none";
defparam \MAR_out[9]~I .input_sync_reset = "none";
defparam \MAR_out[9]~I .oe_async_reset = "none";
defparam \MAR_out[9]~I .oe_power_up = "low";
defparam \MAR_out[9]~I .oe_register_mode = "none";
defparam \MAR_out[9]~I .oe_sync_reset = "none";
defparam \MAR_out[9]~I .operation_mode = "output";
defparam \MAR_out[9]~I .output_async_reset = "none";
defparam \MAR_out[9]~I .output_power_up = "low";
defparam \MAR_out[9]~I .output_register_mode = "register";
defparam \MAR_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[10]~I (
	.datain(\ir|out~11_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\mar|out[14]~8_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[10]));
// synopsys translate_off
defparam \MAR_out[10]~I .input_async_reset = "none";
defparam \MAR_out[10]~I .input_power_up = "low";
defparam \MAR_out[10]~I .input_register_mode = "none";
defparam \MAR_out[10]~I .input_sync_reset = "none";
defparam \MAR_out[10]~I .oe_async_reset = "none";
defparam \MAR_out[10]~I .oe_power_up = "low";
defparam \MAR_out[10]~I .oe_register_mode = "none";
defparam \MAR_out[10]~I .oe_sync_reset = "none";
defparam \MAR_out[10]~I .operation_mode = "output";
defparam \MAR_out[10]~I .output_async_reset = "none";
defparam \MAR_out[10]~I .output_power_up = "low";
defparam \MAR_out[10]~I .output_register_mode = "register";
defparam \MAR_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[11]~I (
	.datain(\ir|out~12_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\mar|out[14]~8_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[11]));
// synopsys translate_off
defparam \MAR_out[11]~I .input_async_reset = "none";
defparam \MAR_out[11]~I .input_power_up = "low";
defparam \MAR_out[11]~I .input_register_mode = "none";
defparam \MAR_out[11]~I .input_sync_reset = "none";
defparam \MAR_out[11]~I .oe_async_reset = "none";
defparam \MAR_out[11]~I .oe_power_up = "low";
defparam \MAR_out[11]~I .oe_register_mode = "none";
defparam \MAR_out[11]~I .oe_sync_reset = "none";
defparam \MAR_out[11]~I .operation_mode = "output";
defparam \MAR_out[11]~I .output_async_reset = "none";
defparam \MAR_out[11]~I .output_power_up = "low";
defparam \MAR_out[11]~I .output_register_mode = "register";
defparam \MAR_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[12]~I (
	.datain(\ir|out~13_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\mar|out[14]~8_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[12]));
// synopsys translate_off
defparam \MAR_out[12]~I .input_async_reset = "none";
defparam \MAR_out[12]~I .input_power_up = "low";
defparam \MAR_out[12]~I .input_register_mode = "none";
defparam \MAR_out[12]~I .input_sync_reset = "none";
defparam \MAR_out[12]~I .oe_async_reset = "none";
defparam \MAR_out[12]~I .oe_power_up = "low";
defparam \MAR_out[12]~I .oe_register_mode = "none";
defparam \MAR_out[12]~I .oe_sync_reset = "none";
defparam \MAR_out[12]~I .operation_mode = "output";
defparam \MAR_out[12]~I .output_async_reset = "none";
defparam \MAR_out[12]~I .output_power_up = "low";
defparam \MAR_out[12]~I .output_register_mode = "register";
defparam \MAR_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[13]~I (
	.datain(\ir|out~14_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\mar|out[14]~8_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[13]));
// synopsys translate_off
defparam \MAR_out[13]~I .input_async_reset = "none";
defparam \MAR_out[13]~I .input_power_up = "low";
defparam \MAR_out[13]~I .input_register_mode = "none";
defparam \MAR_out[13]~I .input_sync_reset = "none";
defparam \MAR_out[13]~I .oe_async_reset = "none";
defparam \MAR_out[13]~I .oe_power_up = "low";
defparam \MAR_out[13]~I .oe_register_mode = "none";
defparam \MAR_out[13]~I .oe_sync_reset = "none";
defparam \MAR_out[13]~I .operation_mode = "output";
defparam \MAR_out[13]~I .output_async_reset = "none";
defparam \MAR_out[13]~I .output_power_up = "low";
defparam \MAR_out[13]~I .output_register_mode = "register";
defparam \MAR_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[14]~I (
	.datain(\ir|out~15_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\mar|out[14]~8_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[14]));
// synopsys translate_off
defparam \MAR_out[14]~I .input_async_reset = "none";
defparam \MAR_out[14]~I .input_power_up = "low";
defparam \MAR_out[14]~I .input_register_mode = "none";
defparam \MAR_out[14]~I .input_sync_reset = "none";
defparam \MAR_out[14]~I .oe_async_reset = "none";
defparam \MAR_out[14]~I .oe_power_up = "low";
defparam \MAR_out[14]~I .oe_register_mode = "none";
defparam \MAR_out[14]~I .oe_sync_reset = "none";
defparam \MAR_out[14]~I .operation_mode = "output";
defparam \MAR_out[14]~I .output_async_reset = "none";
defparam \MAR_out[14]~I .output_power_up = "low";
defparam \MAR_out[14]~I .output_register_mode = "register";
defparam \MAR_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MAR_out[15]~I (
	.datain(\ir|out~16_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(\mar|out[14]~8_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_out[15]));
// synopsys translate_off
defparam \MAR_out[15]~I .input_async_reset = "none";
defparam \MAR_out[15]~I .input_power_up = "low";
defparam \MAR_out[15]~I .input_register_mode = "none";
defparam \MAR_out[15]~I .input_sync_reset = "none";
defparam \MAR_out[15]~I .oe_async_reset = "none";
defparam \MAR_out[15]~I .oe_power_up = "low";
defparam \MAR_out[15]~I .oe_register_mode = "none";
defparam \MAR_out[15]~I .oe_sync_reset = "none";
defparam \MAR_out[15]~I .operation_mode = "output";
defparam \MAR_out[15]~I .output_async_reset = "none";
defparam \MAR_out[15]~I .output_power_up = "low";
defparam \MAR_out[15]~I .output_register_mode = "register";
defparam \MAR_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[0]~I (
	.datain(\mc|data_out[0]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\control|WideOr23~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[0]));
// synopsys translate_off
defparam \MEMORY_out[0]~I .input_async_reset = "none";
defparam \MEMORY_out[0]~I .input_power_up = "low";
defparam \MEMORY_out[0]~I .input_register_mode = "none";
defparam \MEMORY_out[0]~I .input_sync_reset = "none";
defparam \MEMORY_out[0]~I .oe_async_reset = "none";
defparam \MEMORY_out[0]~I .oe_power_up = "low";
defparam \MEMORY_out[0]~I .oe_register_mode = "none";
defparam \MEMORY_out[0]~I .oe_sync_reset = "none";
defparam \MEMORY_out[0]~I .operation_mode = "output";
defparam \MEMORY_out[0]~I .output_async_reset = "none";
defparam \MEMORY_out[0]~I .output_power_up = "low";
defparam \MEMORY_out[0]~I .output_register_mode = "register";
defparam \MEMORY_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[1]~I (
	.datain(\mc|data_out[1]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\control|WideOr23~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[1]));
// synopsys translate_off
defparam \MEMORY_out[1]~I .input_async_reset = "none";
defparam \MEMORY_out[1]~I .input_power_up = "low";
defparam \MEMORY_out[1]~I .input_register_mode = "none";
defparam \MEMORY_out[1]~I .input_sync_reset = "none";
defparam \MEMORY_out[1]~I .oe_async_reset = "none";
defparam \MEMORY_out[1]~I .oe_power_up = "low";
defparam \MEMORY_out[1]~I .oe_register_mode = "none";
defparam \MEMORY_out[1]~I .oe_sync_reset = "none";
defparam \MEMORY_out[1]~I .operation_mode = "output";
defparam \MEMORY_out[1]~I .output_async_reset = "none";
defparam \MEMORY_out[1]~I .output_power_up = "low";
defparam \MEMORY_out[1]~I .output_register_mode = "register";
defparam \MEMORY_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[2]~I (
	.datain(\mc|data_out[2]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\control|WideOr23~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[2]));
// synopsys translate_off
defparam \MEMORY_out[2]~I .input_async_reset = "none";
defparam \MEMORY_out[2]~I .input_power_up = "low";
defparam \MEMORY_out[2]~I .input_register_mode = "none";
defparam \MEMORY_out[2]~I .input_sync_reset = "none";
defparam \MEMORY_out[2]~I .oe_async_reset = "none";
defparam \MEMORY_out[2]~I .oe_power_up = "low";
defparam \MEMORY_out[2]~I .oe_register_mode = "none";
defparam \MEMORY_out[2]~I .oe_sync_reset = "none";
defparam \MEMORY_out[2]~I .operation_mode = "output";
defparam \MEMORY_out[2]~I .output_async_reset = "none";
defparam \MEMORY_out[2]~I .output_power_up = "low";
defparam \MEMORY_out[2]~I .output_register_mode = "register";
defparam \MEMORY_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[3]~I (
	.datain(\mc|data_out[3]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\control|WideOr23~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[3]));
// synopsys translate_off
defparam \MEMORY_out[3]~I .input_async_reset = "none";
defparam \MEMORY_out[3]~I .input_power_up = "low";
defparam \MEMORY_out[3]~I .input_register_mode = "none";
defparam \MEMORY_out[3]~I .input_sync_reset = "none";
defparam \MEMORY_out[3]~I .oe_async_reset = "none";
defparam \MEMORY_out[3]~I .oe_power_up = "low";
defparam \MEMORY_out[3]~I .oe_register_mode = "none";
defparam \MEMORY_out[3]~I .oe_sync_reset = "none";
defparam \MEMORY_out[3]~I .operation_mode = "output";
defparam \MEMORY_out[3]~I .output_async_reset = "none";
defparam \MEMORY_out[3]~I .output_power_up = "low";
defparam \MEMORY_out[3]~I .output_register_mode = "register";
defparam \MEMORY_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[4]~I (
	.datain(\mc|Selector29~0_combout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\control|WideOr23~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[4]));
// synopsys translate_off
defparam \MEMORY_out[4]~I .input_async_reset = "none";
defparam \MEMORY_out[4]~I .input_power_up = "low";
defparam \MEMORY_out[4]~I .input_register_mode = "none";
defparam \MEMORY_out[4]~I .input_sync_reset = "none";
defparam \MEMORY_out[4]~I .oe_async_reset = "none";
defparam \MEMORY_out[4]~I .oe_power_up = "low";
defparam \MEMORY_out[4]~I .oe_register_mode = "none";
defparam \MEMORY_out[4]~I .oe_sync_reset = "none";
defparam \MEMORY_out[4]~I .operation_mode = "output";
defparam \MEMORY_out[4]~I .output_async_reset = "none";
defparam \MEMORY_out[4]~I .output_power_up = "low";
defparam \MEMORY_out[4]~I .output_register_mode = "register";
defparam \MEMORY_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[5]~I (
	.datain(\mc|Selector28~0_combout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\control|WideOr23~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[5]));
// synopsys translate_off
defparam \MEMORY_out[5]~I .input_async_reset = "none";
defparam \MEMORY_out[5]~I .input_power_up = "low";
defparam \MEMORY_out[5]~I .input_register_mode = "none";
defparam \MEMORY_out[5]~I .input_sync_reset = "none";
defparam \MEMORY_out[5]~I .oe_async_reset = "none";
defparam \MEMORY_out[5]~I .oe_power_up = "low";
defparam \MEMORY_out[5]~I .oe_register_mode = "none";
defparam \MEMORY_out[5]~I .oe_sync_reset = "none";
defparam \MEMORY_out[5]~I .operation_mode = "output";
defparam \MEMORY_out[5]~I .output_async_reset = "none";
defparam \MEMORY_out[5]~I .output_power_up = "low";
defparam \MEMORY_out[5]~I .output_register_mode = "register";
defparam \MEMORY_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[6]~I (
	.datain(\mc|Selector27~0_combout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\control|WideOr23~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[6]));
// synopsys translate_off
defparam \MEMORY_out[6]~I .input_async_reset = "none";
defparam \MEMORY_out[6]~I .input_power_up = "low";
defparam \MEMORY_out[6]~I .input_register_mode = "none";
defparam \MEMORY_out[6]~I .input_sync_reset = "none";
defparam \MEMORY_out[6]~I .oe_async_reset = "none";
defparam \MEMORY_out[6]~I .oe_power_up = "low";
defparam \MEMORY_out[6]~I .oe_register_mode = "none";
defparam \MEMORY_out[6]~I .oe_sync_reset = "none";
defparam \MEMORY_out[6]~I .operation_mode = "output";
defparam \MEMORY_out[6]~I .output_async_reset = "none";
defparam \MEMORY_out[6]~I .output_power_up = "low";
defparam \MEMORY_out[6]~I .output_register_mode = "register";
defparam \MEMORY_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[7]~I (
	.datain(\mc|Selector26~0_combout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\control|WideOr23~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[7]));
// synopsys translate_off
defparam \MEMORY_out[7]~I .input_async_reset = "none";
defparam \MEMORY_out[7]~I .input_power_up = "low";
defparam \MEMORY_out[7]~I .input_register_mode = "none";
defparam \MEMORY_out[7]~I .input_sync_reset = "none";
defparam \MEMORY_out[7]~I .oe_async_reset = "none";
defparam \MEMORY_out[7]~I .oe_power_up = "low";
defparam \MEMORY_out[7]~I .oe_register_mode = "none";
defparam \MEMORY_out[7]~I .oe_sync_reset = "none";
defparam \MEMORY_out[7]~I .operation_mode = "output";
defparam \MEMORY_out[7]~I .output_async_reset = "none";
defparam \MEMORY_out[7]~I .output_power_up = "low";
defparam \MEMORY_out[7]~I .output_register_mode = "register";
defparam \MEMORY_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[8]~I (
	.datain(\mc|Selector25~0_combout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\control|WideOr23~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[8]));
// synopsys translate_off
defparam \MEMORY_out[8]~I .input_async_reset = "none";
defparam \MEMORY_out[8]~I .input_power_up = "low";
defparam \MEMORY_out[8]~I .input_register_mode = "none";
defparam \MEMORY_out[8]~I .input_sync_reset = "none";
defparam \MEMORY_out[8]~I .oe_async_reset = "none";
defparam \MEMORY_out[8]~I .oe_power_up = "low";
defparam \MEMORY_out[8]~I .oe_register_mode = "none";
defparam \MEMORY_out[8]~I .oe_sync_reset = "none";
defparam \MEMORY_out[8]~I .operation_mode = "output";
defparam \MEMORY_out[8]~I .output_async_reset = "none";
defparam \MEMORY_out[8]~I .output_power_up = "low";
defparam \MEMORY_out[8]~I .output_register_mode = "register";
defparam \MEMORY_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[9]~I (
	.datain(\mc|Selector24~2_combout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\control|WideOr23~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[9]));
// synopsys translate_off
defparam \MEMORY_out[9]~I .input_async_reset = "none";
defparam \MEMORY_out[9]~I .input_power_up = "low";
defparam \MEMORY_out[9]~I .input_register_mode = "none";
defparam \MEMORY_out[9]~I .input_sync_reset = "none";
defparam \MEMORY_out[9]~I .oe_async_reset = "none";
defparam \MEMORY_out[9]~I .oe_power_up = "low";
defparam \MEMORY_out[9]~I .oe_register_mode = "none";
defparam \MEMORY_out[9]~I .oe_sync_reset = "none";
defparam \MEMORY_out[9]~I .operation_mode = "output";
defparam \MEMORY_out[9]~I .output_async_reset = "none";
defparam \MEMORY_out[9]~I .output_power_up = "low";
defparam \MEMORY_out[9]~I .output_register_mode = "register";
defparam \MEMORY_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[10]~I (
	.datain(\mc|data_out~4_combout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\control|WideOr23~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[10]));
// synopsys translate_off
defparam \MEMORY_out[10]~I .input_async_reset = "none";
defparam \MEMORY_out[10]~I .input_power_up = "low";
defparam \MEMORY_out[10]~I .input_register_mode = "none";
defparam \MEMORY_out[10]~I .input_sync_reset = "none";
defparam \MEMORY_out[10]~I .oe_async_reset = "none";
defparam \MEMORY_out[10]~I .oe_power_up = "low";
defparam \MEMORY_out[10]~I .oe_register_mode = "none";
defparam \MEMORY_out[10]~I .oe_sync_reset = "none";
defparam \MEMORY_out[10]~I .operation_mode = "output";
defparam \MEMORY_out[10]~I .output_async_reset = "none";
defparam \MEMORY_out[10]~I .output_power_up = "low";
defparam \MEMORY_out[10]~I .output_register_mode = "register";
defparam \MEMORY_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[11]~I (
	.datain(\mc|data_out~5_combout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\control|WideOr23~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[11]));
// synopsys translate_off
defparam \MEMORY_out[11]~I .input_async_reset = "none";
defparam \MEMORY_out[11]~I .input_power_up = "low";
defparam \MEMORY_out[11]~I .input_register_mode = "none";
defparam \MEMORY_out[11]~I .input_sync_reset = "none";
defparam \MEMORY_out[11]~I .oe_async_reset = "none";
defparam \MEMORY_out[11]~I .oe_power_up = "low";
defparam \MEMORY_out[11]~I .oe_register_mode = "none";
defparam \MEMORY_out[11]~I .oe_sync_reset = "none";
defparam \MEMORY_out[11]~I .operation_mode = "output";
defparam \MEMORY_out[11]~I .output_async_reset = "none";
defparam \MEMORY_out[11]~I .output_power_up = "low";
defparam \MEMORY_out[11]~I .output_register_mode = "register";
defparam \MEMORY_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[12]~I (
	.datain(\mc|data_out~6_combout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\control|WideOr23~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[12]));
// synopsys translate_off
defparam \MEMORY_out[12]~I .input_async_reset = "none";
defparam \MEMORY_out[12]~I .input_power_up = "low";
defparam \MEMORY_out[12]~I .input_register_mode = "none";
defparam \MEMORY_out[12]~I .input_sync_reset = "none";
defparam \MEMORY_out[12]~I .oe_async_reset = "none";
defparam \MEMORY_out[12]~I .oe_power_up = "low";
defparam \MEMORY_out[12]~I .oe_register_mode = "none";
defparam \MEMORY_out[12]~I .oe_sync_reset = "none";
defparam \MEMORY_out[12]~I .operation_mode = "output";
defparam \MEMORY_out[12]~I .output_async_reset = "none";
defparam \MEMORY_out[12]~I .output_power_up = "low";
defparam \MEMORY_out[12]~I .output_register_mode = "register";
defparam \MEMORY_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[13]~I (
	.datain(\mc|data_out~7_combout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\control|WideOr23~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[13]));
// synopsys translate_off
defparam \MEMORY_out[13]~I .input_async_reset = "none";
defparam \MEMORY_out[13]~I .input_power_up = "low";
defparam \MEMORY_out[13]~I .input_register_mode = "none";
defparam \MEMORY_out[13]~I .input_sync_reset = "none";
defparam \MEMORY_out[13]~I .oe_async_reset = "none";
defparam \MEMORY_out[13]~I .oe_power_up = "low";
defparam \MEMORY_out[13]~I .oe_register_mode = "none";
defparam \MEMORY_out[13]~I .oe_sync_reset = "none";
defparam \MEMORY_out[13]~I .operation_mode = "output";
defparam \MEMORY_out[13]~I .output_async_reset = "none";
defparam \MEMORY_out[13]~I .output_power_up = "low";
defparam \MEMORY_out[13]~I .output_register_mode = "register";
defparam \MEMORY_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[14]~I (
	.datain(\mc|data_out~8_combout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\control|WideOr23~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[14]));
// synopsys translate_off
defparam \MEMORY_out[14]~I .input_async_reset = "none";
defparam \MEMORY_out[14]~I .input_power_up = "low";
defparam \MEMORY_out[14]~I .input_register_mode = "none";
defparam \MEMORY_out[14]~I .input_sync_reset = "none";
defparam \MEMORY_out[14]~I .oe_async_reset = "none";
defparam \MEMORY_out[14]~I .oe_power_up = "low";
defparam \MEMORY_out[14]~I .oe_register_mode = "none";
defparam \MEMORY_out[14]~I .oe_sync_reset = "none";
defparam \MEMORY_out[14]~I .operation_mode = "output";
defparam \MEMORY_out[14]~I .output_async_reset = "none";
defparam \MEMORY_out[14]~I .output_power_up = "low";
defparam \MEMORY_out[14]~I .output_register_mode = "register";
defparam \MEMORY_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEMORY_out[15]~I (
	.datain(\mc|data_out~9_combout ),
	.oe(vcc),
	.outclk(\control|WideOr24~clkctrl_outclk ),
	.outclkena(\control|WideOr23~3_combout ),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEMORY_out[15]));
// synopsys translate_off
defparam \MEMORY_out[15]~I .input_async_reset = "none";
defparam \MEMORY_out[15]~I .input_power_up = "low";
defparam \MEMORY_out[15]~I .input_register_mode = "none";
defparam \MEMORY_out[15]~I .input_sync_reset = "none";
defparam \MEMORY_out[15]~I .oe_async_reset = "none";
defparam \MEMORY_out[15]~I .oe_power_up = "low";
defparam \MEMORY_out[15]~I .oe_register_mode = "none";
defparam \MEMORY_out[15]~I .oe_sync_reset = "none";
defparam \MEMORY_out[15]~I .operation_mode = "output";
defparam \MEMORY_out[15]~I .output_async_reset = "none";
defparam \MEMORY_out[15]~I .output_power_up = "low";
defparam \MEMORY_out[15]~I .output_register_mode = "register";
defparam \MEMORY_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[0]~I (
	.datain(\mdr|out[0]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[0]));
// synopsys translate_off
defparam \MDR_out[0]~I .input_async_reset = "none";
defparam \MDR_out[0]~I .input_power_up = "low";
defparam \MDR_out[0]~I .input_register_mode = "none";
defparam \MDR_out[0]~I .input_sync_reset = "none";
defparam \MDR_out[0]~I .oe_async_reset = "none";
defparam \MDR_out[0]~I .oe_power_up = "low";
defparam \MDR_out[0]~I .oe_register_mode = "none";
defparam \MDR_out[0]~I .oe_sync_reset = "none";
defparam \MDR_out[0]~I .operation_mode = "output";
defparam \MDR_out[0]~I .output_async_reset = "none";
defparam \MDR_out[0]~I .output_power_up = "low";
defparam \MDR_out[0]~I .output_register_mode = "register";
defparam \MDR_out[0]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[1]~I (
	.datain(\mdr|out[1]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[1]));
// synopsys translate_off
defparam \MDR_out[1]~I .input_async_reset = "none";
defparam \MDR_out[1]~I .input_power_up = "low";
defparam \MDR_out[1]~I .input_register_mode = "none";
defparam \MDR_out[1]~I .input_sync_reset = "none";
defparam \MDR_out[1]~I .oe_async_reset = "none";
defparam \MDR_out[1]~I .oe_power_up = "low";
defparam \MDR_out[1]~I .oe_register_mode = "none";
defparam \MDR_out[1]~I .oe_sync_reset = "none";
defparam \MDR_out[1]~I .operation_mode = "output";
defparam \MDR_out[1]~I .output_async_reset = "none";
defparam \MDR_out[1]~I .output_power_up = "low";
defparam \MDR_out[1]~I .output_register_mode = "register";
defparam \MDR_out[1]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[2]~I (
	.datain(\mdr|out[2]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[2]));
// synopsys translate_off
defparam \MDR_out[2]~I .input_async_reset = "none";
defparam \MDR_out[2]~I .input_power_up = "low";
defparam \MDR_out[2]~I .input_register_mode = "none";
defparam \MDR_out[2]~I .input_sync_reset = "none";
defparam \MDR_out[2]~I .oe_async_reset = "none";
defparam \MDR_out[2]~I .oe_power_up = "low";
defparam \MDR_out[2]~I .oe_register_mode = "none";
defparam \MDR_out[2]~I .oe_sync_reset = "none";
defparam \MDR_out[2]~I .operation_mode = "output";
defparam \MDR_out[2]~I .output_async_reset = "none";
defparam \MDR_out[2]~I .output_power_up = "low";
defparam \MDR_out[2]~I .output_register_mode = "register";
defparam \MDR_out[2]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[3]~I (
	.datain(\mdr|out[3]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[3]));
// synopsys translate_off
defparam \MDR_out[3]~I .input_async_reset = "none";
defparam \MDR_out[3]~I .input_power_up = "low";
defparam \MDR_out[3]~I .input_register_mode = "none";
defparam \MDR_out[3]~I .input_sync_reset = "none";
defparam \MDR_out[3]~I .oe_async_reset = "none";
defparam \MDR_out[3]~I .oe_power_up = "low";
defparam \MDR_out[3]~I .oe_register_mode = "none";
defparam \MDR_out[3]~I .oe_sync_reset = "none";
defparam \MDR_out[3]~I .operation_mode = "output";
defparam \MDR_out[3]~I .output_async_reset = "none";
defparam \MDR_out[3]~I .output_power_up = "low";
defparam \MDR_out[3]~I .output_register_mode = "register";
defparam \MDR_out[3]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[4]~I (
	.datain(\mdr|out[4]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[4]));
// synopsys translate_off
defparam \MDR_out[4]~I .input_async_reset = "none";
defparam \MDR_out[4]~I .input_power_up = "low";
defparam \MDR_out[4]~I .input_register_mode = "none";
defparam \MDR_out[4]~I .input_sync_reset = "none";
defparam \MDR_out[4]~I .oe_async_reset = "none";
defparam \MDR_out[4]~I .oe_power_up = "low";
defparam \MDR_out[4]~I .oe_register_mode = "none";
defparam \MDR_out[4]~I .oe_sync_reset = "none";
defparam \MDR_out[4]~I .operation_mode = "output";
defparam \MDR_out[4]~I .output_async_reset = "none";
defparam \MDR_out[4]~I .output_power_up = "low";
defparam \MDR_out[4]~I .output_register_mode = "register";
defparam \MDR_out[4]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[5]~I (
	.datain(\mdr|out[5]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[5]));
// synopsys translate_off
defparam \MDR_out[5]~I .input_async_reset = "none";
defparam \MDR_out[5]~I .input_power_up = "low";
defparam \MDR_out[5]~I .input_register_mode = "none";
defparam \MDR_out[5]~I .input_sync_reset = "none";
defparam \MDR_out[5]~I .oe_async_reset = "none";
defparam \MDR_out[5]~I .oe_power_up = "low";
defparam \MDR_out[5]~I .oe_register_mode = "none";
defparam \MDR_out[5]~I .oe_sync_reset = "none";
defparam \MDR_out[5]~I .operation_mode = "output";
defparam \MDR_out[5]~I .output_async_reset = "none";
defparam \MDR_out[5]~I .output_power_up = "low";
defparam \MDR_out[5]~I .output_register_mode = "register";
defparam \MDR_out[5]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[6]~I (
	.datain(\mdr|out[6]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[6]));
// synopsys translate_off
defparam \MDR_out[6]~I .input_async_reset = "none";
defparam \MDR_out[6]~I .input_power_up = "low";
defparam \MDR_out[6]~I .input_register_mode = "none";
defparam \MDR_out[6]~I .input_sync_reset = "none";
defparam \MDR_out[6]~I .oe_async_reset = "none";
defparam \MDR_out[6]~I .oe_power_up = "low";
defparam \MDR_out[6]~I .oe_register_mode = "none";
defparam \MDR_out[6]~I .oe_sync_reset = "none";
defparam \MDR_out[6]~I .operation_mode = "output";
defparam \MDR_out[6]~I .output_async_reset = "none";
defparam \MDR_out[6]~I .output_power_up = "low";
defparam \MDR_out[6]~I .output_register_mode = "register";
defparam \MDR_out[6]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[7]~I (
	.datain(\mdr|out[7]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[7]));
// synopsys translate_off
defparam \MDR_out[7]~I .input_async_reset = "none";
defparam \MDR_out[7]~I .input_power_up = "low";
defparam \MDR_out[7]~I .input_register_mode = "none";
defparam \MDR_out[7]~I .input_sync_reset = "none";
defparam \MDR_out[7]~I .oe_async_reset = "none";
defparam \MDR_out[7]~I .oe_power_up = "low";
defparam \MDR_out[7]~I .oe_register_mode = "none";
defparam \MDR_out[7]~I .oe_sync_reset = "none";
defparam \MDR_out[7]~I .operation_mode = "output";
defparam \MDR_out[7]~I .output_async_reset = "none";
defparam \MDR_out[7]~I .output_power_up = "low";
defparam \MDR_out[7]~I .output_register_mode = "register";
defparam \MDR_out[7]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[8]~I (
	.datain(\mdr|out[8]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[8]));
// synopsys translate_off
defparam \MDR_out[8]~I .input_async_reset = "none";
defparam \MDR_out[8]~I .input_power_up = "low";
defparam \MDR_out[8]~I .input_register_mode = "none";
defparam \MDR_out[8]~I .input_sync_reset = "none";
defparam \MDR_out[8]~I .oe_async_reset = "none";
defparam \MDR_out[8]~I .oe_power_up = "low";
defparam \MDR_out[8]~I .oe_register_mode = "none";
defparam \MDR_out[8]~I .oe_sync_reset = "none";
defparam \MDR_out[8]~I .operation_mode = "output";
defparam \MDR_out[8]~I .output_async_reset = "none";
defparam \MDR_out[8]~I .output_power_up = "low";
defparam \MDR_out[8]~I .output_register_mode = "register";
defparam \MDR_out[8]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[9]~I (
	.datain(\mdr|out[9]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[9]));
// synopsys translate_off
defparam \MDR_out[9]~I .input_async_reset = "none";
defparam \MDR_out[9]~I .input_power_up = "low";
defparam \MDR_out[9]~I .input_register_mode = "none";
defparam \MDR_out[9]~I .input_sync_reset = "none";
defparam \MDR_out[9]~I .oe_async_reset = "none";
defparam \MDR_out[9]~I .oe_power_up = "low";
defparam \MDR_out[9]~I .oe_register_mode = "none";
defparam \MDR_out[9]~I .oe_sync_reset = "none";
defparam \MDR_out[9]~I .operation_mode = "output";
defparam \MDR_out[9]~I .output_async_reset = "none";
defparam \MDR_out[9]~I .output_power_up = "low";
defparam \MDR_out[9]~I .output_register_mode = "register";
defparam \MDR_out[9]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[10]~I (
	.datain(\mdr|out[10]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[10]));
// synopsys translate_off
defparam \MDR_out[10]~I .input_async_reset = "none";
defparam \MDR_out[10]~I .input_power_up = "low";
defparam \MDR_out[10]~I .input_register_mode = "none";
defparam \MDR_out[10]~I .input_sync_reset = "none";
defparam \MDR_out[10]~I .oe_async_reset = "none";
defparam \MDR_out[10]~I .oe_power_up = "low";
defparam \MDR_out[10]~I .oe_register_mode = "none";
defparam \MDR_out[10]~I .oe_sync_reset = "none";
defparam \MDR_out[10]~I .operation_mode = "output";
defparam \MDR_out[10]~I .output_async_reset = "none";
defparam \MDR_out[10]~I .output_power_up = "low";
defparam \MDR_out[10]~I .output_register_mode = "register";
defparam \MDR_out[10]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[11]~I (
	.datain(\mdr|out[11]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[11]));
// synopsys translate_off
defparam \MDR_out[11]~I .input_async_reset = "none";
defparam \MDR_out[11]~I .input_power_up = "low";
defparam \MDR_out[11]~I .input_register_mode = "none";
defparam \MDR_out[11]~I .input_sync_reset = "none";
defparam \MDR_out[11]~I .oe_async_reset = "none";
defparam \MDR_out[11]~I .oe_power_up = "low";
defparam \MDR_out[11]~I .oe_register_mode = "none";
defparam \MDR_out[11]~I .oe_sync_reset = "none";
defparam \MDR_out[11]~I .operation_mode = "output";
defparam \MDR_out[11]~I .output_async_reset = "none";
defparam \MDR_out[11]~I .output_power_up = "low";
defparam \MDR_out[11]~I .output_register_mode = "register";
defparam \MDR_out[11]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[12]~I (
	.datain(\mdr|out[12]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[12]));
// synopsys translate_off
defparam \MDR_out[12]~I .input_async_reset = "none";
defparam \MDR_out[12]~I .input_power_up = "low";
defparam \MDR_out[12]~I .input_register_mode = "none";
defparam \MDR_out[12]~I .input_sync_reset = "none";
defparam \MDR_out[12]~I .oe_async_reset = "none";
defparam \MDR_out[12]~I .oe_power_up = "low";
defparam \MDR_out[12]~I .oe_register_mode = "none";
defparam \MDR_out[12]~I .oe_sync_reset = "none";
defparam \MDR_out[12]~I .operation_mode = "output";
defparam \MDR_out[12]~I .output_async_reset = "none";
defparam \MDR_out[12]~I .output_power_up = "low";
defparam \MDR_out[12]~I .output_register_mode = "register";
defparam \MDR_out[12]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[13]~I (
	.datain(\mdr|out[13]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[13]));
// synopsys translate_off
defparam \MDR_out[13]~I .input_async_reset = "none";
defparam \MDR_out[13]~I .input_power_up = "low";
defparam \MDR_out[13]~I .input_register_mode = "none";
defparam \MDR_out[13]~I .input_sync_reset = "none";
defparam \MDR_out[13]~I .oe_async_reset = "none";
defparam \MDR_out[13]~I .oe_power_up = "low";
defparam \MDR_out[13]~I .oe_register_mode = "none";
defparam \MDR_out[13]~I .oe_sync_reset = "none";
defparam \MDR_out[13]~I .operation_mode = "output";
defparam \MDR_out[13]~I .output_async_reset = "none";
defparam \MDR_out[13]~I .output_power_up = "low";
defparam \MDR_out[13]~I .output_register_mode = "register";
defparam \MDR_out[13]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[14]~I (
	.datain(\mdr|out[14]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[14]));
// synopsys translate_off
defparam \MDR_out[14]~I .input_async_reset = "none";
defparam \MDR_out[14]~I .input_power_up = "low";
defparam \MDR_out[14]~I .input_register_mode = "none";
defparam \MDR_out[14]~I .input_sync_reset = "none";
defparam \MDR_out[14]~I .oe_async_reset = "none";
defparam \MDR_out[14]~I .oe_power_up = "low";
defparam \MDR_out[14]~I .oe_register_mode = "none";
defparam \MDR_out[14]~I .oe_sync_reset = "none";
defparam \MDR_out[14]~I .operation_mode = "output";
defparam \MDR_out[14]~I .output_async_reset = "none";
defparam \MDR_out[14]~I .output_power_up = "low";
defparam \MDR_out[14]~I .output_register_mode = "register";
defparam \MDR_out[14]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MDR_out[15]~I (
	.datain(\mdr|out[15]~_Duplicate_1SLOAD_MUX_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_out[15]));
// synopsys translate_off
defparam \MDR_out[15]~I .input_async_reset = "none";
defparam \MDR_out[15]~I .input_power_up = "low";
defparam \MDR_out[15]~I .input_register_mode = "none";
defparam \MDR_out[15]~I .input_sync_reset = "none";
defparam \MDR_out[15]~I .oe_async_reset = "none";
defparam \MDR_out[15]~I .oe_power_up = "low";
defparam \MDR_out[15]~I .oe_register_mode = "none";
defparam \MDR_out[15]~I .oe_sync_reset = "none";
defparam \MDR_out[15]~I .operation_mode = "output";
defparam \MDR_out[15]~I .output_async_reset = "none";
defparam \MDR_out[15]~I .output_power_up = "low";
defparam \MDR_out[15]~I .output_register_mode = "register";
defparam \MDR_out[15]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEM_EN_out~I (
	.datain(\control|WideOr24~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_EN_out));
// synopsys translate_off
defparam \MEM_EN_out~I .input_async_reset = "none";
defparam \MEM_EN_out~I .input_power_up = "low";
defparam \MEM_EN_out~I .input_register_mode = "none";
defparam \MEM_EN_out~I .input_sync_reset = "none";
defparam \MEM_EN_out~I .oe_async_reset = "none";
defparam \MEM_EN_out~I .oe_power_up = "low";
defparam \MEM_EN_out~I .oe_register_mode = "none";
defparam \MEM_EN_out~I .oe_sync_reset = "none";
defparam \MEM_EN_out~I .operation_mode = "output";
defparam \MEM_EN_out~I .output_async_reset = "none";
defparam \MEM_EN_out~I .output_power_up = "low";
defparam \MEM_EN_out~I .output_register_mode = "none";
defparam \MEM_EN_out~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \MEM_W_out~I (
	.datain(!\control|WideOr23~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_W_out));
// synopsys translate_off
defparam \MEM_W_out~I .input_async_reset = "none";
defparam \MEM_W_out~I .input_power_up = "low";
defparam \MEM_W_out~I .input_register_mode = "none";
defparam \MEM_W_out~I .input_sync_reset = "none";
defparam \MEM_W_out~I .oe_async_reset = "none";
defparam \MEM_W_out~I .oe_power_up = "low";
defparam \MEM_W_out~I .oe_register_mode = "none";
defparam \MEM_W_out~I .oe_sync_reset = "none";
defparam \MEM_W_out~I .operation_mode = "output";
defparam \MEM_W_out~I .output_async_reset = "none";
defparam \MEM_W_out~I .output_power_up = "low";
defparam \MEM_W_out~I .output_register_mode = "none";
defparam \MEM_W_out~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \STATE_out[0]~I (
	.datain(\control|Mux5~8_combout ),
	.oe(vcc),
	.outclk(\CLOCK~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(STATE_out[0]));
// synopsys translate_off
defparam \STATE_out[0]~I .input_async_reset = "none";
defparam \STATE_out[0]~I .input_power_up = "low";
defparam \STATE_out[0]~I .input_register_mode = "none";
defparam \STATE_out[0]~I .input_sync_reset = "none";
defparam \STATE_out[0]~I .oe_async_reset = "none";
defparam \STATE_out[0]~I .oe_power_up = "low";
defparam \STATE_out[0]~I .oe_register_mode = "none";
defparam \STATE_out[0]~I .oe_sync_reset = "none";
defparam \STATE_out[0]~I .operation_mode = "output";
defparam \STATE_out[0]~I .output_async_reset = "none";
defparam \STATE_out[0]~I .output_power_up = "low";
defparam \STATE_out[0]~I .output_register_mode = "register";
defparam \STATE_out[0]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \STATE_out[1]~I (
	.datain(\control|stateReg|out~1_combout ),
	.oe(vcc),
	.outclk(\CLOCK~regout ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(STATE_out[1]));
// synopsys translate_off
defparam \STATE_out[1]~I .input_async_reset = "none";
defparam \STATE_out[1]~I .input_power_up = "low";
defparam \STATE_out[1]~I .input_register_mode = "none";
defparam \STATE_out[1]~I .input_sync_reset = "none";
defparam \STATE_out[1]~I .oe_async_reset = "none";
defparam \STATE_out[1]~I .oe_power_up = "low";
defparam \STATE_out[1]~I .oe_register_mode = "none";
defparam \STATE_out[1]~I .oe_sync_reset = "none";
defparam \STATE_out[1]~I .operation_mode = "output";
defparam \STATE_out[1]~I .output_async_reset = "none";
defparam \STATE_out[1]~I .output_power_up = "low";
defparam \STATE_out[1]~I .output_register_mode = "register";
defparam \STATE_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \STATE_out[2]~I (
	.datain(\control|Mux3~1_combout ),
	.oe(vcc),
	.outclk(\CLOCK~regout ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(STATE_out[2]));
// synopsys translate_off
defparam \STATE_out[2]~I .input_async_reset = "none";
defparam \STATE_out[2]~I .input_power_up = "low";
defparam \STATE_out[2]~I .input_register_mode = "none";
defparam \STATE_out[2]~I .input_sync_reset = "none";
defparam \STATE_out[2]~I .oe_async_reset = "none";
defparam \STATE_out[2]~I .oe_power_up = "low";
defparam \STATE_out[2]~I .oe_register_mode = "none";
defparam \STATE_out[2]~I .oe_sync_reset = "none";
defparam \STATE_out[2]~I .operation_mode = "output";
defparam \STATE_out[2]~I .output_async_reset = "none";
defparam \STATE_out[2]~I .output_power_up = "low";
defparam \STATE_out[2]~I .output_register_mode = "register";
defparam \STATE_out[2]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \STATE_out[3]~I (
	.datain(\control|stateReg|out~3_combout ),
	.oe(vcc),
	.outclk(\CLOCK~regout ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(STATE_out[3]));
// synopsys translate_off
defparam \STATE_out[3]~I .input_async_reset = "none";
defparam \STATE_out[3]~I .input_power_up = "low";
defparam \STATE_out[3]~I .input_register_mode = "none";
defparam \STATE_out[3]~I .input_sync_reset = "none";
defparam \STATE_out[3]~I .oe_async_reset = "none";
defparam \STATE_out[3]~I .oe_power_up = "low";
defparam \STATE_out[3]~I .oe_register_mode = "none";
defparam \STATE_out[3]~I .oe_sync_reset = "none";
defparam \STATE_out[3]~I .operation_mode = "output";
defparam \STATE_out[3]~I .output_async_reset = "none";
defparam \STATE_out[3]~I .output_power_up = "low";
defparam \STATE_out[3]~I .output_register_mode = "register";
defparam \STATE_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \STATE_out[4]~I (
	.datain(\control|stateReg|out~2_combout ),
	.oe(vcc),
	.outclk(\CLOCK~regout ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(STATE_out[4]));
// synopsys translate_off
defparam \STATE_out[4]~I .input_async_reset = "none";
defparam \STATE_out[4]~I .input_power_up = "low";
defparam \STATE_out[4]~I .input_register_mode = "none";
defparam \STATE_out[4]~I .input_sync_reset = "none";
defparam \STATE_out[4]~I .oe_async_reset = "none";
defparam \STATE_out[4]~I .oe_power_up = "low";
defparam \STATE_out[4]~I .oe_register_mode = "none";
defparam \STATE_out[4]~I .oe_sync_reset = "none";
defparam \STATE_out[4]~I .operation_mode = "output";
defparam \STATE_out[4]~I .output_async_reset = "none";
defparam \STATE_out[4]~I .output_power_up = "low";
defparam \STATE_out[4]~I .output_register_mode = "register";
defparam \STATE_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \STATE_out[5]~I (
	.datain(\control|stateReg|out~4_combout ),
	.oe(vcc),
	.outclk(\CLOCK~regout ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(STATE_out[5]));
// synopsys translate_off
defparam \STATE_out[5]~I .input_async_reset = "none";
defparam \STATE_out[5]~I .input_power_up = "low";
defparam \STATE_out[5]~I .input_register_mode = "none";
defparam \STATE_out[5]~I .input_sync_reset = "none";
defparam \STATE_out[5]~I .oe_async_reset = "none";
defparam \STATE_out[5]~I .oe_power_up = "low";
defparam \STATE_out[5]~I .oe_register_mode = "none";
defparam \STATE_out[5]~I .oe_sync_reset = "none";
defparam \STATE_out[5]~I .operation_mode = "output";
defparam \STATE_out[5]~I .output_async_reset = "none";
defparam \STATE_out[5]~I .output_power_up = "low";
defparam \STATE_out[5]~I .output_register_mode = "register";
defparam \STATE_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[0]~I (
	.datain(\control|WideOr24~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[0]));
// synopsys translate_off
defparam \SIGNALS_out[0]~I .input_async_reset = "none";
defparam \SIGNALS_out[0]~I .input_power_up = "low";
defparam \SIGNALS_out[0]~I .input_register_mode = "none";
defparam \SIGNALS_out[0]~I .input_sync_reset = "none";
defparam \SIGNALS_out[0]~I .oe_async_reset = "none";
defparam \SIGNALS_out[0]~I .oe_power_up = "low";
defparam \SIGNALS_out[0]~I .oe_register_mode = "none";
defparam \SIGNALS_out[0]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[0]~I .operation_mode = "output";
defparam \SIGNALS_out[0]~I .output_async_reset = "none";
defparam \SIGNALS_out[0]~I .output_power_up = "low";
defparam \SIGNALS_out[0]~I .output_register_mode = "none";
defparam \SIGNALS_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[1]~I (
	.datain(!\control|WideOr23~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[1]));
// synopsys translate_off
defparam \SIGNALS_out[1]~I .input_async_reset = "none";
defparam \SIGNALS_out[1]~I .input_power_up = "low";
defparam \SIGNALS_out[1]~I .input_register_mode = "none";
defparam \SIGNALS_out[1]~I .input_sync_reset = "none";
defparam \SIGNALS_out[1]~I .oe_async_reset = "none";
defparam \SIGNALS_out[1]~I .oe_power_up = "low";
defparam \SIGNALS_out[1]~I .oe_register_mode = "none";
defparam \SIGNALS_out[1]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[1]~I .operation_mode = "output";
defparam \SIGNALS_out[1]~I .output_async_reset = "none";
defparam \SIGNALS_out[1]~I .output_power_up = "low";
defparam \SIGNALS_out[1]~I .output_register_mode = "none";
defparam \SIGNALS_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[2]~I (
	.datain(\control|WideOr22~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[2]));
// synopsys translate_off
defparam \SIGNALS_out[2]~I .input_async_reset = "none";
defparam \SIGNALS_out[2]~I .input_power_up = "low";
defparam \SIGNALS_out[2]~I .input_register_mode = "none";
defparam \SIGNALS_out[2]~I .input_sync_reset = "none";
defparam \SIGNALS_out[2]~I .oe_async_reset = "none";
defparam \SIGNALS_out[2]~I .oe_power_up = "low";
defparam \SIGNALS_out[2]~I .oe_register_mode = "none";
defparam \SIGNALS_out[2]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[2]~I .operation_mode = "output";
defparam \SIGNALS_out[2]~I .output_async_reset = "none";
defparam \SIGNALS_out[2]~I .output_power_up = "low";
defparam \SIGNALS_out[2]~I .output_register_mode = "none";
defparam \SIGNALS_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[3]~I (
	.datain(\control|WideOr15~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[3]));
// synopsys translate_off
defparam \SIGNALS_out[3]~I .input_async_reset = "none";
defparam \SIGNALS_out[3]~I .input_power_up = "low";
defparam \SIGNALS_out[3]~I .input_register_mode = "none";
defparam \SIGNALS_out[3]~I .input_sync_reset = "none";
defparam \SIGNALS_out[3]~I .oe_async_reset = "none";
defparam \SIGNALS_out[3]~I .oe_power_up = "low";
defparam \SIGNALS_out[3]~I .oe_register_mode = "none";
defparam \SIGNALS_out[3]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[3]~I .operation_mode = "output";
defparam \SIGNALS_out[3]~I .output_async_reset = "none";
defparam \SIGNALS_out[3]~I .output_power_up = "low";
defparam \SIGNALS_out[3]~I .output_register_mode = "none";
defparam \SIGNALS_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[4]~I (
	.datain(\control|drALU~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[4]));
// synopsys translate_off
defparam \SIGNALS_out[4]~I .input_async_reset = "none";
defparam \SIGNALS_out[4]~I .input_power_up = "low";
defparam \SIGNALS_out[4]~I .input_register_mode = "none";
defparam \SIGNALS_out[4]~I .input_sync_reset = "none";
defparam \SIGNALS_out[4]~I .oe_async_reset = "none";
defparam \SIGNALS_out[4]~I .oe_power_up = "low";
defparam \SIGNALS_out[4]~I .oe_register_mode = "none";
defparam \SIGNALS_out[4]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[4]~I .operation_mode = "output";
defparam \SIGNALS_out[4]~I .output_async_reset = "none";
defparam \SIGNALS_out[4]~I .output_power_up = "low";
defparam \SIGNALS_out[4]~I .output_register_mode = "none";
defparam \SIGNALS_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[5]~I (
	.datain(!\control|WideOr21~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[5]));
// synopsys translate_off
defparam \SIGNALS_out[5]~I .input_async_reset = "none";
defparam \SIGNALS_out[5]~I .input_power_up = "low";
defparam \SIGNALS_out[5]~I .input_register_mode = "none";
defparam \SIGNALS_out[5]~I .input_sync_reset = "none";
defparam \SIGNALS_out[5]~I .oe_async_reset = "none";
defparam \SIGNALS_out[5]~I .oe_power_up = "low";
defparam \SIGNALS_out[5]~I .oe_register_mode = "none";
defparam \SIGNALS_out[5]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[5]~I .operation_mode = "output";
defparam \SIGNALS_out[5]~I .output_async_reset = "none";
defparam \SIGNALS_out[5]~I .output_power_up = "low";
defparam \SIGNALS_out[5]~I .output_register_mode = "none";
defparam \SIGNALS_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[6]~I (
	.datain(!\control|WideOr20~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[6]));
// synopsys translate_off
defparam \SIGNALS_out[6]~I .input_async_reset = "none";
defparam \SIGNALS_out[6]~I .input_power_up = "low";
defparam \SIGNALS_out[6]~I .input_register_mode = "none";
defparam \SIGNALS_out[6]~I .input_sync_reset = "none";
defparam \SIGNALS_out[6]~I .oe_async_reset = "none";
defparam \SIGNALS_out[6]~I .oe_power_up = "low";
defparam \SIGNALS_out[6]~I .oe_register_mode = "none";
defparam \SIGNALS_out[6]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[6]~I .operation_mode = "output";
defparam \SIGNALS_out[6]~I .output_async_reset = "none";
defparam \SIGNALS_out[6]~I .output_power_up = "low";
defparam \SIGNALS_out[6]~I .output_register_mode = "none";
defparam \SIGNALS_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[7]~I (
	.datain(!\control|WideOr19~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[7]));
// synopsys translate_off
defparam \SIGNALS_out[7]~I .input_async_reset = "none";
defparam \SIGNALS_out[7]~I .input_power_up = "low";
defparam \SIGNALS_out[7]~I .input_register_mode = "none";
defparam \SIGNALS_out[7]~I .input_sync_reset = "none";
defparam \SIGNALS_out[7]~I .oe_async_reset = "none";
defparam \SIGNALS_out[7]~I .oe_power_up = "low";
defparam \SIGNALS_out[7]~I .oe_register_mode = "none";
defparam \SIGNALS_out[7]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[7]~I .operation_mode = "output";
defparam \SIGNALS_out[7]~I .output_async_reset = "none";
defparam \SIGNALS_out[7]~I .output_power_up = "low";
defparam \SIGNALS_out[7]~I .output_register_mode = "none";
defparam \SIGNALS_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[8]~I (
	.datain(\control|WideOr18~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[8]));
// synopsys translate_off
defparam \SIGNALS_out[8]~I .input_async_reset = "none";
defparam \SIGNALS_out[8]~I .input_power_up = "low";
defparam \SIGNALS_out[8]~I .input_register_mode = "none";
defparam \SIGNALS_out[8]~I .input_sync_reset = "none";
defparam \SIGNALS_out[8]~I .oe_async_reset = "none";
defparam \SIGNALS_out[8]~I .oe_power_up = "low";
defparam \SIGNALS_out[8]~I .oe_register_mode = "none";
defparam \SIGNALS_out[8]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[8]~I .operation_mode = "output";
defparam \SIGNALS_out[8]~I .output_async_reset = "none";
defparam \SIGNALS_out[8]~I .output_power_up = "low";
defparam \SIGNALS_out[8]~I .output_register_mode = "none";
defparam \SIGNALS_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[9]~I (
	.datain(!\control|WideOr17~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[9]));
// synopsys translate_off
defparam \SIGNALS_out[9]~I .input_async_reset = "none";
defparam \SIGNALS_out[9]~I .input_power_up = "low";
defparam \SIGNALS_out[9]~I .input_register_mode = "none";
defparam \SIGNALS_out[9]~I .input_sync_reset = "none";
defparam \SIGNALS_out[9]~I .oe_async_reset = "none";
defparam \SIGNALS_out[9]~I .oe_power_up = "low";
defparam \SIGNALS_out[9]~I .oe_register_mode = "none";
defparam \SIGNALS_out[9]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[9]~I .operation_mode = "output";
defparam \SIGNALS_out[9]~I .output_async_reset = "none";
defparam \SIGNALS_out[9]~I .output_power_up = "low";
defparam \SIGNALS_out[9]~I .output_register_mode = "none";
defparam \SIGNALS_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[10]~I (
	.datain(\control|Decoder6~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[10]));
// synopsys translate_off
defparam \SIGNALS_out[10]~I .input_async_reset = "none";
defparam \SIGNALS_out[10]~I .input_power_up = "low";
defparam \SIGNALS_out[10]~I .input_register_mode = "none";
defparam \SIGNALS_out[10]~I .input_sync_reset = "none";
defparam \SIGNALS_out[10]~I .oe_async_reset = "none";
defparam \SIGNALS_out[10]~I .oe_power_up = "low";
defparam \SIGNALS_out[10]~I .oe_register_mode = "none";
defparam \SIGNALS_out[10]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[10]~I .operation_mode = "output";
defparam \SIGNALS_out[10]~I .output_async_reset = "none";
defparam \SIGNALS_out[10]~I .output_power_up = "low";
defparam \SIGNALS_out[10]~I .output_register_mode = "none";
defparam \SIGNALS_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[11]~I (
	.datain(!\control|WideOr16~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[11]));
// synopsys translate_off
defparam \SIGNALS_out[11]~I .input_async_reset = "none";
defparam \SIGNALS_out[11]~I .input_power_up = "low";
defparam \SIGNALS_out[11]~I .input_register_mode = "none";
defparam \SIGNALS_out[11]~I .input_sync_reset = "none";
defparam \SIGNALS_out[11]~I .oe_async_reset = "none";
defparam \SIGNALS_out[11]~I .oe_power_up = "low";
defparam \SIGNALS_out[11]~I .oe_register_mode = "none";
defparam \SIGNALS_out[11]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[11]~I .operation_mode = "output";
defparam \SIGNALS_out[11]~I .output_async_reset = "none";
defparam \SIGNALS_out[11]~I .output_power_up = "low";
defparam \SIGNALS_out[11]~I .output_register_mode = "none";
defparam \SIGNALS_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[12]~I (
	.datain(\control|WideOr15~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[12]));
// synopsys translate_off
defparam \SIGNALS_out[12]~I .input_async_reset = "none";
defparam \SIGNALS_out[12]~I .input_power_up = "low";
defparam \SIGNALS_out[12]~I .input_register_mode = "none";
defparam \SIGNALS_out[12]~I .input_sync_reset = "none";
defparam \SIGNALS_out[12]~I .oe_async_reset = "none";
defparam \SIGNALS_out[12]~I .oe_power_up = "low";
defparam \SIGNALS_out[12]~I .oe_register_mode = "none";
defparam \SIGNALS_out[12]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[12]~I .operation_mode = "output";
defparam \SIGNALS_out[12]~I .output_async_reset = "none";
defparam \SIGNALS_out[12]~I .output_power_up = "low";
defparam \SIGNALS_out[12]~I .output_register_mode = "none";
defparam \SIGNALS_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[13]~I (
	.datain(\control|WideOr14~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[13]));
// synopsys translate_off
defparam \SIGNALS_out[13]~I .input_async_reset = "none";
defparam \SIGNALS_out[13]~I .input_power_up = "low";
defparam \SIGNALS_out[13]~I .input_register_mode = "none";
defparam \SIGNALS_out[13]~I .input_sync_reset = "none";
defparam \SIGNALS_out[13]~I .oe_async_reset = "none";
defparam \SIGNALS_out[13]~I .oe_power_up = "low";
defparam \SIGNALS_out[13]~I .oe_register_mode = "none";
defparam \SIGNALS_out[13]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[13]~I .operation_mode = "output";
defparam \SIGNALS_out[13]~I .output_async_reset = "none";
defparam \SIGNALS_out[13]~I .output_power_up = "low";
defparam \SIGNALS_out[13]~I .output_register_mode = "none";
defparam \SIGNALS_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[14]~I (
	.datain(\control|WideOr13~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[14]));
// synopsys translate_off
defparam \SIGNALS_out[14]~I .input_async_reset = "none";
defparam \SIGNALS_out[14]~I .input_power_up = "low";
defparam \SIGNALS_out[14]~I .input_register_mode = "none";
defparam \SIGNALS_out[14]~I .input_sync_reset = "none";
defparam \SIGNALS_out[14]~I .oe_async_reset = "none";
defparam \SIGNALS_out[14]~I .oe_power_up = "low";
defparam \SIGNALS_out[14]~I .oe_register_mode = "none";
defparam \SIGNALS_out[14]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[14]~I .operation_mode = "output";
defparam \SIGNALS_out[14]~I .output_async_reset = "none";
defparam \SIGNALS_out[14]~I .output_power_up = "low";
defparam \SIGNALS_out[14]~I .output_register_mode = "none";
defparam \SIGNALS_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[15]~I (
	.datain(\control|WideOr12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[15]));
// synopsys translate_off
defparam \SIGNALS_out[15]~I .input_async_reset = "none";
defparam \SIGNALS_out[15]~I .input_power_up = "low";
defparam \SIGNALS_out[15]~I .input_register_mode = "none";
defparam \SIGNALS_out[15]~I .input_sync_reset = "none";
defparam \SIGNALS_out[15]~I .oe_async_reset = "none";
defparam \SIGNALS_out[15]~I .oe_power_up = "low";
defparam \SIGNALS_out[15]~I .oe_register_mode = "none";
defparam \SIGNALS_out[15]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[15]~I .operation_mode = "output";
defparam \SIGNALS_out[15]~I .output_async_reset = "none";
defparam \SIGNALS_out[15]~I .output_power_up = "low";
defparam \SIGNALS_out[15]~I .output_register_mode = "none";
defparam \SIGNALS_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[16]~I (
	.datain(\control|WideOr11~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[16]));
// synopsys translate_off
defparam \SIGNALS_out[16]~I .input_async_reset = "none";
defparam \SIGNALS_out[16]~I .input_power_up = "low";
defparam \SIGNALS_out[16]~I .input_register_mode = "none";
defparam \SIGNALS_out[16]~I .input_sync_reset = "none";
defparam \SIGNALS_out[16]~I .oe_async_reset = "none";
defparam \SIGNALS_out[16]~I .oe_power_up = "low";
defparam \SIGNALS_out[16]~I .oe_register_mode = "none";
defparam \SIGNALS_out[16]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[16]~I .operation_mode = "output";
defparam \SIGNALS_out[16]~I .output_async_reset = "none";
defparam \SIGNALS_out[16]~I .output_power_up = "low";
defparam \SIGNALS_out[16]~I .output_register_mode = "none";
defparam \SIGNALS_out[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[17]~I (
	.datain(\control|WideOr10~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[17]));
// synopsys translate_off
defparam \SIGNALS_out[17]~I .input_async_reset = "none";
defparam \SIGNALS_out[17]~I .input_power_up = "low";
defparam \SIGNALS_out[17]~I .input_register_mode = "none";
defparam \SIGNALS_out[17]~I .input_sync_reset = "none";
defparam \SIGNALS_out[17]~I .oe_async_reset = "none";
defparam \SIGNALS_out[17]~I .oe_power_up = "low";
defparam \SIGNALS_out[17]~I .oe_register_mode = "none";
defparam \SIGNALS_out[17]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[17]~I .operation_mode = "output";
defparam \SIGNALS_out[17]~I .output_async_reset = "none";
defparam \SIGNALS_out[17]~I .output_power_up = "low";
defparam \SIGNALS_out[17]~I .output_register_mode = "none";
defparam \SIGNALS_out[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[18]~I (
	.datain(\control|ALUK[0]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[18]));
// synopsys translate_off
defparam \SIGNALS_out[18]~I .input_async_reset = "none";
defparam \SIGNALS_out[18]~I .input_power_up = "low";
defparam \SIGNALS_out[18]~I .input_register_mode = "none";
defparam \SIGNALS_out[18]~I .input_sync_reset = "none";
defparam \SIGNALS_out[18]~I .oe_async_reset = "none";
defparam \SIGNALS_out[18]~I .oe_power_up = "low";
defparam \SIGNALS_out[18]~I .oe_register_mode = "none";
defparam \SIGNALS_out[18]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[18]~I .operation_mode = "output";
defparam \SIGNALS_out[18]~I .output_async_reset = "none";
defparam \SIGNALS_out[18]~I .output_power_up = "low";
defparam \SIGNALS_out[18]~I .output_register_mode = "none";
defparam \SIGNALS_out[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[19]~I (
	.datain(\control|Decoder5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[19]));
// synopsys translate_off
defparam \SIGNALS_out[19]~I .input_async_reset = "none";
defparam \SIGNALS_out[19]~I .input_power_up = "low";
defparam \SIGNALS_out[19]~I .input_register_mode = "none";
defparam \SIGNALS_out[19]~I .input_sync_reset = "none";
defparam \SIGNALS_out[19]~I .oe_async_reset = "none";
defparam \SIGNALS_out[19]~I .oe_power_up = "low";
defparam \SIGNALS_out[19]~I .oe_register_mode = "none";
defparam \SIGNALS_out[19]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[19]~I .operation_mode = "output";
defparam \SIGNALS_out[19]~I .output_async_reset = "none";
defparam \SIGNALS_out[19]~I .output_power_up = "low";
defparam \SIGNALS_out[19]~I .output_register_mode = "none";
defparam \SIGNALS_out[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[20]~I (
	.datain(\control|Decoder6~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[20]));
// synopsys translate_off
defparam \SIGNALS_out[20]~I .input_async_reset = "none";
defparam \SIGNALS_out[20]~I .input_power_up = "low";
defparam \SIGNALS_out[20]~I .input_register_mode = "none";
defparam \SIGNALS_out[20]~I .input_sync_reset = "none";
defparam \SIGNALS_out[20]~I .oe_async_reset = "none";
defparam \SIGNALS_out[20]~I .oe_power_up = "low";
defparam \SIGNALS_out[20]~I .oe_register_mode = "none";
defparam \SIGNALS_out[20]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[20]~I .operation_mode = "output";
defparam \SIGNALS_out[20]~I .output_async_reset = "none";
defparam \SIGNALS_out[20]~I .output_power_up = "low";
defparam \SIGNALS_out[20]~I .output_register_mode = "none";
defparam \SIGNALS_out[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[21]~I (
	.datain(\control|Decoder6~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[21]));
// synopsys translate_off
defparam \SIGNALS_out[21]~I .input_async_reset = "none";
defparam \SIGNALS_out[21]~I .input_power_up = "low";
defparam \SIGNALS_out[21]~I .input_register_mode = "none";
defparam \SIGNALS_out[21]~I .input_sync_reset = "none";
defparam \SIGNALS_out[21]~I .oe_async_reset = "none";
defparam \SIGNALS_out[21]~I .oe_power_up = "low";
defparam \SIGNALS_out[21]~I .oe_register_mode = "none";
defparam \SIGNALS_out[21]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[21]~I .operation_mode = "output";
defparam \SIGNALS_out[21]~I .output_async_reset = "none";
defparam \SIGNALS_out[21]~I .output_power_up = "low";
defparam \SIGNALS_out[21]~I .output_register_mode = "none";
defparam \SIGNALS_out[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[22]~I (
	.datain(!\control|WideOr9~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[22]));
// synopsys translate_off
defparam \SIGNALS_out[22]~I .input_async_reset = "none";
defparam \SIGNALS_out[22]~I .input_power_up = "low";
defparam \SIGNALS_out[22]~I .input_register_mode = "none";
defparam \SIGNALS_out[22]~I .input_sync_reset = "none";
defparam \SIGNALS_out[22]~I .oe_async_reset = "none";
defparam \SIGNALS_out[22]~I .oe_power_up = "low";
defparam \SIGNALS_out[22]~I .oe_register_mode = "none";
defparam \SIGNALS_out[22]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[22]~I .operation_mode = "output";
defparam \SIGNALS_out[22]~I .output_async_reset = "none";
defparam \SIGNALS_out[22]~I .output_power_up = "low";
defparam \SIGNALS_out[22]~I .output_register_mode = "none";
defparam \SIGNALS_out[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[23]~I (
	.datain(\control|WideOr8~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[23]));
// synopsys translate_off
defparam \SIGNALS_out[23]~I .input_async_reset = "none";
defparam \SIGNALS_out[23]~I .input_power_up = "low";
defparam \SIGNALS_out[23]~I .input_register_mode = "none";
defparam \SIGNALS_out[23]~I .input_sync_reset = "none";
defparam \SIGNALS_out[23]~I .oe_async_reset = "none";
defparam \SIGNALS_out[23]~I .oe_power_up = "low";
defparam \SIGNALS_out[23]~I .oe_register_mode = "none";
defparam \SIGNALS_out[23]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[23]~I .operation_mode = "output";
defparam \SIGNALS_out[23]~I .output_async_reset = "none";
defparam \SIGNALS_out[23]~I .output_power_up = "low";
defparam \SIGNALS_out[23]~I .output_register_mode = "none";
defparam \SIGNALS_out[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[24]~I (
	.datain(\control|WideOr7~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[24]));
// synopsys translate_off
defparam \SIGNALS_out[24]~I .input_async_reset = "none";
defparam \SIGNALS_out[24]~I .input_power_up = "low";
defparam \SIGNALS_out[24]~I .input_register_mode = "none";
defparam \SIGNALS_out[24]~I .input_sync_reset = "none";
defparam \SIGNALS_out[24]~I .oe_async_reset = "none";
defparam \SIGNALS_out[24]~I .oe_power_up = "low";
defparam \SIGNALS_out[24]~I .oe_register_mode = "none";
defparam \SIGNALS_out[24]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[24]~I .operation_mode = "output";
defparam \SIGNALS_out[24]~I .output_async_reset = "none";
defparam \SIGNALS_out[24]~I .output_power_up = "low";
defparam \SIGNALS_out[24]~I .output_register_mode = "none";
defparam \SIGNALS_out[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[25]~I (
	.datain(\control|WideOr6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[25]));
// synopsys translate_off
defparam \SIGNALS_out[25]~I .input_async_reset = "none";
defparam \SIGNALS_out[25]~I .input_power_up = "low";
defparam \SIGNALS_out[25]~I .input_register_mode = "none";
defparam \SIGNALS_out[25]~I .input_sync_reset = "none";
defparam \SIGNALS_out[25]~I .oe_async_reset = "none";
defparam \SIGNALS_out[25]~I .oe_power_up = "low";
defparam \SIGNALS_out[25]~I .oe_register_mode = "none";
defparam \SIGNALS_out[25]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[25]~I .operation_mode = "output";
defparam \SIGNALS_out[25]~I .output_async_reset = "none";
defparam \SIGNALS_out[25]~I .output_power_up = "low";
defparam \SIGNALS_out[25]~I .output_register_mode = "none";
defparam \SIGNALS_out[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[26]~I (
	.datain(\control|WideOr5~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[26]));
// synopsys translate_off
defparam \SIGNALS_out[26]~I .input_async_reset = "none";
defparam \SIGNALS_out[26]~I .input_power_up = "low";
defparam \SIGNALS_out[26]~I .input_register_mode = "none";
defparam \SIGNALS_out[26]~I .input_sync_reset = "none";
defparam \SIGNALS_out[26]~I .oe_async_reset = "none";
defparam \SIGNALS_out[26]~I .oe_power_up = "low";
defparam \SIGNALS_out[26]~I .oe_register_mode = "none";
defparam \SIGNALS_out[26]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[26]~I .operation_mode = "output";
defparam \SIGNALS_out[26]~I .output_async_reset = "none";
defparam \SIGNALS_out[26]~I .output_power_up = "low";
defparam \SIGNALS_out[26]~I .output_register_mode = "none";
defparam \SIGNALS_out[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \SIGNALS_out[27]~I (
	.datain(\control|WideOr7~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNALS_out[27]));
// synopsys translate_off
defparam \SIGNALS_out[27]~I .input_async_reset = "none";
defparam \SIGNALS_out[27]~I .input_power_up = "low";
defparam \SIGNALS_out[27]~I .input_register_mode = "none";
defparam \SIGNALS_out[27]~I .input_sync_reset = "none";
defparam \SIGNALS_out[27]~I .oe_async_reset = "none";
defparam \SIGNALS_out[27]~I .oe_power_up = "low";
defparam \SIGNALS_out[27]~I .oe_register_mode = "none";
defparam \SIGNALS_out[27]~I .oe_sync_reset = "none";
defparam \SIGNALS_out[27]~I .operation_mode = "output";
defparam \SIGNALS_out[27]~I .output_async_reset = "none";
defparam \SIGNALS_out[27]~I .output_power_up = "low";
defparam \SIGNALS_out[27]~I .output_register_mode = "none";
defparam \SIGNALS_out[27]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
