
VisiTune.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ac8  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08008c84  08008c84  00009c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008cf4  08008cf4  0000a01c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008cf4  08008cf4  00009cf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008cfc  08008cfc  0000a01c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008cfc  08008cfc  00009cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008d00  08008d00  00009d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20040000  08008d04  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000303ac  2004001c  08008d20  0000a01c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200703c8  08008d20  0000a3c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a01c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c3bd  00000000  00000000  0000a04c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033f1  00000000  00000000  00026409  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001848  00000000  00000000  00029800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012ef  00000000  00000000  0002b048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d26e  00000000  00000000  0002c337  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b4f3  00000000  00000000  000595a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011cf9d  00000000  00000000  00074a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00191a35  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006850  00000000  00000000  00191a78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  001982c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2004001c 	.word	0x2004001c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08008c6c 	.word	0x08008c6c

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040020 	.word	0x20040020
 80001f8:	08008c6c 	.word	0x08008c6c

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b988 	b.w	8000524 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	468e      	mov	lr, r1
 8000234:	4604      	mov	r4, r0
 8000236:	4688      	mov	r8, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d962      	bls.n	8000308 <__udivmoddi4+0xdc>
 8000242:	fab2 f682 	clz	r6, r2
 8000246:	b14e      	cbz	r6, 800025c <__udivmoddi4+0x30>
 8000248:	f1c6 0320 	rsb	r3, r6, #32
 800024c:	fa01 f806 	lsl.w	r8, r1, r6
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	40b7      	lsls	r7, r6
 8000256:	ea43 0808 	orr.w	r8, r3, r8
 800025a:	40b4      	lsls	r4, r6
 800025c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000260:	fa1f fc87 	uxth.w	ip, r7
 8000264:	fbb8 f1fe 	udiv	r1, r8, lr
 8000268:	0c23      	lsrs	r3, r4, #16
 800026a:	fb0e 8811 	mls	r8, lr, r1, r8
 800026e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000272:	fb01 f20c 	mul.w	r2, r1, ip
 8000276:	429a      	cmp	r2, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x62>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000280:	f080 80ea 	bcs.w	8000458 <__udivmoddi4+0x22c>
 8000284:	429a      	cmp	r2, r3
 8000286:	f240 80e7 	bls.w	8000458 <__udivmoddi4+0x22c>
 800028a:	3902      	subs	r1, #2
 800028c:	443b      	add	r3, r7
 800028e:	1a9a      	subs	r2, r3, r2
 8000290:	b2a3      	uxth	r3, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800029e:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a2:	459c      	cmp	ip, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x8e>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002ac:	f080 80d6 	bcs.w	800045c <__udivmoddi4+0x230>
 80002b0:	459c      	cmp	ip, r3
 80002b2:	f240 80d3 	bls.w	800045c <__udivmoddi4+0x230>
 80002b6:	443b      	add	r3, r7
 80002b8:	3802      	subs	r0, #2
 80002ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002be:	eba3 030c 	sub.w	r3, r3, ip
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11d      	cbz	r5, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40f3      	lsrs	r3, r6
 80002c8:	2200      	movs	r2, #0
 80002ca:	e9c5 3200 	strd	r3, r2, [r5]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d905      	bls.n	80002e2 <__udivmoddi4+0xb6>
 80002d6:	b10d      	cbz	r5, 80002dc <__udivmoddi4+0xb0>
 80002d8:	e9c5 0100 	strd	r0, r1, [r5]
 80002dc:	2100      	movs	r1, #0
 80002de:	4608      	mov	r0, r1
 80002e0:	e7f5      	b.n	80002ce <__udivmoddi4+0xa2>
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d146      	bne.n	8000378 <__udivmoddi4+0x14c>
 80002ea:	4573      	cmp	r3, lr
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xc8>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 8105 	bhi.w	80004fe <__udivmoddi4+0x2d2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4690      	mov	r8, r2
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0e5      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000302:	e9c5 4800 	strd	r4, r8, [r5]
 8000306:	e7e2      	b.n	80002ce <__udivmoddi4+0xa2>
 8000308:	2a00      	cmp	r2, #0
 800030a:	f000 8090 	beq.w	800042e <__udivmoddi4+0x202>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	2e00      	cmp	r6, #0
 8000314:	f040 80a4 	bne.w	8000460 <__udivmoddi4+0x234>
 8000318:	1a8a      	subs	r2, r1, r2
 800031a:	0c03      	lsrs	r3, r0, #16
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	b280      	uxth	r0, r0
 8000322:	b2bc      	uxth	r4, r7
 8000324:	2101      	movs	r1, #1
 8000326:	fbb2 fcfe 	udiv	ip, r2, lr
 800032a:	fb0e 221c 	mls	r2, lr, ip, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb04 f20c 	mul.w	r2, r4, ip
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x11e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x11c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 80e0 	bhi.w	8000508 <__udivmoddi4+0x2dc>
 8000348:	46c4      	mov	ip, r8
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000350:	fb0e 3312 	mls	r3, lr, r2, r3
 8000354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000358:	fb02 f404 	mul.w	r4, r2, r4
 800035c:	429c      	cmp	r4, r3
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x144>
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x142>
 8000368:	429c      	cmp	r4, r3
 800036a:	f200 80ca 	bhi.w	8000502 <__udivmoddi4+0x2d6>
 800036e:	4602      	mov	r2, r0
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000376:	e7a5      	b.n	80002c4 <__udivmoddi4+0x98>
 8000378:	f1c1 0620 	rsb	r6, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 f706 	lsr.w	r7, r2, r6
 8000382:	431f      	orrs	r7, r3
 8000384:	fa0e f401 	lsl.w	r4, lr, r1
 8000388:	fa20 f306 	lsr.w	r3, r0, r6
 800038c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000390:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	fa1f fc87 	uxth.w	ip, r7
 800039e:	fbbe f0f9 	udiv	r0, lr, r9
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1a0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003be:	f080 809c 	bcs.w	80004fa <__udivmoddi4+0x2ce>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8099 	bls.w	80004fa <__udivmoddi4+0x2ce>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fa1f fe83 	uxth.w	lr, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1ce>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ee:	f080 8082 	bcs.w	80004f6 <__udivmoddi4+0x2ca>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d97f      	bls.n	80004f6 <__udivmoddi4+0x2ca>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	443c      	add	r4, r7
 80003fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003fe:	eba4 040c 	sub.w	r4, r4, ip
 8000402:	fba0 ec02 	umull	lr, ip, r0, r2
 8000406:	4564      	cmp	r4, ip
 8000408:	4673      	mov	r3, lr
 800040a:	46e1      	mov	r9, ip
 800040c:	d362      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 800040e:	d05f      	beq.n	80004d0 <__udivmoddi4+0x2a4>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x1fe>
 8000412:	ebb8 0203 	subs.w	r2, r8, r3
 8000416:	eb64 0409 	sbc.w	r4, r4, r9
 800041a:	fa04 f606 	lsl.w	r6, r4, r6
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431e      	orrs	r6, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c5 6400 	strd	r6, r4, [r5]
 800042a:	2100      	movs	r1, #0
 800042c:	e74f      	b.n	80002ce <__udivmoddi4+0xa2>
 800042e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000432:	0c01      	lsrs	r1, r0, #16
 8000434:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000438:	b280      	uxth	r0, r0
 800043a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800043e:	463b      	mov	r3, r7
 8000440:	4638      	mov	r0, r7
 8000442:	463c      	mov	r4, r7
 8000444:	46b8      	mov	r8, r7
 8000446:	46be      	mov	lr, r7
 8000448:	2620      	movs	r6, #32
 800044a:	fbb1 f1f7 	udiv	r1, r1, r7
 800044e:	eba2 0208 	sub.w	r2, r2, r8
 8000452:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000456:	e766      	b.n	8000326 <__udivmoddi4+0xfa>
 8000458:	4601      	mov	r1, r0
 800045a:	e718      	b.n	800028e <__udivmoddi4+0x62>
 800045c:	4610      	mov	r0, r2
 800045e:	e72c      	b.n	80002ba <__udivmoddi4+0x8e>
 8000460:	f1c6 0220 	rsb	r2, r6, #32
 8000464:	fa2e f302 	lsr.w	r3, lr, r2
 8000468:	40b7      	lsls	r7, r6
 800046a:	40b1      	lsls	r1, r6
 800046c:	fa20 f202 	lsr.w	r2, r0, r2
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	430a      	orrs	r2, r1
 8000476:	fbb3 f8fe 	udiv	r8, r3, lr
 800047a:	b2bc      	uxth	r4, r7
 800047c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000480:	0c11      	lsrs	r1, r2, #16
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb08 f904 	mul.w	r9, r8, r4
 800048a:	40b0      	lsls	r0, r6
 800048c:	4589      	cmp	r9, r1
 800048e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000492:	b280      	uxth	r0, r0
 8000494:	d93e      	bls.n	8000514 <__udivmoddi4+0x2e8>
 8000496:	1879      	adds	r1, r7, r1
 8000498:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x276>
 800049e:	4589      	cmp	r9, r1
 80004a0:	d81f      	bhi.n	80004e2 <__udivmoddi4+0x2b6>
 80004a2:	eba1 0109 	sub.w	r1, r1, r9
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b2:	b292      	uxth	r2, r2
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d229      	bcs.n	8000510 <__udivmoddi4+0x2e4>
 80004bc:	18ba      	adds	r2, r7, r2
 80004be:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004c2:	d2c4      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d2c2      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c8:	f1a9 0102 	sub.w	r1, r9, #2
 80004cc:	443a      	add	r2, r7
 80004ce:	e7be      	b.n	800044e <__udivmoddi4+0x222>
 80004d0:	45f0      	cmp	r8, lr
 80004d2:	d29d      	bcs.n	8000410 <__udivmoddi4+0x1e4>
 80004d4:	ebbe 0302 	subs.w	r3, lr, r2
 80004d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004dc:	3801      	subs	r0, #1
 80004de:	46e1      	mov	r9, ip
 80004e0:	e796      	b.n	8000410 <__udivmoddi4+0x1e4>
 80004e2:	eba7 0909 	sub.w	r9, r7, r9
 80004e6:	4449      	add	r1, r9
 80004e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f0:	fb09 f804 	mul.w	r8, r9, r4
 80004f4:	e7db      	b.n	80004ae <__udivmoddi4+0x282>
 80004f6:	4673      	mov	r3, lr
 80004f8:	e77f      	b.n	80003fa <__udivmoddi4+0x1ce>
 80004fa:	4650      	mov	r0, sl
 80004fc:	e766      	b.n	80003cc <__udivmoddi4+0x1a0>
 80004fe:	4608      	mov	r0, r1
 8000500:	e6fd      	b.n	80002fe <__udivmoddi4+0xd2>
 8000502:	443b      	add	r3, r7
 8000504:	3a02      	subs	r2, #2
 8000506:	e733      	b.n	8000370 <__udivmoddi4+0x144>
 8000508:	f1ac 0c02 	sub.w	ip, ip, #2
 800050c:	443b      	add	r3, r7
 800050e:	e71c      	b.n	800034a <__udivmoddi4+0x11e>
 8000510:	4649      	mov	r1, r9
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x222>
 8000514:	eba1 0109 	sub.w	r1, r1, r9
 8000518:	46c4      	mov	ip, r8
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7c4      	b.n	80004ae <__udivmoddi4+0x282>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b090      	sub	sp, #64	@ 0x40
 800052c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800052e:	f001 fd96 	bl	800205e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000532:	f000 f94f 	bl	80007d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000536:	f000 fc1b 	bl	8000d70 <MX_GPIO_Init>
  MX_DMA_Init();
 800053a:	f000 fbdf 	bl	8000cfc <MX_DMA_Init>
  MX_SPI1_Init();
 800053e:	f000 fab1 	bl	8000aa4 <MX_SPI1_Init>
  MX_TIM1_Init();
 8000542:	f000 faed 	bl	8000b20 <MX_TIM1_Init>
  MX_LPUART1_UART_Init();
 8000546:	f000 fa5f 	bl	8000a08 <MX_LPUART1_UART_Init>
  MX_DAC1_Init();
 800054a:	f000 fa29 	bl	80009a0 <MX_DAC1_Init>
  MX_TIM2_Init();
 800054e:	f000 fb39 	bl	8000bc4 <MX_TIM2_Init>
  MX_ADC1_Init();
 8000552:	f000 f98f 	bl	8000874 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000556:	f000 fb83 	bl	8000c60 <MX_TIM3_Init>
//  tft_init();
//  tft_fill_rect(0, 0, 480, 320, 0xAAAA);
  // HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET); // LED ON

  // Start the ADC reads for the potentiometers and sliders
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800055a:	217f      	movs	r1, #127	@ 0x7f
 800055c:	488d      	ldr	r0, [pc, #564]	@ (8000794 <main+0x26c>)
 800055e:	f003 f973 	bl	8003848 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, adc_buf, 4);
 8000562:	2204      	movs	r2, #4
 8000564:	498c      	ldr	r1, [pc, #560]	@ (8000798 <main+0x270>)
 8000566:	488b      	ldr	r0, [pc, #556]	@ (8000794 <main+0x26c>)
 8000568:	f002 f96c 	bl	8002844 <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start(&htim3); // Start the adc conversions
 800056c:	488b      	ldr	r0, [pc, #556]	@ (800079c <main+0x274>)
 800056e:	f006 fb67 	bl	8006c40 <HAL_TIM_Base_Start>

  // Receieve the header from UART
  uart_start_header_rx();
 8000572:	f000 fe27 	bl	80011c4 <uart_start_header_rx>

  /* Start TIM2 (48 kHz trigger) */
  HAL_TIM_Base_Start(&htim2);
 8000576:	488a      	ldr	r0, [pc, #552]	@ (80007a0 <main+0x278>)
 8000578:	f006 fb62 	bl	8006c40 <HAL_TIM_Base_Start>

  /* Init DAC circular buffer to mid-scale (silence) */
  for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 800057c:	2300      	movs	r3, #0
 800057e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000580:	e008      	b.n	8000594 <main+0x6c>
      dac_buf[i] = 2048; // mid-scale for 12-bit
 8000582:	4a88      	ldr	r2, [pc, #544]	@ (80007a4 <main+0x27c>)
 8000584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000586:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800058a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 800058e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000590:	3301      	adds	r3, #1
 8000592:	637b      	str	r3, [r7, #52]	@ 0x34
 8000594:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000596:	f64f 72f3 	movw	r2, #65523	@ 0xfff3
 800059a:	4293      	cmp	r3, r2
 800059c:	d9f1      	bls.n	8000582 <main+0x5a>
  }

  /* Start DAC in circular DMA mode over dac_buf */
  if (HAL_DAC_Start_DMA(&hdac1,
 800059e:	2300      	movs	r3, #0
 80005a0:	9300      	str	r3, [sp, #0]
 80005a2:	f64f 73f4 	movw	r3, #65524	@ 0xfff4
 80005a6:	4a7f      	ldr	r2, [pc, #508]	@ (80007a4 <main+0x27c>)
 80005a8:	2100      	movs	r1, #0
 80005aa:	487f      	ldr	r0, [pc, #508]	@ (80007a8 <main+0x280>)
 80005ac:	f003 fb12 	bl	8003bd4 <HAL_DAC_Start_DMA>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d001      	beq.n	80005ba <main+0x92>
                        DAC_CHANNEL_1,
                        (uint32_t *)dac_buf,
                        DAC_BUF_SAMPLES,
                        DAC_ALIGN_12B_R) != HAL_OK) {
      Error_Handler();
 80005b6:	f000 ff5d 	bl	8001474 <Error_Handler>


  while (1)
  {
	  // 1) Handle image packets
	  if (image_pkt_ready) {
 80005ba:	4b7c      	ldr	r3, [pc, #496]	@ (80007ac <main+0x284>)
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d04a      	beq.n	800065a <main+0x132>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005c4:	b672      	cpsid	i
}
 80005c6:	bf00      	nop
	      __disable_irq();
	      uint16_t payload_len = image_pkt_len;   // bytes of image payload
 80005c8:	4b79      	ldr	r3, [pc, #484]	@ (80007b0 <main+0x288>)
 80005ca:	881b      	ldrh	r3, [r3, #0]
 80005cc:	853b      	strh	r3, [r7, #40]	@ 0x28
	      image_pkt_ready = 0;
 80005ce:	4b77      	ldr	r3, [pc, #476]	@ (80007ac <main+0x284>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80005d4:	b662      	cpsie	i
}
 80005d6:	bf00      	nop
	      __enable_irq();

	      if (payload_len  <= sizeof(image_pkt_buf)) {
 80005d8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80005da:	f64f 72f6 	movw	r2, #65526	@ 0xfff6
 80005de:	4293      	cmp	r3, r2
 80005e0:	d832      	bhi.n	8000648 <main+0x120>

	          uint16_t recv_crc =
	              ((uint16_t)image_pkt_buf[payload_len] << 8) |
 80005e2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80005e4:	4a73      	ldr	r2, [pc, #460]	@ (80007b4 <main+0x28c>)
 80005e6:	5cd3      	ldrb	r3, [r2, r3]
 80005e8:	b21b      	sxth	r3, r3
 80005ea:	021b      	lsls	r3, r3, #8
 80005ec:	b21a      	sxth	r2, r3
	               (uint16_t)image_pkt_buf[payload_len + 1];
 80005ee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80005f0:	3301      	adds	r3, #1
 80005f2:	4970      	ldr	r1, [pc, #448]	@ (80007b4 <main+0x28c>)
 80005f4:	5ccb      	ldrb	r3, [r1, r3]
 80005f6:	b21b      	sxth	r3, r3
	              ((uint16_t)image_pkt_buf[payload_len] << 8) |
 80005f8:	4313      	orrs	r3, r2
 80005fa:	b21b      	sxth	r3, r3
	          uint16_t recv_crc =
 80005fc:	84fb      	strh	r3, [r7, #38]	@ 0x26

	          uint16_t calc_crc = crc16_ccitt(&g_uart_rx.prefix_buf[2], image_pkt_buf, payload_len);
 80005fe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000600:	461a      	mov	r2, r3
 8000602:	496c      	ldr	r1, [pc, #432]	@ (80007b4 <main+0x28c>)
 8000604:	486c      	ldr	r0, [pc, #432]	@ (80007b8 <main+0x290>)
 8000606:	f000 ff3b 	bl	8001480 <crc16_ccitt>
 800060a:	4603      	mov	r3, r0
 800060c:	84bb      	strh	r3, [r7, #36]	@ 0x24

	          if (calc_crc != recv_crc) {
 800060e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000610:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000612:	429a      	cmp	r2, r3
 8000614:	d009      	beq.n	800062a <main+0x102>
	              uint8_t nack = UART_ACK_ERR;
 8000616:	2345      	movs	r3, #69	@ 0x45
 8000618:	72fb      	strb	r3, [r7, #11]
	              HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 800061a:	f107 010b 	add.w	r1, r7, #11
 800061e:	230a      	movs	r3, #10
 8000620:	2201      	movs	r2, #1
 8000622:	4866      	ldr	r0, [pc, #408]	@ (80007bc <main+0x294>)
 8000624:	f006 fe56 	bl	80072d4 <HAL_UART_Transmit>
 8000628:	e017      	b.n	800065a <main+0x132>
	          } else {
	              // Example: full-frame 480x320 RGB565
	        	  parse_and_apply_image_packet(image_pkt_buf, payload_len);
 800062a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800062c:	4619      	mov	r1, r3
 800062e:	4861      	ldr	r0, [pc, #388]	@ (80007b4 <main+0x28c>)
 8000630:	f000 ff91 	bl	8001556 <parse_and_apply_image_packet>
	              // else: decode according to your actual format.

	              uint8_t ack = UART_ACK_OK;
 8000634:	2353      	movs	r3, #83	@ 0x53
 8000636:	72bb      	strb	r3, [r7, #10]
	              HAL_UART_Transmit(&hlpuart1, &ack, 1, 10);
 8000638:	f107 010a 	add.w	r1, r7, #10
 800063c:	230a      	movs	r3, #10
 800063e:	2201      	movs	r2, #1
 8000640:	485e      	ldr	r0, [pc, #376]	@ (80007bc <main+0x294>)
 8000642:	f006 fe47 	bl	80072d4 <HAL_UART_Transmit>
 8000646:	e008      	b.n	800065a <main+0x132>
	          }
	      } else {
	          uint8_t nack = UART_ACK_ERR;
 8000648:	2345      	movs	r3, #69	@ 0x45
 800064a:	727b      	strb	r3, [r7, #9]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 800064c:	f107 0109 	add.w	r1, r7, #9
 8000650:	230a      	movs	r3, #10
 8000652:	2201      	movs	r2, #1
 8000654:	4859      	ldr	r0, [pc, #356]	@ (80007bc <main+0x294>)
 8000656:	f006 fe3d 	bl	80072d4 <HAL_UART_Transmit>
	  }


		  // 2) Handle audio packets (fill halves of dac_buf, DAC runs continuously)
      // 2) Handle audio packets (convert in-place in dac_buf, DAC runs continuously)
	  if (audio_pkt_ready) {
 800065a:	4b59      	ldr	r3, [pc, #356]	@ (80007c0 <main+0x298>)
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	b2db      	uxtb	r3, r3
 8000660:	2b00      	cmp	r3, #0
 8000662:	d0aa      	beq.n	80005ba <main+0x92>
  __ASM volatile ("cpsid i" : : : "memory");
 8000664:	b672      	cpsid	i
}
 8000666:	bf00      	nop
	      __disable_irq();
	      uint8_t  idx         = audio_write_idx;  // 0 or 1
 8000668:	4b56      	ldr	r3, [pc, #344]	@ (80007c4 <main+0x29c>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	      uint16_t payload_len = audio_pkt_len;    // bytes of audio payload
 8000670:	4b55      	ldr	r3, [pc, #340]	@ (80007c8 <main+0x2a0>)
 8000672:	881b      	ldrh	r3, [r3, #0]
 8000674:	843b      	strh	r3, [r7, #32]
	      audio_pkt_ready = 0;
 8000676:	4b52      	ldr	r3, [pc, #328]	@ (80007c0 <main+0x298>)
 8000678:	2200      	movs	r2, #0
 800067a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800067c:	b662      	cpsie	i
}
 800067e:	bf00      	nop
	      __enable_irq();

	      // Sanity-check payload length vs half-buffer size
	      if (payload_len > AUD_MAX_PAYLOAD_BYTES) {
 8000680:	8c3b      	ldrh	r3, [r7, #32]
 8000682:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 8000686:	4293      	cmp	r3, r2
 8000688:	d908      	bls.n	800069c <main+0x174>
	          uint8_t nack = UART_ACK_ERR;
 800068a:	2345      	movs	r3, #69	@ 0x45
 800068c:	71fb      	strb	r3, [r7, #7]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 800068e:	1df9      	adds	r1, r7, #7
 8000690:	230a      	movs	r3, #10
 8000692:	2201      	movs	r2, #1
 8000694:	4849      	ldr	r0, [pc, #292]	@ (80007bc <main+0x294>)
 8000696:	f006 fe1d 	bl	80072d4 <HAL_UART_Transmit>
	          continue;
 800069a:	e07a      	b.n	8000792 <main+0x26a>
	      }

	      // CRC from separate buffer (big-endian: [hi][lo])
	      uint16_t recv_crc =
	          ((uint16_t)audio_crc_buf[0] << 8) |
 800069c:	4b4b      	ldr	r3, [pc, #300]	@ (80007cc <main+0x2a4>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	b21b      	sxth	r3, r3
 80006a2:	021b      	lsls	r3, r3, #8
 80006a4:	b21a      	sxth	r2, r3
	           (uint16_t)audio_crc_buf[1];
 80006a6:	4b49      	ldr	r3, [pc, #292]	@ (80007cc <main+0x2a4>)
 80006a8:	785b      	ldrb	r3, [r3, #1]
 80006aa:	b21b      	sxth	r3, r3
	          ((uint16_t)audio_crc_buf[0] << 8) |
 80006ac:	4313      	orrs	r3, r2
 80006ae:	b21b      	sxth	r3, r3
	      uint16_t recv_crc =
 80006b0:	83fb      	strh	r3, [r7, #30]

	      // Payload lives in selected half of dac_buf
	      uint8_t *payload_bytes = (uint8_t *)(
 80006b2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d101      	bne.n	80006be <main+0x196>
 80006ba:	4b3a      	ldr	r3, [pc, #232]	@ (80007a4 <main+0x27c>)
 80006bc:	e000      	b.n	80006c0 <main+0x198>
 80006be:	4b44      	ldr	r3, [pc, #272]	@ (80007d0 <main+0x2a8>)
 80006c0:	61bb      	str	r3, [r7, #24]
	          (idx == 0)
	          ? &dac_buf[0]
	          : &dac_buf[DAC_HALF_SAMPLES]
	      );

	      uint16_t calc_crc = crc16_ccitt(&g_uart_rx.prefix_buf[2],
 80006c2:	8c3b      	ldrh	r3, [r7, #32]
 80006c4:	461a      	mov	r2, r3
 80006c6:	69b9      	ldr	r1, [r7, #24]
 80006c8:	483b      	ldr	r0, [pc, #236]	@ (80007b8 <main+0x290>)
 80006ca:	f000 fed9 	bl	8001480 <crc16_ccitt>
 80006ce:	4603      	mov	r3, r0
 80006d0:	82fb      	strh	r3, [r7, #22]
	                                      payload_bytes,
	                                      payload_len);

	      if (calc_crc != recv_crc) {
 80006d2:	8afa      	ldrh	r2, [r7, #22]
 80006d4:	8bfb      	ldrh	r3, [r7, #30]
 80006d6:	429a      	cmp	r2, r3
 80006d8:	d008      	beq.n	80006ec <main+0x1c4>
	          uint8_t nack = UART_ACK_ERR;
 80006da:	2345      	movs	r3, #69	@ 0x45
 80006dc:	71bb      	strb	r3, [r7, #6]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 80006de:	1db9      	adds	r1, r7, #6
 80006e0:	230a      	movs	r3, #10
 80006e2:	2201      	movs	r2, #1
 80006e4:	4835      	ldr	r0, [pc, #212]	@ (80007bc <main+0x294>)
 80006e6:	f006 fdf5 	bl	80072d4 <HAL_UART_Transmit>
	          continue;
 80006ea:	e052      	b.n	8000792 <main+0x26a>
	      }

	      // Good packet. Convert in-place in chosen half of dac_buf.
	      uint16_t num_samples = payload_len / 2;  // 2 bytes/sample
 80006ec:	8c3b      	ldrh	r3, [r7, #32]
 80006ee:	085b      	lsrs	r3, r3, #1
 80006f0:	867b      	strh	r3, [r7, #50]	@ 0x32
	      if (num_samples > DAC_HALF_SAMPLES) {
 80006f2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80006f4:	f647 72fa 	movw	r2, #32762	@ 0x7ffa
 80006f8:	4293      	cmp	r3, r2
 80006fa:	d902      	bls.n	8000702 <main+0x1da>
	          num_samples = DAC_HALF_SAMPLES;
 80006fc:	f647 73fa 	movw	r3, #32762	@ 0x7ffa
 8000700:	867b      	strh	r3, [r7, #50]	@ 0x32
	      }

	      int16_t  *src = (int16_t *)payload_bytes;        // signed PCM
 8000702:	69bb      	ldr	r3, [r7, #24]
 8000704:	613b      	str	r3, [r7, #16]
	      uint16_t *dst = (uint16_t *)payload_bytes;       // same locations for DAC
 8000706:	69bb      	ldr	r3, [r7, #24]
 8000708:	60fb      	str	r3, [r7, #12]

	      for (uint16_t i = 0; i < num_samples; ++i) {
 800070a:	2300      	movs	r3, #0
 800070c:	863b      	strh	r3, [r7, #48]	@ 0x30
 800070e:	e021      	b.n	8000754 <main+0x22c>
	          int32_t s = src[i];      // -32768..32767
 8000710:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000712:	005b      	lsls	r3, r3, #1
 8000714:	693a      	ldr	r2, [r7, #16]
 8000716:	4413      	add	r3, r2
 8000718:	f9b3 3000 	ldrsh.w	r3, [r3]
 800071c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	          s += 32768;              // 0..65535
 800071e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000720:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8000724:	62fb      	str	r3, [r7, #44]	@ 0x2c
	          if (s < 0)      s = 0;
 8000726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000728:	2b00      	cmp	r3, #0
 800072a:	da01      	bge.n	8000730 <main+0x208>
 800072c:	2300      	movs	r3, #0
 800072e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	          if (s > 65535)  s = 65535;
 8000730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000732:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000736:	db02      	blt.n	800073e <main+0x216>
 8000738:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800073c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	          dst[i] = (uint16_t)(s >> 4);   // 12-bit right aligned
 800073e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000740:	1119      	asrs	r1, r3, #4
 8000742:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000744:	005b      	lsls	r3, r3, #1
 8000746:	68fa      	ldr	r2, [r7, #12]
 8000748:	4413      	add	r3, r2
 800074a:	b28a      	uxth	r2, r1
 800074c:	801a      	strh	r2, [r3, #0]
	      for (uint16_t i = 0; i < num_samples; ++i) {
 800074e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000750:	3301      	adds	r3, #1
 8000752:	863b      	strh	r3, [r7, #48]	@ 0x30
 8000754:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8000756:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000758:	429a      	cmp	r2, r3
 800075a:	d3d9      	bcc.n	8000710 <main+0x1e8>
	      }

	      // Pad rest of half with mid-scale if packet smaller than half
	      for (uint16_t i = num_samples; i < DAC_HALF_SAMPLES; ++i) {
 800075c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800075e:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8000760:	e009      	b.n	8000776 <main+0x24e>
	          dst[i] = 2048;
 8000762:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8000764:	005b      	lsls	r3, r3, #1
 8000766:	68fa      	ldr	r2, [r7, #12]
 8000768:	4413      	add	r3, r2
 800076a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800076e:	801a      	strh	r2, [r3, #0]
	      for (uint16_t i = num_samples; i < DAC_HALF_SAMPLES; ++i) {
 8000770:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8000772:	3301      	adds	r3, #1
 8000774:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8000776:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8000778:	f647 72f9 	movw	r2, #32761	@ 0x7ff9
 800077c:	4293      	cmp	r3, r2
 800077e:	d9f0      	bls.n	8000762 <main+0x23a>
	      }

	      // Tell PC this packet was accepted and written into that half
	      uint8_t ack = UART_ACK_OK;
 8000780:	2353      	movs	r3, #83	@ 0x53
 8000782:	723b      	strb	r3, [r7, #8]
	      HAL_UART_Transmit(&hlpuart1, &ack, 1, 10);
 8000784:	f107 0108 	add.w	r1, r7, #8
 8000788:	230a      	movs	r3, #10
 800078a:	2201      	movs	r2, #1
 800078c:	480b      	ldr	r0, [pc, #44]	@ (80007bc <main+0x294>)
 800078e:	f006 fda1 	bl	80072d4 <HAL_UART_Transmit>
	  if (image_pkt_ready) {
 8000792:	e712      	b.n	80005ba <main+0x92>
 8000794:	20040038 	.word	0x20040038
 8000798:	200403b0 	.word	0x200403b0
 800079c:	20040364 	.word	0x20040364
 80007a0:	20040318 	.word	0x20040318
 80007a4:	200403d4 	.word	0x200403d4
 80007a8:	20040100 	.word	0x20040100
 80007ac:	200703b6 	.word	0x200703b6
 80007b0:	200703b8 	.word	0x200703b8
 80007b4:	200603bc 	.word	0x200603bc
 80007b8:	200403bf 	.word	0x200403bf
 80007bc:	20040174 	.word	0x20040174
 80007c0:	200703ba 	.word	0x200703ba
 80007c4:	200703bb 	.word	0x200703bb
 80007c8:	200703bc 	.word	0x200703bc
 80007cc:	200703b4 	.word	0x200703b4
 80007d0:	200503c8 	.word	0x200503c8

080007d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b096      	sub	sp, #88	@ 0x58
 80007d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007da:	f107 0314 	add.w	r3, r7, #20
 80007de:	2244      	movs	r2, #68	@ 0x44
 80007e0:	2100      	movs	r1, #0
 80007e2:	4618      	mov	r0, r3
 80007e4:	f008 fa16 	bl	8008c14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007e8:	463b      	mov	r3, r7
 80007ea:	2200      	movs	r2, #0
 80007ec:	601a      	str	r2, [r3, #0]
 80007ee:	605a      	str	r2, [r3, #4]
 80007f0:	609a      	str	r2, [r3, #8]
 80007f2:	60da      	str	r2, [r3, #12]
 80007f4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80007f6:	2000      	movs	r0, #0
 80007f8:	f004 f9a8 	bl	8004b4c <HAL_PWREx_ControlVoltageScaling>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000802:	f000 fe37 	bl	8001474 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000806:	2302      	movs	r3, #2
 8000808:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800080a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800080e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000810:	2340      	movs	r3, #64	@ 0x40
 8000812:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000814:	2302      	movs	r3, #2
 8000816:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000818:	2302      	movs	r3, #2
 800081a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800081c:	2301      	movs	r3, #1
 800081e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 15;
 8000820:	230f      	movs	r3, #15
 8000822:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000824:	2302      	movs	r3, #2
 8000826:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000828:	2302      	movs	r3, #2
 800082a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800082c:	2302      	movs	r3, #2
 800082e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000830:	f107 0314 	add.w	r3, r7, #20
 8000834:	4618      	mov	r0, r3
 8000836:	f004 fa3d 	bl	8004cb4 <HAL_RCC_OscConfig>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000840:	f000 fe18 	bl	8001474 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000844:	230f      	movs	r3, #15
 8000846:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000848:	2303      	movs	r3, #3
 800084a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800084c:	2300      	movs	r3, #0
 800084e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000850:	2300      	movs	r3, #0
 8000852:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000854:	2300      	movs	r3, #0
 8000856:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000858:	463b      	mov	r3, r7
 800085a:	2105      	movs	r1, #5
 800085c:	4618      	mov	r0, r3
 800085e:	f004 fe43 	bl	80054e8 <HAL_RCC_ClockConfig>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000868:	f000 fe04 	bl	8001474 <Error_Handler>
  }
}
 800086c:	bf00      	nop
 800086e:	3758      	adds	r7, #88	@ 0x58
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}

08000874 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b086      	sub	sp, #24
 8000878:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800087a:	463b      	mov	r3, r7
 800087c:	2200      	movs	r2, #0
 800087e:	601a      	str	r2, [r3, #0]
 8000880:	605a      	str	r2, [r3, #4]
 8000882:	609a      	str	r2, [r3, #8]
 8000884:	60da      	str	r2, [r3, #12]
 8000886:	611a      	str	r2, [r3, #16]
 8000888:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800088a:	4b3f      	ldr	r3, [pc, #252]	@ (8000988 <MX_ADC1_Init+0x114>)
 800088c:	4a3f      	ldr	r2, [pc, #252]	@ (800098c <MX_ADC1_Init+0x118>)
 800088e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000890:	4b3d      	ldr	r3, [pc, #244]	@ (8000988 <MX_ADC1_Init+0x114>)
 8000892:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000896:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000898:	4b3b      	ldr	r3, [pc, #236]	@ (8000988 <MX_ADC1_Init+0x114>)
 800089a:	2200      	movs	r2, #0
 800089c:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800089e:	4b3a      	ldr	r3, [pc, #232]	@ (8000988 <MX_ADC1_Init+0x114>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80008a4:	4b38      	ldr	r3, [pc, #224]	@ (8000988 <MX_ADC1_Init+0x114>)
 80008a6:	2201      	movs	r2, #1
 80008a8:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008aa:	4b37      	ldr	r3, [pc, #220]	@ (8000988 <MX_ADC1_Init+0x114>)
 80008ac:	2204      	movs	r2, #4
 80008ae:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80008b0:	4b35      	ldr	r3, [pc, #212]	@ (8000988 <MX_ADC1_Init+0x114>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80008b6:	4b34      	ldr	r3, [pc, #208]	@ (8000988 <MX_ADC1_Init+0x114>)
 80008b8:	2201      	movs	r2, #1
 80008ba:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 4;
 80008bc:	4b32      	ldr	r3, [pc, #200]	@ (8000988 <MX_ADC1_Init+0x114>)
 80008be:	2204      	movs	r2, #4
 80008c0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008c2:	4b31      	ldr	r3, [pc, #196]	@ (8000988 <MX_ADC1_Init+0x114>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 80008ca:	4b2f      	ldr	r3, [pc, #188]	@ (8000988 <MX_ADC1_Init+0x114>)
 80008cc:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 80008d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80008d2:	4b2d      	ldr	r3, [pc, #180]	@ (8000988 <MX_ADC1_Init+0x114>)
 80008d4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80008d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80008da:	4b2b      	ldr	r3, [pc, #172]	@ (8000988 <MX_ADC1_Init+0x114>)
 80008dc:	2201      	movs	r2, #1
 80008de:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80008e2:	4b29      	ldr	r3, [pc, #164]	@ (8000988 <MX_ADC1_Init+0x114>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80008e8:	4b27      	ldr	r3, [pc, #156]	@ (8000988 <MX_ADC1_Init+0x114>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008f0:	4825      	ldr	r0, [pc, #148]	@ (8000988 <MX_ADC1_Init+0x114>)
 80008f2:	f001 fe61 	bl	80025b8 <HAL_ADC_Init>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80008fc:	f000 fdba 	bl	8001474 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000900:	4b23      	ldr	r3, [pc, #140]	@ (8000990 <MX_ADC1_Init+0x11c>)
 8000902:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000904:	2306      	movs	r3, #6
 8000906:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8000908:	2304      	movs	r3, #4
 800090a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800090c:	237f      	movs	r3, #127	@ 0x7f
 800090e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000910:	2304      	movs	r3, #4
 8000912:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000914:	2300      	movs	r3, #0
 8000916:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000918:	463b      	mov	r3, r7
 800091a:	4619      	mov	r1, r3
 800091c:	481a      	ldr	r0, [pc, #104]	@ (8000988 <MX_ADC1_Init+0x114>)
 800091e:	f002 f9f1 	bl	8002d04 <HAL_ADC_ConfigChannel>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 8000928:	f000 fda4 	bl	8001474 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800092c:	4b19      	ldr	r3, [pc, #100]	@ (8000994 <MX_ADC1_Init+0x120>)
 800092e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000930:	230c      	movs	r3, #12
 8000932:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000934:	463b      	mov	r3, r7
 8000936:	4619      	mov	r1, r3
 8000938:	4813      	ldr	r0, [pc, #76]	@ (8000988 <MX_ADC1_Init+0x114>)
 800093a:	f002 f9e3 	bl	8002d04 <HAL_ADC_ConfigChannel>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 8000944:	f000 fd96 	bl	8001474 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000948:	4b13      	ldr	r3, [pc, #76]	@ (8000998 <MX_ADC1_Init+0x124>)
 800094a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800094c:	2312      	movs	r3, #18
 800094e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000950:	463b      	mov	r3, r7
 8000952:	4619      	mov	r1, r3
 8000954:	480c      	ldr	r0, [pc, #48]	@ (8000988 <MX_ADC1_Init+0x114>)
 8000956:	f002 f9d5 	bl	8002d04 <HAL_ADC_ConfigChannel>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8000960:	f000 fd88 	bl	8001474 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000964:	4b0d      	ldr	r3, [pc, #52]	@ (800099c <MX_ADC1_Init+0x128>)
 8000966:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000968:	2318      	movs	r3, #24
 800096a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800096c:	463b      	mov	r3, r7
 800096e:	4619      	mov	r1, r3
 8000970:	4805      	ldr	r0, [pc, #20]	@ (8000988 <MX_ADC1_Init+0x114>)
 8000972:	f002 f9c7 	bl	8002d04 <HAL_ADC_ConfigChannel>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 800097c:	f000 fd7a 	bl	8001474 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000980:	bf00      	nop
 8000982:	3718      	adds	r7, #24
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	20040038 	.word	0x20040038
 800098c:	50040000 	.word	0x50040000
 8000990:	14f00020 	.word	0x14f00020
 8000994:	19200040 	.word	0x19200040
 8000998:	1d500080 	.word	0x1d500080
 800099c:	21800100 	.word	0x21800100

080009a0 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b08a      	sub	sp, #40	@ 0x28
 80009a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80009a6:	463b      	mov	r3, r7
 80009a8:	2228      	movs	r2, #40	@ 0x28
 80009aa:	2100      	movs	r1, #0
 80009ac:	4618      	mov	r0, r3
 80009ae:	f008 f931 	bl	8008c14 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80009b2:	4b13      	ldr	r3, [pc, #76]	@ (8000a00 <MX_DAC1_Init+0x60>)
 80009b4:	4a13      	ldr	r2, [pc, #76]	@ (8000a04 <MX_DAC1_Init+0x64>)
 80009b6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80009b8:	4811      	ldr	r0, [pc, #68]	@ (8000a00 <MX_DAC1_Init+0x60>)
 80009ba:	f003 f8e8 	bl	8003b8e <HAL_DAC_Init>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80009c4:	f000 fd56 	bl	8001474 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80009c8:	2300      	movs	r3, #0
 80009ca:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80009cc:	230a      	movs	r3, #10
 80009ce:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80009d0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80009d4:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80009d6:	2300      	movs	r3, #0
 80009d8:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80009da:	2300      	movs	r3, #0
 80009dc:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80009de:	2300      	movs	r3, #0
 80009e0:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80009e2:	463b      	mov	r3, r7
 80009e4:	2200      	movs	r2, #0
 80009e6:	4619      	mov	r1, r3
 80009e8:	4805      	ldr	r0, [pc, #20]	@ (8000a00 <MX_DAC1_Init+0x60>)
 80009ea:	f003 f9c9 	bl	8003d80 <HAL_DAC_ConfigChannel>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 80009f4:	f000 fd3e 	bl	8001474 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80009f8:	bf00      	nop
 80009fa:	3728      	adds	r7, #40	@ 0x28
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	20040100 	.word	0x20040100
 8000a04:	40007400 	.word	0x40007400

08000a08 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000a0c:	4b22      	ldr	r3, [pc, #136]	@ (8000a98 <MX_LPUART1_UART_Init+0x90>)
 8000a0e:	4a23      	ldr	r2, [pc, #140]	@ (8000a9c <MX_LPUART1_UART_Init+0x94>)
 8000a10:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 2000000;
 8000a12:	4b21      	ldr	r3, [pc, #132]	@ (8000a98 <MX_LPUART1_UART_Init+0x90>)
 8000a14:	4a22      	ldr	r2, [pc, #136]	@ (8000aa0 <MX_LPUART1_UART_Init+0x98>)
 8000a16:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a18:	4b1f      	ldr	r3, [pc, #124]	@ (8000a98 <MX_LPUART1_UART_Init+0x90>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000a1e:	4b1e      	ldr	r3, [pc, #120]	@ (8000a98 <MX_LPUART1_UART_Init+0x90>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000a24:	4b1c      	ldr	r3, [pc, #112]	@ (8000a98 <MX_LPUART1_UART_Init+0x90>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000a2a:	4b1b      	ldr	r3, [pc, #108]	@ (8000a98 <MX_LPUART1_UART_Init+0x90>)
 8000a2c:	220c      	movs	r2, #12
 8000a2e:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a30:	4b19      	ldr	r3, [pc, #100]	@ (8000a98 <MX_LPUART1_UART_Init+0x90>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a36:	4b18      	ldr	r3, [pc, #96]	@ (8000a98 <MX_LPUART1_UART_Init+0x90>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a3c:	4b16      	ldr	r3, [pc, #88]	@ (8000a98 <MX_LPUART1_UART_Init+0x90>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a42:	4b15      	ldr	r3, [pc, #84]	@ (8000a98 <MX_LPUART1_UART_Init+0x90>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000a48:	4b13      	ldr	r3, [pc, #76]	@ (8000a98 <MX_LPUART1_UART_Init+0x90>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000a4e:	4812      	ldr	r0, [pc, #72]	@ (8000a98 <MX_LPUART1_UART_Init+0x90>)
 8000a50:	f006 fbf0 	bl	8007234 <HAL_UART_Init>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <MX_LPUART1_UART_Init+0x56>
  {
    Error_Handler();
 8000a5a:	f000 fd0b 	bl	8001474 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a5e:	2100      	movs	r1, #0
 8000a60:	480d      	ldr	r0, [pc, #52]	@ (8000a98 <MX_LPUART1_UART_Init+0x90>)
 8000a62:	f008 f80d 	bl	8008a80 <HAL_UARTEx_SetTxFifoThreshold>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <MX_LPUART1_UART_Init+0x68>
  {
    Error_Handler();
 8000a6c:	f000 fd02 	bl	8001474 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a70:	2100      	movs	r1, #0
 8000a72:	4809      	ldr	r0, [pc, #36]	@ (8000a98 <MX_LPUART1_UART_Init+0x90>)
 8000a74:	f008 f842 	bl	8008afc <HAL_UARTEx_SetRxFifoThreshold>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <MX_LPUART1_UART_Init+0x7a>
  {
    Error_Handler();
 8000a7e:	f000 fcf9 	bl	8001474 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000a82:	4805      	ldr	r0, [pc, #20]	@ (8000a98 <MX_LPUART1_UART_Init+0x90>)
 8000a84:	f007 ffc3 	bl	8008a0e <HAL_UARTEx_DisableFifoMode>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <MX_LPUART1_UART_Init+0x8a>
  {
    Error_Handler();
 8000a8e:	f000 fcf1 	bl	8001474 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000a92:	bf00      	nop
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	20040174 	.word	0x20040174
 8000a9c:	40008000 	.word	0x40008000
 8000aa0:	001e8480 	.word	0x001e8480

08000aa4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000aa8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b18 <MX_SPI1_Init+0x74>)
 8000aaa:	4a1c      	ldr	r2, [pc, #112]	@ (8000b1c <MX_SPI1_Init+0x78>)
 8000aac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000aae:	4b1a      	ldr	r3, [pc, #104]	@ (8000b18 <MX_SPI1_Init+0x74>)
 8000ab0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ab4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ab6:	4b18      	ldr	r3, [pc, #96]	@ (8000b18 <MX_SPI1_Init+0x74>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000abc:	4b16      	ldr	r3, [pc, #88]	@ (8000b18 <MX_SPI1_Init+0x74>)
 8000abe:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000ac2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ac4:	4b14      	ldr	r3, [pc, #80]	@ (8000b18 <MX_SPI1_Init+0x74>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000aca:	4b13      	ldr	r3, [pc, #76]	@ (8000b18 <MX_SPI1_Init+0x74>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ad0:	4b11      	ldr	r3, [pc, #68]	@ (8000b18 <MX_SPI1_Init+0x74>)
 8000ad2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ad6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8000b18 <MX_SPI1_Init+0x74>)
 8000ada:	2220      	movs	r2, #32
 8000adc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ade:	4b0e      	ldr	r3, [pc, #56]	@ (8000b18 <MX_SPI1_Init+0x74>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8000b18 <MX_SPI1_Init+0x74>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000aea:	4b0b      	ldr	r3, [pc, #44]	@ (8000b18 <MX_SPI1_Init+0x74>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000af0:	4b09      	ldr	r3, [pc, #36]	@ (8000b18 <MX_SPI1_Init+0x74>)
 8000af2:	2207      	movs	r2, #7
 8000af4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000af6:	4b08      	ldr	r3, [pc, #32]	@ (8000b18 <MX_SPI1_Init+0x74>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000afc:	4b06      	ldr	r3, [pc, #24]	@ (8000b18 <MX_SPI1_Init+0x74>)
 8000afe:	2208      	movs	r2, #8
 8000b00:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b02:	4805      	ldr	r0, [pc, #20]	@ (8000b18 <MX_SPI1_Init+0x74>)
 8000b04:	f005 fcc6 	bl	8006494 <HAL_SPI_Init>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000b0e:	f000 fcb1 	bl	8001474 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b12:	bf00      	nop
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	20040268 	.word	0x20040268
 8000b1c:	40013000 	.word	0x40013000

08000b20 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b088      	sub	sp, #32
 8000b24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b26:	f107 0310 	add.w	r3, r7, #16
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	601a      	str	r2, [r3, #0]
 8000b2e:	605a      	str	r2, [r3, #4]
 8000b30:	609a      	str	r2, [r3, #8]
 8000b32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b34:	1d3b      	adds	r3, r7, #4
 8000b36:	2200      	movs	r2, #0
 8000b38:	601a      	str	r2, [r3, #0]
 8000b3a:	605a      	str	r2, [r3, #4]
 8000b3c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000b3e:	4b1f      	ldr	r3, [pc, #124]	@ (8000bbc <MX_TIM1_Init+0x9c>)
 8000b40:	4a1f      	ldr	r2, [pc, #124]	@ (8000bc0 <MX_TIM1_Init+0xa0>)
 8000b42:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 119;
 8000b44:	4b1d      	ldr	r3, [pc, #116]	@ (8000bbc <MX_TIM1_Init+0x9c>)
 8000b46:	2277      	movs	r2, #119	@ 0x77
 8000b48:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bbc <MX_TIM1_Init+0x9c>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 49;
 8000b50:	4b1a      	ldr	r3, [pc, #104]	@ (8000bbc <MX_TIM1_Init+0x9c>)
 8000b52:	2231      	movs	r2, #49	@ 0x31
 8000b54:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b56:	4b19      	ldr	r3, [pc, #100]	@ (8000bbc <MX_TIM1_Init+0x9c>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b5c:	4b17      	ldr	r3, [pc, #92]	@ (8000bbc <MX_TIM1_Init+0x9c>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b62:	4b16      	ldr	r3, [pc, #88]	@ (8000bbc <MX_TIM1_Init+0x9c>)
 8000b64:	2280      	movs	r2, #128	@ 0x80
 8000b66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b68:	4814      	ldr	r0, [pc, #80]	@ (8000bbc <MX_TIM1_Init+0x9c>)
 8000b6a:	f006 f811 	bl	8006b90 <HAL_TIM_Base_Init>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000b74:	f000 fc7e 	bl	8001474 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b7c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b7e:	f107 0310 	add.w	r3, r7, #16
 8000b82:	4619      	mov	r1, r3
 8000b84:	480d      	ldr	r0, [pc, #52]	@ (8000bbc <MX_TIM1_Init+0x9c>)
 8000b86:	f006 f8c3 	bl	8006d10 <HAL_TIM_ConfigClockSource>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000b90:	f000 fc70 	bl	8001474 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b94:	2300      	movs	r3, #0
 8000b96:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ba0:	1d3b      	adds	r3, r7, #4
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4805      	ldr	r0, [pc, #20]	@ (8000bbc <MX_TIM1_Init+0x9c>)
 8000ba6:	f006 fabd 	bl	8007124 <HAL_TIMEx_MasterConfigSynchronization>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8000bb0:	f000 fc60 	bl	8001474 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000bb4:	bf00      	nop
 8000bb6:	3720      	adds	r7, #32
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	200402cc 	.word	0x200402cc
 8000bc0:	40012c00 	.word	0x40012c00

08000bc4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b088      	sub	sp, #32
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bca:	f107 0310 	add.w	r3, r7, #16
 8000bce:	2200      	movs	r2, #0
 8000bd0:	601a      	str	r2, [r3, #0]
 8000bd2:	605a      	str	r2, [r3, #4]
 8000bd4:	609a      	str	r2, [r3, #8]
 8000bd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bd8:	1d3b      	adds	r3, r7, #4
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	605a      	str	r2, [r3, #4]
 8000be0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000be2:	4b1e      	ldr	r3, [pc, #120]	@ (8000c5c <MX_TIM2_Init+0x98>)
 8000be4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000be8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000bea:	4b1c      	ldr	r3, [pc, #112]	@ (8000c5c <MX_TIM2_Init+0x98>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bf0:	4b1a      	ldr	r3, [pc, #104]	@ (8000c5c <MX_TIM2_Init+0x98>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2720;
 8000bf6:	4b19      	ldr	r3, [pc, #100]	@ (8000c5c <MX_TIM2_Init+0x98>)
 8000bf8:	f44f 622a 	mov.w	r2, #2720	@ 0xaa0
 8000bfc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bfe:	4b17      	ldr	r3, [pc, #92]	@ (8000c5c <MX_TIM2_Init+0x98>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c04:	4b15      	ldr	r3, [pc, #84]	@ (8000c5c <MX_TIM2_Init+0x98>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c0a:	4814      	ldr	r0, [pc, #80]	@ (8000c5c <MX_TIM2_Init+0x98>)
 8000c0c:	f005 ffc0 	bl	8006b90 <HAL_TIM_Base_Init>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000c16:	f000 fc2d 	bl	8001474 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c1e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c20:	f107 0310 	add.w	r3, r7, #16
 8000c24:	4619      	mov	r1, r3
 8000c26:	480d      	ldr	r0, [pc, #52]	@ (8000c5c <MX_TIM2_Init+0x98>)
 8000c28:	f006 f872 	bl	8006d10 <HAL_TIM_ConfigClockSource>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000c32:	f000 fc1f 	bl	8001474 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000c36:	2320      	movs	r3, #32
 8000c38:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c3e:	1d3b      	adds	r3, r7, #4
 8000c40:	4619      	mov	r1, r3
 8000c42:	4806      	ldr	r0, [pc, #24]	@ (8000c5c <MX_TIM2_Init+0x98>)
 8000c44:	f006 fa6e 	bl	8007124 <HAL_TIMEx_MasterConfigSynchronization>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000c4e:	f000 fc11 	bl	8001474 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000c52:	bf00      	nop
 8000c54:	3720      	adds	r7, #32
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	20040318 	.word	0x20040318

08000c60 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b088      	sub	sp, #32
 8000c64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c66:	f107 0310 	add.w	r3, r7, #16
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	601a      	str	r2, [r3, #0]
 8000c6e:	605a      	str	r2, [r3, #4]
 8000c70:	609a      	str	r2, [r3, #8]
 8000c72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c74:	1d3b      	adds	r3, r7, #4
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
 8000c7a:	605a      	str	r2, [r3, #4]
 8000c7c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000c7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000cf4 <MX_TIM3_Init+0x94>)
 8000c80:	4a1d      	ldr	r2, [pc, #116]	@ (8000cf8 <MX_TIM3_Init+0x98>)
 8000c82:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000c84:	4b1b      	ldr	r3, [pc, #108]	@ (8000cf4 <MX_TIM3_Init+0x94>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000cf4 <MX_TIM3_Init+0x94>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000c90:	4b18      	ldr	r3, [pc, #96]	@ (8000cf4 <MX_TIM3_Init+0x94>)
 8000c92:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c96:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c98:	4b16      	ldr	r3, [pc, #88]	@ (8000cf4 <MX_TIM3_Init+0x94>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c9e:	4b15      	ldr	r3, [pc, #84]	@ (8000cf4 <MX_TIM3_Init+0x94>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000ca4:	4813      	ldr	r0, [pc, #76]	@ (8000cf4 <MX_TIM3_Init+0x94>)
 8000ca6:	f005 ff73 	bl	8006b90 <HAL_TIM_Base_Init>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000cb0:	f000 fbe0 	bl	8001474 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cb8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000cba:	f107 0310 	add.w	r3, r7, #16
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	480c      	ldr	r0, [pc, #48]	@ (8000cf4 <MX_TIM3_Init+0x94>)
 8000cc2:	f006 f825 	bl	8006d10 <HAL_TIM_ConfigClockSource>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000ccc:	f000 fbd2 	bl	8001474 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000cd0:	2320      	movs	r3, #32
 8000cd2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000cd8:	1d3b      	adds	r3, r7, #4
 8000cda:	4619      	mov	r1, r3
 8000cdc:	4805      	ldr	r0, [pc, #20]	@ (8000cf4 <MX_TIM3_Init+0x94>)
 8000cde:	f006 fa21 	bl	8007124 <HAL_TIMEx_MasterConfigSynchronization>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d001      	beq.n	8000cec <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000ce8:	f000 fbc4 	bl	8001474 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000cec:	bf00      	nop
 8000cee:	3720      	adds	r7, #32
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	20040364 	.word	0x20040364
 8000cf8:	40000400 	.word	0x40000400

08000cfc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000d02:	4b1a      	ldr	r3, [pc, #104]	@ (8000d6c <MX_DMA_Init+0x70>)
 8000d04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d06:	4a19      	ldr	r2, [pc, #100]	@ (8000d6c <MX_DMA_Init+0x70>)
 8000d08:	f043 0304 	orr.w	r3, r3, #4
 8000d0c:	6493      	str	r3, [r2, #72]	@ 0x48
 8000d0e:	4b17      	ldr	r3, [pc, #92]	@ (8000d6c <MX_DMA_Init+0x70>)
 8000d10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d12:	f003 0304 	and.w	r3, r3, #4
 8000d16:	607b      	str	r3, [r7, #4]
 8000d18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d1a:	4b14      	ldr	r3, [pc, #80]	@ (8000d6c <MX_DMA_Init+0x70>)
 8000d1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d1e:	4a13      	ldr	r2, [pc, #76]	@ (8000d6c <MX_DMA_Init+0x70>)
 8000d20:	f043 0301 	orr.w	r3, r3, #1
 8000d24:	6493      	str	r3, [r2, #72]	@ 0x48
 8000d26:	4b11      	ldr	r3, [pc, #68]	@ (8000d6c <MX_DMA_Init+0x70>)
 8000d28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d2a:	f003 0301 	and.w	r3, r3, #1
 8000d2e:	603b      	str	r3, [r7, #0]
 8000d30:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000d32:	2200      	movs	r2, #0
 8000d34:	2100      	movs	r1, #0
 8000d36:	200b      	movs	r0, #11
 8000d38:	f002 fef3 	bl	8003b22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000d3c:	200b      	movs	r0, #11
 8000d3e:	f002 ff0c 	bl	8003b5a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000d42:	2200      	movs	r2, #0
 8000d44:	2100      	movs	r1, #0
 8000d46:	200c      	movs	r0, #12
 8000d48:	f002 feeb 	bl	8003b22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000d4c:	200c      	movs	r0, #12
 8000d4e:	f002 ff04 	bl	8003b5a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000d52:	2200      	movs	r2, #0
 8000d54:	2100      	movs	r1, #0
 8000d56:	200d      	movs	r0, #13
 8000d58:	f002 fee3 	bl	8003b22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000d5c:	200d      	movs	r0, #13
 8000d5e:	f002 fefc 	bl	8003b5a <HAL_NVIC_EnableIRQ>

}
 8000d62:	bf00      	nop
 8000d64:	3708      	adds	r7, #8
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	40021000 	.word	0x40021000

08000d70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b08e      	sub	sp, #56	@ 0x38
 8000d74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	601a      	str	r2, [r3, #0]
 8000d7e:	605a      	str	r2, [r3, #4]
 8000d80:	609a      	str	r2, [r3, #8]
 8000d82:	60da      	str	r2, [r3, #12]
 8000d84:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d86:	4bb3      	ldr	r3, [pc, #716]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d8a:	4ab2      	ldr	r2, [pc, #712]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000d8c:	f043 0310 	orr.w	r3, r3, #16
 8000d90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d92:	4bb0      	ldr	r3, [pc, #704]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d96:	f003 0310 	and.w	r3, r3, #16
 8000d9a:	623b      	str	r3, [r7, #32]
 8000d9c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d9e:	4bad      	ldr	r3, [pc, #692]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000da2:	4aac      	ldr	r2, [pc, #688]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000da4:	f043 0304 	orr.w	r3, r3, #4
 8000da8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000daa:	4baa      	ldr	r3, [pc, #680]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dae:	f003 0304 	and.w	r3, r3, #4
 8000db2:	61fb      	str	r3, [r7, #28]
 8000db4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000db6:	4ba7      	ldr	r3, [pc, #668]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dba:	4aa6      	ldr	r2, [pc, #664]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000dbc:	f043 0320 	orr.w	r3, r3, #32
 8000dc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dc2:	4ba4      	ldr	r3, [pc, #656]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc6:	f003 0320 	and.w	r3, r3, #32
 8000dca:	61bb      	str	r3, [r7, #24]
 8000dcc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dce:	4ba1      	ldr	r3, [pc, #644]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dd2:	4aa0      	ldr	r2, [pc, #640]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000dd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000dd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dda:	4b9e      	ldr	r3, [pc, #632]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000de2:	617b      	str	r3, [r7, #20]
 8000de4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000de6:	4b9b      	ldr	r3, [pc, #620]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000de8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dea:	4a9a      	ldr	r2, [pc, #616]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000dec:	f043 0301 	orr.w	r3, r3, #1
 8000df0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000df2:	4b98      	ldr	r3, [pc, #608]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000df6:	f003 0301 	and.w	r3, r3, #1
 8000dfa:	613b      	str	r3, [r7, #16]
 8000dfc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dfe:	4b95      	ldr	r3, [pc, #596]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e02:	4a94      	ldr	r2, [pc, #592]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000e04:	f043 0302 	orr.w	r3, r3, #2
 8000e08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e0a:	4b92      	ldr	r3, [pc, #584]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e0e:	f003 0302 	and.w	r3, r3, #2
 8000e12:	60fb      	str	r3, [r7, #12]
 8000e14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e16:	4b8f      	ldr	r3, [pc, #572]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e1a:	4a8e      	ldr	r2, [pc, #568]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000e1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e22:	4b8c      	ldr	r3, [pc, #560]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000e24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e2a:	60bb      	str	r3, [r7, #8]
 8000e2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e2e:	4b89      	ldr	r3, [pc, #548]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e32:	4a88      	ldr	r2, [pc, #544]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000e34:	f043 0308 	orr.w	r3, r3, #8
 8000e38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e3a:	4b86      	ldr	r3, [pc, #536]	@ (8001054 <MX_GPIO_Init+0x2e4>)
 8000e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e3e:	f003 0308 	and.w	r3, r3, #8
 8000e42:	607b      	str	r3, [r7, #4]
 8000e44:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000e46:	f003 ff25 	bl	8004c94 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f44f 7150 	mov.w	r1, #832	@ 0x340
 8000e50:	4881      	ldr	r0, [pc, #516]	@ (8001058 <MX_GPIO_Init+0x2e8>)
 8000e52:	f003 fe2b 	bl	8004aac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000e56:	230c      	movs	r3, #12
 8000e58:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e62:	2300      	movs	r3, #0
 8000e64:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000e66:	230d      	movs	r3, #13
 8000e68:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e6e:	4619      	mov	r1, r3
 8000e70:	487a      	ldr	r0, [pc, #488]	@ (800105c <MX_GPIO_Init+0x2ec>)
 8000e72:	f003 fc89 	bl	8004788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000e76:	2307      	movs	r3, #7
 8000e78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e7a:	2312      	movs	r3, #18
 8000e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e82:	2303      	movs	r3, #3
 8000e84:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000e86:	2304      	movs	r3, #4
 8000e88:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e8e:	4619      	mov	r1, r3
 8000e90:	4873      	ldr	r0, [pc, #460]	@ (8001060 <MX_GPIO_Init+0x2f0>)
 8000e92:	f003 fc79 	bl	8004788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000e96:	2380      	movs	r3, #128	@ 0x80
 8000e98:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000ea6:	230d      	movs	r3, #13
 8000ea8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000eaa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eae:	4619      	mov	r1, r3
 8000eb0:	486b      	ldr	r0, [pc, #428]	@ (8001060 <MX_GPIO_Init+0x2f0>)
 8000eb2:	f003 fc69 	bl	8004788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000eb6:	2344      	movs	r3, #68	@ 0x44
 8000eb8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000eba:	2303      	movs	r3, #3
 8000ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ec2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4866      	ldr	r0, [pc, #408]	@ (8001064 <MX_GPIO_Init+0x2f4>)
 8000eca:	f003 fc5d 	bl	8004788 <HAL_GPIO_Init>

  /*Configure GPIO pin : REWIND_Pin */
  GPIO_InitStruct.Pin = REWIND_Pin;
 8000ece:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ed2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ed4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000eda:	2301      	movs	r3, #1
 8000edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(REWIND_GPIO_Port, &GPIO_InitStruct);
 8000ede:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	485e      	ldr	r0, [pc, #376]	@ (8001060 <MX_GPIO_Init+0x2f0>)
 8000ee6:	f003 fc4f 	bl	8004788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAUSE_Pin FORWARD_Pin */
  GPIO_InitStruct.Pin = PAUSE_Pin|FORWARD_Pin;
 8000eea:	2303      	movs	r3, #3
 8000eec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000eee:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ef8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000efc:	4619      	mov	r1, r3
 8000efe:	485a      	ldr	r0, [pc, #360]	@ (8001068 <MX_GPIO_Init+0x2f8>)
 8000f00:	f003 fc42 	bl	8004788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8000f04:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8000f08:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f0a:	2302      	movs	r3, #2
 8000f0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f12:	2300      	movs	r3, #0
 8000f14:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000f16:	230d      	movs	r3, #13
 8000f18:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4850      	ldr	r0, [pc, #320]	@ (8001064 <MX_GPIO_Init+0x2f4>)
 8000f22:	f003 fc31 	bl	8004788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000f26:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000f2a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f30:	2300      	movs	r3, #0
 8000f32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f34:	2300      	movs	r3, #0
 8000f36:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8000f38:	230e      	movs	r3, #14
 8000f3a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f40:	4619      	mov	r1, r3
 8000f42:	4848      	ldr	r0, [pc, #288]	@ (8001064 <MX_GPIO_Init+0x2f4>)
 8000f44:	f003 fc20 	bl	8004788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f48:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f4c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4e:	2302      	movs	r3, #2
 8000f50:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f52:	2300      	movs	r3, #0
 8000f54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f56:	2303      	movs	r3, #3
 8000f58:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f5a:	2307      	movs	r3, #7
 8000f5c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f62:	4619      	mov	r1, r3
 8000f64:	4841      	ldr	r0, [pc, #260]	@ (800106c <MX_GPIO_Init+0x2fc>)
 8000f66:	f003 fc0f 	bl	8004788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000f6a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000f6e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f70:	2302      	movs	r3, #2
 8000f72:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f84:	4619      	mov	r1, r3
 8000f86:	4839      	ldr	r0, [pc, #228]	@ (800106c <MX_GPIO_Init+0x2fc>)
 8000f88:	f003 fbfe 	bl	8004788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 8000f8c:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8000f90:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f92:	2301      	movs	r3, #1
 8000f94:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f96:	2300      	movs	r3, #0
 8000f98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	482c      	ldr	r0, [pc, #176]	@ (8001058 <MX_GPIO_Init+0x2e8>)
 8000fa6:	f003 fbef 	bl	8004788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8000faa:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000fae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fb8:	2303      	movs	r3, #3
 8000fba:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000fbc:	230a      	movs	r3, #10
 8000fbe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fca:	f003 fbdd 	bl	8004788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000fce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000fd2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fe6:	f003 fbcf 	bl	8004788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000fea:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000fee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000ffc:	230c      	movs	r3, #12
 8000ffe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001000:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001004:	4619      	mov	r1, r3
 8001006:	4814      	ldr	r0, [pc, #80]	@ (8001058 <MX_GPIO_Init+0x2e8>)
 8001008:	f003 fbbe 	bl	8004788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800100c:	2301      	movs	r3, #1
 800100e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001010:	2302      	movs	r3, #2
 8001012:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001014:	2300      	movs	r3, #0
 8001016:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001018:	2303      	movs	r3, #3
 800101a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800101c:	2309      	movs	r3, #9
 800101e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001020:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001024:	4619      	mov	r1, r3
 8001026:	4811      	ldr	r0, [pc, #68]	@ (800106c <MX_GPIO_Init+0x2fc>)
 8001028:	f003 fbae 	bl	8004788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800102c:	2304      	movs	r3, #4
 800102e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001030:	2302      	movs	r3, #2
 8001032:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001034:	2300      	movs	r3, #0
 8001036:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001038:	2303      	movs	r3, #3
 800103a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800103c:	230c      	movs	r3, #12
 800103e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001040:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001044:	4619      	mov	r1, r3
 8001046:	4809      	ldr	r0, [pc, #36]	@ (800106c <MX_GPIO_Init+0x2fc>)
 8001048:	f003 fb9e 	bl	8004788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 800104c:	2368      	movs	r3, #104	@ 0x68
 800104e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001050:	e00e      	b.n	8001070 <MX_GPIO_Init+0x300>
 8001052:	bf00      	nop
 8001054:	40021000 	.word	0x40021000
 8001058:	48000800 	.word	0x48000800
 800105c:	48001000 	.word	0x48001000
 8001060:	48001400 	.word	0x48001400
 8001064:	48000400 	.word	0x48000400
 8001068:	48001800 	.word	0x48001800
 800106c:	48000c00 	.word	0x48000c00
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001070:	2302      	movs	r3, #2
 8001072:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001074:	2300      	movs	r3, #0
 8001076:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001078:	2303      	movs	r3, #3
 800107a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800107c:	2307      	movs	r3, #7
 800107e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001080:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001084:	4619      	mov	r1, r3
 8001086:	4830      	ldr	r0, [pc, #192]	@ (8001148 <MX_GPIO_Init+0x3d8>)
 8001088:	f003 fb7e 	bl	8004788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800108c:	2338      	movs	r3, #56	@ 0x38
 800108e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001090:	2302      	movs	r3, #2
 8001092:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001094:	2300      	movs	r3, #0
 8001096:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001098:	2303      	movs	r3, #3
 800109a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800109c:	2306      	movs	r3, #6
 800109e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010a4:	4619      	mov	r1, r3
 80010a6:	4829      	ldr	r0, [pc, #164]	@ (800114c <MX_GPIO_Init+0x3dc>)
 80010a8:	f003 fb6e 	bl	8004788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010ac:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80010b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010b2:	2312      	movs	r3, #18
 80010b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ba:	2303      	movs	r3, #3
 80010bc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010be:	2304      	movs	r3, #4
 80010c0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010c6:	4619      	mov	r1, r3
 80010c8:	4820      	ldr	r0, [pc, #128]	@ (800114c <MX_GPIO_Init+0x3dc>)
 80010ca:	f003 fb5d 	bl	8004788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80010ce:	2301      	movs	r3, #1
 80010d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d2:	2302      	movs	r3, #2
 80010d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d6:	2300      	movs	r3, #0
 80010d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010da:	2300      	movs	r3, #0
 80010dc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80010de:	2302      	movs	r3, #2
 80010e0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010e6:	4619      	mov	r1, r3
 80010e8:	4819      	ldr	r0, [pc, #100]	@ (8001150 <MX_GPIO_Init+0x3e0>)
 80010ea:	f003 fb4d 	bl	8004788 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80010ee:	2200      	movs	r2, #0
 80010f0:	2100      	movs	r1, #0
 80010f2:	2006      	movs	r0, #6
 80010f4:	f002 fd15 	bl	8003b22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80010f8:	2006      	movs	r0, #6
 80010fa:	f002 fd2e 	bl	8003b5a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80010fe:	2200      	movs	r2, #0
 8001100:	2100      	movs	r1, #0
 8001102:	2007      	movs	r0, #7
 8001104:	f002 fd0d 	bl	8003b22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001108:	2007      	movs	r0, #7
 800110a:	f002 fd26 	bl	8003b5a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800110e:	2200      	movs	r2, #0
 8001110:	2100      	movs	r1, #0
 8001112:	2028      	movs	r0, #40	@ 0x28
 8001114:	f002 fd05 	bl	8003b22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001118:	2028      	movs	r0, #40	@ 0x28
 800111a:	f002 fd1e 	bl	8003b5a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /*Configure GPIO pins : PD8 PD9 (USART3 TX/RX) */
  GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 800111e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001122:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001124:	2302      	movs	r3, #2
 8001126:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001128:	2300      	movs	r3, #0
 800112a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800112c:	2303      	movs	r3, #3
 800112e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001130:	2307      	movs	r3, #7
 8001132:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001134:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001138:	4619      	mov	r1, r3
 800113a:	4803      	ldr	r0, [pc, #12]	@ (8001148 <MX_GPIO_Init+0x3d8>)
 800113c:	f003 fb24 	bl	8004788 <HAL_GPIO_Init>


  /* USER CODE END MX_GPIO_Init_2 */
}
 8001140:	bf00      	nop
 8001142:	3738      	adds	r7, #56	@ 0x38
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	48000c00 	.word	0x48000c00
 800114c:	48000400 	.word	0x48000400
 8001150:	48001000 	.word	0x48001000

08001154 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	4603      	mov	r3, r0
 800115c:	80fb      	strh	r3, [r7, #6]

	 static uint32_t last = 0;
	uint32_t now = HAL_GetTick();
 800115e:	f000 ffe7 	bl	8002130 <HAL_GetTick>
 8001162:	60f8      	str	r0, [r7, #12]

	if (now - last < 30) return;  // debounce
 8001164:	4b13      	ldr	r3, [pc, #76]	@ (80011b4 <HAL_GPIO_EXTI_Callback+0x60>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	68fa      	ldr	r2, [r7, #12]
 800116a:	1ad3      	subs	r3, r2, r3
 800116c:	2b1d      	cmp	r3, #29
 800116e:	d91c      	bls.n	80011aa <HAL_GPIO_EXTI_Callback+0x56>
	last = now;
 8001170:	4a10      	ldr	r2, [pc, #64]	@ (80011b4 <HAL_GPIO_EXTI_Callback+0x60>)
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	6013      	str	r3, [r2, #0]

    if (GPIO_Pin == REWIND_Pin)      // Rewind button
 8001176:	88fb      	ldrh	r3, [r7, #6]
 8001178:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800117c:	d103      	bne.n	8001186 <HAL_GPIO_EXTI_Callback+0x32>
        rewind_flag = 1;
 800117e:	4b0e      	ldr	r3, [pc, #56]	@ (80011b8 <HAL_GPIO_EXTI_Callback+0x64>)
 8001180:	2201      	movs	r2, #1
 8001182:	701a      	strb	r2, [r3, #0]
 8001184:	e012      	b.n	80011ac <HAL_GPIO_EXTI_Callback+0x58>

    else if (GPIO_Pin == PAUSE_Pin) // Pause/unpause toggle
 8001186:	88fb      	ldrh	r3, [r7, #6]
 8001188:	2b01      	cmp	r3, #1
 800118a:	d107      	bne.n	800119c <HAL_GPIO_EXTI_Callback+0x48>
        pause_state ^= 1;
 800118c:	4b0b      	ldr	r3, [pc, #44]	@ (80011bc <HAL_GPIO_EXTI_Callback+0x68>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	f083 0301 	eor.w	r3, r3, #1
 8001194:	b2da      	uxtb	r2, r3
 8001196:	4b09      	ldr	r3, [pc, #36]	@ (80011bc <HAL_GPIO_EXTI_Callback+0x68>)
 8001198:	701a      	strb	r2, [r3, #0]
 800119a:	e007      	b.n	80011ac <HAL_GPIO_EXTI_Callback+0x58>

    else if (GPIO_Pin == FORWARD_Pin) // Forward button
 800119c:	88fb      	ldrh	r3, [r7, #6]
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d104      	bne.n	80011ac <HAL_GPIO_EXTI_Callback+0x58>
        forward_flag = 1;
 80011a2:	4b07      	ldr	r3, [pc, #28]	@ (80011c0 <HAL_GPIO_EXTI_Callback+0x6c>)
 80011a4:	2201      	movs	r2, #1
 80011a6:	701a      	strb	r2, [r3, #0]
 80011a8:	e000      	b.n	80011ac <HAL_GPIO_EXTI_Callback+0x58>
	if (now - last < 30) return;  // debounce
 80011aa:	bf00      	nop
}
 80011ac:	3710      	adds	r7, #16
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	200703c0 	.word	0x200703c0
 80011b8:	200403b8 	.word	0x200403b8
 80011bc:	200403b9 	.word	0x200403b9
 80011c0:	200403ba 	.word	0x200403ba

080011c4 <uart_start_header_rx>:

static void uart_start_header_rx(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
	g_uart_rx.state = RX_STATE_WAIT_PREFIX;
 80011c8:	4b04      	ldr	r3, [pc, #16]	@ (80011dc <uart_start_header_rx+0x18>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_DMA(&hlpuart1,
 80011ce:	2209      	movs	r2, #9
 80011d0:	4903      	ldr	r1, [pc, #12]	@ (80011e0 <uart_start_header_rx+0x1c>)
 80011d2:	4804      	ldr	r0, [pc, #16]	@ (80011e4 <uart_start_header_rx+0x20>)
 80011d4:	f006 f90c 	bl	80073f0 <HAL_UART_Receive_DMA>
						g_uart_rx.prefix_buf,
						PKT_PREFIX_SIZE);   // 9 bytes: sync + header


}
 80011d8:	bf00      	nop
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	200403bc 	.word	0x200403bc
 80011e0:	200403bd 	.word	0x200403bd
 80011e4:	20040174 	.word	0x20040174

080011e8 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	if (huart->Instance != LPUART1)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a70      	ldr	r2, [pc, #448]	@ (80013b8 <HAL_UART_RxCpltCallback+0x1d0>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	f040 80d9 	bne.w	80013ae <HAL_UART_RxCpltCallback+0x1c6>
		return;

	if (g_uart_rx.state == RX_STATE_WAIT_PREFIX) {
 80011fc:	4b6f      	ldr	r3, [pc, #444]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	2b00      	cmp	r3, #0
 8001202:	f040 80a3 	bne.w	800134c <HAL_UART_RxCpltCallback+0x164>
		// We just received sync + header (9 bytes)
		uint8_t *buf = g_uart_rx.prefix_buf;
 8001206:	4b6e      	ldr	r3, [pc, #440]	@ (80013c0 <HAL_UART_RxCpltCallback+0x1d8>)
 8001208:	60fb      	str	r3, [r7, #12]

		// 1) Check sync bytes
		if (buf[0] != 0xA5 || buf[1] != 0x5A) {
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	2ba5      	cmp	r3, #165	@ 0xa5
 8001210:	d104      	bne.n	800121c <HAL_UART_RxCpltCallback+0x34>
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	3301      	adds	r3, #1
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	2b5a      	cmp	r3, #90	@ 0x5a
 800121a:	d002      	beq.n	8001222 <HAL_UART_RxCpltCallback+0x3a>
			uart_start_header_rx();
 800121c:	f7ff ffd2 	bl	80011c4 <uart_start_header_rx>
			return;
 8001220:	e0c6      	b.n	80013b0 <HAL_UART_RxCpltCallback+0x1c8>
		}

		// 2) Extract payload length
		uint16_t payload_len = ((uint16_t)buf[7] << 8) | buf[8];
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	3307      	adds	r3, #7
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	b21b      	sxth	r3, r3
 800122a:	021b      	lsls	r3, r3, #8
 800122c:	b21a      	sxth	r2, r3
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	3308      	adds	r3, #8
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	b21b      	sxth	r3, r3
 8001236:	4313      	orrs	r3, r2
 8001238:	b21b      	sxth	r3, r3
 800123a:	817b      	strh	r3, [r7, #10]

		// 3) Parse header fields
		g_uart_rx.header.version   = buf[2];
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	789a      	ldrb	r2, [r3, #2]
 8001240:	4b5e      	ldr	r3, [pc, #376]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 8001242:	729a      	strb	r2, [r3, #10]
		g_uart_rx.header.data_type = buf[3];
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	78da      	ldrb	r2, [r3, #3]
 8001248:	4b5c      	ldr	r3, [pc, #368]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 800124a:	72da      	strb	r2, [r3, #11]
		g_uart_rx.header.flags     = buf[4];
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	791a      	ldrb	r2, [r3, #4]
 8001250:	4b5a      	ldr	r3, [pc, #360]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 8001252:	731a      	strb	r2, [r3, #12]
		g_uart_rx.header.seq       = ((uint16_t)buf[5] << 8) | buf[6];
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	3305      	adds	r3, #5
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	b21b      	sxth	r3, r3
 800125c:	021b      	lsls	r3, r3, #8
 800125e:	b21a      	sxth	r2, r3
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	3306      	adds	r3, #6
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	b21b      	sxth	r3, r3
 8001268:	4313      	orrs	r3, r2
 800126a:	b21b      	sxth	r3, r3
 800126c:	b29a      	uxth	r2, r3
 800126e:	4b53      	ldr	r3, [pc, #332]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 8001270:	f8a3 200d 	strh.w	r2, [r3, #13]
		g_uart_rx.header.len       = payload_len;
 8001274:	4b51      	ldr	r3, [pc, #324]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 8001276:	897a      	ldrh	r2, [r7, #10]
 8001278:	f8a3 200f 	strh.w	r2, [r3, #15]
		g_uart_rx.payload_len      = payload_len;
 800127c:	4a4f      	ldr	r2, [pc, #316]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 800127e:	897b      	ldrh	r3, [r7, #10]
 8001280:	8253      	strh	r3, [r2, #18]

		// 4) Choose destination buffer based on packet type
		switch (g_uart_rx.header.data_type) {
 8001282:	4b4e      	ldr	r3, [pc, #312]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 8001284:	7adb      	ldrb	r3, [r3, #11]
 8001286:	2b01      	cmp	r3, #1
 8001288:	d002      	beq.n	8001290 <HAL_UART_RxCpltCallback+0xa8>
 800128a:	2b02      	cmp	r3, #2
 800128c:	d00e      	beq.n	80012ac <HAL_UART_RxCpltCallback+0xc4>
 800128e:	e038      	b.n	8001302 <HAL_UART_RxCpltCallback+0x11a>
		case PKT_DATA_IMAGE:
			if (payload_len + PKT_CRC_SIZE > sizeof(image_pkt_buf)) {
 8001290:	897b      	ldrh	r3, [r7, #10]
 8001292:	3302      	adds	r3, #2
 8001294:	461a      	mov	r2, r3
 8001296:	f64f 73f6 	movw	r3, #65526	@ 0xfff6
 800129a:	429a      	cmp	r2, r3
 800129c:	d902      	bls.n	80012a4 <HAL_UART_RxCpltCallback+0xbc>
				uart_start_header_rx();
 800129e:	f7ff ff91 	bl	80011c4 <uart_start_header_rx>
				return;
 80012a2:	e085      	b.n	80013b0 <HAL_UART_RxCpltCallback+0x1c8>
			}
			g_uart_rx.payload_dst = image_pkt_buf;
 80012a4:	4b45      	ldr	r3, [pc, #276]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 80012a6:	4a47      	ldr	r2, [pc, #284]	@ (80013c4 <HAL_UART_RxCpltCallback+0x1dc>)
 80012a8:	615a      	str	r2, [r3, #20]
			break;
 80012aa:	e02d      	b.n	8001308 <HAL_UART_RxCpltCallback+0x120>

		case PKT_DATA_AUDIO:
			// Sanity-check payload length in BYTES (just payload, *not* CRC)
			if (payload_len > AUD_MAX_PAYLOAD_BYTES) {
 80012ac:	897b      	ldrh	r3, [r7, #10]
 80012ae:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d902      	bls.n	80012bc <HAL_UART_RxCpltCallback+0xd4>
				uart_start_header_rx();
 80012b6:	f7ff ff85 	bl	80011c4 <uart_start_header_rx>
				return;
 80012ba:	e079      	b.n	80013b0 <HAL_UART_RxCpltCallback+0x1c8>
			}

			// Choose a free half of dac_buf as DMA destination for the *payload*
			if (half0_free) {
 80012bc:	4b42      	ldr	r3, [pc, #264]	@ (80013c8 <HAL_UART_RxCpltCallback+0x1e0>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d00a      	beq.n	80012dc <HAL_UART_RxCpltCallback+0xf4>
				g_uart_rx.payload_dst = audio_pkt_buf0; // first half of dac_buf
 80012c6:	4b41      	ldr	r3, [pc, #260]	@ (80013cc <HAL_UART_RxCpltCallback+0x1e4>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4a3c      	ldr	r2, [pc, #240]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 80012cc:	6153      	str	r3, [r2, #20]
				audio_write_idx = 0;
 80012ce:	4b40      	ldr	r3, [pc, #256]	@ (80013d0 <HAL_UART_RxCpltCallback+0x1e8>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	701a      	strb	r2, [r3, #0]
				half0_free = 0;  // now reserved
 80012d4:	4b3c      	ldr	r3, [pc, #240]	@ (80013c8 <HAL_UART_RxCpltCallback+0x1e0>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	701a      	strb	r2, [r3, #0]
			} else {
				// No free half; can't accept this packet safely
				uart_start_header_rx();
				return;
			}
			break;
 80012da:	e015      	b.n	8001308 <HAL_UART_RxCpltCallback+0x120>
			} else if (half1_free) {
 80012dc:	4b3d      	ldr	r3, [pc, #244]	@ (80013d4 <HAL_UART_RxCpltCallback+0x1ec>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d00a      	beq.n	80012fc <HAL_UART_RxCpltCallback+0x114>
				g_uart_rx.payload_dst = audio_pkt_buf1; // second half of dac_buf
 80012e6:	4b3c      	ldr	r3, [pc, #240]	@ (80013d8 <HAL_UART_RxCpltCallback+0x1f0>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a34      	ldr	r2, [pc, #208]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 80012ec:	6153      	str	r3, [r2, #20]
				audio_write_idx = 1;
 80012ee:	4b38      	ldr	r3, [pc, #224]	@ (80013d0 <HAL_UART_RxCpltCallback+0x1e8>)
 80012f0:	2201      	movs	r2, #1
 80012f2:	701a      	strb	r2, [r3, #0]
				half1_free = 0;  // now reserved
 80012f4:	4b37      	ldr	r3, [pc, #220]	@ (80013d4 <HAL_UART_RxCpltCallback+0x1ec>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	701a      	strb	r2, [r3, #0]
			break;
 80012fa:	e005      	b.n	8001308 <HAL_UART_RxCpltCallback+0x120>
				uart_start_header_rx();
 80012fc:	f7ff ff62 	bl	80011c4 <uart_start_header_rx>
				return;
 8001300:	e056      	b.n	80013b0 <HAL_UART_RxCpltCallback+0x1c8>


		default:
			// Unknown type -> ignore this frame
			uart_start_header_rx();
 8001302:	f7ff ff5f 	bl	80011c4 <uart_start_header_rx>
			return;
 8001306:	e053      	b.n	80013b0 <HAL_UART_RxCpltCallback+0x1c8>
		}

		// 5) Set state and start DMA for payload + CRC
		g_uart_rx.state = RX_STATE_WAIT_PAYLOAD;
 8001308:	4b2c      	ldr	r3, [pc, #176]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 800130a:	2201      	movs	r2, #1
 800130c:	701a      	strb	r2, [r3, #0]

		if (g_uart_rx.header.data_type == PKT_DATA_IMAGE) {
 800130e:	4b2b      	ldr	r3, [pc, #172]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 8001310:	7adb      	ldrb	r3, [r3, #11]
 8001312:	2b01      	cmp	r3, #1
 8001314:	d109      	bne.n	800132a <HAL_UART_RxCpltCallback+0x142>
			// Image: payload + CRC in one shot, as before
			HAL_UART_Receive_DMA(&hlpuart1,
 8001316:	4b29      	ldr	r3, [pc, #164]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 8001318:	6959      	ldr	r1, [r3, #20]
 800131a:	897b      	ldrh	r3, [r7, #10]
 800131c:	3302      	adds	r3, #2
 800131e:	b29b      	uxth	r3, r3
 8001320:	461a      	mov	r2, r3
 8001322:	482e      	ldr	r0, [pc, #184]	@ (80013dc <HAL_UART_RxCpltCallback+0x1f4>)
 8001324:	f006 f864 	bl	80073f0 <HAL_UART_Receive_DMA>
 8001328:	e006      	b.n	8001338 <HAL_UART_RxCpltCallback+0x150>
								 g_uart_rx.payload_dst,
								 payload_len + PKT_CRC_SIZE);
		} else {
			// Audio: ONLY the payload goes into dac_buf
			HAL_UART_Receive_DMA(&hlpuart1,
 800132a:	4b24      	ldr	r3, [pc, #144]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 800132c:	695b      	ldr	r3, [r3, #20]
 800132e:	897a      	ldrh	r2, [r7, #10]
 8001330:	4619      	mov	r1, r3
 8001332:	482a      	ldr	r0, [pc, #168]	@ (80013dc <HAL_UART_RxCpltCallback+0x1f4>)
 8001334:	f006 f85c 	bl	80073f0 <HAL_UART_Receive_DMA>
								 payload_len);
		}


		// 6) Tell PC "header OK, I'm ready for payload"
		uint8_t ack_hdr = UART_ACK_HEADER;  // 'H'
 8001338:	2348      	movs	r3, #72	@ 0x48
 800133a:	727b      	strb	r3, [r7, #9]
		HAL_UART_Transmit(&hlpuart1, &ack_hdr, 1, 10);
 800133c:	f107 0109 	add.w	r1, r7, #9
 8001340:	230a      	movs	r3, #10
 8001342:	2201      	movs	r2, #1
 8001344:	4825      	ldr	r0, [pc, #148]	@ (80013dc <HAL_UART_RxCpltCallback+0x1f4>)
 8001346:	f005 ffc5 	bl	80072d4 <HAL_UART_Transmit>
 800134a:	e031      	b.n	80013b0 <HAL_UART_RxCpltCallback+0x1c8>
	}
	else if (g_uart_rx.state == RX_STATE_WAIT_PAYLOAD) {
 800134c:	4b1b      	ldr	r3, [pc, #108]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d11a      	bne.n	800138a <HAL_UART_RxCpltCallback+0x1a2>
		if (g_uart_rx.header.data_type == PKT_DATA_IMAGE) {
 8001354:	4b19      	ldr	r3, [pc, #100]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 8001356:	7adb      	ldrb	r3, [r3, #11]
 8001358:	2b01      	cmp	r3, #1
 800135a:	d109      	bne.n	8001370 <HAL_UART_RxCpltCallback+0x188>
			// IMAGE: we already DMA'd payload+CRC into image_pkt_buf
			image_pkt_len   = g_uart_rx.payload_len;  // payload length (no CRC)
 800135c:	4b17      	ldr	r3, [pc, #92]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 800135e:	8a5a      	ldrh	r2, [r3, #18]
 8001360:	4b1f      	ldr	r3, [pc, #124]	@ (80013e0 <HAL_UART_RxCpltCallback+0x1f8>)
 8001362:	801a      	strh	r2, [r3, #0]
			image_pkt_ready = 1;
 8001364:	4b1f      	ldr	r3, [pc, #124]	@ (80013e4 <HAL_UART_RxCpltCallback+0x1fc>)
 8001366:	2201      	movs	r2, #1
 8001368:	701a      	strb	r2, [r3, #0]

			// Back to waiting for next header
			uart_start_header_rx();
 800136a:	f7ff ff2b 	bl	80011c4 <uart_start_header_rx>
 800136e:	e01f      	b.n	80013b0 <HAL_UART_RxCpltCallback+0x1c8>
		}
		else if (g_uart_rx.header.data_type == PKT_DATA_AUDIO) {
 8001370:	4b12      	ldr	r3, [pc, #72]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 8001372:	7adb      	ldrb	r3, [r3, #11]
 8001374:	2b02      	cmp	r3, #2
 8001376:	d11b      	bne.n	80013b0 <HAL_UART_RxCpltCallback+0x1c8>
			// AUDIO: we have JUST the payload in dac_buf now.
			// Next, we need to grab the 2 CRC bytes.

			g_uart_rx.state = RX_STATE_WAIT_CRC;
 8001378:	4b10      	ldr	r3, [pc, #64]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 800137a:	2202      	movs	r2, #2
 800137c:	701a      	strb	r2, [r3, #0]

			// Start a tiny 2-byte DMA into audio_crc_buf
			HAL_UART_Receive_DMA(&hlpuart1,
 800137e:	2202      	movs	r2, #2
 8001380:	4919      	ldr	r1, [pc, #100]	@ (80013e8 <HAL_UART_RxCpltCallback+0x200>)
 8001382:	4816      	ldr	r0, [pc, #88]	@ (80013dc <HAL_UART_RxCpltCallback+0x1f4>)
 8001384:	f006 f834 	bl	80073f0 <HAL_UART_Receive_DMA>
 8001388:	e012      	b.n	80013b0 <HAL_UART_RxCpltCallback+0x1c8>
								 audio_crc_buf,
								 PKT_CRC_SIZE);
			// Do NOT call uart_start_header_rx() yet; we still need CRC.
		}
	}
	else if (g_uart_rx.state == RX_STATE_WAIT_CRC) {
 800138a:	4b0c      	ldr	r3, [pc, #48]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	2b02      	cmp	r3, #2
 8001390:	d10e      	bne.n	80013b0 <HAL_UART_RxCpltCallback+0x1c8>
		// We just finished receiving the 2 CRC bytes for an audio packet
		if (g_uart_rx.header.data_type == PKT_DATA_AUDIO) {
 8001392:	4b0a      	ldr	r3, [pc, #40]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 8001394:	7adb      	ldrb	r3, [r3, #11]
 8001396:	2b02      	cmp	r3, #2
 8001398:	d106      	bne.n	80013a8 <HAL_UART_RxCpltCallback+0x1c0>
			audio_pkt_len   = g_uart_rx.payload_len;  // just payload length
 800139a:	4b08      	ldr	r3, [pc, #32]	@ (80013bc <HAL_UART_RxCpltCallback+0x1d4>)
 800139c:	8a5a      	ldrh	r2, [r3, #18]
 800139e:	4b13      	ldr	r3, [pc, #76]	@ (80013ec <HAL_UART_RxCpltCallback+0x204>)
 80013a0:	801a      	strh	r2, [r3, #0]
			audio_pkt_ready = 1;
 80013a2:	4b13      	ldr	r3, [pc, #76]	@ (80013f0 <HAL_UART_RxCpltCallback+0x208>)
 80013a4:	2201      	movs	r2, #1
 80013a6:	701a      	strb	r2, [r3, #0]
		}

		// Now we can go back to waiting for a new header
		uart_start_header_rx();
 80013a8:	f7ff ff0c 	bl	80011c4 <uart_start_header_rx>
 80013ac:	e000      	b.n	80013b0 <HAL_UART_RxCpltCallback+0x1c8>
		return;
 80013ae:	bf00      	nop
	}


}
 80013b0:	3710      	adds	r7, #16
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	40008000 	.word	0x40008000
 80013bc:	200403bc 	.word	0x200403bc
 80013c0:	200403bd 	.word	0x200403bd
 80013c4:	200603bc 	.word	0x200603bc
 80013c8:	20040008 	.word	0x20040008
 80013cc:	20040000 	.word	0x20040000
 80013d0:	200703bb 	.word	0x200703bb
 80013d4:	20040009 	.word	0x20040009
 80013d8:	20040004 	.word	0x20040004
 80013dc:	20040174 	.word	0x20040174
 80013e0:	200703b8 	.word	0x200703b8
 80013e4:	200703b6 	.word	0x200703b6
 80013e8:	200703b4 	.word	0x200703b4
 80013ec:	200703bc 	.word	0x200703bc
 80013f0:	200703ba 	.word	0x200703ba

080013f4 <HAL_DAC_ConvHalfCpltCallbackCh1>:

void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
	if (hdac->Instance != DAC1) return;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a09      	ldr	r2, [pc, #36]	@ (8001428 <HAL_DAC_ConvHalfCpltCallbackCh1+0x34>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d10c      	bne.n	8001420 <HAL_DAC_ConvHalfCpltCallbackCh1+0x2c>

	// Just finished playing first half [0 .. DAC_HALF_SAMPLES-1],
	// now DMA is reading second half.
	half0_free = 1;
 8001406:	4b09      	ldr	r3, [pc, #36]	@ (800142c <HAL_DAC_ConvHalfCpltCallbackCh1+0x38>)
 8001408:	2201      	movs	r2, #1
 800140a:	701a      	strb	r2, [r3, #0]

	// Request next audio chunk from PC
	uint8_t req = UART_ACK_NEXT_AUDIO_CHUNK; // 'A'
 800140c:	2341      	movs	r3, #65	@ 0x41
 800140e:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&hlpuart1, &req, 1, 10);
 8001410:	f107 010f 	add.w	r1, r7, #15
 8001414:	230a      	movs	r3, #10
 8001416:	2201      	movs	r2, #1
 8001418:	4805      	ldr	r0, [pc, #20]	@ (8001430 <HAL_DAC_ConvHalfCpltCallbackCh1+0x3c>)
 800141a:	f005 ff5b 	bl	80072d4 <HAL_UART_Transmit>
 800141e:	e000      	b.n	8001422 <HAL_DAC_ConvHalfCpltCallbackCh1+0x2e>
	if (hdac->Instance != DAC1) return;
 8001420:	bf00      	nop


}
 8001422:	3710      	adds	r7, #16
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40007400 	.word	0x40007400
 800142c:	20040008 	.word	0x20040008
 8001430:	20040174 	.word	0x20040174

08001434 <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
	if (hdac->Instance != DAC1) return;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a09      	ldr	r2, [pc, #36]	@ (8001468 <HAL_DAC_ConvCpltCallbackCh1+0x34>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d10c      	bne.n	8001460 <HAL_DAC_ConvCpltCallbackCh1+0x2c>

	// Just finished second half [DAC_HALF_SAMPLES .. end],
	// now DMA wrapped back to first half.
	half1_free = 1;
 8001446:	4b09      	ldr	r3, [pc, #36]	@ (800146c <HAL_DAC_ConvCpltCallbackCh1+0x38>)
 8001448:	2201      	movs	r2, #1
 800144a:	701a      	strb	r2, [r3, #0]

	uint8_t req = UART_ACK_NEXT_AUDIO_CHUNK; // 'A'
 800144c:	2341      	movs	r3, #65	@ 0x41
 800144e:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&hlpuart1, &req, 1, 10);
 8001450:	f107 010f 	add.w	r1, r7, #15
 8001454:	230a      	movs	r3, #10
 8001456:	2201      	movs	r2, #1
 8001458:	4805      	ldr	r0, [pc, #20]	@ (8001470 <HAL_DAC_ConvCpltCallbackCh1+0x3c>)
 800145a:	f005 ff3b 	bl	80072d4 <HAL_UART_Transmit>
 800145e:	e000      	b.n	8001462 <HAL_DAC_ConvCpltCallbackCh1+0x2e>
	if (hdac->Instance != DAC1) return;
 8001460:	bf00      	nop

}
 8001462:	3710      	adds	r7, #16
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40007400 	.word	0x40007400
 800146c:	20040009 	.word	0x20040009
 8001470:	20040174 	.word	0x20040174

08001474 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001478:	b672      	cpsid	i
}
 800147a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800147c:	bf00      	nop
 800147e:	e7fd      	b.n	800147c <Error_Handler+0x8>

08001480 <crc16_ccitt>:
#include <string.h>


// Need to calculate the remainder using the poly 0x1021
uint16_t crc16_ccitt(const uint8_t *header, const uint8_t *data, uint32_t len)
{
 8001480:	b480      	push	{r7}
 8001482:	b08b      	sub	sp, #44	@ 0x2c
 8001484:	af00      	add	r7, sp, #0
 8001486:	60f8      	str	r0, [r7, #12]
 8001488:	60b9      	str	r1, [r7, #8]
 800148a:	607a      	str	r2, [r7, #4]
    uint16_t remainder = CRC_INIT;
 800148c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001490:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // 1) Feed the 7 header bytes: [version, type, flags, seq_hi, seq_lo, len_hi, len_lo]
    for (uint32_t i = 0; i < CRC_HEADER_LEN; i++) {
 8001492:	2300      	movs	r3, #0
 8001494:	623b      	str	r3, [r7, #32]
 8001496:	e026      	b.n	80014e6 <crc16_ccitt+0x66>
        remainder ^= (uint16_t)(header[i] << 8);
 8001498:	68fa      	ldr	r2, [r7, #12]
 800149a:	6a3b      	ldr	r3, [r7, #32]
 800149c:	4413      	add	r3, r2
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	021b      	lsls	r3, r3, #8
 80014a2:	b29a      	uxth	r2, r3
 80014a4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80014a6:	4053      	eors	r3, r2
 80014a8:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 80014aa:	2300      	movs	r3, #0
 80014ac:	61fb      	str	r3, [r7, #28]
 80014ae:	e014      	b.n	80014da <crc16_ccitt+0x5a>
            if (remainder & 0x8000) {
 80014b0:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	da0a      	bge.n	80014ce <crc16_ccitt+0x4e>
                remainder = (uint16_t)((remainder << 1) ^ CRC_POLY);
 80014b8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80014bc:	005b      	lsls	r3, r3, #1
 80014be:	b21b      	sxth	r3, r3
 80014c0:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 80014c4:	f083 0301 	eor.w	r3, r3, #1
 80014c8:	b21b      	sxth	r3, r3
 80014ca:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80014cc:	e002      	b.n	80014d4 <crc16_ccitt+0x54>
            } else {
                remainder = (uint16_t)(remainder << 1);
 80014ce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80014d0:	005b      	lsls	r3, r3, #1
 80014d2:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 80014d4:	69fb      	ldr	r3, [r7, #28]
 80014d6:	3301      	adds	r3, #1
 80014d8:	61fb      	str	r3, [r7, #28]
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	2b07      	cmp	r3, #7
 80014de:	dde7      	ble.n	80014b0 <crc16_ccitt+0x30>
    for (uint32_t i = 0; i < CRC_HEADER_LEN; i++) {
 80014e0:	6a3b      	ldr	r3, [r7, #32]
 80014e2:	3301      	adds	r3, #1
 80014e4:	623b      	str	r3, [r7, #32]
 80014e6:	6a3b      	ldr	r3, [r7, #32]
 80014e8:	2b06      	cmp	r3, #6
 80014ea:	d9d5      	bls.n	8001498 <crc16_ccitt+0x18>
            }
        }
    }

    // 2) Then feed the payload bytes
    for (uint32_t i = 0; i < len; i++) {
 80014ec:	2300      	movs	r3, #0
 80014ee:	61bb      	str	r3, [r7, #24]
 80014f0:	e026      	b.n	8001540 <crc16_ccitt+0xc0>
        remainder ^= (uint16_t)(data[i] << 8);
 80014f2:	68ba      	ldr	r2, [r7, #8]
 80014f4:	69bb      	ldr	r3, [r7, #24]
 80014f6:	4413      	add	r3, r2
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	021b      	lsls	r3, r3, #8
 80014fc:	b29a      	uxth	r2, r3
 80014fe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001500:	4053      	eors	r3, r2
 8001502:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 8001504:	2300      	movs	r3, #0
 8001506:	617b      	str	r3, [r7, #20]
 8001508:	e014      	b.n	8001534 <crc16_ccitt+0xb4>
            if (remainder & 0x8000) {
 800150a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800150e:	2b00      	cmp	r3, #0
 8001510:	da0a      	bge.n	8001528 <crc16_ccitt+0xa8>
                remainder = (uint16_t)((remainder << 1) ^ CRC_POLY);
 8001512:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	b21b      	sxth	r3, r3
 800151a:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 800151e:	f083 0301 	eor.w	r3, r3, #1
 8001522:	b21b      	sxth	r3, r3
 8001524:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001526:	e002      	b.n	800152e <crc16_ccitt+0xae>
            } else {
                remainder = (uint16_t)(remainder << 1);
 8001528:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800152a:	005b      	lsls	r3, r3, #1
 800152c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	3301      	adds	r3, #1
 8001532:	617b      	str	r3, [r7, #20]
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	2b07      	cmp	r3, #7
 8001538:	dde7      	ble.n	800150a <crc16_ccitt+0x8a>
    for (uint32_t i = 0; i < len; i++) {
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	3301      	adds	r3, #1
 800153e:	61bb      	str	r3, [r7, #24]
 8001540:	69ba      	ldr	r2, [r7, #24]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	429a      	cmp	r2, r3
 8001546:	d3d4      	bcc.n	80014f2 <crc16_ccitt+0x72>
            }
        }
    }

    return remainder;
 8001548:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 800154a:	4618      	mov	r0, r3
 800154c:	372c      	adds	r7, #44	@ 0x2c
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr

08001556 <parse_and_apply_image_packet>:
}


// Returns bytes consumed on success, 0 on error
uint32_t parse_and_apply_image_packet(const uint8_t* data, uint16_t data_len)
{
 8001556:	b590      	push	{r4, r7, lr}
 8001558:	b08b      	sub	sp, #44	@ 0x2c
 800155a:	af02      	add	r7, sp, #8
 800155c:	6078      	str	r0, [r7, #4]
 800155e:	460b      	mov	r3, r1
 8001560:	807b      	strh	r3, [r7, #2]
    if (data_len < 8u) {
 8001562:	887b      	ldrh	r3, [r7, #2]
 8001564:	2b07      	cmp	r3, #7
 8001566:	d801      	bhi.n	800156c <parse_and_apply_image_packet+0x16>
        return 0; // not even header
 8001568:	2300      	movs	r3, #0
 800156a:	e04e      	b.n	800160a <parse_and_apply_image_packet+0xb4>
    }

    uint16_t x = (uint16_t)((data[0] << 8) | data[1]);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	b21b      	sxth	r3, r3
 8001572:	021b      	lsls	r3, r3, #8
 8001574:	b21a      	sxth	r2, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	3301      	adds	r3, #1
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	b21b      	sxth	r3, r3
 800157e:	4313      	orrs	r3, r2
 8001580:	b21b      	sxth	r3, r3
 8001582:	83fb      	strh	r3, [r7, #30]
    uint16_t y = (uint16_t)((data[2] << 8) | data[3]);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	3302      	adds	r3, #2
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	b21b      	sxth	r3, r3
 800158c:	021b      	lsls	r3, r3, #8
 800158e:	b21a      	sxth	r2, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	3303      	adds	r3, #3
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	b21b      	sxth	r3, r3
 8001598:	4313      	orrs	r3, r2
 800159a:	b21b      	sxth	r3, r3
 800159c:	83bb      	strh	r3, [r7, #28]
    uint16_t w = (uint16_t)((data[4] << 8) | data[5]);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	3304      	adds	r3, #4
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	b21b      	sxth	r3, r3
 80015a6:	021b      	lsls	r3, r3, #8
 80015a8:	b21a      	sxth	r2, r3
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	3305      	adds	r3, #5
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	b21b      	sxth	r3, r3
 80015b2:	4313      	orrs	r3, r2
 80015b4:	b21b      	sxth	r3, r3
 80015b6:	837b      	strh	r3, [r7, #26]
    uint16_t h = (uint16_t)((data[6] << 8) | data[7]);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	3306      	adds	r3, #6
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	b21b      	sxth	r3, r3
 80015c0:	021b      	lsls	r3, r3, #8
 80015c2:	b21a      	sxth	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	3307      	adds	r3, #7
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	b21b      	sxth	r3, r3
 80015cc:	4313      	orrs	r3, r2
 80015ce:	b21b      	sxth	r3, r3
 80015d0:	833b      	strh	r3, [r7, #24]

    uint32_t payload_size = (uint32_t)w * (uint32_t)h * 2u;
 80015d2:	8b7b      	ldrh	r3, [r7, #26]
 80015d4:	8b3a      	ldrh	r2, [r7, #24]
 80015d6:	fb02 f303 	mul.w	r3, r2, r3
 80015da:	005b      	lsls	r3, r3, #1
 80015dc:	617b      	str	r3, [r7, #20]
    uint32_t total_size = 8u + payload_size;
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	3308      	adds	r3, #8
 80015e2:	613b      	str	r3, [r7, #16]

    if (total_size > data_len) {
 80015e4:	887b      	ldrh	r3, [r7, #2]
 80015e6:	693a      	ldr	r2, [r7, #16]
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d901      	bls.n	80015f0 <parse_and_apply_image_packet+0x9a>
        return 0; // incomplete packet
 80015ec:	2300      	movs	r3, #0
 80015ee:	e00c      	b.n	800160a <parse_and_apply_image_packet+0xb4>
    }

    const uint8_t* data_stream = &data[8];
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	3308      	adds	r3, #8
 80015f4:	60fb      	str	r3, [r7, #12]

    // Depending on tft_blit signature you might want:
    // (const uint16_t*) cast if it's RGB565:
    // tft_blit565(x, y, w, h, (const uint16_t*)data_stream);
    tft_blit565(x, y, w, h, data_stream);
 80015f6:	8bf8      	ldrh	r0, [r7, #30]
 80015f8:	8bb9      	ldrh	r1, [r7, #28]
 80015fa:	8b7a      	ldrh	r2, [r7, #26]
 80015fc:	8b3c      	ldrh	r4, [r7, #24]
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	9300      	str	r3, [sp, #0]
 8001602:	4623      	mov	r3, r4
 8001604:	f000 fc52 	bl	8001eac <tft_blit565>

    return total_size;
 8001608:	693b      	ldr	r3, [r7, #16]
}
 800160a:	4618      	mov	r0, r3
 800160c:	3724      	adds	r7, #36	@ 0x24
 800160e:	46bd      	mov	sp, r7
 8001610:	bd90      	pop	{r4, r7, pc}
	...

08001614 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800161a:	4b0f      	ldr	r3, [pc, #60]	@ (8001658 <HAL_MspInit+0x44>)
 800161c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800161e:	4a0e      	ldr	r2, [pc, #56]	@ (8001658 <HAL_MspInit+0x44>)
 8001620:	f043 0301 	orr.w	r3, r3, #1
 8001624:	6613      	str	r3, [r2, #96]	@ 0x60
 8001626:	4b0c      	ldr	r3, [pc, #48]	@ (8001658 <HAL_MspInit+0x44>)
 8001628:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	607b      	str	r3, [r7, #4]
 8001630:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001632:	4b09      	ldr	r3, [pc, #36]	@ (8001658 <HAL_MspInit+0x44>)
 8001634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001636:	4a08      	ldr	r2, [pc, #32]	@ (8001658 <HAL_MspInit+0x44>)
 8001638:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800163c:	6593      	str	r3, [r2, #88]	@ 0x58
 800163e:	4b06      	ldr	r3, [pc, #24]	@ (8001658 <HAL_MspInit+0x44>)
 8001640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001646:	603b      	str	r3, [r7, #0]
 8001648:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800164a:	bf00      	nop
 800164c:	370c      	adds	r7, #12
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	40021000 	.word	0x40021000

0800165c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b0b0      	sub	sp, #192	@ 0xc0
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001664:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
 800166c:	605a      	str	r2, [r3, #4]
 800166e:	609a      	str	r2, [r3, #8]
 8001670:	60da      	str	r2, [r3, #12]
 8001672:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001674:	f107 0318 	add.w	r3, r7, #24
 8001678:	2294      	movs	r2, #148	@ 0x94
 800167a:	2100      	movs	r1, #0
 800167c:	4618      	mov	r0, r3
 800167e:	f007 fac9 	bl	8008c14 <memset>
  if(hadc->Instance==ADC1)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a5c      	ldr	r2, [pc, #368]	@ (80017f8 <HAL_ADC_MspInit+0x19c>)
 8001688:	4293      	cmp	r3, r2
 800168a:	f040 80b1 	bne.w	80017f0 <HAL_ADC_MspInit+0x194>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800168e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001692:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001694:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001698:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800169c:	2302      	movs	r3, #2
 800169e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80016a0:	2301      	movs	r3, #1
 80016a2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80016a4:	2308      	movs	r3, #8
 80016a6:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80016a8:	2302      	movs	r3, #2
 80016aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80016ac:	2302      	movs	r3, #2
 80016ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80016b0:	2302      	movs	r3, #2
 80016b2:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80016b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80016b8:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016ba:	f107 0318 	add.w	r3, r7, #24
 80016be:	4618      	mov	r0, r3
 80016c0:	f004 f9d0 	bl	8005a64 <HAL_RCCEx_PeriphCLKConfig>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <HAL_ADC_MspInit+0x72>
    {
      Error_Handler();
 80016ca:	f7ff fed3 	bl	8001474 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80016ce:	4b4b      	ldr	r3, [pc, #300]	@ (80017fc <HAL_ADC_MspInit+0x1a0>)
 80016d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d2:	4a4a      	ldr	r2, [pc, #296]	@ (80017fc <HAL_ADC_MspInit+0x1a0>)
 80016d4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80016d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016da:	4b48      	ldr	r3, [pc, #288]	@ (80017fc <HAL_ADC_MspInit+0x1a0>)
 80016dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016e2:	617b      	str	r3, [r7, #20]
 80016e4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016e6:	4b45      	ldr	r3, [pc, #276]	@ (80017fc <HAL_ADC_MspInit+0x1a0>)
 80016e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ea:	4a44      	ldr	r2, [pc, #272]	@ (80017fc <HAL_ADC_MspInit+0x1a0>)
 80016ec:	f043 0304 	orr.w	r3, r3, #4
 80016f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016f2:	4b42      	ldr	r3, [pc, #264]	@ (80017fc <HAL_ADC_MspInit+0x1a0>)
 80016f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016f6:	f003 0304 	and.w	r3, r3, #4
 80016fa:	613b      	str	r3, [r7, #16]
 80016fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016fe:	4b3f      	ldr	r3, [pc, #252]	@ (80017fc <HAL_ADC_MspInit+0x1a0>)
 8001700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001702:	4a3e      	ldr	r2, [pc, #248]	@ (80017fc <HAL_ADC_MspInit+0x1a0>)
 8001704:	f043 0301 	orr.w	r3, r3, #1
 8001708:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800170a:	4b3c      	ldr	r3, [pc, #240]	@ (80017fc <HAL_ADC_MspInit+0x1a0>)
 800170c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800170e:	f003 0301 	and.w	r3, r3, #1
 8001712:	60fb      	str	r3, [r7, #12]
 8001714:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001716:	4b39      	ldr	r3, [pc, #228]	@ (80017fc <HAL_ADC_MspInit+0x1a0>)
 8001718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800171a:	4a38      	ldr	r2, [pc, #224]	@ (80017fc <HAL_ADC_MspInit+0x1a0>)
 800171c:	f043 0302 	orr.w	r3, r3, #2
 8001720:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001722:	4b36      	ldr	r3, [pc, #216]	@ (80017fc <HAL_ADC_MspInit+0x1a0>)
 8001724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	60bb      	str	r3, [r7, #8]
 800172c:	68bb      	ldr	r3, [r7, #8]
    PA3     ------> ADC1_IN8
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800172e:	233f      	movs	r3, #63	@ 0x3f
 8001730:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001734:	230b      	movs	r3, #11
 8001736:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173a:	2300      	movs	r3, #0
 800173c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001740:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001744:	4619      	mov	r1, r3
 8001746:	482e      	ldr	r0, [pc, #184]	@ (8001800 <HAL_ADC_MspInit+0x1a4>)
 8001748:	f003 f81e 	bl	8004788 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LOW_FILTER_Pin|MID_FILTER_Pin|HIGH_FILTER_Pin|DYNAMIC_FILTER_Pin;
 800174c:	230f      	movs	r3, #15
 800174e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001752:	230b      	movs	r3, #11
 8001754:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001758:	2300      	movs	r3, #0
 800175a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800175e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001762:	4619      	mov	r1, r3
 8001764:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001768:	f003 f80e 	bl	8004788 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800176c:	2302      	movs	r3, #2
 800176e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001772:	230b      	movs	r3, #11
 8001774:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001778:	2300      	movs	r3, #0
 800177a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001782:	4619      	mov	r1, r3
 8001784:	481f      	ldr	r0, [pc, #124]	@ (8001804 <HAL_ADC_MspInit+0x1a8>)
 8001786:	f002 ffff 	bl	8004788 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 800178a:	4b1f      	ldr	r3, [pc, #124]	@ (8001808 <HAL_ADC_MspInit+0x1ac>)
 800178c:	4a1f      	ldr	r2, [pc, #124]	@ (800180c <HAL_ADC_MspInit+0x1b0>)
 800178e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001790:	4b1d      	ldr	r3, [pc, #116]	@ (8001808 <HAL_ADC_MspInit+0x1ac>)
 8001792:	2205      	movs	r2, #5
 8001794:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001796:	4b1c      	ldr	r3, [pc, #112]	@ (8001808 <HAL_ADC_MspInit+0x1ac>)
 8001798:	2200      	movs	r2, #0
 800179a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800179c:	4b1a      	ldr	r3, [pc, #104]	@ (8001808 <HAL_ADC_MspInit+0x1ac>)
 800179e:	2200      	movs	r2, #0
 80017a0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017a2:	4b19      	ldr	r3, [pc, #100]	@ (8001808 <HAL_ADC_MspInit+0x1ac>)
 80017a4:	2280      	movs	r2, #128	@ 0x80
 80017a6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017a8:	4b17      	ldr	r3, [pc, #92]	@ (8001808 <HAL_ADC_MspInit+0x1ac>)
 80017aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017ae:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017b0:	4b15      	ldr	r3, [pc, #84]	@ (8001808 <HAL_ADC_MspInit+0x1ac>)
 80017b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017b6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80017b8:	4b13      	ldr	r3, [pc, #76]	@ (8001808 <HAL_ADC_MspInit+0x1ac>)
 80017ba:	2220      	movs	r2, #32
 80017bc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80017be:	4b12      	ldr	r3, [pc, #72]	@ (8001808 <HAL_ADC_MspInit+0x1ac>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80017c4:	4810      	ldr	r0, [pc, #64]	@ (8001808 <HAL_ADC_MspInit+0x1ac>)
 80017c6:	f002 fcb1 	bl	800412c <HAL_DMA_Init>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <HAL_ADC_MspInit+0x178>
    {
      Error_Handler();
 80017d0:	f7ff fe50 	bl	8001474 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	4a0c      	ldr	r2, [pc, #48]	@ (8001808 <HAL_ADC_MspInit+0x1ac>)
 80017d8:	651a      	str	r2, [r3, #80]	@ 0x50
 80017da:	4a0b      	ldr	r2, [pc, #44]	@ (8001808 <HAL_ADC_MspInit+0x1ac>)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80017e0:	2200      	movs	r2, #0
 80017e2:	2100      	movs	r1, #0
 80017e4:	2012      	movs	r0, #18
 80017e6:	f002 f99c 	bl	8003b22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80017ea:	2012      	movs	r0, #18
 80017ec:	f002 f9b5 	bl	8003b5a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80017f0:	bf00      	nop
 80017f2:	37c0      	adds	r7, #192	@ 0xc0
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	50040000 	.word	0x50040000
 80017fc:	40021000 	.word	0x40021000
 8001800:	48000800 	.word	0x48000800
 8001804:	48000400 	.word	0x48000400
 8001808:	200400a0 	.word	0x200400a0
 800180c:	40020030 	.word	0x40020030

08001810 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b08a      	sub	sp, #40	@ 0x28
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001818:	f107 0314 	add.w	r3, r7, #20
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	605a      	str	r2, [r3, #4]
 8001822:	609a      	str	r2, [r3, #8]
 8001824:	60da      	str	r2, [r3, #12]
 8001826:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a2b      	ldr	r2, [pc, #172]	@ (80018dc <HAL_DAC_MspInit+0xcc>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d14f      	bne.n	80018d2 <HAL_DAC_MspInit+0xc2>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001832:	4b2b      	ldr	r3, [pc, #172]	@ (80018e0 <HAL_DAC_MspInit+0xd0>)
 8001834:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001836:	4a2a      	ldr	r2, [pc, #168]	@ (80018e0 <HAL_DAC_MspInit+0xd0>)
 8001838:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800183c:	6593      	str	r3, [r2, #88]	@ 0x58
 800183e:	4b28      	ldr	r3, [pc, #160]	@ (80018e0 <HAL_DAC_MspInit+0xd0>)
 8001840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001842:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001846:	613b      	str	r3, [r7, #16]
 8001848:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800184a:	4b25      	ldr	r3, [pc, #148]	@ (80018e0 <HAL_DAC_MspInit+0xd0>)
 800184c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800184e:	4a24      	ldr	r2, [pc, #144]	@ (80018e0 <HAL_DAC_MspInit+0xd0>)
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001856:	4b22      	ldr	r3, [pc, #136]	@ (80018e0 <HAL_DAC_MspInit+0xd0>)
 8001858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	60fb      	str	r3, [r7, #12]
 8001860:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001862:	2310      	movs	r3, #16
 8001864:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001866:	2303      	movs	r3, #3
 8001868:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800186e:	f107 0314 	add.w	r3, r7, #20
 8001872:	4619      	mov	r1, r3
 8001874:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001878:	f002 ff86 	bl	8004788 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 800187c:	4b19      	ldr	r3, [pc, #100]	@ (80018e4 <HAL_DAC_MspInit+0xd4>)
 800187e:	4a1a      	ldr	r2, [pc, #104]	@ (80018e8 <HAL_DAC_MspInit+0xd8>)
 8001880:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8001882:	4b18      	ldr	r3, [pc, #96]	@ (80018e4 <HAL_DAC_MspInit+0xd4>)
 8001884:	2206      	movs	r2, #6
 8001886:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001888:	4b16      	ldr	r3, [pc, #88]	@ (80018e4 <HAL_DAC_MspInit+0xd4>)
 800188a:	2210      	movs	r2, #16
 800188c:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800188e:	4b15      	ldr	r3, [pc, #84]	@ (80018e4 <HAL_DAC_MspInit+0xd4>)
 8001890:	2200      	movs	r2, #0
 8001892:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001894:	4b13      	ldr	r3, [pc, #76]	@ (80018e4 <HAL_DAC_MspInit+0xd4>)
 8001896:	2280      	movs	r2, #128	@ 0x80
 8001898:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800189a:	4b12      	ldr	r3, [pc, #72]	@ (80018e4 <HAL_DAC_MspInit+0xd4>)
 800189c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80018a0:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80018a2:	4b10      	ldr	r3, [pc, #64]	@ (80018e4 <HAL_DAC_MspInit+0xd4>)
 80018a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018a8:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80018aa:	4b0e      	ldr	r3, [pc, #56]	@ (80018e4 <HAL_DAC_MspInit+0xd4>)
 80018ac:	2220      	movs	r2, #32
 80018ae:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80018b0:	4b0c      	ldr	r3, [pc, #48]	@ (80018e4 <HAL_DAC_MspInit+0xd4>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80018b6:	480b      	ldr	r0, [pc, #44]	@ (80018e4 <HAL_DAC_MspInit+0xd4>)
 80018b8:	f002 fc38 	bl	800412c <HAL_DMA_Init>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 80018c2:	f7ff fdd7 	bl	8001474 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a06      	ldr	r2, [pc, #24]	@ (80018e4 <HAL_DAC_MspInit+0xd4>)
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	4a05      	ldr	r2, [pc, #20]	@ (80018e4 <HAL_DAC_MspInit+0xd4>)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80018d2:	bf00      	nop
 80018d4:	3728      	adds	r7, #40	@ 0x28
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40007400 	.word	0x40007400
 80018e0:	40021000 	.word	0x40021000
 80018e4:	20040114 	.word	0x20040114
 80018e8:	40020008 	.word	0x40020008

080018ec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b0ae      	sub	sp, #184	@ 0xb8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	605a      	str	r2, [r3, #4]
 80018fe:	609a      	str	r2, [r3, #8]
 8001900:	60da      	str	r2, [r3, #12]
 8001902:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001904:	f107 0310 	add.w	r3, r7, #16
 8001908:	2294      	movs	r2, #148	@ 0x94
 800190a:	2100      	movs	r1, #0
 800190c:	4618      	mov	r0, r3
 800190e:	f007 f981 	bl	8008c14 <memset>
  if(huart->Instance==LPUART1)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a3c      	ldr	r2, [pc, #240]	@ (8001a08 <HAL_UART_MspInit+0x11c>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d170      	bne.n	80019fe <HAL_UART_MspInit+0x112>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800191c:	2320      	movs	r3, #32
 800191e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_HSI;
 8001920:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001924:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001926:	f107 0310 	add.w	r3, r7, #16
 800192a:	4618      	mov	r0, r3
 800192c:	f004 f89a 	bl	8005a64 <HAL_RCCEx_PeriphCLKConfig>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001936:	f7ff fd9d 	bl	8001474 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800193a:	4b34      	ldr	r3, [pc, #208]	@ (8001a0c <HAL_UART_MspInit+0x120>)
 800193c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800193e:	4a33      	ldr	r2, [pc, #204]	@ (8001a0c <HAL_UART_MspInit+0x120>)
 8001940:	f043 0301 	orr.w	r3, r3, #1
 8001944:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001946:	4b31      	ldr	r3, [pc, #196]	@ (8001a0c <HAL_UART_MspInit+0x120>)
 8001948:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	60fb      	str	r3, [r7, #12]
 8001950:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001952:	4b2e      	ldr	r3, [pc, #184]	@ (8001a0c <HAL_UART_MspInit+0x120>)
 8001954:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001956:	4a2d      	ldr	r2, [pc, #180]	@ (8001a0c <HAL_UART_MspInit+0x120>)
 8001958:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800195c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800195e:	4b2b      	ldr	r3, [pc, #172]	@ (8001a0c <HAL_UART_MspInit+0x120>)
 8001960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001962:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001966:	60bb      	str	r3, [r7, #8]
 8001968:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 800196a:	f003 f993 	bl	8004c94 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800196e:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001972:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001976:	2302      	movs	r3, #2
 8001978:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001982:	2303      	movs	r3, #3
 8001984:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001988:	2308      	movs	r3, #8
 800198a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800198e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001992:	4619      	mov	r1, r3
 8001994:	481e      	ldr	r0, [pc, #120]	@ (8001a10 <HAL_UART_MspInit+0x124>)
 8001996:	f002 fef7 	bl	8004788 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel2;
 800199a:	4b1e      	ldr	r3, [pc, #120]	@ (8001a14 <HAL_UART_MspInit+0x128>)
 800199c:	4a1e      	ldr	r2, [pc, #120]	@ (8001a18 <HAL_UART_MspInit+0x12c>)
 800199e:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 80019a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001a14 <HAL_UART_MspInit+0x128>)
 80019a2:	2222      	movs	r2, #34	@ 0x22
 80019a4:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001a14 <HAL_UART_MspInit+0x128>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019ac:	4b19      	ldr	r3, [pc, #100]	@ (8001a14 <HAL_UART_MspInit+0x128>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019b2:	4b18      	ldr	r3, [pc, #96]	@ (8001a14 <HAL_UART_MspInit+0x128>)
 80019b4:	2280      	movs	r2, #128	@ 0x80
 80019b6:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019b8:	4b16      	ldr	r3, [pc, #88]	@ (8001a14 <HAL_UART_MspInit+0x128>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019be:	4b15      	ldr	r3, [pc, #84]	@ (8001a14 <HAL_UART_MspInit+0x128>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 80019c4:	4b13      	ldr	r3, [pc, #76]	@ (8001a14 <HAL_UART_MspInit+0x128>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80019ca:	4b12      	ldr	r3, [pc, #72]	@ (8001a14 <HAL_UART_MspInit+0x128>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 80019d0:	4810      	ldr	r0, [pc, #64]	@ (8001a14 <HAL_UART_MspInit+0x128>)
 80019d2:	f002 fbab 	bl	800412c <HAL_DMA_Init>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 80019dc:	f7ff fd4a 	bl	8001474 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001a14 <HAL_UART_MspInit+0x128>)
 80019e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80019e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001a14 <HAL_UART_MspInit+0x128>)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80019ee:	2200      	movs	r2, #0
 80019f0:	2100      	movs	r1, #0
 80019f2:	2046      	movs	r0, #70	@ 0x46
 80019f4:	f002 f895 	bl	8003b22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80019f8:	2046      	movs	r0, #70	@ 0x46
 80019fa:	f002 f8ae 	bl	8003b5a <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 80019fe:	bf00      	nop
 8001a00:	37b8      	adds	r7, #184	@ 0xb8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40008000 	.word	0x40008000
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	48001800 	.word	0x48001800
 8001a14:	20040208 	.word	0x20040208
 8001a18:	4002001c 	.word	0x4002001c

08001a1c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b08a      	sub	sp, #40	@ 0x28
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a24:	f107 0314 	add.w	r3, r7, #20
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]
 8001a2c:	605a      	str	r2, [r3, #4]
 8001a2e:	609a      	str	r2, [r3, #8]
 8001a30:	60da      	str	r2, [r3, #12]
 8001a32:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a17      	ldr	r2, [pc, #92]	@ (8001a98 <HAL_SPI_MspInit+0x7c>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d128      	bne.n	8001a90 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a3e:	4b17      	ldr	r3, [pc, #92]	@ (8001a9c <HAL_SPI_MspInit+0x80>)
 8001a40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a42:	4a16      	ldr	r2, [pc, #88]	@ (8001a9c <HAL_SPI_MspInit+0x80>)
 8001a44:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a48:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a4a:	4b14      	ldr	r3, [pc, #80]	@ (8001a9c <HAL_SPI_MspInit+0x80>)
 8001a4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a4e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a52:	613b      	str	r3, [r7, #16]
 8001a54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a56:	4b11      	ldr	r3, [pc, #68]	@ (8001a9c <HAL_SPI_MspInit+0x80>)
 8001a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a5a:	4a10      	ldr	r2, [pc, #64]	@ (8001a9c <HAL_SPI_MspInit+0x80>)
 8001a5c:	f043 0301 	orr.w	r3, r3, #1
 8001a60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a62:	4b0e      	ldr	r3, [pc, #56]	@ (8001a9c <HAL_SPI_MspInit+0x80>)
 8001a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a66:	f003 0301 	and.w	r3, r3, #1
 8001a6a:	60fb      	str	r3, [r7, #12]
 8001a6c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001a6e:	23e0      	movs	r3, #224	@ 0xe0
 8001a70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a72:	2302      	movs	r3, #2
 8001a74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a76:	2300      	movs	r3, #0
 8001a78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a7e:	2305      	movs	r3, #5
 8001a80:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a82:	f107 0314 	add.w	r3, r7, #20
 8001a86:	4619      	mov	r1, r3
 8001a88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a8c:	f002 fe7c 	bl	8004788 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001a90:	bf00      	nop
 8001a92:	3728      	adds	r7, #40	@ 0x28
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	40013000 	.word	0x40013000
 8001a9c:	40021000 	.word	0x40021000

08001aa0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b08e      	sub	sp, #56	@ 0x38
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aac:	2200      	movs	r2, #0
 8001aae:	601a      	str	r2, [r3, #0]
 8001ab0:	605a      	str	r2, [r3, #4]
 8001ab2:	609a      	str	r2, [r3, #8]
 8001ab4:	60da      	str	r2, [r3, #12]
 8001ab6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a5c      	ldr	r2, [pc, #368]	@ (8001c30 <HAL_TIM_Base_MspInit+0x190>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d13a      	bne.n	8001b38 <HAL_TIM_Base_MspInit+0x98>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ac2:	4b5c      	ldr	r3, [pc, #368]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001ac4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ac6:	4a5b      	ldr	r2, [pc, #364]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001ac8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001acc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ace:	4b59      	ldr	r3, [pc, #356]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001ad0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ad2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ad6:	623b      	str	r3, [r7, #32]
 8001ad8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ada:	4b56      	ldr	r3, [pc, #344]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ade:	4a55      	ldr	r2, [pc, #340]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001ae0:	f043 0310 	orr.w	r3, r3, #16
 8001ae4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ae6:	4b53      	ldr	r3, [pc, #332]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aea:	f003 0310 	and.w	r3, r3, #16
 8001aee:	61fb      	str	r3, [r7, #28]
 8001af0:	69fb      	ldr	r3, [r7, #28]
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 8001af2:	f44f 532a 	mov.w	r3, #10880	@ 0x2a80
 8001af6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af8:	2302      	movs	r3, #2
 8001afa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afc:	2300      	movs	r3, #0
 8001afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b00:	2300      	movs	r3, #0
 8001b02:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001b04:	2301      	movs	r3, #1
 8001b06:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	484a      	ldr	r0, [pc, #296]	@ (8001c38 <HAL_TIM_Base_MspInit+0x198>)
 8001b10:	f002 fe3a 	bl	8004788 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001b14:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001b18:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b22:	2300      	movs	r3, #0
 8001b24:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8001b26:	2303      	movs	r3, #3
 8001b28:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b2e:	4619      	mov	r1, r3
 8001b30:	4841      	ldr	r0, [pc, #260]	@ (8001c38 <HAL_TIM_Base_MspInit+0x198>)
 8001b32:	f002 fe29 	bl	8004788 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001b36:	e077      	b.n	8001c28 <HAL_TIM_Base_MspInit+0x188>
  else if(htim_base->Instance==TIM2)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b40:	d129      	bne.n	8001b96 <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b42:	4b3c      	ldr	r3, [pc, #240]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b46:	4a3b      	ldr	r2, [pc, #236]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001b48:	f043 0301 	orr.w	r3, r3, #1
 8001b4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b4e:	4b39      	ldr	r3, [pc, #228]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b52:	f003 0301 	and.w	r3, r3, #1
 8001b56:	61bb      	str	r3, [r7, #24]
 8001b58:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b5a:	4b36      	ldr	r3, [pc, #216]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b5e:	4a35      	ldr	r2, [pc, #212]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001b60:	f043 0302 	orr.w	r3, r3, #2
 8001b64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b66:	4b33      	ldr	r3, [pc, #204]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	617b      	str	r3, [r7, #20]
 8001b70:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b78:	2302      	movs	r3, #2
 8001b7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b80:	2300      	movs	r3, #0
 8001b82:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001b84:	2301      	movs	r3, #1
 8001b86:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	482b      	ldr	r0, [pc, #172]	@ (8001c3c <HAL_TIM_Base_MspInit+0x19c>)
 8001b90:	f002 fdfa 	bl	8004788 <HAL_GPIO_Init>
}
 8001b94:	e048      	b.n	8001c28 <HAL_TIM_Base_MspInit+0x188>
  else if(htim_base->Instance==TIM3)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a29      	ldr	r2, [pc, #164]	@ (8001c40 <HAL_TIM_Base_MspInit+0x1a0>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d143      	bne.n	8001c28 <HAL_TIM_Base_MspInit+0x188>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ba0:	4b24      	ldr	r3, [pc, #144]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ba4:	4a23      	ldr	r2, [pc, #140]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001ba6:	f043 0302 	orr.w	r3, r3, #2
 8001baa:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bac:	4b21      	ldr	r3, [pc, #132]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001bae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bb0:	f003 0302 	and.w	r3, r3, #2
 8001bb4:	613b      	str	r3, [r7, #16]
 8001bb6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb8:	4b1e      	ldr	r3, [pc, #120]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001bba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bbc:	4a1d      	ldr	r2, [pc, #116]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001bbe:	f043 0302 	orr.w	r3, r3, #2
 8001bc2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bc4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001bc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bc8:	f003 0302 	and.w	r3, r3, #2
 8001bcc:	60fb      	str	r3, [r7, #12]
 8001bce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bd0:	4b18      	ldr	r3, [pc, #96]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001bd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bd4:	4a17      	ldr	r2, [pc, #92]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001bd6:	f043 0304 	orr.w	r3, r3, #4
 8001bda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bdc:	4b15      	ldr	r3, [pc, #84]	@ (8001c34 <HAL_TIM_Base_MspInit+0x194>)
 8001bde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001be0:	f003 0304 	and.w	r3, r3, #4
 8001be4:	60bb      	str	r3, [r7, #8]
 8001be6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001be8:	2301      	movs	r3, #1
 8001bea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bec:	2302      	movs	r3, #2
 8001bee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bfc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c00:	4619      	mov	r1, r3
 8001c02:	480e      	ldr	r0, [pc, #56]	@ (8001c3c <HAL_TIM_Base_MspInit+0x19c>)
 8001c04:	f002 fdc0 	bl	8004788 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001c08:	2380      	movs	r3, #128	@ 0x80
 8001c0a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c10:	2300      	movs	r3, #0
 8001c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c14:	2300      	movs	r3, #0
 8001c16:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c18:	2302      	movs	r3, #2
 8001c1a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c20:	4619      	mov	r1, r3
 8001c22:	4808      	ldr	r0, [pc, #32]	@ (8001c44 <HAL_TIM_Base_MspInit+0x1a4>)
 8001c24:	f002 fdb0 	bl	8004788 <HAL_GPIO_Init>
}
 8001c28:	bf00      	nop
 8001c2a:	3738      	adds	r7, #56	@ 0x38
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	40012c00 	.word	0x40012c00
 8001c34:	40021000 	.word	0x40021000
 8001c38:	48001000 	.word	0x48001000
 8001c3c:	48000400 	.word	0x48000400
 8001c40:	40000400 	.word	0x40000400
 8001c44:	48000800 	.word	0x48000800

08001c48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c4c:	bf00      	nop
 8001c4e:	e7fd      	b.n	8001c4c <NMI_Handler+0x4>

08001c50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c54:	bf00      	nop
 8001c56:	e7fd      	b.n	8001c54 <HardFault_Handler+0x4>

08001c58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c5c:	bf00      	nop
 8001c5e:	e7fd      	b.n	8001c5c <MemManage_Handler+0x4>

08001c60 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c64:	bf00      	nop
 8001c66:	e7fd      	b.n	8001c64 <BusFault_Handler+0x4>

08001c68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c6c:	bf00      	nop
 8001c6e:	e7fd      	b.n	8001c6c <UsageFault_Handler+0x4>

08001c70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c74:	bf00      	nop
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr

08001c7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr

08001c8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c90:	bf00      	nop
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr

08001c9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c9a:	b580      	push	{r7, lr}
 8001c9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c9e:	f000 fa33 	bl	8002108 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ca2:	bf00      	nop
 8001ca4:	bd80      	pop	{r7, pc}

08001ca6 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001ca6:	b580      	push	{r7, lr}
 8001ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PAUSE_Pin);
 8001caa:	2001      	movs	r0, #1
 8001cac:	f002 ff16 	bl	8004adc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001cb0:	bf00      	nop
 8001cb2:	bd80      	pop	{r7, pc}

08001cb4 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(FORWARD_Pin);
 8001cb8:	2002      	movs	r0, #2
 8001cba:	f002 ff0f 	bl	8004adc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
	...

08001cc4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001cc8:	4802      	ldr	r0, [pc, #8]	@ (8001cd4 <DMA1_Channel1_IRQHandler+0x10>)
 8001cca:	f002 fc0d 	bl	80044e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	20040114 	.word	0x20040114

08001cd8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8001cdc:	4802      	ldr	r0, [pc, #8]	@ (8001ce8 <DMA1_Channel2_IRQHandler+0x10>)
 8001cde:	f002 fc03 	bl	80044e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	20040208 	.word	0x20040208

08001cec <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001cf0:	4802      	ldr	r0, [pc, #8]	@ (8001cfc <DMA1_Channel3_IRQHandler+0x10>)
 8001cf2:	f002 fbf9 	bl	80044e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	200400a0 	.word	0x200400a0

08001d00 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001d04:	4802      	ldr	r0, [pc, #8]	@ (8001d10 <ADC1_IRQHandler+0x10>)
 8001d06:	f000 fe21 	bl	800294c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20040038 	.word	0x20040038

08001d14 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(REWIND_Pin);
 8001d18:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001d1c:	f002 fede 	bl	8004adc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d20:	bf00      	nop
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001d28:	4802      	ldr	r0, [pc, #8]	@ (8001d34 <LPUART1_IRQHandler+0x10>)
 8001d2a:	f005 fbad 	bl	8007488 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20040174 	.word	0x20040174

08001d38 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d3c:	4b06      	ldr	r3, [pc, #24]	@ (8001d58 <SystemInit+0x20>)
 8001d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d42:	4a05      	ldr	r2, [pc, #20]	@ (8001d58 <SystemInit+0x20>)
 8001d44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001d4c:	bf00      	nop
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	e000ed00 	.word	0xe000ed00

08001d5c <tft_select>:
// HAL handles provided by main.c (CubeMX)
extern SPI_HandleTypeDef hspi1;
extern TIM_HandleTypeDef htim1;

// -------- small inline helpers OK in header --------
static inline void tft_select(void)   { HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_RESET); }
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	2200      	movs	r2, #0
 8001d62:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d66:	4802      	ldr	r0, [pc, #8]	@ (8001d70 <tft_select+0x14>)
 8001d68:	f002 fea0 	bl	8004aac <HAL_GPIO_WritePin>
 8001d6c:	bf00      	nop
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	48000800 	.word	0x48000800

08001d74 <tft_deselect>:
static inline void tft_deselect(void) { HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);   }
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	2201      	movs	r2, #1
 8001d7a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d7e:	4802      	ldr	r0, [pc, #8]	@ (8001d88 <tft_deselect+0x14>)
 8001d80:	f002 fe94 	bl	8004aac <HAL_GPIO_WritePin>
 8001d84:	bf00      	nop
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	48000800 	.word	0x48000800

08001d8c <tft_dc_cmd>:

static inline void tft_dc_cmd(void)   { HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_RESET); }
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	2200      	movs	r2, #0
 8001d92:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d96:	4802      	ldr	r0, [pc, #8]	@ (8001da0 <tft_dc_cmd+0x14>)
 8001d98:	f002 fe88 	bl	8004aac <HAL_GPIO_WritePin>
 8001d9c:	bf00      	nop
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	48000800 	.word	0x48000800

08001da4 <tft_dc_data>:
static inline void tft_dc_data(void)  { HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_SET);   }
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	2201      	movs	r2, #1
 8001daa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001dae:	4802      	ldr	r0, [pc, #8]	@ (8001db8 <tft_dc_data+0x14>)
 8001db0:	f002 fe7c 	bl	8004aac <HAL_GPIO_WritePin>
 8001db4:	bf00      	nop
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	48000800 	.word	0x48000800

08001dbc <tft_write_cmd>:
    return (x >= 0) && (y >= 0) && (x < (int)tft_width) && (y < (int)tft_height);
}

// --- low-level write helpers (internal) ---
static inline void tft_write_cmd(uint8_t cmd)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	71fb      	strb	r3, [r7, #7]
    tft_dc_cmd();
 8001dc6:	f7ff ffe1 	bl	8001d8c <tft_dc_cmd>
    tft_select();
 8001dca:	f7ff ffc7 	bl	8001d5c <tft_select>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8001dce:	1df9      	adds	r1, r7, #7
 8001dd0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	4804      	ldr	r0, [pc, #16]	@ (8001de8 <tft_write_cmd+0x2c>)
 8001dd8:	f004 fbff 	bl	80065da <HAL_SPI_Transmit>
    tft_deselect();
 8001ddc:	f7ff ffca 	bl	8001d74 <tft_deselect>
}
 8001de0:	bf00      	nop
 8001de2:	3708      	adds	r7, #8
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	20040268 	.word	0x20040268

08001dec <tft_write_data>:

static inline void tft_write_data(const uint8_t *buf, size_t n)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	6039      	str	r1, [r7, #0]
    tft_dc_data();
 8001df6:	f7ff ffd5 	bl	8001da4 <tft_dc_data>
    tft_select();
 8001dfa:	f7ff ffaf 	bl	8001d5c <tft_select>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)buf, (uint16_t)n, HAL_MAX_DELAY);
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	b29a      	uxth	r2, r3
 8001e02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e06:	6879      	ldr	r1, [r7, #4]
 8001e08:	4804      	ldr	r0, [pc, #16]	@ (8001e1c <tft_write_data+0x30>)
 8001e0a:	f004 fbe6 	bl	80065da <HAL_SPI_Transmit>
    tft_deselect();
 8001e0e:	f7ff ffb1 	bl	8001d74 <tft_deselect>
}
 8001e12:	bf00      	nop
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	20040268 	.word	0x20040268

08001e20 <tft_set_addr_window>:
    if (r & 1) { tft_width = 480; tft_height = 320; }
    else       { tft_width = 320; tft_height = 480; }
}

void tft_set_addr_window(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8001e20:	b590      	push	{r4, r7, lr}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	4604      	mov	r4, r0
 8001e28:	4608      	mov	r0, r1
 8001e2a:	4611      	mov	r1, r2
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	4623      	mov	r3, r4
 8001e30:	80fb      	strh	r3, [r7, #6]
 8001e32:	4603      	mov	r3, r0
 8001e34:	80bb      	strh	r3, [r7, #4]
 8001e36:	460b      	mov	r3, r1
 8001e38:	807b      	strh	r3, [r7, #2]
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	803b      	strh	r3, [r7, #0]
    uint8_t b[4];
    tft_write_cmd(0x2A);
 8001e3e:	202a      	movs	r0, #42	@ 0x2a
 8001e40:	f7ff ffbc 	bl	8001dbc <tft_write_cmd>
    b[0]=x0>>8; b[1]=x0&0xFF; b[2]=x1>>8; b[3]=x1&0xFF;
 8001e44:	88fb      	ldrh	r3, [r7, #6]
 8001e46:	0a1b      	lsrs	r3, r3, #8
 8001e48:	b29b      	uxth	r3, r3
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	733b      	strb	r3, [r7, #12]
 8001e4e:	88fb      	ldrh	r3, [r7, #6]
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	737b      	strb	r3, [r7, #13]
 8001e54:	887b      	ldrh	r3, [r7, #2]
 8001e56:	0a1b      	lsrs	r3, r3, #8
 8001e58:	b29b      	uxth	r3, r3
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	73bb      	strb	r3, [r7, #14]
 8001e5e:	887b      	ldrh	r3, [r7, #2]
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	73fb      	strb	r3, [r7, #15]
    tft_write_data(b,4);
 8001e64:	f107 030c 	add.w	r3, r7, #12
 8001e68:	2104      	movs	r1, #4
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7ff ffbe 	bl	8001dec <tft_write_data>

    tft_write_cmd(0x2B);
 8001e70:	202b      	movs	r0, #43	@ 0x2b
 8001e72:	f7ff ffa3 	bl	8001dbc <tft_write_cmd>
    b[0]=y0>>8; b[1]=y0&0xFF; b[2]=y1>>8; b[3]=y1&0xFF;
 8001e76:	88bb      	ldrh	r3, [r7, #4]
 8001e78:	0a1b      	lsrs	r3, r3, #8
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	733b      	strb	r3, [r7, #12]
 8001e80:	88bb      	ldrh	r3, [r7, #4]
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	737b      	strb	r3, [r7, #13]
 8001e86:	883b      	ldrh	r3, [r7, #0]
 8001e88:	0a1b      	lsrs	r3, r3, #8
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	73bb      	strb	r3, [r7, #14]
 8001e90:	883b      	ldrh	r3, [r7, #0]
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	73fb      	strb	r3, [r7, #15]
    tft_write_data(b,4);
 8001e96:	f107 030c 	add.w	r3, r7, #12
 8001e9a:	2104      	movs	r1, #4
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7ff ffa5 	bl	8001dec <tft_write_data>
}
 8001ea2:	bf00      	nop
 8001ea4:	3714      	adds	r7, #20
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd90      	pop	{r4, r7, pc}
	...

08001eac <tft_blit565>:
    }
    tft_deselect();
}

void tft_blit565(int x, int y, int w, int h, const uint8_t *img)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b090      	sub	sp, #64	@ 0x40
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
 8001eb8:	603b      	str	r3, [r7, #0]
    if (w<=0 || h<=0) return;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	f340 8099 	ble.w	8001ff4 <tft_blit565+0x148>
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	f340 8095 	ble.w	8001ff4 <tft_blit565+0x148>

    int x0=x, y0=y, x1=x+w-1, y1=y+h-1;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001ed2:	68fa      	ldr	r2, [r7, #12]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	4413      	add	r3, r2
 8001ed8:	3b01      	subs	r3, #1
 8001eda:	637b      	str	r3, [r7, #52]	@ 0x34
 8001edc:	68ba      	ldr	r2, [r7, #8]
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	4413      	add	r3, r2
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	633b      	str	r3, [r7, #48]	@ 0x30
    if (x0>=tft_width || y0>=tft_height || x1<0 || y1<0) return;
 8001ee6:	4b46      	ldr	r3, [pc, #280]	@ (8002000 <tft_blit565+0x154>)
 8001ee8:	881b      	ldrh	r3, [r3, #0]
 8001eea:	461a      	mov	r2, r3
 8001eec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	f280 8082 	bge.w	8001ff8 <tft_blit565+0x14c>
 8001ef4:	4b43      	ldr	r3, [pc, #268]	@ (8002004 <tft_blit565+0x158>)
 8001ef6:	881b      	ldrh	r3, [r3, #0]
 8001ef8:	461a      	mov	r2, r3
 8001efa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001efc:	4293      	cmp	r3, r2
 8001efe:	da7b      	bge.n	8001ff8 <tft_blit565+0x14c>
 8001f00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	db78      	blt.n	8001ff8 <tft_blit565+0x14c>
 8001f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	db75      	blt.n	8001ff8 <tft_blit565+0x14c>

    int sx=0, sy=0;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f10:	2300      	movs	r3, #0
 8001f12:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (x0<0){ sx=-x0; x0=0; }
 8001f14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	da04      	bge.n	8001f24 <tft_blit565+0x78>
 8001f1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f1c:	425b      	negs	r3, r3
 8001f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f20:	2300      	movs	r3, #0
 8001f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (y0<0){ sy=-y0; y0=0; }
 8001f24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	da04      	bge.n	8001f34 <tft_blit565+0x88>
 8001f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f2c:	425b      	negs	r3, r3
 8001f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f30:	2300      	movs	r3, #0
 8001f32:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (x1>=tft_width)  x1=tft_width-1;
 8001f34:	4b32      	ldr	r3, [pc, #200]	@ (8002000 <tft_blit565+0x154>)
 8001f36:	881b      	ldrh	r3, [r3, #0]
 8001f38:	461a      	mov	r2, r3
 8001f3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	db03      	blt.n	8001f48 <tft_blit565+0x9c>
 8001f40:	4b2f      	ldr	r3, [pc, #188]	@ (8002000 <tft_blit565+0x154>)
 8001f42:	881b      	ldrh	r3, [r3, #0]
 8001f44:	3b01      	subs	r3, #1
 8001f46:	637b      	str	r3, [r7, #52]	@ 0x34
    if (y1>=tft_height) y1=tft_height-1;
 8001f48:	4b2e      	ldr	r3, [pc, #184]	@ (8002004 <tft_blit565+0x158>)
 8001f4a:	881b      	ldrh	r3, [r3, #0]
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f50:	4293      	cmp	r3, r2
 8001f52:	db03      	blt.n	8001f5c <tft_blit565+0xb0>
 8001f54:	4b2b      	ldr	r3, [pc, #172]	@ (8002004 <tft_blit565+0x158>)
 8001f56:	881b      	ldrh	r3, [r3, #0]
 8001f58:	3b01      	subs	r3, #1
 8001f5a:	633b      	str	r3, [r7, #48]	@ 0x30
    int cw = x1-x0+1;
 8001f5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001f5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	3301      	adds	r3, #1
 8001f64:	61fb      	str	r3, [r7, #28]
    int ch = y1-y0+1;
 8001f66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001f68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	61bb      	str	r3, [r7, #24]

    tft_set_addr_window((uint16_t)x0,(uint16_t)y0,(uint16_t)x1,(uint16_t)y1);
 8001f70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f72:	b298      	uxth	r0, r3
 8001f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f76:	b299      	uxth	r1, r3
 8001f78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f7a:	b29a      	uxth	r2, r3
 8001f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f7e:	b29b      	uxth	r3, r3
 8001f80:	f7ff ff4e 	bl	8001e20 <tft_set_addr_window>

    tft_dc_cmd(); tft_select();
 8001f84:	f7ff ff02 	bl	8001d8c <tft_dc_cmd>
 8001f88:	f7ff fee8 	bl	8001d5c <tft_select>
    uint8_t cmd = 0x2C;
 8001f8c:	232c      	movs	r3, #44	@ 0x2c
 8001f8e:	74fb      	strb	r3, [r7, #19]
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8001f90:	f107 0113 	add.w	r1, r7, #19
 8001f94:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f98:	2201      	movs	r2, #1
 8001f9a:	481b      	ldr	r0, [pc, #108]	@ (8002008 <tft_blit565+0x15c>)
 8001f9c:	f004 fb1d 	bl	80065da <HAL_SPI_Transmit>
    tft_dc_data();
 8001fa0:	f7ff ff00 	bl	8001da4 <tft_dc_data>

    const uint8_t *src = img + ((size_t)sy * w + sx) * 2;
 8001fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fa6:	687a      	ldr	r2, [r7, #4]
 8001fa8:	fb03 f202 	mul.w	r2, r3, r2
 8001fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fae:	4413      	add	r3, r2
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001fb4:	4413      	add	r3, r2
 8001fb6:	627b      	str	r3, [r7, #36]	@ 0x24
    size_t stride_bytes = (size_t)w * 2;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	617b      	str	r3, [r7, #20]

    for (int row=0; row<ch; ++row) {
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	623b      	str	r3, [r7, #32]
 8001fc2:	e010      	b.n	8001fe6 <tft_blit565+0x13a>
        HAL_SPI_Transmit(&hspi1, (uint8_t*)src, (uint16_t)(cw*2), HAL_MAX_DELAY);
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	b29b      	uxth	r3, r3
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	b29a      	uxth	r2, r3
 8001fcc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001fd0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001fd2:	480d      	ldr	r0, [pc, #52]	@ (8002008 <tft_blit565+0x15c>)
 8001fd4:	f004 fb01 	bl	80065da <HAL_SPI_Transmit>
        src += stride_bytes;
 8001fd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	4413      	add	r3, r2
 8001fde:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int row=0; row<ch; ++row) {
 8001fe0:	6a3b      	ldr	r3, [r7, #32]
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	623b      	str	r3, [r7, #32]
 8001fe6:	6a3a      	ldr	r2, [r7, #32]
 8001fe8:	69bb      	ldr	r3, [r7, #24]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	dbea      	blt.n	8001fc4 <tft_blit565+0x118>
    }
    tft_deselect();
 8001fee:	f7ff fec1 	bl	8001d74 <tft_deselect>
 8001ff2:	e002      	b.n	8001ffa <tft_blit565+0x14e>
    if (w<=0 || h<=0) return;
 8001ff4:	bf00      	nop
 8001ff6:	e000      	b.n	8001ffa <tft_blit565+0x14e>
    if (x0>=tft_width || y0>=tft_height || x1<0 || y1<0) return;
 8001ff8:	bf00      	nop
}
 8001ffa:	3740      	adds	r7, #64	@ 0x40
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	20040010 	.word	0x20040010
 8002004:	20040012 	.word	0x20040012
 8002008:	20040268 	.word	0x20040268

0800200c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800200c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002044 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002010:	f7ff fe92 	bl	8001d38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002014:	480c      	ldr	r0, [pc, #48]	@ (8002048 <LoopForever+0x6>)
  ldr r1, =_edata
 8002016:	490d      	ldr	r1, [pc, #52]	@ (800204c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002018:	4a0d      	ldr	r2, [pc, #52]	@ (8002050 <LoopForever+0xe>)
  movs r3, #0
 800201a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800201c:	e002      	b.n	8002024 <LoopCopyDataInit>

0800201e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800201e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002020:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002022:	3304      	adds	r3, #4

08002024 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002024:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002026:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002028:	d3f9      	bcc.n	800201e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800202a:	4a0a      	ldr	r2, [pc, #40]	@ (8002054 <LoopForever+0x12>)
  ldr r4, =_ebss
 800202c:	4c0a      	ldr	r4, [pc, #40]	@ (8002058 <LoopForever+0x16>)
  movs r3, #0
 800202e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002030:	e001      	b.n	8002036 <LoopFillZerobss>

08002032 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002032:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002034:	3204      	adds	r2, #4

08002036 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002036:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002038:	d3fb      	bcc.n	8002032 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800203a:	f006 fdf3 	bl	8008c24 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800203e:	f7fe fa73 	bl	8000528 <main>

08002042 <LoopForever>:

LoopForever:
    b LoopForever
 8002042:	e7fe      	b.n	8002042 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002044:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002048:	20040000 	.word	0x20040000
  ldr r1, =_edata
 800204c:	2004001c 	.word	0x2004001c
  ldr r2, =_sidata
 8002050:	08008d04 	.word	0x08008d04
  ldr r2, =_sbss
 8002054:	2004001c 	.word	0x2004001c
  ldr r4, =_ebss
 8002058:	200703c8 	.word	0x200703c8

0800205c <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800205c:	e7fe      	b.n	800205c <CAN1_RX0_IRQHandler>

0800205e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800205e:	b580      	push	{r7, lr}
 8002060:	b082      	sub	sp, #8
 8002062:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002064:	2300      	movs	r3, #0
 8002066:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002068:	2003      	movs	r0, #3
 800206a:	f001 fd4f 	bl	8003b0c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800206e:	2000      	movs	r0, #0
 8002070:	f000 f80e 	bl	8002090 <HAL_InitTick>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d002      	beq.n	8002080 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	71fb      	strb	r3, [r7, #7]
 800207e:	e001      	b.n	8002084 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002080:	f7ff fac8 	bl	8001614 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002084:	79fb      	ldrb	r3, [r7, #7]
}
 8002086:	4618      	mov	r0, r3
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
	...

08002090 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002098:	2300      	movs	r3, #0
 800209a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800209c:	4b17      	ldr	r3, [pc, #92]	@ (80020fc <HAL_InitTick+0x6c>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d023      	beq.n	80020ec <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80020a4:	4b16      	ldr	r3, [pc, #88]	@ (8002100 <HAL_InitTick+0x70>)
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	4b14      	ldr	r3, [pc, #80]	@ (80020fc <HAL_InitTick+0x6c>)
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	4619      	mov	r1, r3
 80020ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80020b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ba:	4618      	mov	r0, r3
 80020bc:	f001 fd5b 	bl	8003b76 <HAL_SYSTICK_Config>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d10f      	bne.n	80020e6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2b0f      	cmp	r3, #15
 80020ca:	d809      	bhi.n	80020e0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020cc:	2200      	movs	r2, #0
 80020ce:	6879      	ldr	r1, [r7, #4]
 80020d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80020d4:	f001 fd25 	bl	8003b22 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020d8:	4a0a      	ldr	r2, [pc, #40]	@ (8002104 <HAL_InitTick+0x74>)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6013      	str	r3, [r2, #0]
 80020de:	e007      	b.n	80020f0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	73fb      	strb	r3, [r7, #15]
 80020e4:	e004      	b.n	80020f0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	73fb      	strb	r3, [r7, #15]
 80020ea:	e001      	b.n	80020f0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80020f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3710      	adds	r7, #16
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	20040018 	.word	0x20040018
 8002100:	2004000c 	.word	0x2004000c
 8002104:	20040014 	.word	0x20040014

08002108 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800210c:	4b06      	ldr	r3, [pc, #24]	@ (8002128 <HAL_IncTick+0x20>)
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	461a      	mov	r2, r3
 8002112:	4b06      	ldr	r3, [pc, #24]	@ (800212c <HAL_IncTick+0x24>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4413      	add	r3, r2
 8002118:	4a04      	ldr	r2, [pc, #16]	@ (800212c <HAL_IncTick+0x24>)
 800211a:	6013      	str	r3, [r2, #0]
}
 800211c:	bf00      	nop
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	20040018 	.word	0x20040018
 800212c:	200703c4 	.word	0x200703c4

08002130 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  return uwTick;
 8002134:	4b03      	ldr	r3, [pc, #12]	@ (8002144 <HAL_GetTick+0x14>)
 8002136:	681b      	ldr	r3, [r3, #0]
}
 8002138:	4618      	mov	r0, r3
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr
 8002142:	bf00      	nop
 8002144:	200703c4 	.word	0x200703c4

08002148 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b084      	sub	sp, #16
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002150:	f7ff ffee 	bl	8002130 <HAL_GetTick>
 8002154:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002160:	d005      	beq.n	800216e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002162:	4b0a      	ldr	r3, [pc, #40]	@ (800218c <HAL_Delay+0x44>)
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	461a      	mov	r2, r3
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	4413      	add	r3, r2
 800216c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800216e:	bf00      	nop
 8002170:	f7ff ffde 	bl	8002130 <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	429a      	cmp	r2, r3
 800217e:	d8f7      	bhi.n	8002170 <HAL_Delay+0x28>
  {
  }
}
 8002180:	bf00      	nop
 8002182:	bf00      	nop
 8002184:	3710      	adds	r7, #16
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	20040018 	.word	0x20040018

08002190 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	431a      	orrs	r2, r3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	609a      	str	r2, [r3, #8]
}
 80021aa:	bf00      	nop
 80021ac:	370c      	adds	r7, #12
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr

080021b6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80021b6:	b480      	push	{r7}
 80021b8:	b083      	sub	sp, #12
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	6078      	str	r0, [r7, #4]
 80021be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	431a      	orrs	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	609a      	str	r2, [r3, #8]
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	370c      	adds	r7, #12
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr

080021f8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b087      	sub	sp, #28
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	60f8      	str	r0, [r7, #12]
 8002200:	60b9      	str	r1, [r7, #8]
 8002202:	607a      	str	r2, [r7, #4]
 8002204:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	3360      	adds	r3, #96	@ 0x60
 800220a:	461a      	mov	r2, r3
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	4413      	add	r3, r2
 8002212:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	4b08      	ldr	r3, [pc, #32]	@ (800223c <LL_ADC_SetOffset+0x44>)
 800221a:	4013      	ands	r3, r2
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002222:	683a      	ldr	r2, [r7, #0]
 8002224:	430a      	orrs	r2, r1
 8002226:	4313      	orrs	r3, r2
 8002228:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002230:	bf00      	nop
 8002232:	371c      	adds	r7, #28
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr
 800223c:	03fff000 	.word	0x03fff000

08002240 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002240:	b480      	push	{r7}
 8002242:	b085      	sub	sp, #20
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	3360      	adds	r3, #96	@ 0x60
 800224e:	461a      	mov	r2, r3
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	4413      	add	r3, r2
 8002256:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002260:	4618      	mov	r0, r3
 8002262:	3714      	adds	r7, #20
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800226c:	b480      	push	{r7}
 800226e:	b087      	sub	sp, #28
 8002270:	af00      	add	r7, sp, #0
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	3360      	adds	r3, #96	@ 0x60
 800227c:	461a      	mov	r2, r3
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	4413      	add	r3, r2
 8002284:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	431a      	orrs	r2, r3
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002296:	bf00      	nop
 8002298:	371c      	adds	r7, #28
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr

080022a2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80022a2:	b480      	push	{r7}
 80022a4:	b083      	sub	sp, #12
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	6078      	str	r0, [r7, #4]
 80022aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	695b      	ldr	r3, [r3, #20]
 80022b0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	431a      	orrs	r2, r3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	615a      	str	r2, [r3, #20]
}
 80022bc:	bf00      	nop
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d101      	bne.n	80022e0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80022dc:	2301      	movs	r3, #1
 80022de:	e000      	b.n	80022e2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	370c      	adds	r7, #12
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr

080022ee <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80022ee:	b480      	push	{r7}
 80022f0:	b087      	sub	sp, #28
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	60f8      	str	r0, [r7, #12]
 80022f6:	60b9      	str	r1, [r7, #8]
 80022f8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	3330      	adds	r3, #48	@ 0x30
 80022fe:	461a      	mov	r2, r3
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	0a1b      	lsrs	r3, r3, #8
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	f003 030c 	and.w	r3, r3, #12
 800230a:	4413      	add	r3, r2
 800230c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	f003 031f 	and.w	r3, r3, #31
 8002318:	211f      	movs	r1, #31
 800231a:	fa01 f303 	lsl.w	r3, r1, r3
 800231e:	43db      	mvns	r3, r3
 8002320:	401a      	ands	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	0e9b      	lsrs	r3, r3, #26
 8002326:	f003 011f 	and.w	r1, r3, #31
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	f003 031f 	and.w	r3, r3, #31
 8002330:	fa01 f303 	lsl.w	r3, r1, r3
 8002334:	431a      	orrs	r2, r3
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800233a:	bf00      	nop
 800233c:	371c      	adds	r7, #28
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr

08002346 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002346:	b480      	push	{r7}
 8002348:	b083      	sub	sp, #12
 800234a:	af00      	add	r7, sp, #0
 800234c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002352:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d101      	bne.n	800235e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800235a:	2301      	movs	r3, #1
 800235c:	e000      	b.n	8002360 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800235e:	2300      	movs	r3, #0
}
 8002360:	4618      	mov	r0, r3
 8002362:	370c      	adds	r7, #12
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800236c:	b480      	push	{r7}
 800236e:	b087      	sub	sp, #28
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	3314      	adds	r3, #20
 800237c:	461a      	mov	r2, r3
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	0e5b      	lsrs	r3, r3, #25
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	f003 0304 	and.w	r3, r3, #4
 8002388:	4413      	add	r3, r2
 800238a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	0d1b      	lsrs	r3, r3, #20
 8002394:	f003 031f 	and.w	r3, r3, #31
 8002398:	2107      	movs	r1, #7
 800239a:	fa01 f303 	lsl.w	r3, r1, r3
 800239e:	43db      	mvns	r3, r3
 80023a0:	401a      	ands	r2, r3
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	0d1b      	lsrs	r3, r3, #20
 80023a6:	f003 031f 	and.w	r3, r3, #31
 80023aa:	6879      	ldr	r1, [r7, #4]
 80023ac:	fa01 f303 	lsl.w	r3, r1, r3
 80023b0:	431a      	orrs	r2, r3
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80023b6:	bf00      	nop
 80023b8:	371c      	adds	r7, #28
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
	...

080023c4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023dc:	43db      	mvns	r3, r3
 80023de:	401a      	ands	r2, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f003 0318 	and.w	r3, r3, #24
 80023e6:	4908      	ldr	r1, [pc, #32]	@ (8002408 <LL_ADC_SetChannelSingleDiff+0x44>)
 80023e8:	40d9      	lsrs	r1, r3
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	400b      	ands	r3, r1
 80023ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023f2:	431a      	orrs	r2, r3
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80023fa:	bf00      	nop
 80023fc:	3714      	adds	r7, #20
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	0007ffff 	.word	0x0007ffff

0800240c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800241c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	6093      	str	r3, [r2, #8]
}
 8002424:	bf00      	nop
 8002426:	370c      	adds	r7, #12
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr

08002430 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002440:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002444:	d101      	bne.n	800244a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002446:	2301      	movs	r3, #1
 8002448:	e000      	b.n	800244c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800244a:	2300      	movs	r3, #0
}
 800244c:	4618      	mov	r0, r3
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr

08002458 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002468:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800246c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002474:	bf00      	nop
 8002476:	370c      	adds	r7, #12
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr

08002480 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002490:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002494:	d101      	bne.n	800249a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002496:	2301      	movs	r3, #1
 8002498:	e000      	b.n	800249c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800249a:	2300      	movs	r3, #0
}
 800249c:	4618      	mov	r0, r3
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024b8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024bc:	f043 0201 	orr.w	r2, r3, #1
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80024c4:	bf00      	nop
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024e4:	f043 0202 	orr.w	r2, r3, #2
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f003 0301 	and.w	r3, r3, #1
 8002508:	2b01      	cmp	r3, #1
 800250a:	d101      	bne.n	8002510 <LL_ADC_IsEnabled+0x18>
 800250c:	2301      	movs	r3, #1
 800250e:	e000      	b.n	8002512 <LL_ADC_IsEnabled+0x1a>
 8002510:	2300      	movs	r3, #0
}
 8002512:	4618      	mov	r0, r3
 8002514:	370c      	adds	r7, #12
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr

0800251e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800251e:	b480      	push	{r7}
 8002520:	b083      	sub	sp, #12
 8002522:	af00      	add	r7, sp, #0
 8002524:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	f003 0302 	and.w	r3, r3, #2
 800252e:	2b02      	cmp	r3, #2
 8002530:	d101      	bne.n	8002536 <LL_ADC_IsDisableOngoing+0x18>
 8002532:	2301      	movs	r3, #1
 8002534:	e000      	b.n	8002538 <LL_ADC_IsDisableOngoing+0x1a>
 8002536:	2300      	movs	r3, #0
}
 8002538:	4618      	mov	r0, r3
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr

08002544 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002554:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002558:	f043 0204 	orr.w	r2, r3, #4
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002560:	bf00      	nop
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	f003 0304 	and.w	r3, r3, #4
 800257c:	2b04      	cmp	r3, #4
 800257e:	d101      	bne.n	8002584 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002580:	2301      	movs	r3, #1
 8002582:	e000      	b.n	8002586 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002584:	2300      	movs	r3, #0
}
 8002586:	4618      	mov	r0, r3
 8002588:	370c      	adds	r7, #12
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr

08002592 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002592:	b480      	push	{r7}
 8002594:	b083      	sub	sp, #12
 8002596:	af00      	add	r7, sp, #0
 8002598:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	f003 0308 	and.w	r3, r3, #8
 80025a2:	2b08      	cmp	r3, #8
 80025a4:	d101      	bne.n	80025aa <LL_ADC_INJ_IsConversionOngoing+0x18>
 80025a6:	2301      	movs	r3, #1
 80025a8:	e000      	b.n	80025ac <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80025aa:	2300      	movs	r3, #0
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b088      	sub	sp, #32
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025c0:	2300      	movs	r3, #0
 80025c2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80025c4:	2300      	movs	r3, #0
 80025c6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d101      	bne.n	80025d2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e129      	b.n	8002826 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	691b      	ldr	r3, [r3, #16]
 80025d6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d109      	bne.n	80025f4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f7ff f83b 	bl	800165c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2200      	movs	r2, #0
 80025ea:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff ff19 	bl	8002430 <LL_ADC_IsDeepPowerDownEnabled>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d004      	beq.n	800260e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4618      	mov	r0, r3
 800260a:	f7ff feff 	bl	800240c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4618      	mov	r0, r3
 8002614:	f7ff ff34 	bl	8002480 <LL_ADC_IsInternalRegulatorEnabled>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d115      	bne.n	800264a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4618      	mov	r0, r3
 8002624:	f7ff ff18 	bl	8002458 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002628:	4b81      	ldr	r3, [pc, #516]	@ (8002830 <HAL_ADC_Init+0x278>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	099b      	lsrs	r3, r3, #6
 800262e:	4a81      	ldr	r2, [pc, #516]	@ (8002834 <HAL_ADC_Init+0x27c>)
 8002630:	fba2 2303 	umull	r2, r3, r2, r3
 8002634:	099b      	lsrs	r3, r3, #6
 8002636:	3301      	adds	r3, #1
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800263c:	e002      	b.n	8002644 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	3b01      	subs	r3, #1
 8002642:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d1f9      	bne.n	800263e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4618      	mov	r0, r3
 8002650:	f7ff ff16 	bl	8002480 <LL_ADC_IsInternalRegulatorEnabled>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d10d      	bne.n	8002676 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800265e:	f043 0210 	orr.w	r2, r3, #16
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800266a:	f043 0201 	orr.w	r2, r3, #1
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4618      	mov	r0, r3
 800267c:	f7ff ff76 	bl	800256c <LL_ADC_REG_IsConversionOngoing>
 8002680:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002686:	f003 0310 	and.w	r3, r3, #16
 800268a:	2b00      	cmp	r3, #0
 800268c:	f040 80c2 	bne.w	8002814 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	2b00      	cmp	r3, #0
 8002694:	f040 80be 	bne.w	8002814 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800269c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80026a0:	f043 0202 	orr.w	r2, r3, #2
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7ff ff23 	bl	80024f8 <LL_ADC_IsEnabled>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d10b      	bne.n	80026d0 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80026b8:	485f      	ldr	r0, [pc, #380]	@ (8002838 <HAL_ADC_Init+0x280>)
 80026ba:	f7ff ff1d 	bl	80024f8 <LL_ADC_IsEnabled>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d105      	bne.n	80026d0 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	4619      	mov	r1, r3
 80026ca:	485c      	ldr	r0, [pc, #368]	@ (800283c <HAL_ADC_Init+0x284>)
 80026cc:	f7ff fd60 	bl	8002190 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	7e5b      	ldrb	r3, [r3, #25]
 80026d4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80026da:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80026e0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80026e6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026ee:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80026f0:	4313      	orrs	r3, r2
 80026f2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d106      	bne.n	800270c <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002702:	3b01      	subs	r3, #1
 8002704:	045b      	lsls	r3, r3, #17
 8002706:	69ba      	ldr	r2, [r7, #24]
 8002708:	4313      	orrs	r3, r2
 800270a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002710:	2b00      	cmp	r3, #0
 8002712:	d009      	beq.n	8002728 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002718:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002720:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002722:	69ba      	ldr	r2, [r7, #24]
 8002724:	4313      	orrs	r3, r2
 8002726:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	68da      	ldr	r2, [r3, #12]
 800272e:	4b44      	ldr	r3, [pc, #272]	@ (8002840 <HAL_ADC_Init+0x288>)
 8002730:	4013      	ands	r3, r2
 8002732:	687a      	ldr	r2, [r7, #4]
 8002734:	6812      	ldr	r2, [r2, #0]
 8002736:	69b9      	ldr	r1, [r7, #24]
 8002738:	430b      	orrs	r3, r1
 800273a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff ff26 	bl	8002592 <LL_ADC_INJ_IsConversionOngoing>
 8002746:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d140      	bne.n	80027d0 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d13d      	bne.n	80027d0 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	7e1b      	ldrb	r3, [r3, #24]
 800275c:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800275e:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002766:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002768:	4313      	orrs	r3, r2
 800276a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	68db      	ldr	r3, [r3, #12]
 8002772:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002776:	f023 0306 	bic.w	r3, r3, #6
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	6812      	ldr	r2, [r2, #0]
 800277e:	69b9      	ldr	r1, [r7, #24]
 8002780:	430b      	orrs	r3, r1
 8002782:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800278a:	2b01      	cmp	r3, #1
 800278c:	d118      	bne.n	80027c0 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	691b      	ldr	r3, [r3, #16]
 8002794:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002798:	f023 0304 	bic.w	r3, r3, #4
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80027a0:	687a      	ldr	r2, [r7, #4]
 80027a2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80027a4:	4311      	orrs	r1, r2
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80027aa:	4311      	orrs	r1, r2
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80027b0:	430a      	orrs	r2, r1
 80027b2:	431a      	orrs	r2, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f042 0201 	orr.w	r2, r2, #1
 80027bc:	611a      	str	r2, [r3, #16]
 80027be:	e007      	b.n	80027d0 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	691a      	ldr	r2, [r3, #16]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f022 0201 	bic.w	r2, r2, #1
 80027ce:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	691b      	ldr	r3, [r3, #16]
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d10c      	bne.n	80027f2 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027de:	f023 010f 	bic.w	r1, r3, #15
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	69db      	ldr	r3, [r3, #28]
 80027e6:	1e5a      	subs	r2, r3, #1
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	430a      	orrs	r2, r1
 80027ee:	631a      	str	r2, [r3, #48]	@ 0x30
 80027f0:	e007      	b.n	8002802 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f022 020f 	bic.w	r2, r2, #15
 8002800:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002806:	f023 0303 	bic.w	r3, r3, #3
 800280a:	f043 0201 	orr.w	r2, r3, #1
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	659a      	str	r2, [r3, #88]	@ 0x58
 8002812:	e007      	b.n	8002824 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002818:	f043 0210 	orr.w	r2, r3, #16
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002824:	7ffb      	ldrb	r3, [r7, #31]
}
 8002826:	4618      	mov	r0, r3
 8002828:	3720      	adds	r7, #32
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	2004000c 	.word	0x2004000c
 8002834:	053e2d63 	.word	0x053e2d63
 8002838:	50040000 	.word	0x50040000
 800283c:	50040300 	.word	0x50040300
 8002840:	fff0c007 	.word	0xfff0c007

08002844 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b086      	sub	sp, #24
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4618      	mov	r0, r3
 8002856:	f7ff fe89 	bl	800256c <LL_ADC_REG_IsConversionOngoing>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d167      	bne.n	8002930 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002866:	2b01      	cmp	r3, #1
 8002868:	d101      	bne.n	800286e <HAL_ADC_Start_DMA+0x2a>
 800286a:	2302      	movs	r3, #2
 800286c:	e063      	b.n	8002936 <HAL_ADC_Start_DMA+0xf2>
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2201      	movs	r2, #1
 8002872:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002876:	68f8      	ldr	r0, [r7, #12]
 8002878:	f000 fe40 	bl	80034fc <ADC_Enable>
 800287c:	4603      	mov	r3, r0
 800287e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002880:	7dfb      	ldrb	r3, [r7, #23]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d14f      	bne.n	8002926 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800288a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800288e:	f023 0301 	bic.w	r3, r3, #1
 8002892:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	659a      	str	r2, [r3, #88]	@ 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800289e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d006      	beq.n	80028b4 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028aa:	f023 0206 	bic.w	r2, r3, #6
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80028b2:	e002      	b.n	80028ba <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2200      	movs	r2, #0
 80028b8:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028be:	4a20      	ldr	r2, [pc, #128]	@ (8002940 <HAL_ADC_Start_DMA+0xfc>)
 80028c0:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028c6:	4a1f      	ldr	r2, [pc, #124]	@ (8002944 <HAL_ADC_Start_DMA+0x100>)
 80028c8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028ce:	4a1e      	ldr	r2, [pc, #120]	@ (8002948 <HAL_ADC_Start_DMA+0x104>)
 80028d0:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	221c      	movs	r2, #28
 80028d8:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	685a      	ldr	r2, [r3, #4]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f042 0210 	orr.w	r2, r2, #16
 80028f0:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	68da      	ldr	r2, [r3, #12]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f042 0201 	orr.w	r2, r2, #1
 8002900:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	3340      	adds	r3, #64	@ 0x40
 800290c:	4619      	mov	r1, r3
 800290e:	68ba      	ldr	r2, [r7, #8]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f001 fcb3 	bl	800427c <HAL_DMA_Start_IT>
 8002916:	4603      	mov	r3, r0
 8002918:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4618      	mov	r0, r3
 8002920:	f7ff fe10 	bl	8002544 <LL_ADC_REG_StartConversion>
 8002924:	e006      	b.n	8002934 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2200      	movs	r2, #0
 800292a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 800292e:	e001      	b.n	8002934 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002930:	2302      	movs	r3, #2
 8002932:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002934:	7dfb      	ldrb	r3, [r7, #23]
}
 8002936:	4618      	mov	r0, r3
 8002938:	3718      	adds	r7, #24
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	080036c7 	.word	0x080036c7
 8002944:	0800379f 	.word	0x0800379f
 8002948:	080037bb 	.word	0x080037bb

0800294c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b088      	sub	sp, #32
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002954:	2300      	movs	r3, #0
 8002956:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	f003 0302 	and.w	r3, r3, #2
 800296e:	2b00      	cmp	r3, #0
 8002970:	d017      	beq.n	80029a2 <HAL_ADC_IRQHandler+0x56>
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	f003 0302 	and.w	r3, r3, #2
 8002978:	2b00      	cmp	r3, #0
 800297a:	d012      	beq.n	80029a2 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002980:	f003 0310 	and.w	r3, r3, #16
 8002984:	2b00      	cmp	r3, #0
 8002986:	d105      	bne.n	8002994 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800298c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	f000 ffdf 	bl	8003958 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	2202      	movs	r2, #2
 80029a0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	f003 0304 	and.w	r3, r3, #4
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d004      	beq.n	80029b6 <HAL_ADC_IRQHandler+0x6a>
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	f003 0304 	and.w	r3, r3, #4
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d109      	bne.n	80029ca <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80029b6:	69bb      	ldr	r3, [r7, #24]
 80029b8:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d05e      	beq.n	8002a7e <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	f003 0308 	and.w	r3, r3, #8
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d059      	beq.n	8002a7e <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ce:	f003 0310 	and.w	r3, r3, #16
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d105      	bne.n	80029e2 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029da:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7ff fc6e 	bl	80022c8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d03e      	beq.n	8002a70 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d135      	bne.n	8002a70 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0308 	and.w	r3, r3, #8
 8002a0e:	2b08      	cmp	r3, #8
 8002a10:	d12e      	bne.n	8002a70 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7ff fda8 	bl	800256c <LL_ADC_REG_IsConversionOngoing>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d11a      	bne.n	8002a58 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	685a      	ldr	r2, [r3, #4]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f022 020c 	bic.w	r2, r2, #12
 8002a30:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a36:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a42:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d112      	bne.n	8002a70 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a4e:	f043 0201 	orr.w	r2, r3, #1
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	659a      	str	r2, [r3, #88]	@ 0x58
 8002a56:	e00b      	b.n	8002a70 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a5c:	f043 0210 	orr.w	r2, r3, #16
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a68:	f043 0201 	orr.w	r2, r3, #1
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f000 f91f 	bl	8002cb4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	220c      	movs	r2, #12
 8002a7c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002a7e:	69bb      	ldr	r3, [r7, #24]
 8002a80:	f003 0320 	and.w	r3, r3, #32
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d004      	beq.n	8002a92 <HAL_ADC_IRQHandler+0x146>
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	f003 0320 	and.w	r3, r3, #32
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d109      	bne.n	8002aa6 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d072      	beq.n	8002b82 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d06d      	beq.n	8002b82 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aaa:	f003 0310 	and.w	r3, r3, #16
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d105      	bne.n	8002abe <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ab6:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7ff fc3f 	bl	8002346 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002ac8:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7ff fbfa 	bl	80022c8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002ad4:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d047      	beq.n	8002b74 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d007      	beq.n	8002afe <HAL_ADC_IRQHandler+0x1b2>
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d03f      	beq.n	8002b74 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d13a      	bne.n	8002b74 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b08:	2b40      	cmp	r3, #64	@ 0x40
 8002b0a:	d133      	bne.n	8002b74 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d12e      	bne.n	8002b74 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f7ff fd39 	bl	8002592 <LL_ADC_INJ_IsConversionOngoing>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d11a      	bne.n	8002b5c <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	685a      	ldr	r2, [r3, #4]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002b34:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b3a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d112      	bne.n	8002b74 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b52:	f043 0201 	orr.w	r2, r3, #1
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b5a:	e00b      	b.n	8002b74 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b60:	f043 0210 	orr.w	r2, r3, #16
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b6c:	f043 0201 	orr.w	r2, r3, #1
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f000 fec7 	bl	8003908 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2260      	movs	r2, #96	@ 0x60
 8002b80:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d011      	beq.n	8002bb0 <HAL_ADC_IRQHandler+0x264>
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00c      	beq.n	8002bb0 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b9a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f000 f89a 	bl	8002cdc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2280      	movs	r2, #128	@ 0x80
 8002bae:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d012      	beq.n	8002be0 <HAL_ADC_IRQHandler+0x294>
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d00d      	beq.n	8002be0 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bc8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002bd0:	6878      	ldr	r0, [r7, #4]
 8002bd2:	f000 fead 	bl	8003930 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002bde:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002be0:	69bb      	ldr	r3, [r7, #24]
 8002be2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d012      	beq.n	8002c10 <HAL_ADC_IRQHandler+0x2c4>
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d00d      	beq.n	8002c10 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f000 fe9f 	bl	8003944 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c0e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002c10:	69bb      	ldr	r3, [r7, #24]
 8002c12:	f003 0310 	and.w	r3, r3, #16
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d02a      	beq.n	8002c70 <HAL_ADC_IRQHandler+0x324>
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	f003 0310 	and.w	r3, r3, #16
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d025      	beq.n	8002c70 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d102      	bne.n	8002c32 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	61fb      	str	r3, [r7, #28]
 8002c30:	e008      	b.n	8002c44 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	f003 0301 	and.w	r3, r3, #1
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8002c40:	2301      	movs	r3, #1
 8002c42:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d10e      	bne.n	8002c68 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c4e:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c5a:	f043 0202 	orr.w	r2, r3, #2
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f000 f844 	bl	8002cf0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2210      	movs	r2, #16
 8002c6e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002c70:	69bb      	ldr	r3, [r7, #24]
 8002c72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d018      	beq.n	8002cac <HAL_ADC_IRQHandler+0x360>
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d013      	beq.n	8002cac <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c88:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c94:	f043 0208 	orr.w	r2, r3, #8
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ca4:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f000 fe38 	bl	800391c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002cac:	bf00      	nop
 8002cae:	3720      	adds	r7, #32
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002cbc:	bf00      	nop
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr

08002cc8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002cd0:	bf00      	nop
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr

08002cdc <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002ce4:	bf00      	nop
 8002ce6:	370c      	adds	r7, #12
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr

08002cf0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002cf8:	bf00      	nop
 8002cfa:	370c      	adds	r7, #12
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr

08002d04 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b0b6      	sub	sp, #216	@ 0xd8
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002d14:	2300      	movs	r3, #0
 8002d16:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d101      	bne.n	8002d26 <HAL_ADC_ConfigChannel+0x22>
 8002d22:	2302      	movs	r3, #2
 8002d24:	e3d5      	b.n	80034d2 <HAL_ADC_ConfigChannel+0x7ce>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7ff fc1a 	bl	800256c <LL_ADC_REG_IsConversionOngoing>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	f040 83ba 	bne.w	80034b4 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	2b05      	cmp	r3, #5
 8002d4e:	d824      	bhi.n	8002d9a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	3b02      	subs	r3, #2
 8002d56:	2b03      	cmp	r3, #3
 8002d58:	d81b      	bhi.n	8002d92 <HAL_ADC_ConfigChannel+0x8e>
 8002d5a:	a201      	add	r2, pc, #4	@ (adr r2, 8002d60 <HAL_ADC_ConfigChannel+0x5c>)
 8002d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d60:	08002d71 	.word	0x08002d71
 8002d64:	08002d79 	.word	0x08002d79
 8002d68:	08002d81 	.word	0x08002d81
 8002d6c:	08002d89 	.word	0x08002d89
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002d70:	230c      	movs	r3, #12
 8002d72:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d76:	e010      	b.n	8002d9a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002d78:	2312      	movs	r3, #18
 8002d7a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d7e:	e00c      	b.n	8002d9a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002d80:	2318      	movs	r3, #24
 8002d82:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d86:	e008      	b.n	8002d9a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002d88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d90:	e003      	b.n	8002d9a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002d92:	2306      	movs	r3, #6
 8002d94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d98:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6818      	ldr	r0, [r3, #0]
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	461a      	mov	r2, r3
 8002da4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002da8:	f7ff faa1 	bl	80022ee <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff fbdb 	bl	800256c <LL_ADC_REG_IsConversionOngoing>
 8002db6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7ff fbe7 	bl	8002592 <LL_ADC_INJ_IsConversionOngoing>
 8002dc4:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002dc8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	f040 81bf 	bne.w	8003150 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002dd2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	f040 81ba 	bne.w	8003150 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002de4:	d10f      	bne.n	8002e06 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6818      	ldr	r0, [r3, #0]
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	2200      	movs	r2, #0
 8002df0:	4619      	mov	r1, r3
 8002df2:	f7ff fabb 	bl	800236c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7ff fa4f 	bl	80022a2 <LL_ADC_SetSamplingTimeCommonConfig>
 8002e04:	e00e      	b.n	8002e24 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6818      	ldr	r0, [r3, #0]
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	6819      	ldr	r1, [r3, #0]
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	461a      	mov	r2, r3
 8002e14:	f7ff faaa 	bl	800236c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	2100      	movs	r1, #0
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7ff fa3f 	bl	80022a2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	695a      	ldr	r2, [r3, #20]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	08db      	lsrs	r3, r3, #3
 8002e30:	f003 0303 	and.w	r3, r3, #3
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	691b      	ldr	r3, [r3, #16]
 8002e42:	2b04      	cmp	r3, #4
 8002e44:	d00a      	beq.n	8002e5c <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6818      	ldr	r0, [r3, #0]
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	6919      	ldr	r1, [r3, #16]
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e56:	f7ff f9cf 	bl	80021f8 <LL_ADC_SetOffset>
 8002e5a:	e179      	b.n	8003150 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	2100      	movs	r1, #0
 8002e62:	4618      	mov	r0, r3
 8002e64:	f7ff f9ec 	bl	8002240 <LL_ADC_GetOffsetChannel>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d10a      	bne.n	8002e88 <HAL_ADC_ConfigChannel+0x184>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2100      	movs	r1, #0
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f7ff f9e1 	bl	8002240 <LL_ADC_GetOffsetChannel>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	0e9b      	lsrs	r3, r3, #26
 8002e82:	f003 021f 	and.w	r2, r3, #31
 8002e86:	e01e      	b.n	8002ec6 <HAL_ADC_ConfigChannel+0x1c2>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7ff f9d6 	bl	8002240 <LL_ADC_GetOffsetChannel>
 8002e94:	4603      	mov	r3, r0
 8002e96:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e9a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002e9e:	fa93 f3a3 	rbit	r3, r3
 8002ea2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002ea6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002eaa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002eae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8002eb6:	2320      	movs	r3, #32
 8002eb8:	e004      	b.n	8002ec4 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8002eba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ebe:	fab3 f383 	clz	r3, r3
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d105      	bne.n	8002ede <HAL_ADC_ConfigChannel+0x1da>
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	0e9b      	lsrs	r3, r3, #26
 8002ed8:	f003 031f 	and.w	r3, r3, #31
 8002edc:	e018      	b.n	8002f10 <HAL_ADC_ConfigChannel+0x20c>
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ee6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002eea:	fa93 f3a3 	rbit	r3, r3
 8002eee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002ef2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ef6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002efa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d101      	bne.n	8002f06 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8002f02:	2320      	movs	r3, #32
 8002f04:	e004      	b.n	8002f10 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8002f06:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002f0a:	fab3 f383 	clz	r3, r3
 8002f0e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d106      	bne.n	8002f22 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	2100      	movs	r1, #0
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7ff f9a5 	bl	800226c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2101      	movs	r1, #1
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f7ff f989 	bl	8002240 <LL_ADC_GetOffsetChannel>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d10a      	bne.n	8002f4e <HAL_ADC_ConfigChannel+0x24a>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2101      	movs	r1, #1
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f7ff f97e 	bl	8002240 <LL_ADC_GetOffsetChannel>
 8002f44:	4603      	mov	r3, r0
 8002f46:	0e9b      	lsrs	r3, r3, #26
 8002f48:	f003 021f 	and.w	r2, r3, #31
 8002f4c:	e01e      	b.n	8002f8c <HAL_ADC_ConfigChannel+0x288>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2101      	movs	r1, #1
 8002f54:	4618      	mov	r0, r3
 8002f56:	f7ff f973 	bl	8002240 <LL_ADC_GetOffsetChannel>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f60:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002f64:	fa93 f3a3 	rbit	r3, r3
 8002f68:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002f6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f70:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002f74:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d101      	bne.n	8002f80 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8002f7c:	2320      	movs	r3, #32
 8002f7e:	e004      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8002f80:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f84:	fab3 f383 	clz	r3, r3
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d105      	bne.n	8002fa4 <HAL_ADC_ConfigChannel+0x2a0>
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	0e9b      	lsrs	r3, r3, #26
 8002f9e:	f003 031f 	and.w	r3, r3, #31
 8002fa2:	e018      	b.n	8002fd6 <HAL_ADC_ConfigChannel+0x2d2>
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002fb0:	fa93 f3a3 	rbit	r3, r3
 8002fb4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002fb8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002fbc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002fc0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d101      	bne.n	8002fcc <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002fc8:	2320      	movs	r3, #32
 8002fca:	e004      	b.n	8002fd6 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8002fcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002fd0:	fab3 f383 	clz	r3, r3
 8002fd4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d106      	bne.n	8002fe8 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	2101      	movs	r1, #1
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f7ff f942 	bl	800226c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2102      	movs	r1, #2
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7ff f926 	bl	8002240 <LL_ADC_GetOffsetChannel>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d10a      	bne.n	8003014 <HAL_ADC_ConfigChannel+0x310>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2102      	movs	r1, #2
 8003004:	4618      	mov	r0, r3
 8003006:	f7ff f91b 	bl	8002240 <LL_ADC_GetOffsetChannel>
 800300a:	4603      	mov	r3, r0
 800300c:	0e9b      	lsrs	r3, r3, #26
 800300e:	f003 021f 	and.w	r2, r3, #31
 8003012:	e01e      	b.n	8003052 <HAL_ADC_ConfigChannel+0x34e>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2102      	movs	r1, #2
 800301a:	4618      	mov	r0, r3
 800301c:	f7ff f910 	bl	8002240 <LL_ADC_GetOffsetChannel>
 8003020:	4603      	mov	r3, r0
 8003022:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003026:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800302a:	fa93 f3a3 	rbit	r3, r3
 800302e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003032:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003036:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800303a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800303e:	2b00      	cmp	r3, #0
 8003040:	d101      	bne.n	8003046 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8003042:	2320      	movs	r3, #32
 8003044:	e004      	b.n	8003050 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8003046:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800304a:	fab3 f383 	clz	r3, r3
 800304e:	b2db      	uxtb	r3, r3
 8003050:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800305a:	2b00      	cmp	r3, #0
 800305c:	d105      	bne.n	800306a <HAL_ADC_ConfigChannel+0x366>
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	0e9b      	lsrs	r3, r3, #26
 8003064:	f003 031f 	and.w	r3, r3, #31
 8003068:	e014      	b.n	8003094 <HAL_ADC_ConfigChannel+0x390>
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003070:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003072:	fa93 f3a3 	rbit	r3, r3
 8003076:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003078:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800307a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800307e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003082:	2b00      	cmp	r3, #0
 8003084:	d101      	bne.n	800308a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8003086:	2320      	movs	r3, #32
 8003088:	e004      	b.n	8003094 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800308a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800308e:	fab3 f383 	clz	r3, r3
 8003092:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003094:	429a      	cmp	r2, r3
 8003096:	d106      	bne.n	80030a6 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2200      	movs	r2, #0
 800309e:	2102      	movs	r1, #2
 80030a0:	4618      	mov	r0, r3
 80030a2:	f7ff f8e3 	bl	800226c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	2103      	movs	r1, #3
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7ff f8c7 	bl	8002240 <LL_ADC_GetOffsetChannel>
 80030b2:	4603      	mov	r3, r0
 80030b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d10a      	bne.n	80030d2 <HAL_ADC_ConfigChannel+0x3ce>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2103      	movs	r1, #3
 80030c2:	4618      	mov	r0, r3
 80030c4:	f7ff f8bc 	bl	8002240 <LL_ADC_GetOffsetChannel>
 80030c8:	4603      	mov	r3, r0
 80030ca:	0e9b      	lsrs	r3, r3, #26
 80030cc:	f003 021f 	and.w	r2, r3, #31
 80030d0:	e017      	b.n	8003102 <HAL_ADC_ConfigChannel+0x3fe>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2103      	movs	r1, #3
 80030d8:	4618      	mov	r0, r3
 80030da:	f7ff f8b1 	bl	8002240 <LL_ADC_GetOffsetChannel>
 80030de:	4603      	mov	r3, r0
 80030e0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80030e4:	fa93 f3a3 	rbit	r3, r3
 80030e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80030ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030ec:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80030ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d101      	bne.n	80030f8 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 80030f4:	2320      	movs	r3, #32
 80030f6:	e003      	b.n	8003100 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80030f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030fa:	fab3 f383 	clz	r3, r3
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800310a:	2b00      	cmp	r3, #0
 800310c:	d105      	bne.n	800311a <HAL_ADC_ConfigChannel+0x416>
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	0e9b      	lsrs	r3, r3, #26
 8003114:	f003 031f 	and.w	r3, r3, #31
 8003118:	e011      	b.n	800313e <HAL_ADC_ConfigChannel+0x43a>
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003120:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003122:	fa93 f3a3 	rbit	r3, r3
 8003126:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003128:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800312a:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800312c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800312e:	2b00      	cmp	r3, #0
 8003130:	d101      	bne.n	8003136 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8003132:	2320      	movs	r3, #32
 8003134:	e003      	b.n	800313e <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8003136:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003138:	fab3 f383 	clz	r3, r3
 800313c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800313e:	429a      	cmp	r2, r3
 8003140:	d106      	bne.n	8003150 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2200      	movs	r2, #0
 8003148:	2103      	movs	r1, #3
 800314a:	4618      	mov	r0, r3
 800314c:	f7ff f88e 	bl	800226c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4618      	mov	r0, r3
 8003156:	f7ff f9cf 	bl	80024f8 <LL_ADC_IsEnabled>
 800315a:	4603      	mov	r3, r0
 800315c:	2b00      	cmp	r3, #0
 800315e:	f040 813f 	bne.w	80033e0 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6818      	ldr	r0, [r3, #0]
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	6819      	ldr	r1, [r3, #0]
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	461a      	mov	r2, r3
 8003170:	f7ff f928 	bl	80023c4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	4a8e      	ldr	r2, [pc, #568]	@ (80033b4 <HAL_ADC_ConfigChannel+0x6b0>)
 800317a:	4293      	cmp	r3, r2
 800317c:	f040 8130 	bne.w	80033e0 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800318c:	2b00      	cmp	r3, #0
 800318e:	d10b      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x4a4>
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	0e9b      	lsrs	r3, r3, #26
 8003196:	3301      	adds	r3, #1
 8003198:	f003 031f 	and.w	r3, r3, #31
 800319c:	2b09      	cmp	r3, #9
 800319e:	bf94      	ite	ls
 80031a0:	2301      	movls	r3, #1
 80031a2:	2300      	movhi	r3, #0
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	e019      	b.n	80031dc <HAL_ADC_ConfigChannel+0x4d8>
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80031b0:	fa93 f3a3 	rbit	r3, r3
 80031b4:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80031b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80031ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d101      	bne.n	80031c4 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 80031c0:	2320      	movs	r3, #32
 80031c2:	e003      	b.n	80031cc <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 80031c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80031c6:	fab3 f383 	clz	r3, r3
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	3301      	adds	r3, #1
 80031ce:	f003 031f 	and.w	r3, r3, #31
 80031d2:	2b09      	cmp	r3, #9
 80031d4:	bf94      	ite	ls
 80031d6:	2301      	movls	r3, #1
 80031d8:	2300      	movhi	r3, #0
 80031da:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d079      	beq.n	80032d4 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d107      	bne.n	80031fc <HAL_ADC_ConfigChannel+0x4f8>
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	0e9b      	lsrs	r3, r3, #26
 80031f2:	3301      	adds	r3, #1
 80031f4:	069b      	lsls	r3, r3, #26
 80031f6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80031fa:	e015      	b.n	8003228 <HAL_ADC_ConfigChannel+0x524>
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003202:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003204:	fa93 f3a3 	rbit	r3, r3
 8003208:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800320a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800320c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800320e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003210:	2b00      	cmp	r3, #0
 8003212:	d101      	bne.n	8003218 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8003214:	2320      	movs	r3, #32
 8003216:	e003      	b.n	8003220 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8003218:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800321a:	fab3 f383 	clz	r3, r3
 800321e:	b2db      	uxtb	r3, r3
 8003220:	3301      	adds	r3, #1
 8003222:	069b      	lsls	r3, r3, #26
 8003224:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003230:	2b00      	cmp	r3, #0
 8003232:	d109      	bne.n	8003248 <HAL_ADC_ConfigChannel+0x544>
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	0e9b      	lsrs	r3, r3, #26
 800323a:	3301      	adds	r3, #1
 800323c:	f003 031f 	and.w	r3, r3, #31
 8003240:	2101      	movs	r1, #1
 8003242:	fa01 f303 	lsl.w	r3, r1, r3
 8003246:	e017      	b.n	8003278 <HAL_ADC_ConfigChannel+0x574>
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800324e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003250:	fa93 f3a3 	rbit	r3, r3
 8003254:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003256:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003258:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800325a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800325c:	2b00      	cmp	r3, #0
 800325e:	d101      	bne.n	8003264 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8003260:	2320      	movs	r3, #32
 8003262:	e003      	b.n	800326c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8003264:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003266:	fab3 f383 	clz	r3, r3
 800326a:	b2db      	uxtb	r3, r3
 800326c:	3301      	adds	r3, #1
 800326e:	f003 031f 	and.w	r3, r3, #31
 8003272:	2101      	movs	r1, #1
 8003274:	fa01 f303 	lsl.w	r3, r1, r3
 8003278:	ea42 0103 	orr.w	r1, r2, r3
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003284:	2b00      	cmp	r3, #0
 8003286:	d10a      	bne.n	800329e <HAL_ADC_ConfigChannel+0x59a>
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	0e9b      	lsrs	r3, r3, #26
 800328e:	3301      	adds	r3, #1
 8003290:	f003 021f 	and.w	r2, r3, #31
 8003294:	4613      	mov	r3, r2
 8003296:	005b      	lsls	r3, r3, #1
 8003298:	4413      	add	r3, r2
 800329a:	051b      	lsls	r3, r3, #20
 800329c:	e018      	b.n	80032d0 <HAL_ADC_ConfigChannel+0x5cc>
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032a6:	fa93 f3a3 	rbit	r3, r3
 80032aa:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80032ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80032b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d101      	bne.n	80032ba <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 80032b6:	2320      	movs	r3, #32
 80032b8:	e003      	b.n	80032c2 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 80032ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032bc:	fab3 f383 	clz	r3, r3
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	3301      	adds	r3, #1
 80032c4:	f003 021f 	and.w	r2, r3, #31
 80032c8:	4613      	mov	r3, r2
 80032ca:	005b      	lsls	r3, r3, #1
 80032cc:	4413      	add	r3, r2
 80032ce:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032d0:	430b      	orrs	r3, r1
 80032d2:	e080      	b.n	80033d6 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d107      	bne.n	80032f0 <HAL_ADC_ConfigChannel+0x5ec>
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	0e9b      	lsrs	r3, r3, #26
 80032e6:	3301      	adds	r3, #1
 80032e8:	069b      	lsls	r3, r3, #26
 80032ea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80032ee:	e015      	b.n	800331c <HAL_ADC_ConfigChannel+0x618>
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032f8:	fa93 f3a3 	rbit	r3, r3
 80032fc:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80032fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003300:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003304:	2b00      	cmp	r3, #0
 8003306:	d101      	bne.n	800330c <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8003308:	2320      	movs	r3, #32
 800330a:	e003      	b.n	8003314 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 800330c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800330e:	fab3 f383 	clz	r3, r3
 8003312:	b2db      	uxtb	r3, r3
 8003314:	3301      	adds	r3, #1
 8003316:	069b      	lsls	r3, r3, #26
 8003318:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003324:	2b00      	cmp	r3, #0
 8003326:	d109      	bne.n	800333c <HAL_ADC_ConfigChannel+0x638>
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	0e9b      	lsrs	r3, r3, #26
 800332e:	3301      	adds	r3, #1
 8003330:	f003 031f 	and.w	r3, r3, #31
 8003334:	2101      	movs	r1, #1
 8003336:	fa01 f303 	lsl.w	r3, r1, r3
 800333a:	e017      	b.n	800336c <HAL_ADC_ConfigChannel+0x668>
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	fa93 f3a3 	rbit	r3, r3
 8003348:	61bb      	str	r3, [r7, #24]
  return result;
 800334a:	69bb      	ldr	r3, [r7, #24]
 800334c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800334e:	6a3b      	ldr	r3, [r7, #32]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d101      	bne.n	8003358 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8003354:	2320      	movs	r3, #32
 8003356:	e003      	b.n	8003360 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8003358:	6a3b      	ldr	r3, [r7, #32]
 800335a:	fab3 f383 	clz	r3, r3
 800335e:	b2db      	uxtb	r3, r3
 8003360:	3301      	adds	r3, #1
 8003362:	f003 031f 	and.w	r3, r3, #31
 8003366:	2101      	movs	r1, #1
 8003368:	fa01 f303 	lsl.w	r3, r1, r3
 800336c:	ea42 0103 	orr.w	r1, r2, r3
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003378:	2b00      	cmp	r3, #0
 800337a:	d10d      	bne.n	8003398 <HAL_ADC_ConfigChannel+0x694>
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	0e9b      	lsrs	r3, r3, #26
 8003382:	3301      	adds	r3, #1
 8003384:	f003 021f 	and.w	r2, r3, #31
 8003388:	4613      	mov	r3, r2
 800338a:	005b      	lsls	r3, r3, #1
 800338c:	4413      	add	r3, r2
 800338e:	3b1e      	subs	r3, #30
 8003390:	051b      	lsls	r3, r3, #20
 8003392:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003396:	e01d      	b.n	80033d4 <HAL_ADC_ConfigChannel+0x6d0>
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	fa93 f3a3 	rbit	r3, r3
 80033a4:	60fb      	str	r3, [r7, #12]
  return result;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d103      	bne.n	80033b8 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80033b0:	2320      	movs	r3, #32
 80033b2:	e005      	b.n	80033c0 <HAL_ADC_ConfigChannel+0x6bc>
 80033b4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	fab3 f383 	clz	r3, r3
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	3301      	adds	r3, #1
 80033c2:	f003 021f 	and.w	r2, r3, #31
 80033c6:	4613      	mov	r3, r2
 80033c8:	005b      	lsls	r3, r3, #1
 80033ca:	4413      	add	r3, r2
 80033cc:	3b1e      	subs	r3, #30
 80033ce:	051b      	lsls	r3, r3, #20
 80033d0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033d4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80033d6:	683a      	ldr	r2, [r7, #0]
 80033d8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033da:	4619      	mov	r1, r3
 80033dc:	f7fe ffc6 	bl	800236c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	4b3d      	ldr	r3, [pc, #244]	@ (80034dc <HAL_ADC_ConfigChannel+0x7d8>)
 80033e6:	4013      	ands	r3, r2
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d06c      	beq.n	80034c6 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80033ec:	483c      	ldr	r0, [pc, #240]	@ (80034e0 <HAL_ADC_ConfigChannel+0x7dc>)
 80033ee:	f7fe fef5 	bl	80021dc <LL_ADC_GetCommonPathInternalCh>
 80033f2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a3a      	ldr	r2, [pc, #232]	@ (80034e4 <HAL_ADC_ConfigChannel+0x7e0>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d127      	bne.n	8003450 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003400:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003404:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d121      	bne.n	8003450 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a35      	ldr	r2, [pc, #212]	@ (80034e8 <HAL_ADC_ConfigChannel+0x7e4>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d157      	bne.n	80034c6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003416:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800341a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800341e:	4619      	mov	r1, r3
 8003420:	482f      	ldr	r0, [pc, #188]	@ (80034e0 <HAL_ADC_ConfigChannel+0x7dc>)
 8003422:	f7fe fec8 	bl	80021b6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003426:	4b31      	ldr	r3, [pc, #196]	@ (80034ec <HAL_ADC_ConfigChannel+0x7e8>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	099b      	lsrs	r3, r3, #6
 800342c:	4a30      	ldr	r2, [pc, #192]	@ (80034f0 <HAL_ADC_ConfigChannel+0x7ec>)
 800342e:	fba2 2303 	umull	r2, r3, r2, r3
 8003432:	099b      	lsrs	r3, r3, #6
 8003434:	1c5a      	adds	r2, r3, #1
 8003436:	4613      	mov	r3, r2
 8003438:	005b      	lsls	r3, r3, #1
 800343a:	4413      	add	r3, r2
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003440:	e002      	b.n	8003448 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	3b01      	subs	r3, #1
 8003446:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d1f9      	bne.n	8003442 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800344e:	e03a      	b.n	80034c6 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a27      	ldr	r2, [pc, #156]	@ (80034f4 <HAL_ADC_ConfigChannel+0x7f0>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d113      	bne.n	8003482 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800345a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800345e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d10d      	bne.n	8003482 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a1f      	ldr	r2, [pc, #124]	@ (80034e8 <HAL_ADC_ConfigChannel+0x7e4>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d12a      	bne.n	80034c6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003470:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003474:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003478:	4619      	mov	r1, r3
 800347a:	4819      	ldr	r0, [pc, #100]	@ (80034e0 <HAL_ADC_ConfigChannel+0x7dc>)
 800347c:	f7fe fe9b 	bl	80021b6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003480:	e021      	b.n	80034c6 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a1c      	ldr	r2, [pc, #112]	@ (80034f8 <HAL_ADC_ConfigChannel+0x7f4>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d11c      	bne.n	80034c6 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800348c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003490:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003494:	2b00      	cmp	r3, #0
 8003496:	d116      	bne.n	80034c6 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a12      	ldr	r2, [pc, #72]	@ (80034e8 <HAL_ADC_ConfigChannel+0x7e4>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d111      	bne.n	80034c6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034a2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80034a6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80034aa:	4619      	mov	r1, r3
 80034ac:	480c      	ldr	r0, [pc, #48]	@ (80034e0 <HAL_ADC_ConfigChannel+0x7dc>)
 80034ae:	f7fe fe82 	bl	80021b6 <LL_ADC_SetCommonPathInternalCh>
 80034b2:	e008      	b.n	80034c6 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034b8:	f043 0220 	orr.w	r2, r3, #32
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80034ce:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	37d8      	adds	r7, #216	@ 0xd8
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	80080000 	.word	0x80080000
 80034e0:	50040300 	.word	0x50040300
 80034e4:	c7520000 	.word	0xc7520000
 80034e8:	50040000 	.word	0x50040000
 80034ec:	2004000c 	.word	0x2004000c
 80034f0:	053e2d63 	.word	0x053e2d63
 80034f4:	cb840000 	.word	0xcb840000
 80034f8:	80000001 	.word	0x80000001

080034fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b084      	sub	sp, #16
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003504:	2300      	movs	r3, #0
 8003506:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4618      	mov	r0, r3
 800350e:	f7fe fff3 	bl	80024f8 <LL_ADC_IsEnabled>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d169      	bne.n	80035ec <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	689a      	ldr	r2, [r3, #8]
 800351e:	4b36      	ldr	r3, [pc, #216]	@ (80035f8 <ADC_Enable+0xfc>)
 8003520:	4013      	ands	r3, r2
 8003522:	2b00      	cmp	r3, #0
 8003524:	d00d      	beq.n	8003542 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800352a:	f043 0210 	orr.w	r2, r3, #16
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003536:	f043 0201 	orr.w	r2, r3, #1
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e055      	b.n	80035ee <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4618      	mov	r0, r3
 8003548:	f7fe ffae 	bl	80024a8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800354c:	482b      	ldr	r0, [pc, #172]	@ (80035fc <ADC_Enable+0x100>)
 800354e:	f7fe fe45 	bl	80021dc <LL_ADC_GetCommonPathInternalCh>
 8003552:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003554:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003558:	2b00      	cmp	r3, #0
 800355a:	d013      	beq.n	8003584 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800355c:	4b28      	ldr	r3, [pc, #160]	@ (8003600 <ADC_Enable+0x104>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	099b      	lsrs	r3, r3, #6
 8003562:	4a28      	ldr	r2, [pc, #160]	@ (8003604 <ADC_Enable+0x108>)
 8003564:	fba2 2303 	umull	r2, r3, r2, r3
 8003568:	099b      	lsrs	r3, r3, #6
 800356a:	1c5a      	adds	r2, r3, #1
 800356c:	4613      	mov	r3, r2
 800356e:	005b      	lsls	r3, r3, #1
 8003570:	4413      	add	r3, r2
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003576:	e002      	b.n	800357e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	3b01      	subs	r3, #1
 800357c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d1f9      	bne.n	8003578 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003584:	f7fe fdd4 	bl	8002130 <HAL_GetTick>
 8003588:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800358a:	e028      	b.n	80035de <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4618      	mov	r0, r3
 8003592:	f7fe ffb1 	bl	80024f8 <LL_ADC_IsEnabled>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d104      	bne.n	80035a6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4618      	mov	r0, r3
 80035a2:	f7fe ff81 	bl	80024a8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035a6:	f7fe fdc3 	bl	8002130 <HAL_GetTick>
 80035aa:	4602      	mov	r2, r0
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	1ad3      	subs	r3, r2, r3
 80035b0:	2b02      	cmp	r3, #2
 80035b2:	d914      	bls.n	80035de <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 0301 	and.w	r3, r3, #1
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d00d      	beq.n	80035de <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035c6:	f043 0210 	orr.w	r2, r3, #16
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035d2:	f043 0201 	orr.w	r2, r3, #1
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e007      	b.n	80035ee <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0301 	and.w	r3, r3, #1
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d1cf      	bne.n	800358c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80035ec:	2300      	movs	r3, #0
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3710      	adds	r7, #16
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	8000003f 	.word	0x8000003f
 80035fc:	50040300 	.word	0x50040300
 8003600:	2004000c 	.word	0x2004000c
 8003604:	053e2d63 	.word	0x053e2d63

08003608 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4618      	mov	r0, r3
 8003616:	f7fe ff82 	bl	800251e <LL_ADC_IsDisableOngoing>
 800361a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4618      	mov	r0, r3
 8003622:	f7fe ff69 	bl	80024f8 <LL_ADC_IsEnabled>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d047      	beq.n	80036bc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d144      	bne.n	80036bc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	f003 030d 	and.w	r3, r3, #13
 800363c:	2b01      	cmp	r3, #1
 800363e:	d10c      	bne.n	800365a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4618      	mov	r0, r3
 8003646:	f7fe ff43 	bl	80024d0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	2203      	movs	r2, #3
 8003650:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003652:	f7fe fd6d 	bl	8002130 <HAL_GetTick>
 8003656:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003658:	e029      	b.n	80036ae <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800365e:	f043 0210 	orr.w	r2, r3, #16
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800366a:	f043 0201 	orr.w	r2, r3, #1
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e023      	b.n	80036be <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003676:	f7fe fd5b 	bl	8002130 <HAL_GetTick>
 800367a:	4602      	mov	r2, r0
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	2b02      	cmp	r3, #2
 8003682:	d914      	bls.n	80036ae <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f003 0301 	and.w	r3, r3, #1
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00d      	beq.n	80036ae <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003696:	f043 0210 	orr.w	r2, r3, #16
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036a2:	f043 0201 	orr.w	r2, r3, #1
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e007      	b.n	80036be <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	f003 0301 	and.w	r3, r3, #1
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d1dc      	bne.n	8003676 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80036bc:	2300      	movs	r3, #0
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3710      	adds	r7, #16
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}

080036c6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80036c6:	b580      	push	{r7, lr}
 80036c8:	b084      	sub	sp, #16
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036d2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d14b      	bne.n	8003778 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0308 	and.w	r3, r3, #8
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d021      	beq.n	800373e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4618      	mov	r0, r3
 8003700:	f7fe fde2 	bl	80022c8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003704:	4603      	mov	r3, r0
 8003706:	2b00      	cmp	r3, #0
 8003708:	d032      	beq.n	8003770 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d12b      	bne.n	8003770 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800371c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003728:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d11f      	bne.n	8003770 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003734:	f043 0201 	orr.w	r2, r3, #1
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	659a      	str	r2, [r3, #88]	@ 0x58
 800373c:	e018      	b.n	8003770 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	f003 0302 	and.w	r3, r3, #2
 8003748:	2b00      	cmp	r3, #0
 800374a:	d111      	bne.n	8003770 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003750:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800375c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d105      	bne.n	8003770 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003768:	f043 0201 	orr.w	r2, r3, #1
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003770:	68f8      	ldr	r0, [r7, #12]
 8003772:	f7ff fa9f 	bl	8002cb4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003776:	e00e      	b.n	8003796 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800377c:	f003 0310 	and.w	r3, r3, #16
 8003780:	2b00      	cmp	r3, #0
 8003782:	d003      	beq.n	800378c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	f7ff fab3 	bl	8002cf0 <HAL_ADC_ErrorCallback>
}
 800378a:	e004      	b.n	8003796 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003790:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	4798      	blx	r3
}
 8003796:	bf00      	nop
 8003798:	3710      	adds	r7, #16
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}

0800379e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800379e:	b580      	push	{r7, lr}
 80037a0:	b084      	sub	sp, #16
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037aa:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80037ac:	68f8      	ldr	r0, [r7, #12]
 80037ae:	f7ff fa8b 	bl	8002cc8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80037b2:	bf00      	nop
 80037b4:	3710      	adds	r7, #16
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}

080037ba <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80037ba:	b580      	push	{r7, lr}
 80037bc:	b084      	sub	sp, #16
 80037be:	af00      	add	r7, sp, #0
 80037c0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037cc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037d8:	f043 0204 	orr.w	r2, r3, #4
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80037e0:	68f8      	ldr	r0, [r7, #12]
 80037e2:	f7ff fa85 	bl	8002cf0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80037e6:	bf00      	nop
 80037e8:	3710      	adds	r7, #16
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}

080037ee <LL_ADC_StartCalibration>:
{
 80037ee:	b480      	push	{r7}
 80037f0:	b083      	sub	sp, #12
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
 80037f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003800:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003804:	683a      	ldr	r2, [r7, #0]
 8003806:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800380a:	4313      	orrs	r3, r2
 800380c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	609a      	str	r2, [r3, #8]
}
 8003814:	bf00      	nop
 8003816:	370c      	adds	r7, #12
 8003818:	46bd      	mov	sp, r7
 800381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381e:	4770      	bx	lr

08003820 <LL_ADC_IsCalibrationOnGoing>:
{
 8003820:	b480      	push	{r7}
 8003822:	b083      	sub	sp, #12
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003830:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003834:	d101      	bne.n	800383a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003836:	2301      	movs	r3, #1
 8003838:	e000      	b.n	800383c <LL_ADC_IsCalibrationOnGoing+0x1c>
 800383a:	2300      	movs	r3, #0
}
 800383c:	4618      	mov	r0, r3
 800383e:	370c      	adds	r7, #12
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr

08003848 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b084      	sub	sp, #16
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003852:	2300      	movs	r3, #0
 8003854:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800385c:	2b01      	cmp	r3, #1
 800385e:	d101      	bne.n	8003864 <HAL_ADCEx_Calibration_Start+0x1c>
 8003860:	2302      	movs	r3, #2
 8003862:	e04d      	b.n	8003900 <HAL_ADCEx_Calibration_Start+0xb8>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2201      	movs	r2, #1
 8003868:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f7ff fecb 	bl	8003608 <ADC_Disable>
 8003872:	4603      	mov	r3, r0
 8003874:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003876:	7bfb      	ldrb	r3, [r7, #15]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d136      	bne.n	80038ea <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003880:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003884:	f023 0302 	bic.w	r3, r3, #2
 8003888:	f043 0202 	orr.w	r2, r3, #2
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	6839      	ldr	r1, [r7, #0]
 8003896:	4618      	mov	r0, r3
 8003898:	f7ff ffa9 	bl	80037ee <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800389c:	e014      	b.n	80038c8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	3301      	adds	r3, #1
 80038a2:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 80038aa:	d30d      	bcc.n	80038c8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038b0:	f023 0312 	bic.w	r3, r3, #18
 80038b4:	f043 0210 	orr.w	r2, r3, #16
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e01b      	b.n	8003900 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4618      	mov	r0, r3
 80038ce:	f7ff ffa7 	bl	8003820 <LL_ADC_IsCalibrationOnGoing>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d1e2      	bne.n	800389e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038dc:	f023 0303 	bic.w	r3, r3, #3
 80038e0:	f043 0201 	orr.w	r2, r3, #1
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	659a      	str	r2, [r3, #88]	@ 0x58
 80038e8:	e005      	b.n	80038f6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038ee:	f043 0210 	orr.w	r2, r3, #16
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80038fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003900:	4618      	mov	r0, r3
 8003902:	3710      	adds	r7, #16
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}

08003908 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003910:	bf00      	nop
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr

0800391c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003924:	bf00      	nop
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr

08003944 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003944:	b480      	push	{r7}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800394c:	bf00      	nop
 800394e:	370c      	adds	r7, #12
 8003950:	46bd      	mov	sp, r7
 8003952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003956:	4770      	bx	lr

08003958 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003960:	bf00      	nop
 8003962:	370c      	adds	r7, #12
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr

0800396c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800396c:	b480      	push	{r7}
 800396e:	b085      	sub	sp, #20
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f003 0307 	and.w	r3, r3, #7
 800397a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800397c:	4b0c      	ldr	r3, [pc, #48]	@ (80039b0 <__NVIC_SetPriorityGrouping+0x44>)
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003982:	68ba      	ldr	r2, [r7, #8]
 8003984:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003988:	4013      	ands	r3, r2
 800398a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003994:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003998:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800399c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800399e:	4a04      	ldr	r2, [pc, #16]	@ (80039b0 <__NVIC_SetPriorityGrouping+0x44>)
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	60d3      	str	r3, [r2, #12]
}
 80039a4:	bf00      	nop
 80039a6:	3714      	adds	r7, #20
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr
 80039b0:	e000ed00 	.word	0xe000ed00

080039b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039b8:	4b04      	ldr	r3, [pc, #16]	@ (80039cc <__NVIC_GetPriorityGrouping+0x18>)
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	0a1b      	lsrs	r3, r3, #8
 80039be:	f003 0307 	and.w	r3, r3, #7
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr
 80039cc:	e000ed00 	.word	0xe000ed00

080039d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	4603      	mov	r3, r0
 80039d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	db0b      	blt.n	80039fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039e2:	79fb      	ldrb	r3, [r7, #7]
 80039e4:	f003 021f 	and.w	r2, r3, #31
 80039e8:	4907      	ldr	r1, [pc, #28]	@ (8003a08 <__NVIC_EnableIRQ+0x38>)
 80039ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ee:	095b      	lsrs	r3, r3, #5
 80039f0:	2001      	movs	r0, #1
 80039f2:	fa00 f202 	lsl.w	r2, r0, r2
 80039f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80039fa:	bf00      	nop
 80039fc:	370c      	adds	r7, #12
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	e000e100 	.word	0xe000e100

08003a0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	4603      	mov	r3, r0
 8003a14:	6039      	str	r1, [r7, #0]
 8003a16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	db0a      	blt.n	8003a36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	b2da      	uxtb	r2, r3
 8003a24:	490c      	ldr	r1, [pc, #48]	@ (8003a58 <__NVIC_SetPriority+0x4c>)
 8003a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a2a:	0112      	lsls	r2, r2, #4
 8003a2c:	b2d2      	uxtb	r2, r2
 8003a2e:	440b      	add	r3, r1
 8003a30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a34:	e00a      	b.n	8003a4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	b2da      	uxtb	r2, r3
 8003a3a:	4908      	ldr	r1, [pc, #32]	@ (8003a5c <__NVIC_SetPriority+0x50>)
 8003a3c:	79fb      	ldrb	r3, [r7, #7]
 8003a3e:	f003 030f 	and.w	r3, r3, #15
 8003a42:	3b04      	subs	r3, #4
 8003a44:	0112      	lsls	r2, r2, #4
 8003a46:	b2d2      	uxtb	r2, r2
 8003a48:	440b      	add	r3, r1
 8003a4a:	761a      	strb	r2, [r3, #24]
}
 8003a4c:	bf00      	nop
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr
 8003a58:	e000e100 	.word	0xe000e100
 8003a5c:	e000ed00 	.word	0xe000ed00

08003a60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b089      	sub	sp, #36	@ 0x24
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f003 0307 	and.w	r3, r3, #7
 8003a72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	f1c3 0307 	rsb	r3, r3, #7
 8003a7a:	2b04      	cmp	r3, #4
 8003a7c:	bf28      	it	cs
 8003a7e:	2304      	movcs	r3, #4
 8003a80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	3304      	adds	r3, #4
 8003a86:	2b06      	cmp	r3, #6
 8003a88:	d902      	bls.n	8003a90 <NVIC_EncodePriority+0x30>
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	3b03      	subs	r3, #3
 8003a8e:	e000      	b.n	8003a92 <NVIC_EncodePriority+0x32>
 8003a90:	2300      	movs	r3, #0
 8003a92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a94:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9e:	43da      	mvns	r2, r3
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	401a      	ands	r2, r3
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003aa8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	fa01 f303 	lsl.w	r3, r1, r3
 8003ab2:	43d9      	mvns	r1, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ab8:	4313      	orrs	r3, r2
         );
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3724      	adds	r7, #36	@ 0x24
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr
	...

08003ac8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b082      	sub	sp, #8
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	3b01      	subs	r3, #1
 8003ad4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ad8:	d301      	bcc.n	8003ade <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ada:	2301      	movs	r3, #1
 8003adc:	e00f      	b.n	8003afe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ade:	4a0a      	ldr	r2, [pc, #40]	@ (8003b08 <SysTick_Config+0x40>)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	3b01      	subs	r3, #1
 8003ae4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ae6:	210f      	movs	r1, #15
 8003ae8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003aec:	f7ff ff8e 	bl	8003a0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003af0:	4b05      	ldr	r3, [pc, #20]	@ (8003b08 <SysTick_Config+0x40>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003af6:	4b04      	ldr	r3, [pc, #16]	@ (8003b08 <SysTick_Config+0x40>)
 8003af8:	2207      	movs	r2, #7
 8003afa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003afc:	2300      	movs	r3, #0
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3708      	adds	r7, #8
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	e000e010 	.word	0xe000e010

08003b0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f7ff ff29 	bl	800396c <__NVIC_SetPriorityGrouping>
}
 8003b1a:	bf00      	nop
 8003b1c:	3708      	adds	r7, #8
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}

08003b22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b22:	b580      	push	{r7, lr}
 8003b24:	b086      	sub	sp, #24
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	4603      	mov	r3, r0
 8003b2a:	60b9      	str	r1, [r7, #8]
 8003b2c:	607a      	str	r2, [r7, #4]
 8003b2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003b30:	2300      	movs	r3, #0
 8003b32:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003b34:	f7ff ff3e 	bl	80039b4 <__NVIC_GetPriorityGrouping>
 8003b38:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	68b9      	ldr	r1, [r7, #8]
 8003b3e:	6978      	ldr	r0, [r7, #20]
 8003b40:	f7ff ff8e 	bl	8003a60 <NVIC_EncodePriority>
 8003b44:	4602      	mov	r2, r0
 8003b46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b4a:	4611      	mov	r1, r2
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7ff ff5d 	bl	8003a0c <__NVIC_SetPriority>
}
 8003b52:	bf00      	nop
 8003b54:	3718      	adds	r7, #24
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}

08003b5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b5a:	b580      	push	{r7, lr}
 8003b5c:	b082      	sub	sp, #8
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	4603      	mov	r3, r0
 8003b62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f7ff ff31 	bl	80039d0 <__NVIC_EnableIRQ>
}
 8003b6e:	bf00      	nop
 8003b70:	3708      	adds	r7, #8
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}

08003b76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b76:	b580      	push	{r7, lr}
 8003b78:	b082      	sub	sp, #8
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f7ff ffa2 	bl	8003ac8 <SysTick_Config>
 8003b84:	4603      	mov	r3, r0
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3708      	adds	r7, #8
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}

08003b8e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003b8e:	b580      	push	{r7, lr}
 8003b90:	b082      	sub	sp, #8
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d101      	bne.n	8003ba0 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e014      	b.n	8003bca <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	791b      	ldrb	r3, [r3, #4]
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d105      	bne.n	8003bb6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f7fd fe2d 	bl	8001810 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2202      	movs	r2, #2
 8003bba:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003bc8:	2300      	movs	r3, #0
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	3708      	adds	r7, #8
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}
	...

08003bd4 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b086      	sub	sp, #24
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	60b9      	str	r1, [r7, #8]
 8003bde:	607a      	str	r2, [r7, #4]
 8003be0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8003be2:	2300      	movs	r3, #0
 8003be4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	795b      	ldrb	r3, [r3, #5]
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d101      	bne.n	8003bf2 <HAL_DAC_Start_DMA+0x1e>
 8003bee:	2302      	movs	r3, #2
 8003bf0:	e0ab      	b.n	8003d4a <HAL_DAC_Start_DMA+0x176>
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2202      	movs	r2, #2
 8003bfc:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d12f      	bne.n	8003c64 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	4a52      	ldr	r2, [pc, #328]	@ (8003d54 <HAL_DAC_Start_DMA+0x180>)
 8003c0a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	4a51      	ldr	r2, [pc, #324]	@ (8003d58 <HAL_DAC_Start_DMA+0x184>)
 8003c12:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	4a50      	ldr	r2, [pc, #320]	@ (8003d5c <HAL_DAC_Start_DMA+0x188>)
 8003c1a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003c2a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8003c2c:	6a3b      	ldr	r3, [r7, #32]
 8003c2e:	2b08      	cmp	r3, #8
 8003c30:	d013      	beq.n	8003c5a <HAL_DAC_Start_DMA+0x86>
 8003c32:	6a3b      	ldr	r3, [r7, #32]
 8003c34:	2b08      	cmp	r3, #8
 8003c36:	d845      	bhi.n	8003cc4 <HAL_DAC_Start_DMA+0xf0>
 8003c38:	6a3b      	ldr	r3, [r7, #32]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d003      	beq.n	8003c46 <HAL_DAC_Start_DMA+0x72>
 8003c3e:	6a3b      	ldr	r3, [r7, #32]
 8003c40:	2b04      	cmp	r3, #4
 8003c42:	d005      	beq.n	8003c50 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8003c44:	e03e      	b.n	8003cc4 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	3308      	adds	r3, #8
 8003c4c:	613b      	str	r3, [r7, #16]
        break;
 8003c4e:	e03c      	b.n	8003cca <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	330c      	adds	r3, #12
 8003c56:	613b      	str	r3, [r7, #16]
        break;
 8003c58:	e037      	b.n	8003cca <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	3310      	adds	r3, #16
 8003c60:	613b      	str	r3, [r7, #16]
        break;
 8003c62:	e032      	b.n	8003cca <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	4a3d      	ldr	r2, [pc, #244]	@ (8003d60 <HAL_DAC_Start_DMA+0x18c>)
 8003c6a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	4a3c      	ldr	r2, [pc, #240]	@ (8003d64 <HAL_DAC_Start_DMA+0x190>)
 8003c72:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	4a3b      	ldr	r2, [pc, #236]	@ (8003d68 <HAL_DAC_Start_DMA+0x194>)
 8003c7a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003c8a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8003c8c:	6a3b      	ldr	r3, [r7, #32]
 8003c8e:	2b08      	cmp	r3, #8
 8003c90:	d013      	beq.n	8003cba <HAL_DAC_Start_DMA+0xe6>
 8003c92:	6a3b      	ldr	r3, [r7, #32]
 8003c94:	2b08      	cmp	r3, #8
 8003c96:	d817      	bhi.n	8003cc8 <HAL_DAC_Start_DMA+0xf4>
 8003c98:	6a3b      	ldr	r3, [r7, #32]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d003      	beq.n	8003ca6 <HAL_DAC_Start_DMA+0xd2>
 8003c9e:	6a3b      	ldr	r3, [r7, #32]
 8003ca0:	2b04      	cmp	r3, #4
 8003ca2:	d005      	beq.n	8003cb0 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8003ca4:	e010      	b.n	8003cc8 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	3314      	adds	r3, #20
 8003cac:	613b      	str	r3, [r7, #16]
        break;
 8003cae:	e00c      	b.n	8003cca <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	3318      	adds	r3, #24
 8003cb6:	613b      	str	r3, [r7, #16]
        break;
 8003cb8:	e007      	b.n	8003cca <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	331c      	adds	r3, #28
 8003cc0:	613b      	str	r3, [r7, #16]
        break;
 8003cc2:	e002      	b.n	8003cca <HAL_DAC_Start_DMA+0xf6>
        break;
 8003cc4:	bf00      	nop
 8003cc6:	e000      	b.n	8003cca <HAL_DAC_Start_DMA+0xf6>
        break;
 8003cc8:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d111      	bne.n	8003cf4 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003cde:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6898      	ldr	r0, [r3, #8]
 8003ce4:	6879      	ldr	r1, [r7, #4]
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	693a      	ldr	r2, [r7, #16]
 8003cea:	f000 fac7 	bl	800427c <HAL_DMA_Start_IT>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	75fb      	strb	r3, [r7, #23]
 8003cf2:	e010      	b.n	8003d16 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8003d02:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	68d8      	ldr	r0, [r3, #12]
 8003d08:	6879      	ldr	r1, [r7, #4]
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	693a      	ldr	r2, [r7, #16]
 8003d0e:	f000 fab5 	bl	800427c <HAL_DMA_Start_IT>
 8003d12:	4603      	mov	r3, r0
 8003d14:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8003d1c:	7dfb      	ldrb	r3, [r7, #23]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d10c      	bne.n	8003d3c <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	6819      	ldr	r1, [r3, #0]
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	f003 0310 	and.w	r3, r3, #16
 8003d2e:	2201      	movs	r2, #1
 8003d30:	409a      	lsls	r2, r3
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	430a      	orrs	r2, r1
 8003d38:	601a      	str	r2, [r3, #0]
 8003d3a:	e005      	b.n	8003d48 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	691b      	ldr	r3, [r3, #16]
 8003d40:	f043 0204 	orr.w	r2, r3, #4
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8003d48:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3718      	adds	r7, #24
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	08004019 	.word	0x08004019
 8003d58:	0800403b 	.word	0x0800403b
 8003d5c:	08004057 	.word	0x08004057
 8003d60:	080040c1 	.word	0x080040c1
 8003d64:	080040e3 	.word	0x080040e3
 8003d68:	080040ff 	.word	0x080040ff

08003d6c <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003d74:	bf00      	nop
 8003d76:	370c      	adds	r7, #12
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b088      	sub	sp, #32
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	60b9      	str	r1, [r7, #8]
 8003d8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	795b      	ldrb	r3, [r3, #5]
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d101      	bne.n	8003d9c <HAL_DAC_ConfigChannel+0x1c>
 8003d98:	2302      	movs	r3, #2
 8003d9a:	e137      	b.n	800400c <HAL_DAC_ConfigChannel+0x28c>
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2202      	movs	r2, #2
 8003da6:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	2b04      	cmp	r3, #4
 8003dae:	f040 8081 	bne.w	8003eb4 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003db2:	f7fe f9bd 	bl	8002130 <HAL_GetTick>
 8003db6:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d140      	bne.n	8003e40 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003dbe:	e018      	b.n	8003df2 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003dc0:	f7fe f9b6 	bl	8002130 <HAL_GetTick>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d911      	bls.n	8003df2 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dd4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d00a      	beq.n	8003df2 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	691b      	ldr	r3, [r3, #16]
 8003de0:	f043 0208 	orr.w	r2, r3, #8
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2203      	movs	r2, #3
 8003dec:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e10c      	b.n	800400c <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003df8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d1df      	bne.n	8003dc0 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8003e00:	2001      	movs	r0, #1
 8003e02:	f7fe f9a1 	bl	8002148 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	68ba      	ldr	r2, [r7, #8]
 8003e0c:	69d2      	ldr	r2, [r2, #28]
 8003e0e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003e10:	e023      	b.n	8003e5a <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003e12:	f7fe f98d 	bl	8002130 <HAL_GetTick>
 8003e16:	4602      	mov	r2, r0
 8003e18:	69bb      	ldr	r3, [r7, #24]
 8003e1a:	1ad3      	subs	r3, r2, r3
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d90f      	bls.n	8003e40 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	da0a      	bge.n	8003e40 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	691b      	ldr	r3, [r3, #16]
 8003e2e:	f043 0208 	orr.w	r2, r3, #8
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2203      	movs	r2, #3
 8003e3a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	e0e5      	b.n	800400c <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	dbe3      	blt.n	8003e12 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8003e4a:	2001      	movs	r0, #1
 8003e4c:	f7fe f97c 	bl	8002148 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68ba      	ldr	r2, [r7, #8]
 8003e56:	69d2      	ldr	r2, [r2, #28]
 8003e58:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f003 0310 	and.w	r3, r3, #16
 8003e66:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e6e:	43db      	mvns	r3, r3
 8003e70:	ea02 0103 	and.w	r1, r2, r3
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	6a1a      	ldr	r2, [r3, #32]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f003 0310 	and.w	r3, r3, #16
 8003e7e:	409a      	lsls	r2, r3
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	430a      	orrs	r2, r1
 8003e86:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f003 0310 	and.w	r3, r3, #16
 8003e94:	21ff      	movs	r1, #255	@ 0xff
 8003e96:	fa01 f303 	lsl.w	r3, r1, r3
 8003e9a:	43db      	mvns	r3, r3
 8003e9c:	ea02 0103 	and.w	r1, r2, r3
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f003 0310 	and.w	r3, r3, #16
 8003eaa:	409a      	lsls	r2, r3
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	430a      	orrs	r2, r1
 8003eb2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	695b      	ldr	r3, [r3, #20]
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d11d      	bne.n	8003ef8 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ec2:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f003 0310 	and.w	r3, r3, #16
 8003eca:	221f      	movs	r2, #31
 8003ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed0:	43db      	mvns	r3, r3
 8003ed2:	69fa      	ldr	r2, [r7, #28]
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	699b      	ldr	r3, [r3, #24]
 8003edc:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f003 0310 	and.w	r3, r3, #16
 8003ee4:	697a      	ldr	r2, [r7, #20]
 8003ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eea:	69fa      	ldr	r2, [r7, #28]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	69fa      	ldr	r2, [r7, #28]
 8003ef6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003efe:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f003 0310 	and.w	r3, r3, #16
 8003f06:	2207      	movs	r2, #7
 8003f08:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0c:	43db      	mvns	r3, r3
 8003f0e:	69fa      	ldr	r2, [r7, #28]
 8003f10:	4013      	ands	r3, r2
 8003f12:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	685a      	ldr	r2, [r3, #4]
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	431a      	orrs	r2, r3
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	691b      	ldr	r3, [r3, #16]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	f003 0310 	and.w	r3, r3, #16
 8003f2c:	697a      	ldr	r2, [r7, #20]
 8003f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f32:	69fa      	ldr	r2, [r7, #28]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	69fa      	ldr	r2, [r7, #28]
 8003f3e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	6819      	ldr	r1, [r3, #0]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	f003 0310 	and.w	r3, r3, #16
 8003f4c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003f50:	fa02 f303 	lsl.w	r3, r2, r3
 8003f54:	43da      	mvns	r2, r3
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	400a      	ands	r2, r1
 8003f5c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f003 0310 	and.w	r3, r3, #16
 8003f6c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003f70:	fa02 f303 	lsl.w	r3, r2, r3
 8003f74:	43db      	mvns	r3, r3
 8003f76:	69fa      	ldr	r2, [r7, #28]
 8003f78:	4013      	ands	r3, r2
 8003f7a:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	f003 0310 	and.w	r3, r3, #16
 8003f88:	697a      	ldr	r2, [r7, #20]
 8003f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8e:	69fa      	ldr	r2, [r7, #28]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f9c:	d104      	bne.n	8003fa8 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8003f9e:	69fb      	ldr	r3, [r7, #28]
 8003fa0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fa4:	61fb      	str	r3, [r7, #28]
 8003fa6:	e018      	b.n	8003fda <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d104      	bne.n	8003fba <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003fb6:	61fb      	str	r3, [r7, #28]
 8003fb8:	e00f      	b.n	8003fda <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8003fba:	f001 fc5b 	bl	8005874 <HAL_RCC_GetHCLKFreq>
 8003fbe:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	4a14      	ldr	r2, [pc, #80]	@ (8004014 <HAL_DAC_ConfigChannel+0x294>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d904      	bls.n	8003fd2 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fce:	61fb      	str	r3, [r7, #28]
 8003fd0:	e003      	b.n	8003fda <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003fd8:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	69fa      	ldr	r2, [r7, #28]
 8003fe0:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	6819      	ldr	r1, [r3, #0]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f003 0310 	and.w	r3, r3, #16
 8003fee:	22c0      	movs	r2, #192	@ 0xc0
 8003ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff4:	43da      	mvns	r2, r3
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	400a      	ands	r2, r1
 8003ffc:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2201      	movs	r2, #1
 8004002:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2200      	movs	r2, #0
 8004008:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800400a:	2300      	movs	r3, #0
}
 800400c:	4618      	mov	r0, r3
 800400e:	3720      	adds	r7, #32
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}
 8004014:	04c4b400 	.word	0x04c4b400

08004018 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b084      	sub	sp, #16
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004024:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8004026:	68f8      	ldr	r0, [r7, #12]
 8004028:	f7fd fa04 	bl	8001434 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2201      	movs	r2, #1
 8004030:	711a      	strb	r2, [r3, #4]
}
 8004032:	bf00      	nop
 8004034:	3710      	adds	r7, #16
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}

0800403a <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800403a:	b580      	push	{r7, lr}
 800403c:	b084      	sub	sp, #16
 800403e:	af00      	add	r7, sp, #0
 8004040:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004046:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8004048:	68f8      	ldr	r0, [r7, #12]
 800404a:	f7fd f9d3 	bl	80013f4 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800404e:	bf00      	nop
 8004050:	3710      	adds	r7, #16
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b084      	sub	sp, #16
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004062:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	691b      	ldr	r3, [r3, #16]
 8004068:	f043 0204 	orr.w	r2, r3, #4
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8004070:	68f8      	ldr	r0, [r7, #12]
 8004072:	f7ff fe7b 	bl	8003d6c <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2201      	movs	r2, #1
 800407a:	711a      	strb	r2, [r3, #4]
}
 800407c:	bf00      	nop
 800407e:	3710      	adds	r7, #16
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}

08004084 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800408c:	bf00      	nop
 800408e:	370c      	adds	r7, #12
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr

08004098 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80040a0:	bf00      	nop
 80040a2:	370c      	adds	r7, #12
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr

080040ac <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b083      	sub	sp, #12
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80040b4:	bf00      	nop
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040cc:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80040ce:	68f8      	ldr	r0, [r7, #12]
 80040d0:	f7ff ffd8 	bl	8004084 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2201      	movs	r2, #1
 80040d8:	711a      	strb	r2, [r3, #4]
}
 80040da:	bf00      	nop
 80040dc:	3710      	adds	r7, #16
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}

080040e2 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80040e2:	b580      	push	{r7, lr}
 80040e4:	b084      	sub	sp, #16
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040ee:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80040f0:	68f8      	ldr	r0, [r7, #12]
 80040f2:	f7ff ffd1 	bl	8004098 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80040f6:	bf00      	nop
 80040f8:	3710      	adds	r7, #16
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}

080040fe <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80040fe:	b580      	push	{r7, lr}
 8004100:	b084      	sub	sp, #16
 8004102:	af00      	add	r7, sp, #0
 8004104:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800410a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	691b      	ldr	r3, [r3, #16]
 8004110:	f043 0204 	orr.w	r2, r3, #4
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8004118:	68f8      	ldr	r0, [r7, #12]
 800411a:	f7ff ffc7 	bl	80040ac <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2201      	movs	r2, #1
 8004122:	711a      	strb	r2, [r3, #4]
}
 8004124:	bf00      	nop
 8004126:	3710      	adds	r7, #16
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}

0800412c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b084      	sub	sp, #16
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d101      	bne.n	800413e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e08d      	b.n	800425a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	461a      	mov	r2, r3
 8004144:	4b47      	ldr	r3, [pc, #284]	@ (8004264 <HAL_DMA_Init+0x138>)
 8004146:	429a      	cmp	r2, r3
 8004148:	d80f      	bhi.n	800416a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	461a      	mov	r2, r3
 8004150:	4b45      	ldr	r3, [pc, #276]	@ (8004268 <HAL_DMA_Init+0x13c>)
 8004152:	4413      	add	r3, r2
 8004154:	4a45      	ldr	r2, [pc, #276]	@ (800426c <HAL_DMA_Init+0x140>)
 8004156:	fba2 2303 	umull	r2, r3, r2, r3
 800415a:	091b      	lsrs	r3, r3, #4
 800415c:	009a      	lsls	r2, r3, #2
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4a42      	ldr	r2, [pc, #264]	@ (8004270 <HAL_DMA_Init+0x144>)
 8004166:	641a      	str	r2, [r3, #64]	@ 0x40
 8004168:	e00e      	b.n	8004188 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	461a      	mov	r2, r3
 8004170:	4b40      	ldr	r3, [pc, #256]	@ (8004274 <HAL_DMA_Init+0x148>)
 8004172:	4413      	add	r3, r2
 8004174:	4a3d      	ldr	r2, [pc, #244]	@ (800426c <HAL_DMA_Init+0x140>)
 8004176:	fba2 2303 	umull	r2, r3, r2, r3
 800417a:	091b      	lsrs	r3, r3, #4
 800417c:	009a      	lsls	r2, r3, #2
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a3c      	ldr	r2, [pc, #240]	@ (8004278 <HAL_DMA_Init+0x14c>)
 8004186:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2202      	movs	r2, #2
 800418c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800419e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041a2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80041ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	691b      	ldr	r3, [r3, #16]
 80041b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	699b      	ldr	r3, [r3, #24]
 80041be:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a1b      	ldr	r3, [r3, #32]
 80041ca:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80041cc:	68fa      	ldr	r2, [r7, #12]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	68fa      	ldr	r2, [r7, #12]
 80041d8:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f000 fa72 	bl	80046c4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041e8:	d102      	bne.n	80041f0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685a      	ldr	r2, [r3, #4]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041f8:	b2d2      	uxtb	r2, r2
 80041fa:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004200:	687a      	ldr	r2, [r7, #4]
 8004202:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004204:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d010      	beq.n	8004230 <HAL_DMA_Init+0x104>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	2b04      	cmp	r3, #4
 8004214:	d80c      	bhi.n	8004230 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f000 fa92 	bl	8004740 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004220:	2200      	movs	r2, #0
 8004222:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004228:	687a      	ldr	r2, [r7, #4]
 800422a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800422c:	605a      	str	r2, [r3, #4]
 800422e:	e008      	b.n	8004242 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2200      	movs	r2, #0
 8004234:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2200      	movs	r2, #0
 8004254:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004258:	2300      	movs	r3, #0
}
 800425a:	4618      	mov	r0, r3
 800425c:	3710      	adds	r7, #16
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
 8004262:	bf00      	nop
 8004264:	40020407 	.word	0x40020407
 8004268:	bffdfff8 	.word	0xbffdfff8
 800426c:	cccccccd 	.word	0xcccccccd
 8004270:	40020000 	.word	0x40020000
 8004274:	bffdfbf8 	.word	0xbffdfbf8
 8004278:	40020400 	.word	0x40020400

0800427c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b086      	sub	sp, #24
 8004280:	af00      	add	r7, sp, #0
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	60b9      	str	r1, [r7, #8]
 8004286:	607a      	str	r2, [r7, #4]
 8004288:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800428a:	2300      	movs	r3, #0
 800428c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004294:	2b01      	cmp	r3, #1
 8004296:	d101      	bne.n	800429c <HAL_DMA_Start_IT+0x20>
 8004298:	2302      	movs	r3, #2
 800429a:	e066      	b.n	800436a <HAL_DMA_Start_IT+0xee>
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d155      	bne.n	800435c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2202      	movs	r2, #2
 80042b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2200      	movs	r2, #0
 80042bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f022 0201 	bic.w	r2, r2, #1
 80042cc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	68b9      	ldr	r1, [r7, #8]
 80042d4:	68f8      	ldr	r0, [r7, #12]
 80042d6:	f000 f9b6 	bl	8004646 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d008      	beq.n	80042f4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f042 020e 	orr.w	r2, r2, #14
 80042f0:	601a      	str	r2, [r3, #0]
 80042f2:	e00f      	b.n	8004314 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f022 0204 	bic.w	r2, r2, #4
 8004302:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f042 020a 	orr.w	r2, r2, #10
 8004312:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800431e:	2b00      	cmp	r3, #0
 8004320:	d007      	beq.n	8004332 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800432c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004330:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004336:	2b00      	cmp	r3, #0
 8004338:	d007      	beq.n	800434a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004344:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004348:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f042 0201 	orr.w	r2, r2, #1
 8004358:	601a      	str	r2, [r3, #0]
 800435a:	e005      	b.n	8004368 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2200      	movs	r2, #0
 8004360:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004364:	2302      	movs	r3, #2
 8004366:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004368:	7dfb      	ldrb	r3, [r7, #23]
}
 800436a:	4618      	mov	r0, r3
 800436c:	3718      	adds	r7, #24
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004372:	b480      	push	{r7}
 8004374:	b085      	sub	sp, #20
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800437a:	2300      	movs	r3, #0
 800437c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004384:	b2db      	uxtb	r3, r3
 8004386:	2b02      	cmp	r3, #2
 8004388:	d008      	beq.n	800439c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2204      	movs	r2, #4
 800438e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e040      	b.n	800441e <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f022 020e 	bic.w	r2, r2, #14
 80043aa:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043b6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80043ba:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f022 0201 	bic.w	r2, r2, #1
 80043ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043d0:	f003 021c 	and.w	r2, r3, #28
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d8:	2101      	movs	r1, #1
 80043da:	fa01 f202 	lsl.w	r2, r1, r2
 80043de:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043e4:	687a      	ldr	r2, [r7, #4]
 80043e6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80043e8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d00c      	beq.n	800440c <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004400:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004406:	687a      	ldr	r2, [r7, #4]
 8004408:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800440a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800441c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800441e:	4618      	mov	r0, r3
 8004420:	3714      	adds	r7, #20
 8004422:	46bd      	mov	sp, r7
 8004424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004428:	4770      	bx	lr

0800442a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800442a:	b580      	push	{r7, lr}
 800442c:	b084      	sub	sp, #16
 800442e:	af00      	add	r7, sp, #0
 8004430:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004432:	2300      	movs	r3, #0
 8004434:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800443c:	b2db      	uxtb	r3, r3
 800443e:	2b02      	cmp	r3, #2
 8004440:	d005      	beq.n	800444e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2204      	movs	r2, #4
 8004446:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	73fb      	strb	r3, [r7, #15]
 800444c:	e047      	b.n	80044de <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f022 020e 	bic.w	r2, r2, #14
 800445c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f022 0201 	bic.w	r2, r2, #1
 800446c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004478:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800447c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004482:	f003 021c 	and.w	r2, r3, #28
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800448a:	2101      	movs	r1, #1
 800448c:	fa01 f202 	lsl.w	r2, r1, r2
 8004490:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800449a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d00c      	beq.n	80044be <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044ae:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80044b2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80044bc:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2201      	movs	r2, #1
 80044c2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d003      	beq.n	80044de <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	4798      	blx	r3
    }
  }
  return status;
 80044de:	7bfb      	ldrb	r3, [r7, #15]
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	3710      	adds	r7, #16
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}

080044e8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b084      	sub	sp, #16
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004504:	f003 031c 	and.w	r3, r3, #28
 8004508:	2204      	movs	r2, #4
 800450a:	409a      	lsls	r2, r3
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	4013      	ands	r3, r2
 8004510:	2b00      	cmp	r3, #0
 8004512:	d026      	beq.n	8004562 <HAL_DMA_IRQHandler+0x7a>
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	f003 0304 	and.w	r3, r3, #4
 800451a:	2b00      	cmp	r3, #0
 800451c:	d021      	beq.n	8004562 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f003 0320 	and.w	r3, r3, #32
 8004528:	2b00      	cmp	r3, #0
 800452a:	d107      	bne.n	800453c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f022 0204 	bic.w	r2, r2, #4
 800453a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004540:	f003 021c 	and.w	r2, r3, #28
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004548:	2104      	movs	r1, #4
 800454a:	fa01 f202 	lsl.w	r2, r1, r2
 800454e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004554:	2b00      	cmp	r3, #0
 8004556:	d071      	beq.n	800463c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004560:	e06c      	b.n	800463c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004566:	f003 031c 	and.w	r3, r3, #28
 800456a:	2202      	movs	r2, #2
 800456c:	409a      	lsls	r2, r3
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	4013      	ands	r3, r2
 8004572:	2b00      	cmp	r3, #0
 8004574:	d02e      	beq.n	80045d4 <HAL_DMA_IRQHandler+0xec>
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	f003 0302 	and.w	r3, r3, #2
 800457c:	2b00      	cmp	r3, #0
 800457e:	d029      	beq.n	80045d4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f003 0320 	and.w	r3, r3, #32
 800458a:	2b00      	cmp	r3, #0
 800458c:	d10b      	bne.n	80045a6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f022 020a 	bic.w	r2, r2, #10
 800459c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2201      	movs	r2, #1
 80045a2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045aa:	f003 021c 	and.w	r2, r3, #28
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b2:	2102      	movs	r1, #2
 80045b4:	fa01 f202 	lsl.w	r2, r1, r2
 80045b8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2200      	movs	r2, #0
 80045be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d038      	beq.n	800463c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80045d2:	e033      	b.n	800463c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045d8:	f003 031c 	and.w	r3, r3, #28
 80045dc:	2208      	movs	r2, #8
 80045de:	409a      	lsls	r2, r3
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	4013      	ands	r3, r2
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d02a      	beq.n	800463e <HAL_DMA_IRQHandler+0x156>
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	f003 0308 	and.w	r3, r3, #8
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d025      	beq.n	800463e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f022 020e 	bic.w	r2, r2, #14
 8004600:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004606:	f003 021c 	and.w	r2, r3, #28
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800460e:	2101      	movs	r1, #1
 8004610:	fa01 f202 	lsl.w	r2, r1, r2
 8004614:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2201      	movs	r2, #1
 800461a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004630:	2b00      	cmp	r3, #0
 8004632:	d004      	beq.n	800463e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800463c:	bf00      	nop
 800463e:	bf00      	nop
}
 8004640:	3710      	adds	r7, #16
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}

08004646 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004646:	b480      	push	{r7}
 8004648:	b085      	sub	sp, #20
 800464a:	af00      	add	r7, sp, #0
 800464c:	60f8      	str	r0, [r7, #12]
 800464e:	60b9      	str	r1, [r7, #8]
 8004650:	607a      	str	r2, [r7, #4]
 8004652:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004658:	68fa      	ldr	r2, [r7, #12]
 800465a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800465c:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004662:	2b00      	cmp	r3, #0
 8004664:	d004      	beq.n	8004670 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800466a:	68fa      	ldr	r2, [r7, #12]
 800466c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800466e:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004674:	f003 021c 	and.w	r2, r3, #28
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800467c:	2101      	movs	r1, #1
 800467e:	fa01 f202 	lsl.w	r2, r1, r2
 8004682:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	683a      	ldr	r2, [r7, #0]
 800468a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	2b10      	cmp	r3, #16
 8004692:	d108      	bne.n	80046a6 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	68ba      	ldr	r2, [r7, #8]
 80046a2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80046a4:	e007      	b.n	80046b6 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	68ba      	ldr	r2, [r7, #8]
 80046ac:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	60da      	str	r2, [r3, #12]
}
 80046b6:	bf00      	nop
 80046b8:	3714      	adds	r7, #20
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr
	...

080046c4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b085      	sub	sp, #20
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	461a      	mov	r2, r3
 80046d2:	4b17      	ldr	r3, [pc, #92]	@ (8004730 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d80a      	bhi.n	80046ee <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046dc:	089b      	lsrs	r3, r3, #2
 80046de:	009b      	lsls	r3, r3, #2
 80046e0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80046e4:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80046e8:	687a      	ldr	r2, [r7, #4]
 80046ea:	6493      	str	r3, [r2, #72]	@ 0x48
 80046ec:	e007      	b.n	80046fe <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f2:	089b      	lsrs	r3, r3, #2
 80046f4:	009a      	lsls	r2, r3, #2
 80046f6:	4b0f      	ldr	r3, [pc, #60]	@ (8004734 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80046f8:	4413      	add	r3, r2
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	b2db      	uxtb	r3, r3
 8004704:	3b08      	subs	r3, #8
 8004706:	4a0c      	ldr	r2, [pc, #48]	@ (8004738 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004708:	fba2 2303 	umull	r2, r3, r2, r3
 800470c:	091b      	lsrs	r3, r3, #4
 800470e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4a0a      	ldr	r2, [pc, #40]	@ (800473c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004714:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	f003 031f 	and.w	r3, r3, #31
 800471c:	2201      	movs	r2, #1
 800471e:	409a      	lsls	r2, r3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004724:	bf00      	nop
 8004726:	3714      	adds	r7, #20
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr
 8004730:	40020407 	.word	0x40020407
 8004734:	4002081c 	.word	0x4002081c
 8004738:	cccccccd 	.word	0xcccccccd
 800473c:	40020880 	.word	0x40020880

08004740 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004740:	b480      	push	{r7}
 8004742:	b085      	sub	sp, #20
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	b2db      	uxtb	r3, r3
 800474e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004750:	68fa      	ldr	r2, [r7, #12]
 8004752:	4b0b      	ldr	r3, [pc, #44]	@ (8004780 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004754:	4413      	add	r3, r2
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	461a      	mov	r2, r3
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a08      	ldr	r2, [pc, #32]	@ (8004784 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004762:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	3b01      	subs	r3, #1
 8004768:	f003 0303 	and.w	r3, r3, #3
 800476c:	2201      	movs	r2, #1
 800476e:	409a      	lsls	r2, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004774:	bf00      	nop
 8004776:	3714      	adds	r7, #20
 8004778:	46bd      	mov	sp, r7
 800477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477e:	4770      	bx	lr
 8004780:	1000823f 	.word	0x1000823f
 8004784:	40020940 	.word	0x40020940

08004788 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004788:	b480      	push	{r7}
 800478a:	b087      	sub	sp, #28
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
 8004790:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004792:	2300      	movs	r3, #0
 8004794:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004796:	e166      	b.n	8004a66 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	2101      	movs	r1, #1
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	fa01 f303 	lsl.w	r3, r1, r3
 80047a4:	4013      	ands	r3, r2
 80047a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	f000 8158 	beq.w	8004a60 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f003 0303 	and.w	r3, r3, #3
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d005      	beq.n	80047c8 <HAL_GPIO_Init+0x40>
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f003 0303 	and.w	r3, r3, #3
 80047c4:	2b02      	cmp	r3, #2
 80047c6:	d130      	bne.n	800482a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	005b      	lsls	r3, r3, #1
 80047d2:	2203      	movs	r2, #3
 80047d4:	fa02 f303 	lsl.w	r3, r2, r3
 80047d8:	43db      	mvns	r3, r3
 80047da:	693a      	ldr	r2, [r7, #16]
 80047dc:	4013      	ands	r3, r2
 80047de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	68da      	ldr	r2, [r3, #12]
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	005b      	lsls	r3, r3, #1
 80047e8:	fa02 f303 	lsl.w	r3, r2, r3
 80047ec:	693a      	ldr	r2, [r7, #16]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	693a      	ldr	r2, [r7, #16]
 80047f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80047fe:	2201      	movs	r2, #1
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	fa02 f303 	lsl.w	r3, r2, r3
 8004806:	43db      	mvns	r3, r3
 8004808:	693a      	ldr	r2, [r7, #16]
 800480a:	4013      	ands	r3, r2
 800480c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	091b      	lsrs	r3, r3, #4
 8004814:	f003 0201 	and.w	r2, r3, #1
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	fa02 f303 	lsl.w	r3, r2, r3
 800481e:	693a      	ldr	r2, [r7, #16]
 8004820:	4313      	orrs	r3, r2
 8004822:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	693a      	ldr	r2, [r7, #16]
 8004828:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	f003 0303 	and.w	r3, r3, #3
 8004832:	2b03      	cmp	r3, #3
 8004834:	d017      	beq.n	8004866 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	005b      	lsls	r3, r3, #1
 8004840:	2203      	movs	r2, #3
 8004842:	fa02 f303 	lsl.w	r3, r2, r3
 8004846:	43db      	mvns	r3, r3
 8004848:	693a      	ldr	r2, [r7, #16]
 800484a:	4013      	ands	r3, r2
 800484c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	689a      	ldr	r2, [r3, #8]
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	005b      	lsls	r3, r3, #1
 8004856:	fa02 f303 	lsl.w	r3, r2, r3
 800485a:	693a      	ldr	r2, [r7, #16]
 800485c:	4313      	orrs	r3, r2
 800485e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	693a      	ldr	r2, [r7, #16]
 8004864:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f003 0303 	and.w	r3, r3, #3
 800486e:	2b02      	cmp	r3, #2
 8004870:	d123      	bne.n	80048ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	08da      	lsrs	r2, r3, #3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	3208      	adds	r2, #8
 800487a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800487e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	f003 0307 	and.w	r3, r3, #7
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	220f      	movs	r2, #15
 800488a:	fa02 f303 	lsl.w	r3, r2, r3
 800488e:	43db      	mvns	r3, r3
 8004890:	693a      	ldr	r2, [r7, #16]
 8004892:	4013      	ands	r3, r2
 8004894:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	691a      	ldr	r2, [r3, #16]
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	f003 0307 	and.w	r3, r3, #7
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	fa02 f303 	lsl.w	r3, r2, r3
 80048a6:	693a      	ldr	r2, [r7, #16]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	08da      	lsrs	r2, r3, #3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	3208      	adds	r2, #8
 80048b4:	6939      	ldr	r1, [r7, #16]
 80048b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	005b      	lsls	r3, r3, #1
 80048c4:	2203      	movs	r2, #3
 80048c6:	fa02 f303 	lsl.w	r3, r2, r3
 80048ca:	43db      	mvns	r3, r3
 80048cc:	693a      	ldr	r2, [r7, #16]
 80048ce:	4013      	ands	r3, r2
 80048d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	f003 0203 	and.w	r2, r3, #3
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	005b      	lsls	r3, r3, #1
 80048de:	fa02 f303 	lsl.w	r3, r2, r3
 80048e2:	693a      	ldr	r2, [r7, #16]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	693a      	ldr	r2, [r7, #16]
 80048ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	f000 80b2 	beq.w	8004a60 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048fc:	4b61      	ldr	r3, [pc, #388]	@ (8004a84 <HAL_GPIO_Init+0x2fc>)
 80048fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004900:	4a60      	ldr	r2, [pc, #384]	@ (8004a84 <HAL_GPIO_Init+0x2fc>)
 8004902:	f043 0301 	orr.w	r3, r3, #1
 8004906:	6613      	str	r3, [r2, #96]	@ 0x60
 8004908:	4b5e      	ldr	r3, [pc, #376]	@ (8004a84 <HAL_GPIO_Init+0x2fc>)
 800490a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800490c:	f003 0301 	and.w	r3, r3, #1
 8004910:	60bb      	str	r3, [r7, #8]
 8004912:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004914:	4a5c      	ldr	r2, [pc, #368]	@ (8004a88 <HAL_GPIO_Init+0x300>)
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	089b      	lsrs	r3, r3, #2
 800491a:	3302      	adds	r3, #2
 800491c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004920:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	f003 0303 	and.w	r3, r3, #3
 8004928:	009b      	lsls	r3, r3, #2
 800492a:	220f      	movs	r2, #15
 800492c:	fa02 f303 	lsl.w	r3, r2, r3
 8004930:	43db      	mvns	r3, r3
 8004932:	693a      	ldr	r2, [r7, #16]
 8004934:	4013      	ands	r3, r2
 8004936:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800493e:	d02b      	beq.n	8004998 <HAL_GPIO_Init+0x210>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4a52      	ldr	r2, [pc, #328]	@ (8004a8c <HAL_GPIO_Init+0x304>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d025      	beq.n	8004994 <HAL_GPIO_Init+0x20c>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	4a51      	ldr	r2, [pc, #324]	@ (8004a90 <HAL_GPIO_Init+0x308>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d01f      	beq.n	8004990 <HAL_GPIO_Init+0x208>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	4a50      	ldr	r2, [pc, #320]	@ (8004a94 <HAL_GPIO_Init+0x30c>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d019      	beq.n	800498c <HAL_GPIO_Init+0x204>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	4a4f      	ldr	r2, [pc, #316]	@ (8004a98 <HAL_GPIO_Init+0x310>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d013      	beq.n	8004988 <HAL_GPIO_Init+0x200>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	4a4e      	ldr	r2, [pc, #312]	@ (8004a9c <HAL_GPIO_Init+0x314>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d00d      	beq.n	8004984 <HAL_GPIO_Init+0x1fc>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	4a4d      	ldr	r2, [pc, #308]	@ (8004aa0 <HAL_GPIO_Init+0x318>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d007      	beq.n	8004980 <HAL_GPIO_Init+0x1f8>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	4a4c      	ldr	r2, [pc, #304]	@ (8004aa4 <HAL_GPIO_Init+0x31c>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d101      	bne.n	800497c <HAL_GPIO_Init+0x1f4>
 8004978:	2307      	movs	r3, #7
 800497a:	e00e      	b.n	800499a <HAL_GPIO_Init+0x212>
 800497c:	2308      	movs	r3, #8
 800497e:	e00c      	b.n	800499a <HAL_GPIO_Init+0x212>
 8004980:	2306      	movs	r3, #6
 8004982:	e00a      	b.n	800499a <HAL_GPIO_Init+0x212>
 8004984:	2305      	movs	r3, #5
 8004986:	e008      	b.n	800499a <HAL_GPIO_Init+0x212>
 8004988:	2304      	movs	r3, #4
 800498a:	e006      	b.n	800499a <HAL_GPIO_Init+0x212>
 800498c:	2303      	movs	r3, #3
 800498e:	e004      	b.n	800499a <HAL_GPIO_Init+0x212>
 8004990:	2302      	movs	r3, #2
 8004992:	e002      	b.n	800499a <HAL_GPIO_Init+0x212>
 8004994:	2301      	movs	r3, #1
 8004996:	e000      	b.n	800499a <HAL_GPIO_Init+0x212>
 8004998:	2300      	movs	r3, #0
 800499a:	697a      	ldr	r2, [r7, #20]
 800499c:	f002 0203 	and.w	r2, r2, #3
 80049a0:	0092      	lsls	r2, r2, #2
 80049a2:	4093      	lsls	r3, r2
 80049a4:	693a      	ldr	r2, [r7, #16]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80049aa:	4937      	ldr	r1, [pc, #220]	@ (8004a88 <HAL_GPIO_Init+0x300>)
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	089b      	lsrs	r3, r3, #2
 80049b0:	3302      	adds	r3, #2
 80049b2:	693a      	ldr	r2, [r7, #16]
 80049b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80049b8:	4b3b      	ldr	r3, [pc, #236]	@ (8004aa8 <HAL_GPIO_Init+0x320>)
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	43db      	mvns	r3, r3
 80049c2:	693a      	ldr	r2, [r7, #16]
 80049c4:	4013      	ands	r3, r2
 80049c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d003      	beq.n	80049dc <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80049d4:	693a      	ldr	r2, [r7, #16]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	4313      	orrs	r3, r2
 80049da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80049dc:	4a32      	ldr	r2, [pc, #200]	@ (8004aa8 <HAL_GPIO_Init+0x320>)
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80049e2:	4b31      	ldr	r3, [pc, #196]	@ (8004aa8 <HAL_GPIO_Init+0x320>)
 80049e4:	68db      	ldr	r3, [r3, #12]
 80049e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	43db      	mvns	r3, r3
 80049ec:	693a      	ldr	r2, [r7, #16]
 80049ee:	4013      	ands	r3, r2
 80049f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d003      	beq.n	8004a06 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80049fe:	693a      	ldr	r2, [r7, #16]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004a06:	4a28      	ldr	r2, [pc, #160]	@ (8004aa8 <HAL_GPIO_Init+0x320>)
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004a0c:	4b26      	ldr	r3, [pc, #152]	@ (8004aa8 <HAL_GPIO_Init+0x320>)
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	43db      	mvns	r3, r3
 8004a16:	693a      	ldr	r2, [r7, #16]
 8004a18:	4013      	ands	r3, r2
 8004a1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d003      	beq.n	8004a30 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8004a28:	693a      	ldr	r2, [r7, #16]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004a30:	4a1d      	ldr	r2, [pc, #116]	@ (8004aa8 <HAL_GPIO_Init+0x320>)
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004a36:	4b1c      	ldr	r3, [pc, #112]	@ (8004aa8 <HAL_GPIO_Init+0x320>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	43db      	mvns	r3, r3
 8004a40:	693a      	ldr	r2, [r7, #16]
 8004a42:	4013      	ands	r3, r2
 8004a44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d003      	beq.n	8004a5a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8004a52:	693a      	ldr	r2, [r7, #16]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	4313      	orrs	r3, r2
 8004a58:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004a5a:	4a13      	ldr	r2, [pc, #76]	@ (8004aa8 <HAL_GPIO_Init+0x320>)
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	3301      	adds	r3, #1
 8004a64:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	f47f ae91 	bne.w	8004798 <HAL_GPIO_Init+0x10>
  }
}
 8004a76:	bf00      	nop
 8004a78:	bf00      	nop
 8004a7a:	371c      	adds	r7, #28
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a82:	4770      	bx	lr
 8004a84:	40021000 	.word	0x40021000
 8004a88:	40010000 	.word	0x40010000
 8004a8c:	48000400 	.word	0x48000400
 8004a90:	48000800 	.word	0x48000800
 8004a94:	48000c00 	.word	0x48000c00
 8004a98:	48001000 	.word	0x48001000
 8004a9c:	48001400 	.word	0x48001400
 8004aa0:	48001800 	.word	0x48001800
 8004aa4:	48001c00 	.word	0x48001c00
 8004aa8:	40010400 	.word	0x40010400

08004aac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	460b      	mov	r3, r1
 8004ab6:	807b      	strh	r3, [r7, #2]
 8004ab8:	4613      	mov	r3, r2
 8004aba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004abc:	787b      	ldrb	r3, [r7, #1]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d003      	beq.n	8004aca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004ac2:	887a      	ldrh	r2, [r7, #2]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004ac8:	e002      	b.n	8004ad0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004aca:	887a      	ldrh	r2, [r7, #2]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004ad0:	bf00      	nop
 8004ad2:	370c      	adds	r7, #12
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr

08004adc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b082      	sub	sp, #8
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004ae6:	4b08      	ldr	r3, [pc, #32]	@ (8004b08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ae8:	695a      	ldr	r2, [r3, #20]
 8004aea:	88fb      	ldrh	r3, [r7, #6]
 8004aec:	4013      	ands	r3, r2
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d006      	beq.n	8004b00 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004af2:	4a05      	ldr	r2, [pc, #20]	@ (8004b08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004af4:	88fb      	ldrh	r3, [r7, #6]
 8004af6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004af8:	88fb      	ldrh	r3, [r7, #6]
 8004afa:	4618      	mov	r0, r3
 8004afc:	f7fc fb2a 	bl	8001154 <HAL_GPIO_EXTI_Callback>
  }
}
 8004b00:	bf00      	nop
 8004b02:	3708      	adds	r7, #8
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	40010400 	.word	0x40010400

08004b0c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004b10:	4b0d      	ldr	r3, [pc, #52]	@ (8004b48 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004b18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b1c:	d102      	bne.n	8004b24 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004b1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004b22:	e00b      	b.n	8004b3c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004b24:	4b08      	ldr	r3, [pc, #32]	@ (8004b48 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004b26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b32:	d102      	bne.n	8004b3a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004b34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004b38:	e000      	b.n	8004b3c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004b3a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr
 8004b46:	bf00      	nop
 8004b48:	40007000 	.word	0x40007000

08004b4c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b085      	sub	sp, #20
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d141      	bne.n	8004bde <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004b5a:	4b4b      	ldr	r3, [pc, #300]	@ (8004c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004b62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b66:	d131      	bne.n	8004bcc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004b68:	4b47      	ldr	r3, [pc, #284]	@ (8004c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b6e:	4a46      	ldr	r2, [pc, #280]	@ (8004c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b74:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004b78:	4b43      	ldr	r3, [pc, #268]	@ (8004c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004b80:	4a41      	ldr	r2, [pc, #260]	@ (8004c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b82:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004b86:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004b88:	4b40      	ldr	r3, [pc, #256]	@ (8004c8c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	2232      	movs	r2, #50	@ 0x32
 8004b8e:	fb02 f303 	mul.w	r3, r2, r3
 8004b92:	4a3f      	ldr	r2, [pc, #252]	@ (8004c90 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004b94:	fba2 2303 	umull	r2, r3, r2, r3
 8004b98:	0c9b      	lsrs	r3, r3, #18
 8004b9a:	3301      	adds	r3, #1
 8004b9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b9e:	e002      	b.n	8004ba6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ba6:	4b38      	ldr	r3, [pc, #224]	@ (8004c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ba8:	695b      	ldr	r3, [r3, #20]
 8004baa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bb2:	d102      	bne.n	8004bba <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1f2      	bne.n	8004ba0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004bba:	4b33      	ldr	r3, [pc, #204]	@ (8004c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bbc:	695b      	ldr	r3, [r3, #20]
 8004bbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bc6:	d158      	bne.n	8004c7a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004bc8:	2303      	movs	r3, #3
 8004bca:	e057      	b.n	8004c7c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004bcc:	4b2e      	ldr	r3, [pc, #184]	@ (8004c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004bd2:	4a2d      	ldr	r2, [pc, #180]	@ (8004c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bd8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004bdc:	e04d      	b.n	8004c7a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004be4:	d141      	bne.n	8004c6a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004be6:	4b28      	ldr	r3, [pc, #160]	@ (8004c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004bee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bf2:	d131      	bne.n	8004c58 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004bf4:	4b24      	ldr	r3, [pc, #144]	@ (8004c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004bfa:	4a23      	ldr	r2, [pc, #140]	@ (8004c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c00:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c04:	4b20      	ldr	r3, [pc, #128]	@ (8004c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004c0c:	4a1e      	ldr	r2, [pc, #120]	@ (8004c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004c12:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004c14:	4b1d      	ldr	r3, [pc, #116]	@ (8004c8c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2232      	movs	r2, #50	@ 0x32
 8004c1a:	fb02 f303 	mul.w	r3, r2, r3
 8004c1e:	4a1c      	ldr	r2, [pc, #112]	@ (8004c90 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004c20:	fba2 2303 	umull	r2, r3, r2, r3
 8004c24:	0c9b      	lsrs	r3, r3, #18
 8004c26:	3301      	adds	r3, #1
 8004c28:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004c2a:	e002      	b.n	8004c32 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	3b01      	subs	r3, #1
 8004c30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004c32:	4b15      	ldr	r3, [pc, #84]	@ (8004c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c34:	695b      	ldr	r3, [r3, #20]
 8004c36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c3e:	d102      	bne.n	8004c46 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d1f2      	bne.n	8004c2c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004c46:	4b10      	ldr	r3, [pc, #64]	@ (8004c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c48:	695b      	ldr	r3, [r3, #20]
 8004c4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c52:	d112      	bne.n	8004c7a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004c54:	2303      	movs	r3, #3
 8004c56:	e011      	b.n	8004c7c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004c58:	4b0b      	ldr	r3, [pc, #44]	@ (8004c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c5e:	4a0a      	ldr	r2, [pc, #40]	@ (8004c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c64:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004c68:	e007      	b.n	8004c7a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004c6a:	4b07      	ldr	r3, [pc, #28]	@ (8004c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004c72:	4a05      	ldr	r2, [pc, #20]	@ (8004c88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c74:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004c78:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004c7a:	2300      	movs	r3, #0
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3714      	adds	r7, #20
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr
 8004c88:	40007000 	.word	0x40007000
 8004c8c:	2004000c 	.word	0x2004000c
 8004c90:	431bde83 	.word	0x431bde83

08004c94 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8004c94:	b480      	push	{r7}
 8004c96:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8004c98:	4b05      	ldr	r3, [pc, #20]	@ (8004cb0 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	4a04      	ldr	r2, [pc, #16]	@ (8004cb0 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004c9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ca2:	6053      	str	r3, [r2, #4]
}
 8004ca4:	bf00      	nop
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop
 8004cb0:	40007000 	.word	0x40007000

08004cb4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b088      	sub	sp, #32
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d102      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	f000 bc08 	b.w	80054d8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004cc8:	4b96      	ldr	r3, [pc, #600]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	f003 030c 	and.w	r3, r3, #12
 8004cd0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004cd2:	4b94      	ldr	r3, [pc, #592]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	f003 0303 	and.w	r3, r3, #3
 8004cda:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f003 0310 	and.w	r3, r3, #16
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	f000 80e4 	beq.w	8004eb2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004cea:	69bb      	ldr	r3, [r7, #24]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d007      	beq.n	8004d00 <HAL_RCC_OscConfig+0x4c>
 8004cf0:	69bb      	ldr	r3, [r7, #24]
 8004cf2:	2b0c      	cmp	r3, #12
 8004cf4:	f040 808b 	bne.w	8004e0e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	2b01      	cmp	r3, #1
 8004cfc:	f040 8087 	bne.w	8004e0e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004d00:	4b88      	ldr	r3, [pc, #544]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 0302 	and.w	r3, r3, #2
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d005      	beq.n	8004d18 <HAL_RCC_OscConfig+0x64>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	699b      	ldr	r3, [r3, #24]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d101      	bne.n	8004d18 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	e3df      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6a1a      	ldr	r2, [r3, #32]
 8004d1c:	4b81      	ldr	r3, [pc, #516]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 0308 	and.w	r3, r3, #8
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d004      	beq.n	8004d32 <HAL_RCC_OscConfig+0x7e>
 8004d28:	4b7e      	ldr	r3, [pc, #504]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d30:	e005      	b.n	8004d3e <HAL_RCC_OscConfig+0x8a>
 8004d32:	4b7c      	ldr	r3, [pc, #496]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004d34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d38:	091b      	lsrs	r3, r3, #4
 8004d3a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d223      	bcs.n	8004d8a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6a1b      	ldr	r3, [r3, #32]
 8004d46:	4618      	mov	r0, r3
 8004d48:	f000 fdcc 	bl	80058e4 <RCC_SetFlashLatencyFromMSIRange>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d001      	beq.n	8004d56 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e3c0      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d56:	4b73      	ldr	r3, [pc, #460]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a72      	ldr	r2, [pc, #456]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004d5c:	f043 0308 	orr.w	r3, r3, #8
 8004d60:	6013      	str	r3, [r2, #0]
 8004d62:	4b70      	ldr	r3, [pc, #448]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6a1b      	ldr	r3, [r3, #32]
 8004d6e:	496d      	ldr	r1, [pc, #436]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004d70:	4313      	orrs	r3, r2
 8004d72:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d74:	4b6b      	ldr	r3, [pc, #428]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	69db      	ldr	r3, [r3, #28]
 8004d80:	021b      	lsls	r3, r3, #8
 8004d82:	4968      	ldr	r1, [pc, #416]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004d84:	4313      	orrs	r3, r2
 8004d86:	604b      	str	r3, [r1, #4]
 8004d88:	e025      	b.n	8004dd6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d8a:	4b66      	ldr	r3, [pc, #408]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a65      	ldr	r2, [pc, #404]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004d90:	f043 0308 	orr.w	r3, r3, #8
 8004d94:	6013      	str	r3, [r2, #0]
 8004d96:	4b63      	ldr	r3, [pc, #396]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6a1b      	ldr	r3, [r3, #32]
 8004da2:	4960      	ldr	r1, [pc, #384]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004da4:	4313      	orrs	r3, r2
 8004da6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004da8:	4b5e      	ldr	r3, [pc, #376]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	69db      	ldr	r3, [r3, #28]
 8004db4:	021b      	lsls	r3, r3, #8
 8004db6:	495b      	ldr	r1, [pc, #364]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004db8:	4313      	orrs	r3, r2
 8004dba:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004dbc:	69bb      	ldr	r3, [r7, #24]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d109      	bne.n	8004dd6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6a1b      	ldr	r3, [r3, #32]
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f000 fd8c 	bl	80058e4 <RCC_SetFlashLatencyFromMSIRange>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d001      	beq.n	8004dd6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e380      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004dd6:	f000 fcc1 	bl	800575c <HAL_RCC_GetSysClockFreq>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	4b51      	ldr	r3, [pc, #324]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	091b      	lsrs	r3, r3, #4
 8004de2:	f003 030f 	and.w	r3, r3, #15
 8004de6:	4950      	ldr	r1, [pc, #320]	@ (8004f28 <HAL_RCC_OscConfig+0x274>)
 8004de8:	5ccb      	ldrb	r3, [r1, r3]
 8004dea:	f003 031f 	and.w	r3, r3, #31
 8004dee:	fa22 f303 	lsr.w	r3, r2, r3
 8004df2:	4a4e      	ldr	r2, [pc, #312]	@ (8004f2c <HAL_RCC_OscConfig+0x278>)
 8004df4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004df6:	4b4e      	ldr	r3, [pc, #312]	@ (8004f30 <HAL_RCC_OscConfig+0x27c>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f7fd f948 	bl	8002090 <HAL_InitTick>
 8004e00:	4603      	mov	r3, r0
 8004e02:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004e04:	7bfb      	ldrb	r3, [r7, #15]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d052      	beq.n	8004eb0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004e0a:	7bfb      	ldrb	r3, [r7, #15]
 8004e0c:	e364      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	699b      	ldr	r3, [r3, #24]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d032      	beq.n	8004e7c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004e16:	4b43      	ldr	r3, [pc, #268]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a42      	ldr	r2, [pc, #264]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004e1c:	f043 0301 	orr.w	r3, r3, #1
 8004e20:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004e22:	f7fd f985 	bl	8002130 <HAL_GetTick>
 8004e26:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004e28:	e008      	b.n	8004e3c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004e2a:	f7fd f981 	bl	8002130 <HAL_GetTick>
 8004e2e:	4602      	mov	r2, r0
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	1ad3      	subs	r3, r2, r3
 8004e34:	2b02      	cmp	r3, #2
 8004e36:	d901      	bls.n	8004e3c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004e38:	2303      	movs	r3, #3
 8004e3a:	e34d      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004e3c:	4b39      	ldr	r3, [pc, #228]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0302 	and.w	r3, r3, #2
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d0f0      	beq.n	8004e2a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004e48:	4b36      	ldr	r3, [pc, #216]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a35      	ldr	r2, [pc, #212]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004e4e:	f043 0308 	orr.w	r3, r3, #8
 8004e52:	6013      	str	r3, [r2, #0]
 8004e54:	4b33      	ldr	r3, [pc, #204]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6a1b      	ldr	r3, [r3, #32]
 8004e60:	4930      	ldr	r1, [pc, #192]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004e62:	4313      	orrs	r3, r2
 8004e64:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004e66:	4b2f      	ldr	r3, [pc, #188]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	69db      	ldr	r3, [r3, #28]
 8004e72:	021b      	lsls	r3, r3, #8
 8004e74:	492b      	ldr	r1, [pc, #172]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004e76:	4313      	orrs	r3, r2
 8004e78:	604b      	str	r3, [r1, #4]
 8004e7a:	e01a      	b.n	8004eb2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004e7c:	4b29      	ldr	r3, [pc, #164]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a28      	ldr	r2, [pc, #160]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004e82:	f023 0301 	bic.w	r3, r3, #1
 8004e86:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004e88:	f7fd f952 	bl	8002130 <HAL_GetTick>
 8004e8c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004e8e:	e008      	b.n	8004ea2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004e90:	f7fd f94e 	bl	8002130 <HAL_GetTick>
 8004e94:	4602      	mov	r2, r0
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d901      	bls.n	8004ea2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e31a      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004ea2:	4b20      	ldr	r3, [pc, #128]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 0302 	and.w	r3, r3, #2
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d1f0      	bne.n	8004e90 <HAL_RCC_OscConfig+0x1dc>
 8004eae:	e000      	b.n	8004eb2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004eb0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d073      	beq.n	8004fa6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004ebe:	69bb      	ldr	r3, [r7, #24]
 8004ec0:	2b08      	cmp	r3, #8
 8004ec2:	d005      	beq.n	8004ed0 <HAL_RCC_OscConfig+0x21c>
 8004ec4:	69bb      	ldr	r3, [r7, #24]
 8004ec6:	2b0c      	cmp	r3, #12
 8004ec8:	d10e      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	2b03      	cmp	r3, #3
 8004ece:	d10b      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ed0:	4b14      	ldr	r3, [pc, #80]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d063      	beq.n	8004fa4 <HAL_RCC_OscConfig+0x2f0>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d15f      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e2f7      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ef0:	d106      	bne.n	8004f00 <HAL_RCC_OscConfig+0x24c>
 8004ef2:	4b0c      	ldr	r3, [pc, #48]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a0b      	ldr	r2, [pc, #44]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004ef8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004efc:	6013      	str	r3, [r2, #0]
 8004efe:	e025      	b.n	8004f4c <HAL_RCC_OscConfig+0x298>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f08:	d114      	bne.n	8004f34 <HAL_RCC_OscConfig+0x280>
 8004f0a:	4b06      	ldr	r3, [pc, #24]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a05      	ldr	r2, [pc, #20]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004f10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f14:	6013      	str	r3, [r2, #0]
 8004f16:	4b03      	ldr	r3, [pc, #12]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a02      	ldr	r2, [pc, #8]	@ (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004f1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f20:	6013      	str	r3, [r2, #0]
 8004f22:	e013      	b.n	8004f4c <HAL_RCC_OscConfig+0x298>
 8004f24:	40021000 	.word	0x40021000
 8004f28:	08008c84 	.word	0x08008c84
 8004f2c:	2004000c 	.word	0x2004000c
 8004f30:	20040014 	.word	0x20040014
 8004f34:	4ba0      	ldr	r3, [pc, #640]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a9f      	ldr	r2, [pc, #636]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 8004f3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f3e:	6013      	str	r3, [r2, #0]
 8004f40:	4b9d      	ldr	r3, [pc, #628]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a9c      	ldr	r2, [pc, #624]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 8004f46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d013      	beq.n	8004f7c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f54:	f7fd f8ec 	bl	8002130 <HAL_GetTick>
 8004f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f5a:	e008      	b.n	8004f6e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f5c:	f7fd f8e8 	bl	8002130 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	2b64      	cmp	r3, #100	@ 0x64
 8004f68:	d901      	bls.n	8004f6e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	e2b4      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f6e:	4b92      	ldr	r3, [pc, #584]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d0f0      	beq.n	8004f5c <HAL_RCC_OscConfig+0x2a8>
 8004f7a:	e014      	b.n	8004fa6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f7c:	f7fd f8d8 	bl	8002130 <HAL_GetTick>
 8004f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f82:	e008      	b.n	8004f96 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f84:	f7fd f8d4 	bl	8002130 <HAL_GetTick>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	2b64      	cmp	r3, #100	@ 0x64
 8004f90:	d901      	bls.n	8004f96 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	e2a0      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f96:	4b88      	ldr	r3, [pc, #544]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d1f0      	bne.n	8004f84 <HAL_RCC_OscConfig+0x2d0>
 8004fa2:	e000      	b.n	8004fa6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fa4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 0302 	and.w	r3, r3, #2
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d060      	beq.n	8005074 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004fb2:	69bb      	ldr	r3, [r7, #24]
 8004fb4:	2b04      	cmp	r3, #4
 8004fb6:	d005      	beq.n	8004fc4 <HAL_RCC_OscConfig+0x310>
 8004fb8:	69bb      	ldr	r3, [r7, #24]
 8004fba:	2b0c      	cmp	r3, #12
 8004fbc:	d119      	bne.n	8004ff2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	2b02      	cmp	r3, #2
 8004fc2:	d116      	bne.n	8004ff2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004fc4:	4b7c      	ldr	r3, [pc, #496]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d005      	beq.n	8004fdc <HAL_RCC_OscConfig+0x328>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	68db      	ldr	r3, [r3, #12]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d101      	bne.n	8004fdc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	e27d      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fdc:	4b76      	ldr	r3, [pc, #472]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	691b      	ldr	r3, [r3, #16]
 8004fe8:	061b      	lsls	r3, r3, #24
 8004fea:	4973      	ldr	r1, [pc, #460]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 8004fec:	4313      	orrs	r3, r2
 8004fee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ff0:	e040      	b.n	8005074 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d023      	beq.n	8005042 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ffa:	4b6f      	ldr	r3, [pc, #444]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a6e      	ldr	r2, [pc, #440]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 8005000:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005004:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005006:	f7fd f893 	bl	8002130 <HAL_GetTick>
 800500a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800500c:	e008      	b.n	8005020 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800500e:	f7fd f88f 	bl	8002130 <HAL_GetTick>
 8005012:	4602      	mov	r2, r0
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	1ad3      	subs	r3, r2, r3
 8005018:	2b02      	cmp	r3, #2
 800501a:	d901      	bls.n	8005020 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800501c:	2303      	movs	r3, #3
 800501e:	e25b      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005020:	4b65      	ldr	r3, [pc, #404]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005028:	2b00      	cmp	r3, #0
 800502a:	d0f0      	beq.n	800500e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800502c:	4b62      	ldr	r3, [pc, #392]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	691b      	ldr	r3, [r3, #16]
 8005038:	061b      	lsls	r3, r3, #24
 800503a:	495f      	ldr	r1, [pc, #380]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 800503c:	4313      	orrs	r3, r2
 800503e:	604b      	str	r3, [r1, #4]
 8005040:	e018      	b.n	8005074 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005042:	4b5d      	ldr	r3, [pc, #372]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a5c      	ldr	r2, [pc, #368]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 8005048:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800504c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800504e:	f7fd f86f 	bl	8002130 <HAL_GetTick>
 8005052:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005054:	e008      	b.n	8005068 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005056:	f7fd f86b 	bl	8002130 <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	2b02      	cmp	r3, #2
 8005062:	d901      	bls.n	8005068 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005064:	2303      	movs	r3, #3
 8005066:	e237      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005068:	4b53      	ldr	r3, [pc, #332]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005070:	2b00      	cmp	r3, #0
 8005072:	d1f0      	bne.n	8005056 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f003 0308 	and.w	r3, r3, #8
 800507c:	2b00      	cmp	r3, #0
 800507e:	d03c      	beq.n	80050fa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	695b      	ldr	r3, [r3, #20]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d01c      	beq.n	80050c2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005088:	4b4b      	ldr	r3, [pc, #300]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 800508a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800508e:	4a4a      	ldr	r2, [pc, #296]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 8005090:	f043 0301 	orr.w	r3, r3, #1
 8005094:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005098:	f7fd f84a 	bl	8002130 <HAL_GetTick>
 800509c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800509e:	e008      	b.n	80050b2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050a0:	f7fd f846 	bl	8002130 <HAL_GetTick>
 80050a4:	4602      	mov	r2, r0
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	1ad3      	subs	r3, r2, r3
 80050aa:	2b02      	cmp	r3, #2
 80050ac:	d901      	bls.n	80050b2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80050ae:	2303      	movs	r3, #3
 80050b0:	e212      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80050b2:	4b41      	ldr	r3, [pc, #260]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 80050b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80050b8:	f003 0302 	and.w	r3, r3, #2
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d0ef      	beq.n	80050a0 <HAL_RCC_OscConfig+0x3ec>
 80050c0:	e01b      	b.n	80050fa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80050c2:	4b3d      	ldr	r3, [pc, #244]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 80050c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80050c8:	4a3b      	ldr	r2, [pc, #236]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 80050ca:	f023 0301 	bic.w	r3, r3, #1
 80050ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050d2:	f7fd f82d 	bl	8002130 <HAL_GetTick>
 80050d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80050d8:	e008      	b.n	80050ec <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050da:	f7fd f829 	bl	8002130 <HAL_GetTick>
 80050de:	4602      	mov	r2, r0
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	1ad3      	subs	r3, r2, r3
 80050e4:	2b02      	cmp	r3, #2
 80050e6:	d901      	bls.n	80050ec <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e1f5      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80050ec:	4b32      	ldr	r3, [pc, #200]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 80050ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80050f2:	f003 0302 	and.w	r3, r3, #2
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d1ef      	bne.n	80050da <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 0304 	and.w	r3, r3, #4
 8005102:	2b00      	cmp	r3, #0
 8005104:	f000 80a6 	beq.w	8005254 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005108:	2300      	movs	r3, #0
 800510a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800510c:	4b2a      	ldr	r3, [pc, #168]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 800510e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005110:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005114:	2b00      	cmp	r3, #0
 8005116:	d10d      	bne.n	8005134 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005118:	4b27      	ldr	r3, [pc, #156]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 800511a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800511c:	4a26      	ldr	r2, [pc, #152]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 800511e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005122:	6593      	str	r3, [r2, #88]	@ 0x58
 8005124:	4b24      	ldr	r3, [pc, #144]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 8005126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005128:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800512c:	60bb      	str	r3, [r7, #8]
 800512e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005130:	2301      	movs	r3, #1
 8005132:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005134:	4b21      	ldr	r3, [pc, #132]	@ (80051bc <HAL_RCC_OscConfig+0x508>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800513c:	2b00      	cmp	r3, #0
 800513e:	d118      	bne.n	8005172 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005140:	4b1e      	ldr	r3, [pc, #120]	@ (80051bc <HAL_RCC_OscConfig+0x508>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a1d      	ldr	r2, [pc, #116]	@ (80051bc <HAL_RCC_OscConfig+0x508>)
 8005146:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800514a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800514c:	f7fc fff0 	bl	8002130 <HAL_GetTick>
 8005150:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005152:	e008      	b.n	8005166 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005154:	f7fc ffec 	bl	8002130 <HAL_GetTick>
 8005158:	4602      	mov	r2, r0
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	1ad3      	subs	r3, r2, r3
 800515e:	2b02      	cmp	r3, #2
 8005160:	d901      	bls.n	8005166 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e1b8      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005166:	4b15      	ldr	r3, [pc, #84]	@ (80051bc <HAL_RCC_OscConfig+0x508>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800516e:	2b00      	cmp	r3, #0
 8005170:	d0f0      	beq.n	8005154 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	2b01      	cmp	r3, #1
 8005178:	d108      	bne.n	800518c <HAL_RCC_OscConfig+0x4d8>
 800517a:	4b0f      	ldr	r3, [pc, #60]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 800517c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005180:	4a0d      	ldr	r2, [pc, #52]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 8005182:	f043 0301 	orr.w	r3, r3, #1
 8005186:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800518a:	e029      	b.n	80051e0 <HAL_RCC_OscConfig+0x52c>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	2b05      	cmp	r3, #5
 8005192:	d115      	bne.n	80051c0 <HAL_RCC_OscConfig+0x50c>
 8005194:	4b08      	ldr	r3, [pc, #32]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 8005196:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800519a:	4a07      	ldr	r2, [pc, #28]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 800519c:	f043 0304 	orr.w	r3, r3, #4
 80051a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80051a4:	4b04      	ldr	r3, [pc, #16]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 80051a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051aa:	4a03      	ldr	r2, [pc, #12]	@ (80051b8 <HAL_RCC_OscConfig+0x504>)
 80051ac:	f043 0301 	orr.w	r3, r3, #1
 80051b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80051b4:	e014      	b.n	80051e0 <HAL_RCC_OscConfig+0x52c>
 80051b6:	bf00      	nop
 80051b8:	40021000 	.word	0x40021000
 80051bc:	40007000 	.word	0x40007000
 80051c0:	4b9d      	ldr	r3, [pc, #628]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 80051c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051c6:	4a9c      	ldr	r2, [pc, #624]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 80051c8:	f023 0301 	bic.w	r3, r3, #1
 80051cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80051d0:	4b99      	ldr	r3, [pc, #612]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 80051d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051d6:	4a98      	ldr	r2, [pc, #608]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 80051d8:	f023 0304 	bic.w	r3, r3, #4
 80051dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d016      	beq.n	8005216 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051e8:	f7fc ffa2 	bl	8002130 <HAL_GetTick>
 80051ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051ee:	e00a      	b.n	8005206 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051f0:	f7fc ff9e 	bl	8002130 <HAL_GetTick>
 80051f4:	4602      	mov	r2, r0
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	1ad3      	subs	r3, r2, r3
 80051fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051fe:	4293      	cmp	r3, r2
 8005200:	d901      	bls.n	8005206 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005202:	2303      	movs	r3, #3
 8005204:	e168      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005206:	4b8c      	ldr	r3, [pc, #560]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 8005208:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800520c:	f003 0302 	and.w	r3, r3, #2
 8005210:	2b00      	cmp	r3, #0
 8005212:	d0ed      	beq.n	80051f0 <HAL_RCC_OscConfig+0x53c>
 8005214:	e015      	b.n	8005242 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005216:	f7fc ff8b 	bl	8002130 <HAL_GetTick>
 800521a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800521c:	e00a      	b.n	8005234 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800521e:	f7fc ff87 	bl	8002130 <HAL_GetTick>
 8005222:	4602      	mov	r2, r0
 8005224:	693b      	ldr	r3, [r7, #16]
 8005226:	1ad3      	subs	r3, r2, r3
 8005228:	f241 3288 	movw	r2, #5000	@ 0x1388
 800522c:	4293      	cmp	r3, r2
 800522e:	d901      	bls.n	8005234 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005230:	2303      	movs	r3, #3
 8005232:	e151      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005234:	4b80      	ldr	r3, [pc, #512]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 8005236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800523a:	f003 0302 	and.w	r3, r3, #2
 800523e:	2b00      	cmp	r3, #0
 8005240:	d1ed      	bne.n	800521e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005242:	7ffb      	ldrb	r3, [r7, #31]
 8005244:	2b01      	cmp	r3, #1
 8005246:	d105      	bne.n	8005254 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005248:	4b7b      	ldr	r3, [pc, #492]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 800524a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800524c:	4a7a      	ldr	r2, [pc, #488]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 800524e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005252:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0320 	and.w	r3, r3, #32
 800525c:	2b00      	cmp	r3, #0
 800525e:	d03c      	beq.n	80052da <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005264:	2b00      	cmp	r3, #0
 8005266:	d01c      	beq.n	80052a2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005268:	4b73      	ldr	r3, [pc, #460]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 800526a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800526e:	4a72      	ldr	r2, [pc, #456]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 8005270:	f043 0301 	orr.w	r3, r3, #1
 8005274:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005278:	f7fc ff5a 	bl	8002130 <HAL_GetTick>
 800527c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800527e:	e008      	b.n	8005292 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005280:	f7fc ff56 	bl	8002130 <HAL_GetTick>
 8005284:	4602      	mov	r2, r0
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	1ad3      	subs	r3, r2, r3
 800528a:	2b02      	cmp	r3, #2
 800528c:	d901      	bls.n	8005292 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800528e:	2303      	movs	r3, #3
 8005290:	e122      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005292:	4b69      	ldr	r3, [pc, #420]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 8005294:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005298:	f003 0302 	and.w	r3, r3, #2
 800529c:	2b00      	cmp	r3, #0
 800529e:	d0ef      	beq.n	8005280 <HAL_RCC_OscConfig+0x5cc>
 80052a0:	e01b      	b.n	80052da <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80052a2:	4b65      	ldr	r3, [pc, #404]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 80052a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80052a8:	4a63      	ldr	r2, [pc, #396]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 80052aa:	f023 0301 	bic.w	r3, r3, #1
 80052ae:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052b2:	f7fc ff3d 	bl	8002130 <HAL_GetTick>
 80052b6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80052b8:	e008      	b.n	80052cc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80052ba:	f7fc ff39 	bl	8002130 <HAL_GetTick>
 80052be:	4602      	mov	r2, r0
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	1ad3      	subs	r3, r2, r3
 80052c4:	2b02      	cmp	r3, #2
 80052c6:	d901      	bls.n	80052cc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80052c8:	2303      	movs	r3, #3
 80052ca:	e105      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80052cc:	4b5a      	ldr	r3, [pc, #360]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 80052ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80052d2:	f003 0302 	and.w	r3, r3, #2
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d1ef      	bne.n	80052ba <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052de:	2b00      	cmp	r3, #0
 80052e0:	f000 80f9 	beq.w	80054d6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052e8:	2b02      	cmp	r3, #2
 80052ea:	f040 80cf 	bne.w	800548c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80052ee:	4b52      	ldr	r3, [pc, #328]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 80052f0:	68db      	ldr	r3, [r3, #12]
 80052f2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	f003 0203 	and.w	r2, r3, #3
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052fe:	429a      	cmp	r2, r3
 8005300:	d12c      	bne.n	800535c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800530c:	3b01      	subs	r3, #1
 800530e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005310:	429a      	cmp	r2, r3
 8005312:	d123      	bne.n	800535c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800531e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005320:	429a      	cmp	r2, r3
 8005322:	d11b      	bne.n	800535c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800532e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005330:	429a      	cmp	r2, r3
 8005332:	d113      	bne.n	800535c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800533e:	085b      	lsrs	r3, r3, #1
 8005340:	3b01      	subs	r3, #1
 8005342:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005344:	429a      	cmp	r2, r3
 8005346:	d109      	bne.n	800535c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005352:	085b      	lsrs	r3, r3, #1
 8005354:	3b01      	subs	r3, #1
 8005356:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005358:	429a      	cmp	r2, r3
 800535a:	d071      	beq.n	8005440 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800535c:	69bb      	ldr	r3, [r7, #24]
 800535e:	2b0c      	cmp	r3, #12
 8005360:	d068      	beq.n	8005434 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005362:	4b35      	ldr	r3, [pc, #212]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800536a:	2b00      	cmp	r3, #0
 800536c:	d105      	bne.n	800537a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800536e:	4b32      	ldr	r3, [pc, #200]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005376:	2b00      	cmp	r3, #0
 8005378:	d001      	beq.n	800537e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	e0ac      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800537e:	4b2e      	ldr	r3, [pc, #184]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a2d      	ldr	r2, [pc, #180]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 8005384:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005388:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800538a:	f7fc fed1 	bl	8002130 <HAL_GetTick>
 800538e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005390:	e008      	b.n	80053a4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005392:	f7fc fecd 	bl	8002130 <HAL_GetTick>
 8005396:	4602      	mov	r2, r0
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	1ad3      	subs	r3, r2, r3
 800539c:	2b02      	cmp	r3, #2
 800539e:	d901      	bls.n	80053a4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80053a0:	2303      	movs	r3, #3
 80053a2:	e099      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053a4:	4b24      	ldr	r3, [pc, #144]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d1f0      	bne.n	8005392 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053b0:	4b21      	ldr	r3, [pc, #132]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 80053b2:	68da      	ldr	r2, [r3, #12]
 80053b4:	4b21      	ldr	r3, [pc, #132]	@ (800543c <HAL_RCC_OscConfig+0x788>)
 80053b6:	4013      	ands	r3, r2
 80053b8:	687a      	ldr	r2, [r7, #4]
 80053ba:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80053c0:	3a01      	subs	r2, #1
 80053c2:	0112      	lsls	r2, r2, #4
 80053c4:	4311      	orrs	r1, r2
 80053c6:	687a      	ldr	r2, [r7, #4]
 80053c8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80053ca:	0212      	lsls	r2, r2, #8
 80053cc:	4311      	orrs	r1, r2
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80053d2:	0852      	lsrs	r2, r2, #1
 80053d4:	3a01      	subs	r2, #1
 80053d6:	0552      	lsls	r2, r2, #21
 80053d8:	4311      	orrs	r1, r2
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80053de:	0852      	lsrs	r2, r2, #1
 80053e0:	3a01      	subs	r2, #1
 80053e2:	0652      	lsls	r2, r2, #25
 80053e4:	4311      	orrs	r1, r2
 80053e6:	687a      	ldr	r2, [r7, #4]
 80053e8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80053ea:	06d2      	lsls	r2, r2, #27
 80053ec:	430a      	orrs	r2, r1
 80053ee:	4912      	ldr	r1, [pc, #72]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 80053f0:	4313      	orrs	r3, r2
 80053f2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80053f4:	4b10      	ldr	r3, [pc, #64]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a0f      	ldr	r2, [pc, #60]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 80053fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80053fe:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005400:	4b0d      	ldr	r3, [pc, #52]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 8005402:	68db      	ldr	r3, [r3, #12]
 8005404:	4a0c      	ldr	r2, [pc, #48]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 8005406:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800540a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800540c:	f7fc fe90 	bl	8002130 <HAL_GetTick>
 8005410:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005412:	e008      	b.n	8005426 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005414:	f7fc fe8c 	bl	8002130 <HAL_GetTick>
 8005418:	4602      	mov	r2, r0
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	1ad3      	subs	r3, r2, r3
 800541e:	2b02      	cmp	r3, #2
 8005420:	d901      	bls.n	8005426 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005422:	2303      	movs	r3, #3
 8005424:	e058      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005426:	4b04      	ldr	r3, [pc, #16]	@ (8005438 <HAL_RCC_OscConfig+0x784>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800542e:	2b00      	cmp	r3, #0
 8005430:	d0f0      	beq.n	8005414 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005432:	e050      	b.n	80054d6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	e04f      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
 8005438:	40021000 	.word	0x40021000
 800543c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005440:	4b27      	ldr	r3, [pc, #156]	@ (80054e0 <HAL_RCC_OscConfig+0x82c>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005448:	2b00      	cmp	r3, #0
 800544a:	d144      	bne.n	80054d6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800544c:	4b24      	ldr	r3, [pc, #144]	@ (80054e0 <HAL_RCC_OscConfig+0x82c>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a23      	ldr	r2, [pc, #140]	@ (80054e0 <HAL_RCC_OscConfig+0x82c>)
 8005452:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005456:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005458:	4b21      	ldr	r3, [pc, #132]	@ (80054e0 <HAL_RCC_OscConfig+0x82c>)
 800545a:	68db      	ldr	r3, [r3, #12]
 800545c:	4a20      	ldr	r2, [pc, #128]	@ (80054e0 <HAL_RCC_OscConfig+0x82c>)
 800545e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005462:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005464:	f7fc fe64 	bl	8002130 <HAL_GetTick>
 8005468:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800546a:	e008      	b.n	800547e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800546c:	f7fc fe60 	bl	8002130 <HAL_GetTick>
 8005470:	4602      	mov	r2, r0
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	2b02      	cmp	r3, #2
 8005478:	d901      	bls.n	800547e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800547a:	2303      	movs	r3, #3
 800547c:	e02c      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800547e:	4b18      	ldr	r3, [pc, #96]	@ (80054e0 <HAL_RCC_OscConfig+0x82c>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005486:	2b00      	cmp	r3, #0
 8005488:	d0f0      	beq.n	800546c <HAL_RCC_OscConfig+0x7b8>
 800548a:	e024      	b.n	80054d6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800548c:	69bb      	ldr	r3, [r7, #24]
 800548e:	2b0c      	cmp	r3, #12
 8005490:	d01f      	beq.n	80054d2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005492:	4b13      	ldr	r3, [pc, #76]	@ (80054e0 <HAL_RCC_OscConfig+0x82c>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a12      	ldr	r2, [pc, #72]	@ (80054e0 <HAL_RCC_OscConfig+0x82c>)
 8005498:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800549c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800549e:	f7fc fe47 	bl	8002130 <HAL_GetTick>
 80054a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054a4:	e008      	b.n	80054b8 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054a6:	f7fc fe43 	bl	8002130 <HAL_GetTick>
 80054aa:	4602      	mov	r2, r0
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	1ad3      	subs	r3, r2, r3
 80054b0:	2b02      	cmp	r3, #2
 80054b2:	d901      	bls.n	80054b8 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80054b4:	2303      	movs	r3, #3
 80054b6:	e00f      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054b8:	4b09      	ldr	r3, [pc, #36]	@ (80054e0 <HAL_RCC_OscConfig+0x82c>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d1f0      	bne.n	80054a6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80054c4:	4b06      	ldr	r3, [pc, #24]	@ (80054e0 <HAL_RCC_OscConfig+0x82c>)
 80054c6:	68da      	ldr	r2, [r3, #12]
 80054c8:	4905      	ldr	r1, [pc, #20]	@ (80054e0 <HAL_RCC_OscConfig+0x82c>)
 80054ca:	4b06      	ldr	r3, [pc, #24]	@ (80054e4 <HAL_RCC_OscConfig+0x830>)
 80054cc:	4013      	ands	r3, r2
 80054ce:	60cb      	str	r3, [r1, #12]
 80054d0:	e001      	b.n	80054d6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	e000      	b.n	80054d8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80054d6:	2300      	movs	r3, #0
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3720      	adds	r7, #32
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	40021000 	.word	0x40021000
 80054e4:	feeefffc 	.word	0xfeeefffc

080054e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b086      	sub	sp, #24
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80054f2:	2300      	movs	r3, #0
 80054f4:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d101      	bne.n	8005500 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e11d      	b.n	800573c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005500:	4b90      	ldr	r3, [pc, #576]	@ (8005744 <HAL_RCC_ClockConfig+0x25c>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 030f 	and.w	r3, r3, #15
 8005508:	683a      	ldr	r2, [r7, #0]
 800550a:	429a      	cmp	r2, r3
 800550c:	d910      	bls.n	8005530 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800550e:	4b8d      	ldr	r3, [pc, #564]	@ (8005744 <HAL_RCC_ClockConfig+0x25c>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f023 020f 	bic.w	r2, r3, #15
 8005516:	498b      	ldr	r1, [pc, #556]	@ (8005744 <HAL_RCC_ClockConfig+0x25c>)
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	4313      	orrs	r3, r2
 800551c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800551e:	4b89      	ldr	r3, [pc, #548]	@ (8005744 <HAL_RCC_ClockConfig+0x25c>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f003 030f 	and.w	r3, r3, #15
 8005526:	683a      	ldr	r2, [r7, #0]
 8005528:	429a      	cmp	r2, r3
 800552a:	d001      	beq.n	8005530 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	e105      	b.n	800573c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f003 0302 	and.w	r3, r3, #2
 8005538:	2b00      	cmp	r3, #0
 800553a:	d010      	beq.n	800555e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	689a      	ldr	r2, [r3, #8]
 8005540:	4b81      	ldr	r3, [pc, #516]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005548:	429a      	cmp	r2, r3
 800554a:	d908      	bls.n	800555e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800554c:	4b7e      	ldr	r3, [pc, #504]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	497b      	ldr	r1, [pc, #492]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 800555a:	4313      	orrs	r3, r2
 800555c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f003 0301 	and.w	r3, r3, #1
 8005566:	2b00      	cmp	r3, #0
 8005568:	d079      	beq.n	800565e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	2b03      	cmp	r3, #3
 8005570:	d11e      	bne.n	80055b0 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005572:	4b75      	ldr	r3, [pc, #468]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800557a:	2b00      	cmp	r3, #0
 800557c:	d101      	bne.n	8005582 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e0dc      	b.n	800573c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005582:	f000 fa09 	bl	8005998 <RCC_GetSysClockFreqFromPLLSource>
 8005586:	4603      	mov	r3, r0
 8005588:	4a70      	ldr	r2, [pc, #448]	@ (800574c <HAL_RCC_ClockConfig+0x264>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d946      	bls.n	800561c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800558e:	4b6e      	ldr	r3, [pc, #440]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005596:	2b00      	cmp	r3, #0
 8005598:	d140      	bne.n	800561c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800559a:	4b6b      	ldr	r3, [pc, #428]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80055a2:	4a69      	ldr	r2, [pc, #420]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 80055a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055a8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80055aa:	2380      	movs	r3, #128	@ 0x80
 80055ac:	617b      	str	r3, [r7, #20]
 80055ae:	e035      	b.n	800561c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	2b02      	cmp	r3, #2
 80055b6:	d107      	bne.n	80055c8 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055b8:	4b63      	ldr	r3, [pc, #396]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d115      	bne.n	80055f0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	e0b9      	b.n	800573c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d107      	bne.n	80055e0 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80055d0:	4b5d      	ldr	r3, [pc, #372]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 0302 	and.w	r3, r3, #2
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d109      	bne.n	80055f0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	e0ad      	b.n	800573c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055e0:	4b59      	ldr	r3, [pc, #356]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d101      	bne.n	80055f0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	e0a5      	b.n	800573c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80055f0:	f000 f8b4 	bl	800575c <HAL_RCC_GetSysClockFreq>
 80055f4:	4603      	mov	r3, r0
 80055f6:	4a55      	ldr	r2, [pc, #340]	@ (800574c <HAL_RCC_ClockConfig+0x264>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d90f      	bls.n	800561c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80055fc:	4b52      	ldr	r3, [pc, #328]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d109      	bne.n	800561c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005608:	4b4f      	ldr	r3, [pc, #316]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005610:	4a4d      	ldr	r2, [pc, #308]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 8005612:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005616:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005618:	2380      	movs	r3, #128	@ 0x80
 800561a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800561c:	4b4a      	ldr	r3, [pc, #296]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	f023 0203 	bic.w	r2, r3, #3
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	4947      	ldr	r1, [pc, #284]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 800562a:	4313      	orrs	r3, r2
 800562c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800562e:	f7fc fd7f 	bl	8002130 <HAL_GetTick>
 8005632:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005634:	e00a      	b.n	800564c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005636:	f7fc fd7b 	bl	8002130 <HAL_GetTick>
 800563a:	4602      	mov	r2, r0
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	1ad3      	subs	r3, r2, r3
 8005640:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005644:	4293      	cmp	r3, r2
 8005646:	d901      	bls.n	800564c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005648:	2303      	movs	r3, #3
 800564a:	e077      	b.n	800573c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800564c:	4b3e      	ldr	r3, [pc, #248]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	f003 020c 	and.w	r2, r3, #12
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	009b      	lsls	r3, r3, #2
 800565a:	429a      	cmp	r2, r3
 800565c:	d1eb      	bne.n	8005636 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	2b80      	cmp	r3, #128	@ 0x80
 8005662:	d105      	bne.n	8005670 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005664:	4b38      	ldr	r3, [pc, #224]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 8005666:	689b      	ldr	r3, [r3, #8]
 8005668:	4a37      	ldr	r2, [pc, #220]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 800566a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800566e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f003 0302 	and.w	r3, r3, #2
 8005678:	2b00      	cmp	r3, #0
 800567a:	d010      	beq.n	800569e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	689a      	ldr	r2, [r3, #8]
 8005680:	4b31      	ldr	r3, [pc, #196]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005688:	429a      	cmp	r2, r3
 800568a:	d208      	bcs.n	800569e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800568c:	4b2e      	ldr	r3, [pc, #184]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	492b      	ldr	r1, [pc, #172]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 800569a:	4313      	orrs	r3, r2
 800569c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800569e:	4b29      	ldr	r3, [pc, #164]	@ (8005744 <HAL_RCC_ClockConfig+0x25c>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f003 030f 	and.w	r3, r3, #15
 80056a6:	683a      	ldr	r2, [r7, #0]
 80056a8:	429a      	cmp	r2, r3
 80056aa:	d210      	bcs.n	80056ce <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056ac:	4b25      	ldr	r3, [pc, #148]	@ (8005744 <HAL_RCC_ClockConfig+0x25c>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f023 020f 	bic.w	r2, r3, #15
 80056b4:	4923      	ldr	r1, [pc, #140]	@ (8005744 <HAL_RCC_ClockConfig+0x25c>)
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056bc:	4b21      	ldr	r3, [pc, #132]	@ (8005744 <HAL_RCC_ClockConfig+0x25c>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f003 030f 	and.w	r3, r3, #15
 80056c4:	683a      	ldr	r2, [r7, #0]
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d001      	beq.n	80056ce <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e036      	b.n	800573c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f003 0304 	and.w	r3, r3, #4
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d008      	beq.n	80056ec <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056da:	4b1b      	ldr	r3, [pc, #108]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	4918      	ldr	r1, [pc, #96]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 80056e8:	4313      	orrs	r3, r2
 80056ea:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f003 0308 	and.w	r3, r3, #8
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d009      	beq.n	800570c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80056f8:	4b13      	ldr	r3, [pc, #76]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	691b      	ldr	r3, [r3, #16]
 8005704:	00db      	lsls	r3, r3, #3
 8005706:	4910      	ldr	r1, [pc, #64]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 8005708:	4313      	orrs	r3, r2
 800570a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800570c:	f000 f826 	bl	800575c <HAL_RCC_GetSysClockFreq>
 8005710:	4602      	mov	r2, r0
 8005712:	4b0d      	ldr	r3, [pc, #52]	@ (8005748 <HAL_RCC_ClockConfig+0x260>)
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	091b      	lsrs	r3, r3, #4
 8005718:	f003 030f 	and.w	r3, r3, #15
 800571c:	490c      	ldr	r1, [pc, #48]	@ (8005750 <HAL_RCC_ClockConfig+0x268>)
 800571e:	5ccb      	ldrb	r3, [r1, r3]
 8005720:	f003 031f 	and.w	r3, r3, #31
 8005724:	fa22 f303 	lsr.w	r3, r2, r3
 8005728:	4a0a      	ldr	r2, [pc, #40]	@ (8005754 <HAL_RCC_ClockConfig+0x26c>)
 800572a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800572c:	4b0a      	ldr	r3, [pc, #40]	@ (8005758 <HAL_RCC_ClockConfig+0x270>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4618      	mov	r0, r3
 8005732:	f7fc fcad 	bl	8002090 <HAL_InitTick>
 8005736:	4603      	mov	r3, r0
 8005738:	73fb      	strb	r3, [r7, #15]

  return status;
 800573a:	7bfb      	ldrb	r3, [r7, #15]
}
 800573c:	4618      	mov	r0, r3
 800573e:	3718      	adds	r7, #24
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}
 8005744:	40022000 	.word	0x40022000
 8005748:	40021000 	.word	0x40021000
 800574c:	04c4b400 	.word	0x04c4b400
 8005750:	08008c84 	.word	0x08008c84
 8005754:	2004000c 	.word	0x2004000c
 8005758:	20040014 	.word	0x20040014

0800575c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800575c:	b480      	push	{r7}
 800575e:	b089      	sub	sp, #36	@ 0x24
 8005760:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005762:	2300      	movs	r3, #0
 8005764:	61fb      	str	r3, [r7, #28]
 8005766:	2300      	movs	r3, #0
 8005768:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800576a:	4b3e      	ldr	r3, [pc, #248]	@ (8005864 <HAL_RCC_GetSysClockFreq+0x108>)
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	f003 030c 	and.w	r3, r3, #12
 8005772:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005774:	4b3b      	ldr	r3, [pc, #236]	@ (8005864 <HAL_RCC_GetSysClockFreq+0x108>)
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	f003 0303 	and.w	r3, r3, #3
 800577c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d005      	beq.n	8005790 <HAL_RCC_GetSysClockFreq+0x34>
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	2b0c      	cmp	r3, #12
 8005788:	d121      	bne.n	80057ce <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2b01      	cmp	r3, #1
 800578e:	d11e      	bne.n	80057ce <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005790:	4b34      	ldr	r3, [pc, #208]	@ (8005864 <HAL_RCC_GetSysClockFreq+0x108>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 0308 	and.w	r3, r3, #8
 8005798:	2b00      	cmp	r3, #0
 800579a:	d107      	bne.n	80057ac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800579c:	4b31      	ldr	r3, [pc, #196]	@ (8005864 <HAL_RCC_GetSysClockFreq+0x108>)
 800579e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057a2:	0a1b      	lsrs	r3, r3, #8
 80057a4:	f003 030f 	and.w	r3, r3, #15
 80057a8:	61fb      	str	r3, [r7, #28]
 80057aa:	e005      	b.n	80057b8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80057ac:	4b2d      	ldr	r3, [pc, #180]	@ (8005864 <HAL_RCC_GetSysClockFreq+0x108>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	091b      	lsrs	r3, r3, #4
 80057b2:	f003 030f 	and.w	r3, r3, #15
 80057b6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80057b8:	4a2b      	ldr	r2, [pc, #172]	@ (8005868 <HAL_RCC_GetSysClockFreq+0x10c>)
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057c0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d10d      	bne.n	80057e4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80057c8:	69fb      	ldr	r3, [r7, #28]
 80057ca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80057cc:	e00a      	b.n	80057e4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	2b04      	cmp	r3, #4
 80057d2:	d102      	bne.n	80057da <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80057d4:	4b25      	ldr	r3, [pc, #148]	@ (800586c <HAL_RCC_GetSysClockFreq+0x110>)
 80057d6:	61bb      	str	r3, [r7, #24]
 80057d8:	e004      	b.n	80057e4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	2b08      	cmp	r3, #8
 80057de:	d101      	bne.n	80057e4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80057e0:	4b23      	ldr	r3, [pc, #140]	@ (8005870 <HAL_RCC_GetSysClockFreq+0x114>)
 80057e2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	2b0c      	cmp	r3, #12
 80057e8:	d134      	bne.n	8005854 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80057ea:	4b1e      	ldr	r3, [pc, #120]	@ (8005864 <HAL_RCC_GetSysClockFreq+0x108>)
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	f003 0303 	and.w	r3, r3, #3
 80057f2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	2b02      	cmp	r3, #2
 80057f8:	d003      	beq.n	8005802 <HAL_RCC_GetSysClockFreq+0xa6>
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	2b03      	cmp	r3, #3
 80057fe:	d003      	beq.n	8005808 <HAL_RCC_GetSysClockFreq+0xac>
 8005800:	e005      	b.n	800580e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005802:	4b1a      	ldr	r3, [pc, #104]	@ (800586c <HAL_RCC_GetSysClockFreq+0x110>)
 8005804:	617b      	str	r3, [r7, #20]
      break;
 8005806:	e005      	b.n	8005814 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005808:	4b19      	ldr	r3, [pc, #100]	@ (8005870 <HAL_RCC_GetSysClockFreq+0x114>)
 800580a:	617b      	str	r3, [r7, #20]
      break;
 800580c:	e002      	b.n	8005814 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	617b      	str	r3, [r7, #20]
      break;
 8005812:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005814:	4b13      	ldr	r3, [pc, #76]	@ (8005864 <HAL_RCC_GetSysClockFreq+0x108>)
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	091b      	lsrs	r3, r3, #4
 800581a:	f003 030f 	and.w	r3, r3, #15
 800581e:	3301      	adds	r3, #1
 8005820:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005822:	4b10      	ldr	r3, [pc, #64]	@ (8005864 <HAL_RCC_GetSysClockFreq+0x108>)
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	0a1b      	lsrs	r3, r3, #8
 8005828:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800582c:	697a      	ldr	r2, [r7, #20]
 800582e:	fb03 f202 	mul.w	r2, r3, r2
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	fbb2 f3f3 	udiv	r3, r2, r3
 8005838:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800583a:	4b0a      	ldr	r3, [pc, #40]	@ (8005864 <HAL_RCC_GetSysClockFreq+0x108>)
 800583c:	68db      	ldr	r3, [r3, #12]
 800583e:	0e5b      	lsrs	r3, r3, #25
 8005840:	f003 0303 	and.w	r3, r3, #3
 8005844:	3301      	adds	r3, #1
 8005846:	005b      	lsls	r3, r3, #1
 8005848:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800584a:	697a      	ldr	r2, [r7, #20]
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005852:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005854:	69bb      	ldr	r3, [r7, #24]
}
 8005856:	4618      	mov	r0, r3
 8005858:	3724      	adds	r7, #36	@ 0x24
 800585a:	46bd      	mov	sp, r7
 800585c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005860:	4770      	bx	lr
 8005862:	bf00      	nop
 8005864:	40021000 	.word	0x40021000
 8005868:	08008c9c 	.word	0x08008c9c
 800586c:	00f42400 	.word	0x00f42400
 8005870:	007a1200 	.word	0x007a1200

08005874 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005874:	b480      	push	{r7}
 8005876:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005878:	4b03      	ldr	r3, [pc, #12]	@ (8005888 <HAL_RCC_GetHCLKFreq+0x14>)
 800587a:	681b      	ldr	r3, [r3, #0]
}
 800587c:	4618      	mov	r0, r3
 800587e:	46bd      	mov	sp, r7
 8005880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005884:	4770      	bx	lr
 8005886:	bf00      	nop
 8005888:	2004000c 	.word	0x2004000c

0800588c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005890:	f7ff fff0 	bl	8005874 <HAL_RCC_GetHCLKFreq>
 8005894:	4602      	mov	r2, r0
 8005896:	4b06      	ldr	r3, [pc, #24]	@ (80058b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	0a1b      	lsrs	r3, r3, #8
 800589c:	f003 0307 	and.w	r3, r3, #7
 80058a0:	4904      	ldr	r1, [pc, #16]	@ (80058b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80058a2:	5ccb      	ldrb	r3, [r1, r3]
 80058a4:	f003 031f 	and.w	r3, r3, #31
 80058a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	bd80      	pop	{r7, pc}
 80058b0:	40021000 	.word	0x40021000
 80058b4:	08008c94 	.word	0x08008c94

080058b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80058bc:	f7ff ffda 	bl	8005874 <HAL_RCC_GetHCLKFreq>
 80058c0:	4602      	mov	r2, r0
 80058c2:	4b06      	ldr	r3, [pc, #24]	@ (80058dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80058c4:	689b      	ldr	r3, [r3, #8]
 80058c6:	0adb      	lsrs	r3, r3, #11
 80058c8:	f003 0307 	and.w	r3, r3, #7
 80058cc:	4904      	ldr	r1, [pc, #16]	@ (80058e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80058ce:	5ccb      	ldrb	r3, [r1, r3]
 80058d0:	f003 031f 	and.w	r3, r3, #31
 80058d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058d8:	4618      	mov	r0, r3
 80058da:	bd80      	pop	{r7, pc}
 80058dc:	40021000 	.word	0x40021000
 80058e0:	08008c94 	.word	0x08008c94

080058e4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b086      	sub	sp, #24
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80058ec:	2300      	movs	r3, #0
 80058ee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80058f0:	4b27      	ldr	r3, [pc, #156]	@ (8005990 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80058f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d003      	beq.n	8005904 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80058fc:	f7ff f906 	bl	8004b0c <HAL_PWREx_GetVoltageRange>
 8005900:	6178      	str	r0, [r7, #20]
 8005902:	e014      	b.n	800592e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005904:	4b22      	ldr	r3, [pc, #136]	@ (8005990 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005906:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005908:	4a21      	ldr	r2, [pc, #132]	@ (8005990 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800590a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800590e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005910:	4b1f      	ldr	r3, [pc, #124]	@ (8005990 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005914:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005918:	60fb      	str	r3, [r7, #12]
 800591a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800591c:	f7ff f8f6 	bl	8004b0c <HAL_PWREx_GetVoltageRange>
 8005920:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005922:	4b1b      	ldr	r3, [pc, #108]	@ (8005990 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005924:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005926:	4a1a      	ldr	r2, [pc, #104]	@ (8005990 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005928:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800592c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005934:	d10b      	bne.n	800594e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2b80      	cmp	r3, #128	@ 0x80
 800593a:	d913      	bls.n	8005964 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2ba0      	cmp	r3, #160	@ 0xa0
 8005940:	d902      	bls.n	8005948 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005942:	2302      	movs	r3, #2
 8005944:	613b      	str	r3, [r7, #16]
 8005946:	e00d      	b.n	8005964 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005948:	2301      	movs	r3, #1
 800594a:	613b      	str	r3, [r7, #16]
 800594c:	e00a      	b.n	8005964 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2b7f      	cmp	r3, #127	@ 0x7f
 8005952:	d902      	bls.n	800595a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005954:	2302      	movs	r3, #2
 8005956:	613b      	str	r3, [r7, #16]
 8005958:	e004      	b.n	8005964 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2b70      	cmp	r3, #112	@ 0x70
 800595e:	d101      	bne.n	8005964 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005960:	2301      	movs	r3, #1
 8005962:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005964:	4b0b      	ldr	r3, [pc, #44]	@ (8005994 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f023 020f 	bic.w	r2, r3, #15
 800596c:	4909      	ldr	r1, [pc, #36]	@ (8005994 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	4313      	orrs	r3, r2
 8005972:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005974:	4b07      	ldr	r3, [pc, #28]	@ (8005994 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f003 030f 	and.w	r3, r3, #15
 800597c:	693a      	ldr	r2, [r7, #16]
 800597e:	429a      	cmp	r2, r3
 8005980:	d001      	beq.n	8005986 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	e000      	b.n	8005988 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005986:	2300      	movs	r3, #0
}
 8005988:	4618      	mov	r0, r3
 800598a:	3718      	adds	r7, #24
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}
 8005990:	40021000 	.word	0x40021000
 8005994:	40022000 	.word	0x40022000

08005998 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005998:	b480      	push	{r7}
 800599a:	b087      	sub	sp, #28
 800599c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800599e:	4b2d      	ldr	r3, [pc, #180]	@ (8005a54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80059a0:	68db      	ldr	r3, [r3, #12]
 80059a2:	f003 0303 	and.w	r3, r3, #3
 80059a6:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2b03      	cmp	r3, #3
 80059ac:	d00b      	beq.n	80059c6 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2b03      	cmp	r3, #3
 80059b2:	d825      	bhi.n	8005a00 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d008      	beq.n	80059cc <RCC_GetSysClockFreqFromPLLSource+0x34>
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2b02      	cmp	r3, #2
 80059be:	d11f      	bne.n	8005a00 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80059c0:	4b25      	ldr	r3, [pc, #148]	@ (8005a58 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80059c2:	613b      	str	r3, [r7, #16]
    break;
 80059c4:	e01f      	b.n	8005a06 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80059c6:	4b25      	ldr	r3, [pc, #148]	@ (8005a5c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80059c8:	613b      	str	r3, [r7, #16]
    break;
 80059ca:	e01c      	b.n	8005a06 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80059cc:	4b21      	ldr	r3, [pc, #132]	@ (8005a54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f003 0308 	and.w	r3, r3, #8
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d107      	bne.n	80059e8 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80059d8:	4b1e      	ldr	r3, [pc, #120]	@ (8005a54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80059da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059de:	0a1b      	lsrs	r3, r3, #8
 80059e0:	f003 030f 	and.w	r3, r3, #15
 80059e4:	617b      	str	r3, [r7, #20]
 80059e6:	e005      	b.n	80059f4 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80059e8:	4b1a      	ldr	r3, [pc, #104]	@ (8005a54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	091b      	lsrs	r3, r3, #4
 80059ee:	f003 030f 	and.w	r3, r3, #15
 80059f2:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80059f4:	4a1a      	ldr	r2, [pc, #104]	@ (8005a60 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059fc:	613b      	str	r3, [r7, #16]
    break;
 80059fe:	e002      	b.n	8005a06 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005a00:	2300      	movs	r3, #0
 8005a02:	613b      	str	r3, [r7, #16]
    break;
 8005a04:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005a06:	4b13      	ldr	r3, [pc, #76]	@ (8005a54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005a08:	68db      	ldr	r3, [r3, #12]
 8005a0a:	091b      	lsrs	r3, r3, #4
 8005a0c:	f003 030f 	and.w	r3, r3, #15
 8005a10:	3301      	adds	r3, #1
 8005a12:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005a14:	4b0f      	ldr	r3, [pc, #60]	@ (8005a54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005a16:	68db      	ldr	r3, [r3, #12]
 8005a18:	0a1b      	lsrs	r3, r3, #8
 8005a1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a1e:	693a      	ldr	r2, [r7, #16]
 8005a20:	fb03 f202 	mul.w	r2, r3, r2
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a2a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005a2c:	4b09      	ldr	r3, [pc, #36]	@ (8005a54 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005a2e:	68db      	ldr	r3, [r3, #12]
 8005a30:	0e5b      	lsrs	r3, r3, #25
 8005a32:	f003 0303 	and.w	r3, r3, #3
 8005a36:	3301      	adds	r3, #1
 8005a38:	005b      	lsls	r3, r3, #1
 8005a3a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005a3c:	693a      	ldr	r2, [r7, #16]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a44:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005a46:	683b      	ldr	r3, [r7, #0]
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	371c      	adds	r7, #28
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr
 8005a54:	40021000 	.word	0x40021000
 8005a58:	00f42400 	.word	0x00f42400
 8005a5c:	007a1200 	.word	0x007a1200
 8005a60:	08008c9c 	.word	0x08008c9c

08005a64 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b086      	sub	sp, #24
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005a70:	2300      	movs	r3, #0
 8005a72:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d040      	beq.n	8005b02 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a84:	2b80      	cmp	r3, #128	@ 0x80
 8005a86:	d02a      	beq.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005a88:	2b80      	cmp	r3, #128	@ 0x80
 8005a8a:	d825      	bhi.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005a8c:	2b60      	cmp	r3, #96	@ 0x60
 8005a8e:	d026      	beq.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005a90:	2b60      	cmp	r3, #96	@ 0x60
 8005a92:	d821      	bhi.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005a94:	2b40      	cmp	r3, #64	@ 0x40
 8005a96:	d006      	beq.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005a98:	2b40      	cmp	r3, #64	@ 0x40
 8005a9a:	d81d      	bhi.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d009      	beq.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005aa0:	2b20      	cmp	r3, #32
 8005aa2:	d010      	beq.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005aa4:	e018      	b.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005aa6:	4b89      	ldr	r3, [pc, #548]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005aa8:	68db      	ldr	r3, [r3, #12]
 8005aaa:	4a88      	ldr	r2, [pc, #544]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005aac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ab0:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005ab2:	e015      	b.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	3304      	adds	r3, #4
 8005ab8:	2100      	movs	r1, #0
 8005aba:	4618      	mov	r0, r3
 8005abc:	f000 fb02 	bl	80060c4 <RCCEx_PLLSAI1_Config>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005ac4:	e00c      	b.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	3320      	adds	r3, #32
 8005aca:	2100      	movs	r1, #0
 8005acc:	4618      	mov	r0, r3
 8005ace:	f000 fbed 	bl	80062ac <RCCEx_PLLSAI2_Config>
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005ad6:	e003      	b.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ad8:	2301      	movs	r3, #1
 8005ada:	74fb      	strb	r3, [r7, #19]
      break;
 8005adc:	e000      	b.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005ade:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ae0:	7cfb      	ldrb	r3, [r7, #19]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d10b      	bne.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ae6:	4b79      	ldr	r3, [pc, #484]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ae8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005aec:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005af4:	4975      	ldr	r1, [pc, #468]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005af6:	4313      	orrs	r3, r2
 8005af8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005afc:	e001      	b.n	8005b02 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005afe:	7cfb      	ldrb	r3, [r7, #19]
 8005b00:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d047      	beq.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b16:	d030      	beq.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005b18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b1c:	d82a      	bhi.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005b1e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b22:	d02a      	beq.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005b24:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b28:	d824      	bhi.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005b2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b2e:	d008      	beq.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005b30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b34:	d81e      	bhi.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d00a      	beq.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005b3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b3e:	d010      	beq.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005b40:	e018      	b.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005b42:	4b62      	ldr	r3, [pc, #392]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b44:	68db      	ldr	r3, [r3, #12]
 8005b46:	4a61      	ldr	r2, [pc, #388]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b4c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005b4e:	e015      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	3304      	adds	r3, #4
 8005b54:	2100      	movs	r1, #0
 8005b56:	4618      	mov	r0, r3
 8005b58:	f000 fab4 	bl	80060c4 <RCCEx_PLLSAI1_Config>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005b60:	e00c      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	3320      	adds	r3, #32
 8005b66:	2100      	movs	r1, #0
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f000 fb9f 	bl	80062ac <RCCEx_PLLSAI2_Config>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005b72:	e003      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005b74:	2301      	movs	r3, #1
 8005b76:	74fb      	strb	r3, [r7, #19]
      break;
 8005b78:	e000      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005b7a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005b7c:	7cfb      	ldrb	r3, [r7, #19]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d10b      	bne.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005b82:	4b52      	ldr	r3, [pc, #328]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b84:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005b88:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b90:	494e      	ldr	r1, [pc, #312]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b92:	4313      	orrs	r3, r2
 8005b94:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005b98:	e001      	b.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b9a:	7cfb      	ldrb	r3, [r7, #19]
 8005b9c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	f000 809f 	beq.w	8005cea <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005bac:	2300      	movs	r3, #0
 8005bae:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005bb0:	4b46      	ldr	r3, [pc, #280]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005bb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d101      	bne.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	e000      	b.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d00d      	beq.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005bc6:	4b41      	ldr	r3, [pc, #260]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bca:	4a40      	ldr	r2, [pc, #256]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005bcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005bd0:	6593      	str	r3, [r2, #88]	@ 0x58
 8005bd2:	4b3e      	ldr	r3, [pc, #248]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005bd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bda:	60bb      	str	r3, [r7, #8]
 8005bdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005bde:	2301      	movs	r3, #1
 8005be0:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005be2:	4b3b      	ldr	r3, [pc, #236]	@ (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a3a      	ldr	r2, [pc, #232]	@ (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005be8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005bee:	f7fc fa9f 	bl	8002130 <HAL_GetTick>
 8005bf2:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005bf4:	e009      	b.n	8005c0a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bf6:	f7fc fa9b 	bl	8002130 <HAL_GetTick>
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	1ad3      	subs	r3, r2, r3
 8005c00:	2b02      	cmp	r3, #2
 8005c02:	d902      	bls.n	8005c0a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005c04:	2303      	movs	r3, #3
 8005c06:	74fb      	strb	r3, [r7, #19]
        break;
 8005c08:	e005      	b.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005c0a:	4b31      	ldr	r3, [pc, #196]	@ (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d0ef      	beq.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005c16:	7cfb      	ldrb	r3, [r7, #19]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d15b      	bne.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005c1c:	4b2b      	ldr	r3, [pc, #172]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c26:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d01f      	beq.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c34:	697a      	ldr	r2, [r7, #20]
 8005c36:	429a      	cmp	r2, r3
 8005c38:	d019      	beq.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005c3a:	4b24      	ldr	r3, [pc, #144]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c44:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005c46:	4b21      	ldr	r3, [pc, #132]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c4c:	4a1f      	ldr	r2, [pc, #124]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005c56:	4b1d      	ldr	r3, [pc, #116]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c5c:	4a1b      	ldr	r2, [pc, #108]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c62:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005c66:	4a19      	ldr	r2, [pc, #100]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	f003 0301 	and.w	r3, r3, #1
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d016      	beq.n	8005ca6 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c78:	f7fc fa5a 	bl	8002130 <HAL_GetTick>
 8005c7c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c7e:	e00b      	b.n	8005c98 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c80:	f7fc fa56 	bl	8002130 <HAL_GetTick>
 8005c84:	4602      	mov	r2, r0
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	1ad3      	subs	r3, r2, r3
 8005c8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d902      	bls.n	8005c98 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005c92:	2303      	movs	r3, #3
 8005c94:	74fb      	strb	r3, [r7, #19]
            break;
 8005c96:	e006      	b.n	8005ca6 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c98:	4b0c      	ldr	r3, [pc, #48]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c9e:	f003 0302 	and.w	r3, r3, #2
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d0ec      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005ca6:	7cfb      	ldrb	r3, [r7, #19]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d10c      	bne.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005cac:	4b07      	ldr	r3, [pc, #28]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005cae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cb2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cbc:	4903      	ldr	r1, [pc, #12]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005cc4:	e008      	b.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005cc6:	7cfb      	ldrb	r3, [r7, #19]
 8005cc8:	74bb      	strb	r3, [r7, #18]
 8005cca:	e005      	b.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005ccc:	40021000 	.word	0x40021000
 8005cd0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cd4:	7cfb      	ldrb	r3, [r7, #19]
 8005cd6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005cd8:	7c7b      	ldrb	r3, [r7, #17]
 8005cda:	2b01      	cmp	r3, #1
 8005cdc:	d105      	bne.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005cde:	4ba0      	ldr	r3, [pc, #640]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ce2:	4a9f      	ldr	r2, [pc, #636]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ce4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ce8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 0301 	and.w	r3, r3, #1
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d00a      	beq.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005cf6:	4b9a      	ldr	r3, [pc, #616]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cfc:	f023 0203 	bic.w	r2, r3, #3
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d04:	4996      	ldr	r1, [pc, #600]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d06:	4313      	orrs	r3, r2
 8005d08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 0302 	and.w	r3, r3, #2
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d00a      	beq.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005d18:	4b91      	ldr	r3, [pc, #580]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d1e:	f023 020c 	bic.w	r2, r3, #12
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d26:	498e      	ldr	r1, [pc, #568]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f003 0304 	and.w	r3, r3, #4
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d00a      	beq.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005d3a:	4b89      	ldr	r3, [pc, #548]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d40:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d48:	4985      	ldr	r1, [pc, #532]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f003 0308 	and.w	r3, r3, #8
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d00a      	beq.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005d5c:	4b80      	ldr	r3, [pc, #512]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d62:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d6a:	497d      	ldr	r1, [pc, #500]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f003 0310 	and.w	r3, r3, #16
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d00a      	beq.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005d7e:	4b78      	ldr	r3, [pc, #480]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d84:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d8c:	4974      	ldr	r1, [pc, #464]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f003 0320 	and.w	r3, r3, #32
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d00a      	beq.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005da0:	4b6f      	ldr	r3, [pc, #444]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005da2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005da6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dae:	496c      	ldr	r1, [pc, #432]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005db0:	4313      	orrs	r3, r2
 8005db2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d00a      	beq.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005dc2:	4b67      	ldr	r3, [pc, #412]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005dc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dc8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005dd0:	4963      	ldr	r1, [pc, #396]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d00a      	beq.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005de4:	4b5e      	ldr	r3, [pc, #376]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005df2:	495b      	ldr	r1, [pc, #364]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005df4:	4313      	orrs	r3, r2
 8005df6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d00a      	beq.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005e06:	4b56      	ldr	r3, [pc, #344]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e0c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e14:	4952      	ldr	r1, [pc, #328]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e16:	4313      	orrs	r3, r2
 8005e18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d00a      	beq.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005e28:	4b4d      	ldr	r3, [pc, #308]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e2e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e36:	494a      	ldr	r1, [pc, #296]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d00a      	beq.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005e4a:	4b45      	ldr	r3, [pc, #276]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e50:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e58:	4941      	ldr	r1, [pc, #260]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d00a      	beq.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005e6c:	4b3c      	ldr	r3, [pc, #240]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e72:	f023 0203 	bic.w	r2, r3, #3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e7a:	4939      	ldr	r1, [pc, #228]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d028      	beq.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005e8e:	4b34      	ldr	r3, [pc, #208]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e94:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e9c:	4930      	ldr	r1, [pc, #192]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ea8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005eac:	d106      	bne.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005eae:	4b2c      	ldr	r3, [pc, #176]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005eb0:	68db      	ldr	r3, [r3, #12]
 8005eb2:	4a2b      	ldr	r2, [pc, #172]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005eb4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005eb8:	60d3      	str	r3, [r2, #12]
 8005eba:	e011      	b.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ec0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005ec4:	d10c      	bne.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	3304      	adds	r3, #4
 8005eca:	2101      	movs	r1, #1
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f000 f8f9 	bl	80060c4 <RCCEx_PLLSAI1_Config>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005ed6:	7cfb      	ldrb	r3, [r7, #19]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d001      	beq.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005edc:	7cfb      	ldrb	r3, [r7, #19]
 8005ede:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d04d      	beq.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005ef0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ef4:	d108      	bne.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005ef6:	4b1a      	ldr	r3, [pc, #104]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ef8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005efc:	4a18      	ldr	r2, [pc, #96]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005efe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005f02:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005f06:	e012      	b.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005f08:	4b15      	ldr	r3, [pc, #84]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f0e:	4a14      	ldr	r2, [pc, #80]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f10:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f14:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005f18:	4b11      	ldr	r3, [pc, #68]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f1e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005f26:	490e      	ldr	r1, [pc, #56]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005f32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f36:	d106      	bne.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f38:	4b09      	ldr	r3, [pc, #36]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f3a:	68db      	ldr	r3, [r3, #12]
 8005f3c:	4a08      	ldr	r2, [pc, #32]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f42:	60d3      	str	r3, [r2, #12]
 8005f44:	e020      	b.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005f4a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f4e:	d109      	bne.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005f50:	4b03      	ldr	r3, [pc, #12]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f52:	68db      	ldr	r3, [r3, #12]
 8005f54:	4a02      	ldr	r2, [pc, #8]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f5a:	60d3      	str	r3, [r2, #12]
 8005f5c:	e014      	b.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005f5e:	bf00      	nop
 8005f60:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005f68:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005f6c:	d10c      	bne.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	3304      	adds	r3, #4
 8005f72:	2101      	movs	r1, #1
 8005f74:	4618      	mov	r0, r3
 8005f76:	f000 f8a5 	bl	80060c4 <RCCEx_PLLSAI1_Config>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005f7e:	7cfb      	ldrb	r3, [r7, #19]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d001      	beq.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005f84:	7cfb      	ldrb	r3, [r7, #19]
 8005f86:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d028      	beq.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005f94:	4b4a      	ldr	r3, [pc, #296]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f9a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005fa2:	4947      	ldr	r1, [pc, #284]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005fae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005fb2:	d106      	bne.n	8005fc2 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005fb4:	4b42      	ldr	r3, [pc, #264]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005fb6:	68db      	ldr	r3, [r3, #12]
 8005fb8:	4a41      	ldr	r2, [pc, #260]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005fba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005fbe:	60d3      	str	r3, [r2, #12]
 8005fc0:	e011      	b.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005fc6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005fca:	d10c      	bne.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	3304      	adds	r3, #4
 8005fd0:	2101      	movs	r1, #1
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f000 f876 	bl	80060c4 <RCCEx_PLLSAI1_Config>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005fdc:	7cfb      	ldrb	r3, [r7, #19]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d001      	beq.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005fe2:	7cfb      	ldrb	r3, [r7, #19]
 8005fe4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d01e      	beq.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005ff2:	4b33      	ldr	r3, [pc, #204]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ff8:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006002:	492f      	ldr	r1, [pc, #188]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006004:	4313      	orrs	r3, r2
 8006006:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006010:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006014:	d10c      	bne.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	3304      	adds	r3, #4
 800601a:	2102      	movs	r1, #2
 800601c:	4618      	mov	r0, r3
 800601e:	f000 f851 	bl	80060c4 <RCCEx_PLLSAI1_Config>
 8006022:	4603      	mov	r3, r0
 8006024:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006026:	7cfb      	ldrb	r3, [r7, #19]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d001      	beq.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800602c:	7cfb      	ldrb	r3, [r7, #19]
 800602e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006038:	2b00      	cmp	r3, #0
 800603a:	d00b      	beq.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800603c:	4b20      	ldr	r3, [pc, #128]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800603e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006042:	f023 0204 	bic.w	r2, r3, #4
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800604c:	491c      	ldr	r1, [pc, #112]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800604e:	4313      	orrs	r3, r2
 8006050:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800605c:	2b00      	cmp	r3, #0
 800605e:	d00b      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006060:	4b17      	ldr	r3, [pc, #92]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006062:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006066:	f023 0218 	bic.w	r2, r3, #24
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006070:	4913      	ldr	r1, [pc, #76]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006072:	4313      	orrs	r3, r2
 8006074:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006080:	2b00      	cmp	r3, #0
 8006082:	d017      	beq.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006084:	4b0e      	ldr	r3, [pc, #56]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006086:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800608a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006094:	490a      	ldr	r1, [pc, #40]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006096:	4313      	orrs	r3, r2
 8006098:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80060a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80060a6:	d105      	bne.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80060a8:	4b05      	ldr	r3, [pc, #20]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80060aa:	68db      	ldr	r3, [r3, #12]
 80060ac:	4a04      	ldr	r2, [pc, #16]	@ (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80060ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80060b2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80060b4:	7cbb      	ldrb	r3, [r7, #18]
}
 80060b6:	4618      	mov	r0, r3
 80060b8:	3718      	adds	r7, #24
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bd80      	pop	{r7, pc}
 80060be:	bf00      	nop
 80060c0:	40021000 	.word	0x40021000

080060c4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b084      	sub	sp, #16
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
 80060cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80060ce:	2300      	movs	r3, #0
 80060d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80060d2:	4b72      	ldr	r3, [pc, #456]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 80060d4:	68db      	ldr	r3, [r3, #12]
 80060d6:	f003 0303 	and.w	r3, r3, #3
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d00e      	beq.n	80060fc <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80060de:	4b6f      	ldr	r3, [pc, #444]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	f003 0203 	and.w	r2, r3, #3
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	429a      	cmp	r2, r3
 80060ec:	d103      	bne.n	80060f6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
       ||
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d142      	bne.n	800617c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	73fb      	strb	r3, [r7, #15]
 80060fa:	e03f      	b.n	800617c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	2b03      	cmp	r3, #3
 8006102:	d018      	beq.n	8006136 <RCCEx_PLLSAI1_Config+0x72>
 8006104:	2b03      	cmp	r3, #3
 8006106:	d825      	bhi.n	8006154 <RCCEx_PLLSAI1_Config+0x90>
 8006108:	2b01      	cmp	r3, #1
 800610a:	d002      	beq.n	8006112 <RCCEx_PLLSAI1_Config+0x4e>
 800610c:	2b02      	cmp	r3, #2
 800610e:	d009      	beq.n	8006124 <RCCEx_PLLSAI1_Config+0x60>
 8006110:	e020      	b.n	8006154 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006112:	4b62      	ldr	r3, [pc, #392]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f003 0302 	and.w	r3, r3, #2
 800611a:	2b00      	cmp	r3, #0
 800611c:	d11d      	bne.n	800615a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006122:	e01a      	b.n	800615a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006124:	4b5d      	ldr	r3, [pc, #372]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800612c:	2b00      	cmp	r3, #0
 800612e:	d116      	bne.n	800615e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006130:	2301      	movs	r3, #1
 8006132:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006134:	e013      	b.n	800615e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006136:	4b59      	ldr	r3, [pc, #356]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800613e:	2b00      	cmp	r3, #0
 8006140:	d10f      	bne.n	8006162 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006142:	4b56      	ldr	r3, [pc, #344]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800614a:	2b00      	cmp	r3, #0
 800614c:	d109      	bne.n	8006162 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800614e:	2301      	movs	r3, #1
 8006150:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006152:	e006      	b.n	8006162 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006154:	2301      	movs	r3, #1
 8006156:	73fb      	strb	r3, [r7, #15]
      break;
 8006158:	e004      	b.n	8006164 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800615a:	bf00      	nop
 800615c:	e002      	b.n	8006164 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800615e:	bf00      	nop
 8006160:	e000      	b.n	8006164 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006162:	bf00      	nop
    }

    if(status == HAL_OK)
 8006164:	7bfb      	ldrb	r3, [r7, #15]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d108      	bne.n	800617c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800616a:	4b4c      	ldr	r3, [pc, #304]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 800616c:	68db      	ldr	r3, [r3, #12]
 800616e:	f023 0203 	bic.w	r2, r3, #3
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4949      	ldr	r1, [pc, #292]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006178:	4313      	orrs	r3, r2
 800617a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800617c:	7bfb      	ldrb	r3, [r7, #15]
 800617e:	2b00      	cmp	r3, #0
 8006180:	f040 8086 	bne.w	8006290 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006184:	4b45      	ldr	r3, [pc, #276]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a44      	ldr	r2, [pc, #272]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 800618a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800618e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006190:	f7fb ffce 	bl	8002130 <HAL_GetTick>
 8006194:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006196:	e009      	b.n	80061ac <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006198:	f7fb ffca 	bl	8002130 <HAL_GetTick>
 800619c:	4602      	mov	r2, r0
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	1ad3      	subs	r3, r2, r3
 80061a2:	2b02      	cmp	r3, #2
 80061a4:	d902      	bls.n	80061ac <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80061a6:	2303      	movs	r3, #3
 80061a8:	73fb      	strb	r3, [r7, #15]
        break;
 80061aa:	e005      	b.n	80061b8 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80061ac:	4b3b      	ldr	r3, [pc, #236]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d1ef      	bne.n	8006198 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80061b8:	7bfb      	ldrb	r3, [r7, #15]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d168      	bne.n	8006290 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d113      	bne.n	80061ec <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80061c4:	4b35      	ldr	r3, [pc, #212]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 80061c6:	691a      	ldr	r2, [r3, #16]
 80061c8:	4b35      	ldr	r3, [pc, #212]	@ (80062a0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80061ca:	4013      	ands	r3, r2
 80061cc:	687a      	ldr	r2, [r7, #4]
 80061ce:	6892      	ldr	r2, [r2, #8]
 80061d0:	0211      	lsls	r1, r2, #8
 80061d2:	687a      	ldr	r2, [r7, #4]
 80061d4:	68d2      	ldr	r2, [r2, #12]
 80061d6:	06d2      	lsls	r2, r2, #27
 80061d8:	4311      	orrs	r1, r2
 80061da:	687a      	ldr	r2, [r7, #4]
 80061dc:	6852      	ldr	r2, [r2, #4]
 80061de:	3a01      	subs	r2, #1
 80061e0:	0112      	lsls	r2, r2, #4
 80061e2:	430a      	orrs	r2, r1
 80061e4:	492d      	ldr	r1, [pc, #180]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 80061e6:	4313      	orrs	r3, r2
 80061e8:	610b      	str	r3, [r1, #16]
 80061ea:	e02d      	b.n	8006248 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	2b01      	cmp	r3, #1
 80061f0:	d115      	bne.n	800621e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80061f2:	4b2a      	ldr	r3, [pc, #168]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 80061f4:	691a      	ldr	r2, [r3, #16]
 80061f6:	4b2b      	ldr	r3, [pc, #172]	@ (80062a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80061f8:	4013      	ands	r3, r2
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	6892      	ldr	r2, [r2, #8]
 80061fe:	0211      	lsls	r1, r2, #8
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	6912      	ldr	r2, [r2, #16]
 8006204:	0852      	lsrs	r2, r2, #1
 8006206:	3a01      	subs	r2, #1
 8006208:	0552      	lsls	r2, r2, #21
 800620a:	4311      	orrs	r1, r2
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	6852      	ldr	r2, [r2, #4]
 8006210:	3a01      	subs	r2, #1
 8006212:	0112      	lsls	r2, r2, #4
 8006214:	430a      	orrs	r2, r1
 8006216:	4921      	ldr	r1, [pc, #132]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006218:	4313      	orrs	r3, r2
 800621a:	610b      	str	r3, [r1, #16]
 800621c:	e014      	b.n	8006248 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800621e:	4b1f      	ldr	r3, [pc, #124]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006220:	691a      	ldr	r2, [r3, #16]
 8006222:	4b21      	ldr	r3, [pc, #132]	@ (80062a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006224:	4013      	ands	r3, r2
 8006226:	687a      	ldr	r2, [r7, #4]
 8006228:	6892      	ldr	r2, [r2, #8]
 800622a:	0211      	lsls	r1, r2, #8
 800622c:	687a      	ldr	r2, [r7, #4]
 800622e:	6952      	ldr	r2, [r2, #20]
 8006230:	0852      	lsrs	r2, r2, #1
 8006232:	3a01      	subs	r2, #1
 8006234:	0652      	lsls	r2, r2, #25
 8006236:	4311      	orrs	r1, r2
 8006238:	687a      	ldr	r2, [r7, #4]
 800623a:	6852      	ldr	r2, [r2, #4]
 800623c:	3a01      	subs	r2, #1
 800623e:	0112      	lsls	r2, r2, #4
 8006240:	430a      	orrs	r2, r1
 8006242:	4916      	ldr	r1, [pc, #88]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006244:	4313      	orrs	r3, r2
 8006246:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006248:	4b14      	ldr	r3, [pc, #80]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a13      	ldr	r2, [pc, #76]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 800624e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006252:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006254:	f7fb ff6c 	bl	8002130 <HAL_GetTick>
 8006258:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800625a:	e009      	b.n	8006270 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800625c:	f7fb ff68 	bl	8002130 <HAL_GetTick>
 8006260:	4602      	mov	r2, r0
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	1ad3      	subs	r3, r2, r3
 8006266:	2b02      	cmp	r3, #2
 8006268:	d902      	bls.n	8006270 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800626a:	2303      	movs	r3, #3
 800626c:	73fb      	strb	r3, [r7, #15]
          break;
 800626e:	e005      	b.n	800627c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006270:	4b0a      	ldr	r3, [pc, #40]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006278:	2b00      	cmp	r3, #0
 800627a:	d0ef      	beq.n	800625c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800627c:	7bfb      	ldrb	r3, [r7, #15]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d106      	bne.n	8006290 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006282:	4b06      	ldr	r3, [pc, #24]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006284:	691a      	ldr	r2, [r3, #16]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	699b      	ldr	r3, [r3, #24]
 800628a:	4904      	ldr	r1, [pc, #16]	@ (800629c <RCCEx_PLLSAI1_Config+0x1d8>)
 800628c:	4313      	orrs	r3, r2
 800628e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006290:	7bfb      	ldrb	r3, [r7, #15]
}
 8006292:	4618      	mov	r0, r3
 8006294:	3710      	adds	r7, #16
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}
 800629a:	bf00      	nop
 800629c:	40021000 	.word	0x40021000
 80062a0:	07ff800f 	.word	0x07ff800f
 80062a4:	ff9f800f 	.word	0xff9f800f
 80062a8:	f9ff800f 	.word	0xf9ff800f

080062ac <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80062b6:	2300      	movs	r3, #0
 80062b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80062ba:	4b72      	ldr	r3, [pc, #456]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 80062bc:	68db      	ldr	r3, [r3, #12]
 80062be:	f003 0303 	and.w	r3, r3, #3
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d00e      	beq.n	80062e4 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80062c6:	4b6f      	ldr	r3, [pc, #444]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 80062c8:	68db      	ldr	r3, [r3, #12]
 80062ca:	f003 0203 	and.w	r2, r3, #3
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	429a      	cmp	r2, r3
 80062d4:	d103      	bne.n	80062de <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
       ||
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d142      	bne.n	8006364 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	73fb      	strb	r3, [r7, #15]
 80062e2:	e03f      	b.n	8006364 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	2b03      	cmp	r3, #3
 80062ea:	d018      	beq.n	800631e <RCCEx_PLLSAI2_Config+0x72>
 80062ec:	2b03      	cmp	r3, #3
 80062ee:	d825      	bhi.n	800633c <RCCEx_PLLSAI2_Config+0x90>
 80062f0:	2b01      	cmp	r3, #1
 80062f2:	d002      	beq.n	80062fa <RCCEx_PLLSAI2_Config+0x4e>
 80062f4:	2b02      	cmp	r3, #2
 80062f6:	d009      	beq.n	800630c <RCCEx_PLLSAI2_Config+0x60>
 80062f8:	e020      	b.n	800633c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80062fa:	4b62      	ldr	r3, [pc, #392]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f003 0302 	and.w	r3, r3, #2
 8006302:	2b00      	cmp	r3, #0
 8006304:	d11d      	bne.n	8006342 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800630a:	e01a      	b.n	8006342 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800630c:	4b5d      	ldr	r3, [pc, #372]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006314:	2b00      	cmp	r3, #0
 8006316:	d116      	bne.n	8006346 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8006318:	2301      	movs	r3, #1
 800631a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800631c:	e013      	b.n	8006346 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800631e:	4b59      	ldr	r3, [pc, #356]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006326:	2b00      	cmp	r3, #0
 8006328:	d10f      	bne.n	800634a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800632a:	4b56      	ldr	r3, [pc, #344]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006332:	2b00      	cmp	r3, #0
 8006334:	d109      	bne.n	800634a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8006336:	2301      	movs	r3, #1
 8006338:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800633a:	e006      	b.n	800634a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	73fb      	strb	r3, [r7, #15]
      break;
 8006340:	e004      	b.n	800634c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006342:	bf00      	nop
 8006344:	e002      	b.n	800634c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006346:	bf00      	nop
 8006348:	e000      	b.n	800634c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800634a:	bf00      	nop
    }

    if(status == HAL_OK)
 800634c:	7bfb      	ldrb	r3, [r7, #15]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d108      	bne.n	8006364 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006352:	4b4c      	ldr	r3, [pc, #304]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006354:	68db      	ldr	r3, [r3, #12]
 8006356:	f023 0203 	bic.w	r2, r3, #3
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4949      	ldr	r1, [pc, #292]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006360:	4313      	orrs	r3, r2
 8006362:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006364:	7bfb      	ldrb	r3, [r7, #15]
 8006366:	2b00      	cmp	r3, #0
 8006368:	f040 8086 	bne.w	8006478 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800636c:	4b45      	ldr	r3, [pc, #276]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a44      	ldr	r2, [pc, #272]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006372:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006376:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006378:	f7fb feda 	bl	8002130 <HAL_GetTick>
 800637c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800637e:	e009      	b.n	8006394 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006380:	f7fb fed6 	bl	8002130 <HAL_GetTick>
 8006384:	4602      	mov	r2, r0
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	1ad3      	subs	r3, r2, r3
 800638a:	2b02      	cmp	r3, #2
 800638c:	d902      	bls.n	8006394 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800638e:	2303      	movs	r3, #3
 8006390:	73fb      	strb	r3, [r7, #15]
        break;
 8006392:	e005      	b.n	80063a0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006394:	4b3b      	ldr	r3, [pc, #236]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800639c:	2b00      	cmp	r3, #0
 800639e:	d1ef      	bne.n	8006380 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80063a0:	7bfb      	ldrb	r3, [r7, #15]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d168      	bne.n	8006478 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d113      	bne.n	80063d4 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80063ac:	4b35      	ldr	r3, [pc, #212]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 80063ae:	695a      	ldr	r2, [r3, #20]
 80063b0:	4b35      	ldr	r3, [pc, #212]	@ (8006488 <RCCEx_PLLSAI2_Config+0x1dc>)
 80063b2:	4013      	ands	r3, r2
 80063b4:	687a      	ldr	r2, [r7, #4]
 80063b6:	6892      	ldr	r2, [r2, #8]
 80063b8:	0211      	lsls	r1, r2, #8
 80063ba:	687a      	ldr	r2, [r7, #4]
 80063bc:	68d2      	ldr	r2, [r2, #12]
 80063be:	06d2      	lsls	r2, r2, #27
 80063c0:	4311      	orrs	r1, r2
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	6852      	ldr	r2, [r2, #4]
 80063c6:	3a01      	subs	r2, #1
 80063c8:	0112      	lsls	r2, r2, #4
 80063ca:	430a      	orrs	r2, r1
 80063cc:	492d      	ldr	r1, [pc, #180]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 80063ce:	4313      	orrs	r3, r2
 80063d0:	614b      	str	r3, [r1, #20]
 80063d2:	e02d      	b.n	8006430 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	2b01      	cmp	r3, #1
 80063d8:	d115      	bne.n	8006406 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80063da:	4b2a      	ldr	r3, [pc, #168]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 80063dc:	695a      	ldr	r2, [r3, #20]
 80063de:	4b2b      	ldr	r3, [pc, #172]	@ (800648c <RCCEx_PLLSAI2_Config+0x1e0>)
 80063e0:	4013      	ands	r3, r2
 80063e2:	687a      	ldr	r2, [r7, #4]
 80063e4:	6892      	ldr	r2, [r2, #8]
 80063e6:	0211      	lsls	r1, r2, #8
 80063e8:	687a      	ldr	r2, [r7, #4]
 80063ea:	6912      	ldr	r2, [r2, #16]
 80063ec:	0852      	lsrs	r2, r2, #1
 80063ee:	3a01      	subs	r2, #1
 80063f0:	0552      	lsls	r2, r2, #21
 80063f2:	4311      	orrs	r1, r2
 80063f4:	687a      	ldr	r2, [r7, #4]
 80063f6:	6852      	ldr	r2, [r2, #4]
 80063f8:	3a01      	subs	r2, #1
 80063fa:	0112      	lsls	r2, r2, #4
 80063fc:	430a      	orrs	r2, r1
 80063fe:	4921      	ldr	r1, [pc, #132]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006400:	4313      	orrs	r3, r2
 8006402:	614b      	str	r3, [r1, #20]
 8006404:	e014      	b.n	8006430 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006406:	4b1f      	ldr	r3, [pc, #124]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006408:	695a      	ldr	r2, [r3, #20]
 800640a:	4b21      	ldr	r3, [pc, #132]	@ (8006490 <RCCEx_PLLSAI2_Config+0x1e4>)
 800640c:	4013      	ands	r3, r2
 800640e:	687a      	ldr	r2, [r7, #4]
 8006410:	6892      	ldr	r2, [r2, #8]
 8006412:	0211      	lsls	r1, r2, #8
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	6952      	ldr	r2, [r2, #20]
 8006418:	0852      	lsrs	r2, r2, #1
 800641a:	3a01      	subs	r2, #1
 800641c:	0652      	lsls	r2, r2, #25
 800641e:	4311      	orrs	r1, r2
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	6852      	ldr	r2, [r2, #4]
 8006424:	3a01      	subs	r2, #1
 8006426:	0112      	lsls	r2, r2, #4
 8006428:	430a      	orrs	r2, r1
 800642a:	4916      	ldr	r1, [pc, #88]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 800642c:	4313      	orrs	r3, r2
 800642e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006430:	4b14      	ldr	r3, [pc, #80]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a13      	ldr	r2, [pc, #76]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006436:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800643a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800643c:	f7fb fe78 	bl	8002130 <HAL_GetTick>
 8006440:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006442:	e009      	b.n	8006458 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006444:	f7fb fe74 	bl	8002130 <HAL_GetTick>
 8006448:	4602      	mov	r2, r0
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	2b02      	cmp	r3, #2
 8006450:	d902      	bls.n	8006458 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006452:	2303      	movs	r3, #3
 8006454:	73fb      	strb	r3, [r7, #15]
          break;
 8006456:	e005      	b.n	8006464 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006458:	4b0a      	ldr	r3, [pc, #40]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006460:	2b00      	cmp	r3, #0
 8006462:	d0ef      	beq.n	8006444 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006464:	7bfb      	ldrb	r3, [r7, #15]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d106      	bne.n	8006478 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800646a:	4b06      	ldr	r3, [pc, #24]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 800646c:	695a      	ldr	r2, [r3, #20]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	699b      	ldr	r3, [r3, #24]
 8006472:	4904      	ldr	r1, [pc, #16]	@ (8006484 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006474:	4313      	orrs	r3, r2
 8006476:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006478:	7bfb      	ldrb	r3, [r7, #15]
}
 800647a:	4618      	mov	r0, r3
 800647c:	3710      	adds	r7, #16
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	40021000 	.word	0x40021000
 8006488:	07ff800f 	.word	0x07ff800f
 800648c:	ff9f800f 	.word	0xff9f800f
 8006490:	f9ff800f 	.word	0xf9ff800f

08006494 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b084      	sub	sp, #16
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d101      	bne.n	80064a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	e095      	b.n	80065d2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d108      	bne.n	80064c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80064b6:	d009      	beq.n	80064cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2200      	movs	r2, #0
 80064bc:	61da      	str	r2, [r3, #28]
 80064be:	e005      	b.n	80064cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2200      	movs	r2, #0
 80064c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2200      	movs	r2, #0
 80064d0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d106      	bne.n	80064ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f7fb fa98 	bl	8001a1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2202      	movs	r2, #2
 80064f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681a      	ldr	r2, [r3, #0]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006502:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	68db      	ldr	r3, [r3, #12]
 8006508:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800650c:	d902      	bls.n	8006514 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800650e:	2300      	movs	r3, #0
 8006510:	60fb      	str	r3, [r7, #12]
 8006512:	e002      	b.n	800651a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006514:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006518:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	68db      	ldr	r3, [r3, #12]
 800651e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006522:	d007      	beq.n	8006534 <HAL_SPI_Init+0xa0>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	68db      	ldr	r3, [r3, #12]
 8006528:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800652c:	d002      	beq.n	8006534 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2200      	movs	r2, #0
 8006532:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	689b      	ldr	r3, [r3, #8]
 8006540:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006544:	431a      	orrs	r2, r3
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	691b      	ldr	r3, [r3, #16]
 800654a:	f003 0302 	and.w	r3, r3, #2
 800654e:	431a      	orrs	r2, r3
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	695b      	ldr	r3, [r3, #20]
 8006554:	f003 0301 	and.w	r3, r3, #1
 8006558:	431a      	orrs	r2, r3
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	699b      	ldr	r3, [r3, #24]
 800655e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006562:	431a      	orrs	r2, r3
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	69db      	ldr	r3, [r3, #28]
 8006568:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800656c:	431a      	orrs	r2, r3
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a1b      	ldr	r3, [r3, #32]
 8006572:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006576:	ea42 0103 	orr.w	r1, r2, r3
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800657e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	430a      	orrs	r2, r1
 8006588:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	699b      	ldr	r3, [r3, #24]
 800658e:	0c1b      	lsrs	r3, r3, #16
 8006590:	f003 0204 	and.w	r2, r3, #4
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006598:	f003 0310 	and.w	r3, r3, #16
 800659c:	431a      	orrs	r2, r3
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065a2:	f003 0308 	and.w	r3, r3, #8
 80065a6:	431a      	orrs	r2, r3
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	68db      	ldr	r3, [r3, #12]
 80065ac:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80065b0:	ea42 0103 	orr.w	r1, r2, r3
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	430a      	orrs	r2, r1
 80065c0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2200      	movs	r2, #0
 80065c6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2201      	movs	r2, #1
 80065cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80065d0:	2300      	movs	r3, #0
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3710      	adds	r7, #16
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}

080065da <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065da:	b580      	push	{r7, lr}
 80065dc:	b088      	sub	sp, #32
 80065de:	af00      	add	r7, sp, #0
 80065e0:	60f8      	str	r0, [r7, #12]
 80065e2:	60b9      	str	r1, [r7, #8]
 80065e4:	603b      	str	r3, [r7, #0]
 80065e6:	4613      	mov	r3, r2
 80065e8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80065ea:	f7fb fda1 	bl	8002130 <HAL_GetTick>
 80065ee:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80065f0:	88fb      	ldrh	r3, [r7, #6]
 80065f2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80065fa:	b2db      	uxtb	r3, r3
 80065fc:	2b01      	cmp	r3, #1
 80065fe:	d001      	beq.n	8006604 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006600:	2302      	movs	r3, #2
 8006602:	e15c      	b.n	80068be <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d002      	beq.n	8006610 <HAL_SPI_Transmit+0x36>
 800660a:	88fb      	ldrh	r3, [r7, #6]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d101      	bne.n	8006614 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006610:	2301      	movs	r3, #1
 8006612:	e154      	b.n	80068be <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800661a:	2b01      	cmp	r3, #1
 800661c:	d101      	bne.n	8006622 <HAL_SPI_Transmit+0x48>
 800661e:	2302      	movs	r3, #2
 8006620:	e14d      	b.n	80068be <HAL_SPI_Transmit+0x2e4>
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2201      	movs	r2, #1
 8006626:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2203      	movs	r2, #3
 800662e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2200      	movs	r2, #0
 8006636:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	68ba      	ldr	r2, [r7, #8]
 800663c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	88fa      	ldrh	r2, [r7, #6]
 8006642:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	88fa      	ldrh	r2, [r7, #6]
 8006648:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2200      	movs	r2, #0
 800664e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2200      	movs	r2, #0
 8006654:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2200      	movs	r2, #0
 800665c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2200      	movs	r2, #0
 8006664:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2200      	movs	r2, #0
 800666a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	689b      	ldr	r3, [r3, #8]
 8006670:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006674:	d10f      	bne.n	8006696 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006684:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006694:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066a0:	2b40      	cmp	r3, #64	@ 0x40
 80066a2:	d007      	beq.n	80066b4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80066b2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	68db      	ldr	r3, [r3, #12]
 80066b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80066bc:	d952      	bls.n	8006764 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d002      	beq.n	80066cc <HAL_SPI_Transmit+0xf2>
 80066c6:	8b7b      	ldrh	r3, [r7, #26]
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	d145      	bne.n	8006758 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066d0:	881a      	ldrh	r2, [r3, #0]
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066dc:	1c9a      	adds	r2, r3, #2
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	3b01      	subs	r3, #1
 80066ea:	b29a      	uxth	r2, r3
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80066f0:	e032      	b.n	8006758 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	f003 0302 	and.w	r3, r3, #2
 80066fc:	2b02      	cmp	r3, #2
 80066fe:	d112      	bne.n	8006726 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006704:	881a      	ldrh	r2, [r3, #0]
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006710:	1c9a      	adds	r2, r3, #2
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800671a:	b29b      	uxth	r3, r3
 800671c:	3b01      	subs	r3, #1
 800671e:	b29a      	uxth	r2, r3
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006724:	e018      	b.n	8006758 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006726:	f7fb fd03 	bl	8002130 <HAL_GetTick>
 800672a:	4602      	mov	r2, r0
 800672c:	69fb      	ldr	r3, [r7, #28]
 800672e:	1ad3      	subs	r3, r2, r3
 8006730:	683a      	ldr	r2, [r7, #0]
 8006732:	429a      	cmp	r2, r3
 8006734:	d803      	bhi.n	800673e <HAL_SPI_Transmit+0x164>
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800673c:	d102      	bne.n	8006744 <HAL_SPI_Transmit+0x16a>
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d109      	bne.n	8006758 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2201      	movs	r2, #1
 8006748:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2200      	movs	r2, #0
 8006750:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006754:	2303      	movs	r3, #3
 8006756:	e0b2      	b.n	80068be <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800675c:	b29b      	uxth	r3, r3
 800675e:	2b00      	cmp	r3, #0
 8006760:	d1c7      	bne.n	80066f2 <HAL_SPI_Transmit+0x118>
 8006762:	e083      	b.n	800686c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d002      	beq.n	8006772 <HAL_SPI_Transmit+0x198>
 800676c:	8b7b      	ldrh	r3, [r7, #26]
 800676e:	2b01      	cmp	r3, #1
 8006770:	d177      	bne.n	8006862 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006776:	b29b      	uxth	r3, r3
 8006778:	2b01      	cmp	r3, #1
 800677a:	d912      	bls.n	80067a2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006780:	881a      	ldrh	r2, [r3, #0]
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800678c:	1c9a      	adds	r2, r3, #2
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006796:	b29b      	uxth	r3, r3
 8006798:	3b02      	subs	r3, #2
 800679a:	b29a      	uxth	r2, r3
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80067a0:	e05f      	b.n	8006862 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	330c      	adds	r3, #12
 80067ac:	7812      	ldrb	r2, [r2, #0]
 80067ae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067b4:	1c5a      	adds	r2, r3, #1
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067be:	b29b      	uxth	r3, r3
 80067c0:	3b01      	subs	r3, #1
 80067c2:	b29a      	uxth	r2, r3
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80067c8:	e04b      	b.n	8006862 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	f003 0302 	and.w	r3, r3, #2
 80067d4:	2b02      	cmp	r3, #2
 80067d6:	d12b      	bne.n	8006830 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067dc:	b29b      	uxth	r3, r3
 80067de:	2b01      	cmp	r3, #1
 80067e0:	d912      	bls.n	8006808 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067e6:	881a      	ldrh	r2, [r3, #0]
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067f2:	1c9a      	adds	r2, r3, #2
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	3b02      	subs	r3, #2
 8006800:	b29a      	uxth	r2, r3
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006806:	e02c      	b.n	8006862 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	330c      	adds	r3, #12
 8006812:	7812      	ldrb	r2, [r2, #0]
 8006814:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800681a:	1c5a      	adds	r2, r3, #1
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006824:	b29b      	uxth	r3, r3
 8006826:	3b01      	subs	r3, #1
 8006828:	b29a      	uxth	r2, r3
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800682e:	e018      	b.n	8006862 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006830:	f7fb fc7e 	bl	8002130 <HAL_GetTick>
 8006834:	4602      	mov	r2, r0
 8006836:	69fb      	ldr	r3, [r7, #28]
 8006838:	1ad3      	subs	r3, r2, r3
 800683a:	683a      	ldr	r2, [r7, #0]
 800683c:	429a      	cmp	r2, r3
 800683e:	d803      	bhi.n	8006848 <HAL_SPI_Transmit+0x26e>
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006846:	d102      	bne.n	800684e <HAL_SPI_Transmit+0x274>
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d109      	bne.n	8006862 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2201      	movs	r2, #1
 8006852:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	2200      	movs	r2, #0
 800685a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800685e:	2303      	movs	r3, #3
 8006860:	e02d      	b.n	80068be <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006866:	b29b      	uxth	r3, r3
 8006868:	2b00      	cmp	r3, #0
 800686a:	d1ae      	bne.n	80067ca <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800686c:	69fa      	ldr	r2, [r7, #28]
 800686e:	6839      	ldr	r1, [r7, #0]
 8006870:	68f8      	ldr	r0, [r7, #12]
 8006872:	f000 f947 	bl	8006b04 <SPI_EndRxTxTransaction>
 8006876:	4603      	mov	r3, r0
 8006878:	2b00      	cmp	r3, #0
 800687a:	d002      	beq.n	8006882 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2220      	movs	r2, #32
 8006880:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d10a      	bne.n	80068a0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800688a:	2300      	movs	r3, #0
 800688c:	617b      	str	r3, [r7, #20]
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	68db      	ldr	r3, [r3, #12]
 8006894:	617b      	str	r3, [r7, #20]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	617b      	str	r3, [r7, #20]
 800689e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2201      	movs	r2, #1
 80068a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2200      	movs	r2, #0
 80068ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d001      	beq.n	80068bc <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80068b8:	2301      	movs	r3, #1
 80068ba:	e000      	b.n	80068be <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80068bc:	2300      	movs	r3, #0
  }
}
 80068be:	4618      	mov	r0, r3
 80068c0:	3720      	adds	r7, #32
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bd80      	pop	{r7, pc}
	...

080068c8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b088      	sub	sp, #32
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	60f8      	str	r0, [r7, #12]
 80068d0:	60b9      	str	r1, [r7, #8]
 80068d2:	603b      	str	r3, [r7, #0]
 80068d4:	4613      	mov	r3, r2
 80068d6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80068d8:	f7fb fc2a 	bl	8002130 <HAL_GetTick>
 80068dc:	4602      	mov	r2, r0
 80068de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068e0:	1a9b      	subs	r3, r3, r2
 80068e2:	683a      	ldr	r2, [r7, #0]
 80068e4:	4413      	add	r3, r2
 80068e6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80068e8:	f7fb fc22 	bl	8002130 <HAL_GetTick>
 80068ec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80068ee:	4b39      	ldr	r3, [pc, #228]	@ (80069d4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	015b      	lsls	r3, r3, #5
 80068f4:	0d1b      	lsrs	r3, r3, #20
 80068f6:	69fa      	ldr	r2, [r7, #28]
 80068f8:	fb02 f303 	mul.w	r3, r2, r3
 80068fc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80068fe:	e054      	b.n	80069aa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006906:	d050      	beq.n	80069aa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006908:	f7fb fc12 	bl	8002130 <HAL_GetTick>
 800690c:	4602      	mov	r2, r0
 800690e:	69bb      	ldr	r3, [r7, #24]
 8006910:	1ad3      	subs	r3, r2, r3
 8006912:	69fa      	ldr	r2, [r7, #28]
 8006914:	429a      	cmp	r2, r3
 8006916:	d902      	bls.n	800691e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006918:	69fb      	ldr	r3, [r7, #28]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d13d      	bne.n	800699a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	685a      	ldr	r2, [r3, #4]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800692c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006936:	d111      	bne.n	800695c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	689b      	ldr	r3, [r3, #8]
 800693c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006940:	d004      	beq.n	800694c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	689b      	ldr	r3, [r3, #8]
 8006946:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800694a:	d107      	bne.n	800695c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800695a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006960:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006964:	d10f      	bne.n	8006986 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	681a      	ldr	r2, [r3, #0]
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006974:	601a      	str	r2, [r3, #0]
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006984:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2201      	movs	r2, #1
 800698a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2200      	movs	r2, #0
 8006992:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006996:	2303      	movs	r3, #3
 8006998:	e017      	b.n	80069ca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d101      	bne.n	80069a4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80069a0:	2300      	movs	r3, #0
 80069a2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	3b01      	subs	r3, #1
 80069a8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	689a      	ldr	r2, [r3, #8]
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	4013      	ands	r3, r2
 80069b4:	68ba      	ldr	r2, [r7, #8]
 80069b6:	429a      	cmp	r2, r3
 80069b8:	bf0c      	ite	eq
 80069ba:	2301      	moveq	r3, #1
 80069bc:	2300      	movne	r3, #0
 80069be:	b2db      	uxtb	r3, r3
 80069c0:	461a      	mov	r2, r3
 80069c2:	79fb      	ldrb	r3, [r7, #7]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d19b      	bne.n	8006900 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80069c8:	2300      	movs	r3, #0
}
 80069ca:	4618      	mov	r0, r3
 80069cc:	3720      	adds	r7, #32
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}
 80069d2:	bf00      	nop
 80069d4:	2004000c 	.word	0x2004000c

080069d8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b08a      	sub	sp, #40	@ 0x28
 80069dc:	af00      	add	r7, sp, #0
 80069de:	60f8      	str	r0, [r7, #12]
 80069e0:	60b9      	str	r1, [r7, #8]
 80069e2:	607a      	str	r2, [r7, #4]
 80069e4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80069e6:	2300      	movs	r3, #0
 80069e8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80069ea:	f7fb fba1 	bl	8002130 <HAL_GetTick>
 80069ee:	4602      	mov	r2, r0
 80069f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f2:	1a9b      	subs	r3, r3, r2
 80069f4:	683a      	ldr	r2, [r7, #0]
 80069f6:	4413      	add	r3, r2
 80069f8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80069fa:	f7fb fb99 	bl	8002130 <HAL_GetTick>
 80069fe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	330c      	adds	r3, #12
 8006a06:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006a08:	4b3d      	ldr	r3, [pc, #244]	@ (8006b00 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006a0a:	681a      	ldr	r2, [r3, #0]
 8006a0c:	4613      	mov	r3, r2
 8006a0e:	009b      	lsls	r3, r3, #2
 8006a10:	4413      	add	r3, r2
 8006a12:	00da      	lsls	r2, r3, #3
 8006a14:	1ad3      	subs	r3, r2, r3
 8006a16:	0d1b      	lsrs	r3, r3, #20
 8006a18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a1a:	fb02 f303 	mul.w	r3, r2, r3
 8006a1e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006a20:	e060      	b.n	8006ae4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006a28:	d107      	bne.n	8006a3a <SPI_WaitFifoStateUntilTimeout+0x62>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d104      	bne.n	8006a3a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006a30:	69fb      	ldr	r3, [r7, #28]
 8006a32:	781b      	ldrb	r3, [r3, #0]
 8006a34:	b2db      	uxtb	r3, r3
 8006a36:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006a38:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a40:	d050      	beq.n	8006ae4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006a42:	f7fb fb75 	bl	8002130 <HAL_GetTick>
 8006a46:	4602      	mov	r2, r0
 8006a48:	6a3b      	ldr	r3, [r7, #32]
 8006a4a:	1ad3      	subs	r3, r2, r3
 8006a4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d902      	bls.n	8006a58 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d13d      	bne.n	8006ad4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	685a      	ldr	r2, [r3, #4]
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006a66:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a70:	d111      	bne.n	8006a96 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	689b      	ldr	r3, [r3, #8]
 8006a76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a7a:	d004      	beq.n	8006a86 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a84:	d107      	bne.n	8006a96 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	681a      	ldr	r2, [r3, #0]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a94:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a9e:	d10f      	bne.n	8006ac0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006aae:	601a      	str	r2, [r3, #0]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	681a      	ldr	r2, [r3, #0]
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006abe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2200      	movs	r2, #0
 8006acc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006ad0:	2303      	movs	r3, #3
 8006ad2:	e010      	b.n	8006af6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006ad4:	69bb      	ldr	r3, [r7, #24]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d101      	bne.n	8006ade <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006ada:	2300      	movs	r3, #0
 8006adc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006ade:	69bb      	ldr	r3, [r7, #24]
 8006ae0:	3b01      	subs	r3, #1
 8006ae2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	689a      	ldr	r2, [r3, #8]
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	4013      	ands	r3, r2
 8006aee:	687a      	ldr	r2, [r7, #4]
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d196      	bne.n	8006a22 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006af4:	2300      	movs	r3, #0
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	3728      	adds	r7, #40	@ 0x28
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}
 8006afe:	bf00      	nop
 8006b00:	2004000c 	.word	0x2004000c

08006b04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b086      	sub	sp, #24
 8006b08:	af02      	add	r7, sp, #8
 8006b0a:	60f8      	str	r0, [r7, #12]
 8006b0c:	60b9      	str	r1, [r7, #8]
 8006b0e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	9300      	str	r3, [sp, #0]
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	2200      	movs	r2, #0
 8006b18:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006b1c:	68f8      	ldr	r0, [r7, #12]
 8006b1e:	f7ff ff5b 	bl	80069d8 <SPI_WaitFifoStateUntilTimeout>
 8006b22:	4603      	mov	r3, r0
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d007      	beq.n	8006b38 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b2c:	f043 0220 	orr.w	r2, r3, #32
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006b34:	2303      	movs	r3, #3
 8006b36:	e027      	b.n	8006b88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	9300      	str	r3, [sp, #0]
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	2180      	movs	r1, #128	@ 0x80
 8006b42:	68f8      	ldr	r0, [r7, #12]
 8006b44:	f7ff fec0 	bl	80068c8 <SPI_WaitFlagStateUntilTimeout>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d007      	beq.n	8006b5e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b52:	f043 0220 	orr.w	r2, r3, #32
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006b5a:	2303      	movs	r3, #3
 8006b5c:	e014      	b.n	8006b88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	9300      	str	r3, [sp, #0]
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	2200      	movs	r2, #0
 8006b66:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006b6a:	68f8      	ldr	r0, [r7, #12]
 8006b6c:	f7ff ff34 	bl	80069d8 <SPI_WaitFifoStateUntilTimeout>
 8006b70:	4603      	mov	r3, r0
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d007      	beq.n	8006b86 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b7a:	f043 0220 	orr.w	r2, r3, #32
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006b82:	2303      	movs	r3, #3
 8006b84:	e000      	b.n	8006b88 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006b86:	2300      	movs	r3, #0
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3710      	adds	r7, #16
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}

08006b90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b082      	sub	sp, #8
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d101      	bne.n	8006ba2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	e049      	b.n	8006c36 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ba8:	b2db      	uxtb	r3, r3
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d106      	bne.n	8006bbc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f7fa ff72 	bl	8001aa0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2202      	movs	r2, #2
 8006bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	3304      	adds	r3, #4
 8006bcc:	4619      	mov	r1, r3
 8006bce:	4610      	mov	r0, r2
 8006bd0:	f000 f968 	bl	8006ea4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2201      	movs	r2, #1
 8006be0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2201      	movs	r2, #1
 8006be8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2201      	movs	r2, #1
 8006c00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2201      	movs	r2, #1
 8006c08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2201      	movs	r2, #1
 8006c18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2201      	movs	r2, #1
 8006c28:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006c34:	2300      	movs	r3, #0
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	3708      	adds	r7, #8
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}
	...

08006c40 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b085      	sub	sp, #20
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c4e:	b2db      	uxtb	r3, r3
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	d001      	beq.n	8006c58 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006c54:	2301      	movs	r3, #1
 8006c56:	e047      	b.n	8006ce8 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2202      	movs	r2, #2
 8006c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4a23      	ldr	r2, [pc, #140]	@ (8006cf4 <HAL_TIM_Base_Start+0xb4>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d01d      	beq.n	8006ca6 <HAL_TIM_Base_Start+0x66>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c72:	d018      	beq.n	8006ca6 <HAL_TIM_Base_Start+0x66>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a1f      	ldr	r2, [pc, #124]	@ (8006cf8 <HAL_TIM_Base_Start+0xb8>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d013      	beq.n	8006ca6 <HAL_TIM_Base_Start+0x66>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a1e      	ldr	r2, [pc, #120]	@ (8006cfc <HAL_TIM_Base_Start+0xbc>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d00e      	beq.n	8006ca6 <HAL_TIM_Base_Start+0x66>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a1c      	ldr	r2, [pc, #112]	@ (8006d00 <HAL_TIM_Base_Start+0xc0>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d009      	beq.n	8006ca6 <HAL_TIM_Base_Start+0x66>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a1b      	ldr	r2, [pc, #108]	@ (8006d04 <HAL_TIM_Base_Start+0xc4>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d004      	beq.n	8006ca6 <HAL_TIM_Base_Start+0x66>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a19      	ldr	r2, [pc, #100]	@ (8006d08 <HAL_TIM_Base_Start+0xc8>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d115      	bne.n	8006cd2 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	689a      	ldr	r2, [r3, #8]
 8006cac:	4b17      	ldr	r3, [pc, #92]	@ (8006d0c <HAL_TIM_Base_Start+0xcc>)
 8006cae:	4013      	ands	r3, r2
 8006cb0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	2b06      	cmp	r3, #6
 8006cb6:	d015      	beq.n	8006ce4 <HAL_TIM_Base_Start+0xa4>
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006cbe:	d011      	beq.n	8006ce4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	681a      	ldr	r2, [r3, #0]
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f042 0201 	orr.w	r2, r2, #1
 8006cce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cd0:	e008      	b.n	8006ce4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681a      	ldr	r2, [r3, #0]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f042 0201 	orr.w	r2, r2, #1
 8006ce0:	601a      	str	r2, [r3, #0]
 8006ce2:	e000      	b.n	8006ce6 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ce4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006ce6:	2300      	movs	r3, #0
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	3714      	adds	r7, #20
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr
 8006cf4:	40012c00 	.word	0x40012c00
 8006cf8:	40000400 	.word	0x40000400
 8006cfc:	40000800 	.word	0x40000800
 8006d00:	40000c00 	.word	0x40000c00
 8006d04:	40013400 	.word	0x40013400
 8006d08:	40014000 	.word	0x40014000
 8006d0c:	00010007 	.word	0x00010007

08006d10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b084      	sub	sp, #16
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d24:	2b01      	cmp	r3, #1
 8006d26:	d101      	bne.n	8006d2c <HAL_TIM_ConfigClockSource+0x1c>
 8006d28:	2302      	movs	r3, #2
 8006d2a:	e0b6      	b.n	8006e9a <HAL_TIM_ConfigClockSource+0x18a>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2201      	movs	r2, #1
 8006d30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2202      	movs	r2, #2
 8006d38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d4a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006d4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006d56:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	68ba      	ldr	r2, [r7, #8]
 8006d5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d68:	d03e      	beq.n	8006de8 <HAL_TIM_ConfigClockSource+0xd8>
 8006d6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d6e:	f200 8087 	bhi.w	8006e80 <HAL_TIM_ConfigClockSource+0x170>
 8006d72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d76:	f000 8086 	beq.w	8006e86 <HAL_TIM_ConfigClockSource+0x176>
 8006d7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d7e:	d87f      	bhi.n	8006e80 <HAL_TIM_ConfigClockSource+0x170>
 8006d80:	2b70      	cmp	r3, #112	@ 0x70
 8006d82:	d01a      	beq.n	8006dba <HAL_TIM_ConfigClockSource+0xaa>
 8006d84:	2b70      	cmp	r3, #112	@ 0x70
 8006d86:	d87b      	bhi.n	8006e80 <HAL_TIM_ConfigClockSource+0x170>
 8006d88:	2b60      	cmp	r3, #96	@ 0x60
 8006d8a:	d050      	beq.n	8006e2e <HAL_TIM_ConfigClockSource+0x11e>
 8006d8c:	2b60      	cmp	r3, #96	@ 0x60
 8006d8e:	d877      	bhi.n	8006e80 <HAL_TIM_ConfigClockSource+0x170>
 8006d90:	2b50      	cmp	r3, #80	@ 0x50
 8006d92:	d03c      	beq.n	8006e0e <HAL_TIM_ConfigClockSource+0xfe>
 8006d94:	2b50      	cmp	r3, #80	@ 0x50
 8006d96:	d873      	bhi.n	8006e80 <HAL_TIM_ConfigClockSource+0x170>
 8006d98:	2b40      	cmp	r3, #64	@ 0x40
 8006d9a:	d058      	beq.n	8006e4e <HAL_TIM_ConfigClockSource+0x13e>
 8006d9c:	2b40      	cmp	r3, #64	@ 0x40
 8006d9e:	d86f      	bhi.n	8006e80 <HAL_TIM_ConfigClockSource+0x170>
 8006da0:	2b30      	cmp	r3, #48	@ 0x30
 8006da2:	d064      	beq.n	8006e6e <HAL_TIM_ConfigClockSource+0x15e>
 8006da4:	2b30      	cmp	r3, #48	@ 0x30
 8006da6:	d86b      	bhi.n	8006e80 <HAL_TIM_ConfigClockSource+0x170>
 8006da8:	2b20      	cmp	r3, #32
 8006daa:	d060      	beq.n	8006e6e <HAL_TIM_ConfigClockSource+0x15e>
 8006dac:	2b20      	cmp	r3, #32
 8006dae:	d867      	bhi.n	8006e80 <HAL_TIM_ConfigClockSource+0x170>
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d05c      	beq.n	8006e6e <HAL_TIM_ConfigClockSource+0x15e>
 8006db4:	2b10      	cmp	r3, #16
 8006db6:	d05a      	beq.n	8006e6e <HAL_TIM_ConfigClockSource+0x15e>
 8006db8:	e062      	b.n	8006e80 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006dca:	f000 f98b 	bl	80070e4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	689b      	ldr	r3, [r3, #8]
 8006dd4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006ddc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	68ba      	ldr	r2, [r7, #8]
 8006de4:	609a      	str	r2, [r3, #8]
      break;
 8006de6:	e04f      	b.n	8006e88 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006df8:	f000 f974 	bl	80070e4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	689a      	ldr	r2, [r3, #8]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006e0a:	609a      	str	r2, [r3, #8]
      break;
 8006e0c:	e03c      	b.n	8006e88 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	f000 f8e8 	bl	8006ff0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	2150      	movs	r1, #80	@ 0x50
 8006e26:	4618      	mov	r0, r3
 8006e28:	f000 f941 	bl	80070ae <TIM_ITRx_SetConfig>
      break;
 8006e2c:	e02c      	b.n	8006e88 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e3a:	461a      	mov	r2, r3
 8006e3c:	f000 f907 	bl	800704e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	2160      	movs	r1, #96	@ 0x60
 8006e46:	4618      	mov	r0, r3
 8006e48:	f000 f931 	bl	80070ae <TIM_ITRx_SetConfig>
      break;
 8006e4c:	e01c      	b.n	8006e88 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	f000 f8c8 	bl	8006ff0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	2140      	movs	r1, #64	@ 0x40
 8006e66:	4618      	mov	r0, r3
 8006e68:	f000 f921 	bl	80070ae <TIM_ITRx_SetConfig>
      break;
 8006e6c:	e00c      	b.n	8006e88 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681a      	ldr	r2, [r3, #0]
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4619      	mov	r1, r3
 8006e78:	4610      	mov	r0, r2
 8006e7a:	f000 f918 	bl	80070ae <TIM_ITRx_SetConfig>
      break;
 8006e7e:	e003      	b.n	8006e88 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006e80:	2301      	movs	r3, #1
 8006e82:	73fb      	strb	r3, [r7, #15]
      break;
 8006e84:	e000      	b.n	8006e88 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006e86:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2200      	movs	r2, #0
 8006e94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3710      	adds	r7, #16
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}
	...

08006ea4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b085      	sub	sp, #20
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
 8006eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	4a46      	ldr	r2, [pc, #280]	@ (8006fd0 <TIM_Base_SetConfig+0x12c>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d013      	beq.n	8006ee4 <TIM_Base_SetConfig+0x40>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ec2:	d00f      	beq.n	8006ee4 <TIM_Base_SetConfig+0x40>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	4a43      	ldr	r2, [pc, #268]	@ (8006fd4 <TIM_Base_SetConfig+0x130>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d00b      	beq.n	8006ee4 <TIM_Base_SetConfig+0x40>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	4a42      	ldr	r2, [pc, #264]	@ (8006fd8 <TIM_Base_SetConfig+0x134>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d007      	beq.n	8006ee4 <TIM_Base_SetConfig+0x40>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	4a41      	ldr	r2, [pc, #260]	@ (8006fdc <TIM_Base_SetConfig+0x138>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d003      	beq.n	8006ee4 <TIM_Base_SetConfig+0x40>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	4a40      	ldr	r2, [pc, #256]	@ (8006fe0 <TIM_Base_SetConfig+0x13c>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d108      	bne.n	8006ef6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006eea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	685b      	ldr	r3, [r3, #4]
 8006ef0:	68fa      	ldr	r2, [r7, #12]
 8006ef2:	4313      	orrs	r3, r2
 8006ef4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	4a35      	ldr	r2, [pc, #212]	@ (8006fd0 <TIM_Base_SetConfig+0x12c>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d01f      	beq.n	8006f3e <TIM_Base_SetConfig+0x9a>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f04:	d01b      	beq.n	8006f3e <TIM_Base_SetConfig+0x9a>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	4a32      	ldr	r2, [pc, #200]	@ (8006fd4 <TIM_Base_SetConfig+0x130>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d017      	beq.n	8006f3e <TIM_Base_SetConfig+0x9a>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	4a31      	ldr	r2, [pc, #196]	@ (8006fd8 <TIM_Base_SetConfig+0x134>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d013      	beq.n	8006f3e <TIM_Base_SetConfig+0x9a>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	4a30      	ldr	r2, [pc, #192]	@ (8006fdc <TIM_Base_SetConfig+0x138>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d00f      	beq.n	8006f3e <TIM_Base_SetConfig+0x9a>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	4a2f      	ldr	r2, [pc, #188]	@ (8006fe0 <TIM_Base_SetConfig+0x13c>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d00b      	beq.n	8006f3e <TIM_Base_SetConfig+0x9a>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	4a2e      	ldr	r2, [pc, #184]	@ (8006fe4 <TIM_Base_SetConfig+0x140>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d007      	beq.n	8006f3e <TIM_Base_SetConfig+0x9a>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	4a2d      	ldr	r2, [pc, #180]	@ (8006fe8 <TIM_Base_SetConfig+0x144>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d003      	beq.n	8006f3e <TIM_Base_SetConfig+0x9a>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	4a2c      	ldr	r2, [pc, #176]	@ (8006fec <TIM_Base_SetConfig+0x148>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d108      	bne.n	8006f50 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	68db      	ldr	r3, [r3, #12]
 8006f4a:	68fa      	ldr	r2, [r7, #12]
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	695b      	ldr	r3, [r3, #20]
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	68fa      	ldr	r2, [r7, #12]
 8006f62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	689a      	ldr	r2, [r3, #8]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	681a      	ldr	r2, [r3, #0]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a16      	ldr	r2, [pc, #88]	@ (8006fd0 <TIM_Base_SetConfig+0x12c>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d00f      	beq.n	8006f9c <TIM_Base_SetConfig+0xf8>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4a18      	ldr	r2, [pc, #96]	@ (8006fe0 <TIM_Base_SetConfig+0x13c>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d00b      	beq.n	8006f9c <TIM_Base_SetConfig+0xf8>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a17      	ldr	r2, [pc, #92]	@ (8006fe4 <TIM_Base_SetConfig+0x140>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d007      	beq.n	8006f9c <TIM_Base_SetConfig+0xf8>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	4a16      	ldr	r2, [pc, #88]	@ (8006fe8 <TIM_Base_SetConfig+0x144>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d003      	beq.n	8006f9c <TIM_Base_SetConfig+0xf8>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	4a15      	ldr	r2, [pc, #84]	@ (8006fec <TIM_Base_SetConfig+0x148>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d103      	bne.n	8006fa4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	691a      	ldr	r2, [r3, #16]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	691b      	ldr	r3, [r3, #16]
 8006fae:	f003 0301 	and.w	r3, r3, #1
 8006fb2:	2b01      	cmp	r3, #1
 8006fb4:	d105      	bne.n	8006fc2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	691b      	ldr	r3, [r3, #16]
 8006fba:	f023 0201 	bic.w	r2, r3, #1
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	611a      	str	r2, [r3, #16]
  }
}
 8006fc2:	bf00      	nop
 8006fc4:	3714      	adds	r7, #20
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fcc:	4770      	bx	lr
 8006fce:	bf00      	nop
 8006fd0:	40012c00 	.word	0x40012c00
 8006fd4:	40000400 	.word	0x40000400
 8006fd8:	40000800 	.word	0x40000800
 8006fdc:	40000c00 	.word	0x40000c00
 8006fe0:	40013400 	.word	0x40013400
 8006fe4:	40014000 	.word	0x40014000
 8006fe8:	40014400 	.word	0x40014400
 8006fec:	40014800 	.word	0x40014800

08006ff0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b087      	sub	sp, #28
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	60f8      	str	r0, [r7, #12]
 8006ff8:	60b9      	str	r1, [r7, #8]
 8006ffa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	6a1b      	ldr	r3, [r3, #32]
 8007000:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	6a1b      	ldr	r3, [r3, #32]
 8007006:	f023 0201 	bic.w	r2, r3, #1
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	699b      	ldr	r3, [r3, #24]
 8007012:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007014:	693b      	ldr	r3, [r7, #16]
 8007016:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800701a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	011b      	lsls	r3, r3, #4
 8007020:	693a      	ldr	r2, [r7, #16]
 8007022:	4313      	orrs	r3, r2
 8007024:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	f023 030a 	bic.w	r3, r3, #10
 800702c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800702e:	697a      	ldr	r2, [r7, #20]
 8007030:	68bb      	ldr	r3, [r7, #8]
 8007032:	4313      	orrs	r3, r2
 8007034:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	693a      	ldr	r2, [r7, #16]
 800703a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	697a      	ldr	r2, [r7, #20]
 8007040:	621a      	str	r2, [r3, #32]
}
 8007042:	bf00      	nop
 8007044:	371c      	adds	r7, #28
 8007046:	46bd      	mov	sp, r7
 8007048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704c:	4770      	bx	lr

0800704e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800704e:	b480      	push	{r7}
 8007050:	b087      	sub	sp, #28
 8007052:	af00      	add	r7, sp, #0
 8007054:	60f8      	str	r0, [r7, #12]
 8007056:	60b9      	str	r1, [r7, #8]
 8007058:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	6a1b      	ldr	r3, [r3, #32]
 800705e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	6a1b      	ldr	r3, [r3, #32]
 8007064:	f023 0210 	bic.w	r2, r3, #16
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	699b      	ldr	r3, [r3, #24]
 8007070:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007072:	693b      	ldr	r3, [r7, #16]
 8007074:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007078:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	031b      	lsls	r3, r3, #12
 800707e:	693a      	ldr	r2, [r7, #16]
 8007080:	4313      	orrs	r3, r2
 8007082:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800708a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	011b      	lsls	r3, r3, #4
 8007090:	697a      	ldr	r2, [r7, #20]
 8007092:	4313      	orrs	r3, r2
 8007094:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	693a      	ldr	r2, [r7, #16]
 800709a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	697a      	ldr	r2, [r7, #20]
 80070a0:	621a      	str	r2, [r3, #32]
}
 80070a2:	bf00      	nop
 80070a4:	371c      	adds	r7, #28
 80070a6:	46bd      	mov	sp, r7
 80070a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ac:	4770      	bx	lr

080070ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80070ae:	b480      	push	{r7}
 80070b0:	b085      	sub	sp, #20
 80070b2:	af00      	add	r7, sp, #0
 80070b4:	6078      	str	r0, [r7, #4]
 80070b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	689b      	ldr	r3, [r3, #8]
 80070bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80070c6:	683a      	ldr	r2, [r7, #0]
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	4313      	orrs	r3, r2
 80070cc:	f043 0307 	orr.w	r3, r3, #7
 80070d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	68fa      	ldr	r2, [r7, #12]
 80070d6:	609a      	str	r2, [r3, #8]
}
 80070d8:	bf00      	nop
 80070da:	3714      	adds	r7, #20
 80070dc:	46bd      	mov	sp, r7
 80070de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e2:	4770      	bx	lr

080070e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80070e4:	b480      	push	{r7}
 80070e6:	b087      	sub	sp, #28
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	60f8      	str	r0, [r7, #12]
 80070ec:	60b9      	str	r1, [r7, #8]
 80070ee:	607a      	str	r2, [r7, #4]
 80070f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	689b      	ldr	r3, [r3, #8]
 80070f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80070fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	021a      	lsls	r2, r3, #8
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	431a      	orrs	r2, r3
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	4313      	orrs	r3, r2
 800710c:	697a      	ldr	r2, [r7, #20]
 800710e:	4313      	orrs	r3, r2
 8007110:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	697a      	ldr	r2, [r7, #20]
 8007116:	609a      	str	r2, [r3, #8]
}
 8007118:	bf00      	nop
 800711a:	371c      	adds	r7, #28
 800711c:	46bd      	mov	sp, r7
 800711e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007122:	4770      	bx	lr

08007124 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007124:	b480      	push	{r7}
 8007126:	b085      	sub	sp, #20
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
 800712c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007134:	2b01      	cmp	r3, #1
 8007136:	d101      	bne.n	800713c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007138:	2302      	movs	r3, #2
 800713a:	e068      	b.n	800720e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2201      	movs	r2, #1
 8007140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2202      	movs	r2, #2
 8007148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	689b      	ldr	r3, [r3, #8]
 800715a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a2e      	ldr	r2, [pc, #184]	@ (800721c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d004      	beq.n	8007170 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a2d      	ldr	r2, [pc, #180]	@ (8007220 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d108      	bne.n	8007182 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007176:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	685b      	ldr	r3, [r3, #4]
 800717c:	68fa      	ldr	r2, [r7, #12]
 800717e:	4313      	orrs	r3, r2
 8007180:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007188:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	68fa      	ldr	r2, [r7, #12]
 8007190:	4313      	orrs	r3, r2
 8007192:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	68fa      	ldr	r2, [r7, #12]
 800719a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a1e      	ldr	r2, [pc, #120]	@ (800721c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d01d      	beq.n	80071e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071ae:	d018      	beq.n	80071e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a1b      	ldr	r2, [pc, #108]	@ (8007224 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d013      	beq.n	80071e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a1a      	ldr	r2, [pc, #104]	@ (8007228 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d00e      	beq.n	80071e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a18      	ldr	r2, [pc, #96]	@ (800722c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d009      	beq.n	80071e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4a13      	ldr	r2, [pc, #76]	@ (8007220 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d004      	beq.n	80071e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a14      	ldr	r2, [pc, #80]	@ (8007230 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d10c      	bne.n	80071fc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80071e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	689b      	ldr	r3, [r3, #8]
 80071ee:	68ba      	ldr	r2, [r7, #8]
 80071f0:	4313      	orrs	r3, r2
 80071f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	68ba      	ldr	r2, [r7, #8]
 80071fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2200      	movs	r2, #0
 8007208:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800720c:	2300      	movs	r3, #0
}
 800720e:	4618      	mov	r0, r3
 8007210:	3714      	adds	r7, #20
 8007212:	46bd      	mov	sp, r7
 8007214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007218:	4770      	bx	lr
 800721a:	bf00      	nop
 800721c:	40012c00 	.word	0x40012c00
 8007220:	40013400 	.word	0x40013400
 8007224:	40000400 	.word	0x40000400
 8007228:	40000800 	.word	0x40000800
 800722c:	40000c00 	.word	0x40000c00
 8007230:	40014000 	.word	0x40014000

08007234 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b082      	sub	sp, #8
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d101      	bne.n	8007246 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007242:	2301      	movs	r3, #1
 8007244:	e042      	b.n	80072cc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800724c:	2b00      	cmp	r3, #0
 800724e:	d106      	bne.n	800725e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2200      	movs	r2, #0
 8007254:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f7fa fb47 	bl	80018ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2224      	movs	r2, #36	@ 0x24
 8007262:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f022 0201 	bic.w	r2, r2, #1
 8007274:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800727a:	2b00      	cmp	r3, #0
 800727c:	d002      	beq.n	8007284 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f000 ff6a 	bl	8008158 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007284:	6878      	ldr	r0, [r7, #4]
 8007286:	f000 fc6b 	bl	8007b60 <UART_SetConfig>
 800728a:	4603      	mov	r3, r0
 800728c:	2b01      	cmp	r3, #1
 800728e:	d101      	bne.n	8007294 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	e01b      	b.n	80072cc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	685a      	ldr	r2, [r3, #4]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80072a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	689a      	ldr	r2, [r3, #8]
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80072b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	681a      	ldr	r2, [r3, #0]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f042 0201 	orr.w	r2, r2, #1
 80072c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80072c4:	6878      	ldr	r0, [r7, #4]
 80072c6:	f000 ffe9 	bl	800829c <UART_CheckIdleState>
 80072ca:	4603      	mov	r3, r0
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3708      	adds	r7, #8
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}

080072d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b08a      	sub	sp, #40	@ 0x28
 80072d8:	af02      	add	r7, sp, #8
 80072da:	60f8      	str	r0, [r7, #12]
 80072dc:	60b9      	str	r1, [r7, #8]
 80072de:	603b      	str	r3, [r7, #0]
 80072e0:	4613      	mov	r3, r2
 80072e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072ea:	2b20      	cmp	r3, #32
 80072ec:	d17b      	bne.n	80073e6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d002      	beq.n	80072fa <HAL_UART_Transmit+0x26>
 80072f4:	88fb      	ldrh	r3, [r7, #6]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d101      	bne.n	80072fe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	e074      	b.n	80073e8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2200      	movs	r2, #0
 8007302:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	2221      	movs	r2, #33	@ 0x21
 800730a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800730e:	f7fa ff0f 	bl	8002130 <HAL_GetTick>
 8007312:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	88fa      	ldrh	r2, [r7, #6]
 8007318:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	88fa      	ldrh	r2, [r7, #6]
 8007320:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	689b      	ldr	r3, [r3, #8]
 8007328:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800732c:	d108      	bne.n	8007340 <HAL_UART_Transmit+0x6c>
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	691b      	ldr	r3, [r3, #16]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d104      	bne.n	8007340 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007336:	2300      	movs	r3, #0
 8007338:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	61bb      	str	r3, [r7, #24]
 800733e:	e003      	b.n	8007348 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007344:	2300      	movs	r3, #0
 8007346:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007348:	e030      	b.n	80073ac <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	9300      	str	r3, [sp, #0]
 800734e:	697b      	ldr	r3, [r7, #20]
 8007350:	2200      	movs	r2, #0
 8007352:	2180      	movs	r1, #128	@ 0x80
 8007354:	68f8      	ldr	r0, [r7, #12]
 8007356:	f001 f84b 	bl	80083f0 <UART_WaitOnFlagUntilTimeout>
 800735a:	4603      	mov	r3, r0
 800735c:	2b00      	cmp	r3, #0
 800735e:	d005      	beq.n	800736c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2220      	movs	r2, #32
 8007364:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007368:	2303      	movs	r3, #3
 800736a:	e03d      	b.n	80073e8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800736c:	69fb      	ldr	r3, [r7, #28]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d10b      	bne.n	800738a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007372:	69bb      	ldr	r3, [r7, #24]
 8007374:	881a      	ldrh	r2, [r3, #0]
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800737e:	b292      	uxth	r2, r2
 8007380:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007382:	69bb      	ldr	r3, [r7, #24]
 8007384:	3302      	adds	r3, #2
 8007386:	61bb      	str	r3, [r7, #24]
 8007388:	e007      	b.n	800739a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800738a:	69fb      	ldr	r3, [r7, #28]
 800738c:	781a      	ldrb	r2, [r3, #0]
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007394:	69fb      	ldr	r3, [r7, #28]
 8007396:	3301      	adds	r3, #1
 8007398:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80073a0:	b29b      	uxth	r3, r3
 80073a2:	3b01      	subs	r3, #1
 80073a4:	b29a      	uxth	r2, r3
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80073b2:	b29b      	uxth	r3, r3
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d1c8      	bne.n	800734a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	9300      	str	r3, [sp, #0]
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	2200      	movs	r2, #0
 80073c0:	2140      	movs	r1, #64	@ 0x40
 80073c2:	68f8      	ldr	r0, [r7, #12]
 80073c4:	f001 f814 	bl	80083f0 <UART_WaitOnFlagUntilTimeout>
 80073c8:	4603      	mov	r3, r0
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d005      	beq.n	80073da <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2220      	movs	r2, #32
 80073d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80073d6:	2303      	movs	r3, #3
 80073d8:	e006      	b.n	80073e8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	2220      	movs	r2, #32
 80073de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80073e2:	2300      	movs	r3, #0
 80073e4:	e000      	b.n	80073e8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80073e6:	2302      	movs	r3, #2
  }
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	3720      	adds	r7, #32
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b08a      	sub	sp, #40	@ 0x28
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	60b9      	str	r1, [r7, #8]
 80073fa:	4613      	mov	r3, r2
 80073fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007404:	2b20      	cmp	r3, #32
 8007406:	d137      	bne.n	8007478 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d002      	beq.n	8007414 <HAL_UART_Receive_DMA+0x24>
 800740e:	88fb      	ldrh	r3, [r7, #6]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d101      	bne.n	8007418 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	e030      	b.n	800747a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2200      	movs	r2, #0
 800741c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a18      	ldr	r2, [pc, #96]	@ (8007484 <HAL_UART_Receive_DMA+0x94>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d01f      	beq.n	8007468 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007432:	2b00      	cmp	r3, #0
 8007434:	d018      	beq.n	8007468 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800743c:	697b      	ldr	r3, [r7, #20]
 800743e:	e853 3f00 	ldrex	r3, [r3]
 8007442:	613b      	str	r3, [r7, #16]
   return(result);
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800744a:	627b      	str	r3, [r7, #36]	@ 0x24
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	461a      	mov	r2, r3
 8007452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007454:	623b      	str	r3, [r7, #32]
 8007456:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007458:	69f9      	ldr	r1, [r7, #28]
 800745a:	6a3a      	ldr	r2, [r7, #32]
 800745c:	e841 2300 	strex	r3, r2, [r1]
 8007460:	61bb      	str	r3, [r7, #24]
   return(result);
 8007462:	69bb      	ldr	r3, [r7, #24]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d1e6      	bne.n	8007436 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007468:	88fb      	ldrh	r3, [r7, #6]
 800746a:	461a      	mov	r2, r3
 800746c:	68b9      	ldr	r1, [r7, #8]
 800746e:	68f8      	ldr	r0, [r7, #12]
 8007470:	f001 f82c 	bl	80084cc <UART_Start_Receive_DMA>
 8007474:	4603      	mov	r3, r0
 8007476:	e000      	b.n	800747a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007478:	2302      	movs	r3, #2
  }
}
 800747a:	4618      	mov	r0, r3
 800747c:	3728      	adds	r7, #40	@ 0x28
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}
 8007482:	bf00      	nop
 8007484:	40008000 	.word	0x40008000

08007488 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b0ba      	sub	sp, #232	@ 0xe8
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	69db      	ldr	r3, [r3, #28]
 8007496:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	689b      	ldr	r3, [r3, #8]
 80074aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80074ae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80074b2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80074b6:	4013      	ands	r3, r2
 80074b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80074bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d11b      	bne.n	80074fc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80074c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074c8:	f003 0320 	and.w	r3, r3, #32
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d015      	beq.n	80074fc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80074d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074d4:	f003 0320 	and.w	r3, r3, #32
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d105      	bne.n	80074e8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80074dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80074e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d009      	beq.n	80074fc <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	f000 8300 	beq.w	8007af2 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	4798      	blx	r3
      }
      return;
 80074fa:	e2fa      	b.n	8007af2 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 80074fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007500:	2b00      	cmp	r3, #0
 8007502:	f000 8123 	beq.w	800774c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007506:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800750a:	4b8d      	ldr	r3, [pc, #564]	@ (8007740 <HAL_UART_IRQHandler+0x2b8>)
 800750c:	4013      	ands	r3, r2
 800750e:	2b00      	cmp	r3, #0
 8007510:	d106      	bne.n	8007520 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007512:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007516:	4b8b      	ldr	r3, [pc, #556]	@ (8007744 <HAL_UART_IRQHandler+0x2bc>)
 8007518:	4013      	ands	r3, r2
 800751a:	2b00      	cmp	r3, #0
 800751c:	f000 8116 	beq.w	800774c <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007520:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007524:	f003 0301 	and.w	r3, r3, #1
 8007528:	2b00      	cmp	r3, #0
 800752a:	d011      	beq.n	8007550 <HAL_UART_IRQHandler+0xc8>
 800752c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007530:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007534:	2b00      	cmp	r3, #0
 8007536:	d00b      	beq.n	8007550 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	2201      	movs	r2, #1
 800753e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007546:	f043 0201 	orr.w	r2, r3, #1
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007550:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007554:	f003 0302 	and.w	r3, r3, #2
 8007558:	2b00      	cmp	r3, #0
 800755a:	d011      	beq.n	8007580 <HAL_UART_IRQHandler+0xf8>
 800755c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007560:	f003 0301 	and.w	r3, r3, #1
 8007564:	2b00      	cmp	r3, #0
 8007566:	d00b      	beq.n	8007580 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	2202      	movs	r2, #2
 800756e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007576:	f043 0204 	orr.w	r2, r3, #4
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007580:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007584:	f003 0304 	and.w	r3, r3, #4
 8007588:	2b00      	cmp	r3, #0
 800758a:	d011      	beq.n	80075b0 <HAL_UART_IRQHandler+0x128>
 800758c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007590:	f003 0301 	and.w	r3, r3, #1
 8007594:	2b00      	cmp	r3, #0
 8007596:	d00b      	beq.n	80075b0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	2204      	movs	r2, #4
 800759e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075a6:	f043 0202 	orr.w	r2, r3, #2
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 80075b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075b4:	f003 0308 	and.w	r3, r3, #8
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d017      	beq.n	80075ec <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80075bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075c0:	f003 0320 	and.w	r3, r3, #32
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d105      	bne.n	80075d4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80075c8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80075cc:	4b5c      	ldr	r3, [pc, #368]	@ (8007740 <HAL_UART_IRQHandler+0x2b8>)
 80075ce:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d00b      	beq.n	80075ec <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	2208      	movs	r2, #8
 80075da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075e2:	f043 0208 	orr.w	r2, r3, #8
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80075ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d012      	beq.n	800761e <HAL_UART_IRQHandler+0x196>
 80075f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007600:	2b00      	cmp	r3, #0
 8007602:	d00c      	beq.n	800761e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800760c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007614:	f043 0220 	orr.w	r2, r3, #32
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007624:	2b00      	cmp	r3, #0
 8007626:	f000 8266 	beq.w	8007af6 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800762a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800762e:	f003 0320 	and.w	r3, r3, #32
 8007632:	2b00      	cmp	r3, #0
 8007634:	d013      	beq.n	800765e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007636:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800763a:	f003 0320 	and.w	r3, r3, #32
 800763e:	2b00      	cmp	r3, #0
 8007640:	d105      	bne.n	800764e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007642:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007646:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800764a:	2b00      	cmp	r3, #0
 800764c:	d007      	beq.n	800765e <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007652:	2b00      	cmp	r3, #0
 8007654:	d003      	beq.n	800765e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007664:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	689b      	ldr	r3, [r3, #8]
 800766e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007672:	2b40      	cmp	r3, #64	@ 0x40
 8007674:	d005      	beq.n	8007682 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007676:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800767a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800767e:	2b00      	cmp	r3, #0
 8007680:	d054      	beq.n	800772c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	f001 f809 	bl	800869a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	689b      	ldr	r3, [r3, #8]
 800768e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007692:	2b40      	cmp	r3, #64	@ 0x40
 8007694:	d146      	bne.n	8007724 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	3308      	adds	r3, #8
 800769c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80076a4:	e853 3f00 	ldrex	r3, [r3]
 80076a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80076ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80076b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	3308      	adds	r3, #8
 80076be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80076c2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80076c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80076ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80076d2:	e841 2300 	strex	r3, r2, [r1]
 80076d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80076da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d1d9      	bne.n	8007696 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d017      	beq.n	800771c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076f2:	4a15      	ldr	r2, [pc, #84]	@ (8007748 <HAL_UART_IRQHandler+0x2c0>)
 80076f4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076fc:	4618      	mov	r0, r3
 80076fe:	f7fc fe94 	bl	800442a <HAL_DMA_Abort_IT>
 8007702:	4603      	mov	r3, r0
 8007704:	2b00      	cmp	r3, #0
 8007706:	d019      	beq.n	800773c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800770e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007710:	687a      	ldr	r2, [r7, #4]
 8007712:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007716:	4610      	mov	r0, r2
 8007718:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800771a:	e00f      	b.n	800773c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800771c:	6878      	ldr	r0, [r7, #4]
 800771e:	f000 fa09 	bl	8007b34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007722:	e00b      	b.n	800773c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f000 fa05 	bl	8007b34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800772a:	e007      	b.n	800773c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	f000 fa01 	bl	8007b34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2200      	movs	r2, #0
 8007736:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800773a:	e1dc      	b.n	8007af6 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800773c:	bf00      	nop
    return;
 800773e:	e1da      	b.n	8007af6 <HAL_UART_IRQHandler+0x66e>
 8007740:	10000001 	.word	0x10000001
 8007744:	04000120 	.word	0x04000120
 8007748:	08008951 	.word	0x08008951

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007750:	2b01      	cmp	r3, #1
 8007752:	f040 8170 	bne.w	8007a36 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007756:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800775a:	f003 0310 	and.w	r3, r3, #16
 800775e:	2b00      	cmp	r3, #0
 8007760:	f000 8169 	beq.w	8007a36 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007764:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007768:	f003 0310 	and.w	r3, r3, #16
 800776c:	2b00      	cmp	r3, #0
 800776e:	f000 8162 	beq.w	8007a36 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	2210      	movs	r2, #16
 8007778:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007784:	2b40      	cmp	r3, #64	@ 0x40
 8007786:	f040 80d8 	bne.w	800793a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	685b      	ldr	r3, [r3, #4]
 8007794:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007798:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800779c:	2b00      	cmp	r3, #0
 800779e:	f000 80af 	beq.w	8007900 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80077a8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80077ac:	429a      	cmp	r2, r3
 80077ae:	f080 80a7 	bcs.w	8007900 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80077b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f003 0320 	and.w	r3, r3, #32
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	f040 8087 	bne.w	80078de <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80077dc:	e853 3f00 	ldrex	r3, [r3]
 80077e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80077e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80077e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	461a      	mov	r2, r3
 80077f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80077fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80077fe:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007802:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007806:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800780a:	e841 2300 	strex	r3, r2, [r1]
 800780e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007812:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007816:	2b00      	cmp	r3, #0
 8007818:	d1da      	bne.n	80077d0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	3308      	adds	r3, #8
 8007820:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007822:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007824:	e853 3f00 	ldrex	r3, [r3]
 8007828:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800782a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800782c:	f023 0301 	bic.w	r3, r3, #1
 8007830:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	3308      	adds	r3, #8
 800783a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800783e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007842:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007844:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007846:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800784a:	e841 2300 	strex	r3, r2, [r1]
 800784e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007850:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007852:	2b00      	cmp	r3, #0
 8007854:	d1e1      	bne.n	800781a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	3308      	adds	r3, #8
 800785c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800785e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007860:	e853 3f00 	ldrex	r3, [r3]
 8007864:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007866:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007868:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800786c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	3308      	adds	r3, #8
 8007876:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800787a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800787c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800787e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007880:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007882:	e841 2300 	strex	r3, r2, [r1]
 8007886:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007888:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800788a:	2b00      	cmp	r3, #0
 800788c:	d1e3      	bne.n	8007856 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2220      	movs	r2, #32
 8007892:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2200      	movs	r2, #0
 800789a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078a4:	e853 3f00 	ldrex	r3, [r3]
 80078a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80078aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078ac:	f023 0310 	bic.w	r3, r3, #16
 80078b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	461a      	mov	r2, r3
 80078ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80078c0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078c2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80078c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80078c6:	e841 2300 	strex	r3, r2, [r1]
 80078ca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80078cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d1e4      	bne.n	800789c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80078d8:	4618      	mov	r0, r3
 80078da:	f7fc fd4a 	bl	8004372 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2202      	movs	r2, #2
 80078e2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80078f0:	b29b      	uxth	r3, r3
 80078f2:	1ad3      	subs	r3, r2, r3
 80078f4:	b29b      	uxth	r3, r3
 80078f6:	4619      	mov	r1, r3
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f000 f925 	bl	8007b48 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80078fe:	e0fc      	b.n	8007afa <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007906:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800790a:	429a      	cmp	r2, r3
 800790c:	f040 80f5 	bne.w	8007afa <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f003 0320 	and.w	r3, r3, #32
 800791e:	2b20      	cmp	r3, #32
 8007920:	f040 80eb 	bne.w	8007afa <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2202      	movs	r2, #2
 8007928:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007930:	4619      	mov	r1, r3
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f000 f908 	bl	8007b48 <HAL_UARTEx_RxEventCallback>
      return;
 8007938:	e0df      	b.n	8007afa <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007946:	b29b      	uxth	r3, r3
 8007948:	1ad3      	subs	r3, r2, r3
 800794a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007954:	b29b      	uxth	r3, r3
 8007956:	2b00      	cmp	r3, #0
 8007958:	f000 80d1 	beq.w	8007afe <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800795c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007960:	2b00      	cmp	r3, #0
 8007962:	f000 80cc 	beq.w	8007afe <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800796c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800796e:	e853 3f00 	ldrex	r3, [r3]
 8007972:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007974:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007976:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800797a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	461a      	mov	r2, r3
 8007984:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007988:	647b      	str	r3, [r7, #68]	@ 0x44
 800798a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800798c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800798e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007990:	e841 2300 	strex	r3, r2, [r1]
 8007994:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007996:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007998:	2b00      	cmp	r3, #0
 800799a:	d1e4      	bne.n	8007966 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	3308      	adds	r3, #8
 80079a2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079a6:	e853 3f00 	ldrex	r3, [r3]
 80079aa:	623b      	str	r3, [r7, #32]
   return(result);
 80079ac:	6a3b      	ldr	r3, [r7, #32]
 80079ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80079b2:	f023 0301 	bic.w	r3, r3, #1
 80079b6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	3308      	adds	r3, #8
 80079c0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80079c4:	633a      	str	r2, [r7, #48]	@ 0x30
 80079c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80079ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079cc:	e841 2300 	strex	r3, r2, [r1]
 80079d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d1e1      	bne.n	800799c <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2220      	movs	r2, #32
 80079dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2200      	movs	r2, #0
 80079e4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2200      	movs	r2, #0
 80079ea:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	e853 3f00 	ldrex	r3, [r3]
 80079f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	f023 0310 	bic.w	r3, r3, #16
 8007a00:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	461a      	mov	r2, r3
 8007a0a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007a0e:	61fb      	str	r3, [r7, #28]
 8007a10:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a12:	69b9      	ldr	r1, [r7, #24]
 8007a14:	69fa      	ldr	r2, [r7, #28]
 8007a16:	e841 2300 	strex	r3, r2, [r1]
 8007a1a:	617b      	str	r3, [r7, #20]
   return(result);
 8007a1c:	697b      	ldr	r3, [r7, #20]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d1e4      	bne.n	80079ec <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2202      	movs	r2, #2
 8007a26:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007a28:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007a2c:	4619      	mov	r1, r3
 8007a2e:	6878      	ldr	r0, [r7, #4]
 8007a30:	f000 f88a 	bl	8007b48 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007a34:	e063      	b.n	8007afe <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007a36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d00e      	beq.n	8007a60 <HAL_UART_IRQHandler+0x5d8>
 8007a42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d008      	beq.n	8007a60 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007a56:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007a58:	6878      	ldr	r0, [r7, #4]
 8007a5a:	f000 ffba 	bl	80089d2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007a5e:	e051      	b.n	8007b04 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007a60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d014      	beq.n	8007a96 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007a6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d105      	bne.n	8007a84 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007a78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a7c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d008      	beq.n	8007a96 <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d03a      	beq.n	8007b02 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a90:	6878      	ldr	r0, [r7, #4]
 8007a92:	4798      	blx	r3
    }
    return;
 8007a94:	e035      	b.n	8007b02 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007a96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d009      	beq.n	8007ab6 <HAL_UART_IRQHandler+0x62e>
 8007aa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007aa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d003      	beq.n	8007ab6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f000 ff64 	bl	800897c <UART_EndTransmit_IT>
    return;
 8007ab4:	e026      	b.n	8007b04 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007ab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007aba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d009      	beq.n	8007ad6 <HAL_UART_IRQHandler+0x64e>
 8007ac2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ac6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d003      	beq.n	8007ad6 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f000 ff93 	bl	80089fa <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007ad4:	e016      	b.n	8007b04 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007ad6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ada:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d010      	beq.n	8007b04 <HAL_UART_IRQHandler+0x67c>
 8007ae2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	da0c      	bge.n	8007b04 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f000 ff7b 	bl	80089e6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007af0:	e008      	b.n	8007b04 <HAL_UART_IRQHandler+0x67c>
      return;
 8007af2:	bf00      	nop
 8007af4:	e006      	b.n	8007b04 <HAL_UART_IRQHandler+0x67c>
    return;
 8007af6:	bf00      	nop
 8007af8:	e004      	b.n	8007b04 <HAL_UART_IRQHandler+0x67c>
      return;
 8007afa:	bf00      	nop
 8007afc:	e002      	b.n	8007b04 <HAL_UART_IRQHandler+0x67c>
      return;
 8007afe:	bf00      	nop
 8007b00:	e000      	b.n	8007b04 <HAL_UART_IRQHandler+0x67c>
    return;
 8007b02:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8007b04:	37e8      	adds	r7, #232	@ 0xe8
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd80      	pop	{r7, pc}
 8007b0a:	bf00      	nop

08007b0c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b083      	sub	sp, #12
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007b14:	bf00      	nop
 8007b16:	370c      	adds	r7, #12
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1e:	4770      	bx	lr

08007b20 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b083      	sub	sp, #12
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007b28:	bf00      	nop
 8007b2a:	370c      	adds	r7, #12
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b32:	4770      	bx	lr

08007b34 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007b34:	b480      	push	{r7}
 8007b36:	b083      	sub	sp, #12
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007b3c:	bf00      	nop
 8007b3e:	370c      	adds	r7, #12
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr

08007b48 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b083      	sub	sp, #12
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
 8007b50:	460b      	mov	r3, r1
 8007b52:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007b54:	bf00      	nop
 8007b56:	370c      	adds	r7, #12
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr

08007b60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b64:	b08c      	sub	sp, #48	@ 0x30
 8007b66:	af00      	add	r7, sp, #0
 8007b68:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007b70:	697b      	ldr	r3, [r7, #20]
 8007b72:	689a      	ldr	r2, [r3, #8]
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	691b      	ldr	r3, [r3, #16]
 8007b78:	431a      	orrs	r2, r3
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	695b      	ldr	r3, [r3, #20]
 8007b7e:	431a      	orrs	r2, r3
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	69db      	ldr	r3, [r3, #28]
 8007b84:	4313      	orrs	r3, r2
 8007b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	681a      	ldr	r2, [r3, #0]
 8007b8e:	4baa      	ldr	r3, [pc, #680]	@ (8007e38 <UART_SetConfig+0x2d8>)
 8007b90:	4013      	ands	r3, r2
 8007b92:	697a      	ldr	r2, [r7, #20]
 8007b94:	6812      	ldr	r2, [r2, #0]
 8007b96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b98:	430b      	orrs	r3, r1
 8007b9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b9c:	697b      	ldr	r3, [r7, #20]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	68da      	ldr	r2, [r3, #12]
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	430a      	orrs	r2, r1
 8007bb0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007bb2:	697b      	ldr	r3, [r7, #20]
 8007bb4:	699b      	ldr	r3, [r3, #24]
 8007bb6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	4a9f      	ldr	r2, [pc, #636]	@ (8007e3c <UART_SetConfig+0x2dc>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d004      	beq.n	8007bcc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007bc2:	697b      	ldr	r3, [r7, #20]
 8007bc4:	6a1b      	ldr	r3, [r3, #32]
 8007bc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007bd6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007bda:	697a      	ldr	r2, [r7, #20]
 8007bdc:	6812      	ldr	r2, [r2, #0]
 8007bde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007be0:	430b      	orrs	r3, r1
 8007be2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007be4:	697b      	ldr	r3, [r7, #20]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bea:	f023 010f 	bic.w	r1, r3, #15
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	430a      	orrs	r2, r1
 8007bf8:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	4a90      	ldr	r2, [pc, #576]	@ (8007e40 <UART_SetConfig+0x2e0>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d125      	bne.n	8007c50 <UART_SetConfig+0xf0>
 8007c04:	4b8f      	ldr	r3, [pc, #572]	@ (8007e44 <UART_SetConfig+0x2e4>)
 8007c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c0a:	f003 0303 	and.w	r3, r3, #3
 8007c0e:	2b03      	cmp	r3, #3
 8007c10:	d81a      	bhi.n	8007c48 <UART_SetConfig+0xe8>
 8007c12:	a201      	add	r2, pc, #4	@ (adr r2, 8007c18 <UART_SetConfig+0xb8>)
 8007c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c18:	08007c29 	.word	0x08007c29
 8007c1c:	08007c39 	.word	0x08007c39
 8007c20:	08007c31 	.word	0x08007c31
 8007c24:	08007c41 	.word	0x08007c41
 8007c28:	2301      	movs	r3, #1
 8007c2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c2e:	e116      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007c30:	2302      	movs	r3, #2
 8007c32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c36:	e112      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007c38:	2304      	movs	r3, #4
 8007c3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c3e:	e10e      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007c40:	2308      	movs	r3, #8
 8007c42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c46:	e10a      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007c48:	2310      	movs	r3, #16
 8007c4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c4e:	e106      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a7c      	ldr	r2, [pc, #496]	@ (8007e48 <UART_SetConfig+0x2e8>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d138      	bne.n	8007ccc <UART_SetConfig+0x16c>
 8007c5a:	4b7a      	ldr	r3, [pc, #488]	@ (8007e44 <UART_SetConfig+0x2e4>)
 8007c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c60:	f003 030c 	and.w	r3, r3, #12
 8007c64:	2b0c      	cmp	r3, #12
 8007c66:	d82d      	bhi.n	8007cc4 <UART_SetConfig+0x164>
 8007c68:	a201      	add	r2, pc, #4	@ (adr r2, 8007c70 <UART_SetConfig+0x110>)
 8007c6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c6e:	bf00      	nop
 8007c70:	08007ca5 	.word	0x08007ca5
 8007c74:	08007cc5 	.word	0x08007cc5
 8007c78:	08007cc5 	.word	0x08007cc5
 8007c7c:	08007cc5 	.word	0x08007cc5
 8007c80:	08007cb5 	.word	0x08007cb5
 8007c84:	08007cc5 	.word	0x08007cc5
 8007c88:	08007cc5 	.word	0x08007cc5
 8007c8c:	08007cc5 	.word	0x08007cc5
 8007c90:	08007cad 	.word	0x08007cad
 8007c94:	08007cc5 	.word	0x08007cc5
 8007c98:	08007cc5 	.word	0x08007cc5
 8007c9c:	08007cc5 	.word	0x08007cc5
 8007ca0:	08007cbd 	.word	0x08007cbd
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007caa:	e0d8      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007cac:	2302      	movs	r3, #2
 8007cae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cb2:	e0d4      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007cb4:	2304      	movs	r3, #4
 8007cb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cba:	e0d0      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007cbc:	2308      	movs	r3, #8
 8007cbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cc2:	e0cc      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007cc4:	2310      	movs	r3, #16
 8007cc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cca:	e0c8      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4a5e      	ldr	r2, [pc, #376]	@ (8007e4c <UART_SetConfig+0x2ec>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d125      	bne.n	8007d22 <UART_SetConfig+0x1c2>
 8007cd6:	4b5b      	ldr	r3, [pc, #364]	@ (8007e44 <UART_SetConfig+0x2e4>)
 8007cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cdc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007ce0:	2b30      	cmp	r3, #48	@ 0x30
 8007ce2:	d016      	beq.n	8007d12 <UART_SetConfig+0x1b2>
 8007ce4:	2b30      	cmp	r3, #48	@ 0x30
 8007ce6:	d818      	bhi.n	8007d1a <UART_SetConfig+0x1ba>
 8007ce8:	2b20      	cmp	r3, #32
 8007cea:	d00a      	beq.n	8007d02 <UART_SetConfig+0x1a2>
 8007cec:	2b20      	cmp	r3, #32
 8007cee:	d814      	bhi.n	8007d1a <UART_SetConfig+0x1ba>
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d002      	beq.n	8007cfa <UART_SetConfig+0x19a>
 8007cf4:	2b10      	cmp	r3, #16
 8007cf6:	d008      	beq.n	8007d0a <UART_SetConfig+0x1aa>
 8007cf8:	e00f      	b.n	8007d1a <UART_SetConfig+0x1ba>
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d00:	e0ad      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007d02:	2302      	movs	r3, #2
 8007d04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d08:	e0a9      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007d0a:	2304      	movs	r3, #4
 8007d0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d10:	e0a5      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007d12:	2308      	movs	r3, #8
 8007d14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d18:	e0a1      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007d1a:	2310      	movs	r3, #16
 8007d1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d20:	e09d      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a4a      	ldr	r2, [pc, #296]	@ (8007e50 <UART_SetConfig+0x2f0>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d125      	bne.n	8007d78 <UART_SetConfig+0x218>
 8007d2c:	4b45      	ldr	r3, [pc, #276]	@ (8007e44 <UART_SetConfig+0x2e4>)
 8007d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d32:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007d36:	2bc0      	cmp	r3, #192	@ 0xc0
 8007d38:	d016      	beq.n	8007d68 <UART_SetConfig+0x208>
 8007d3a:	2bc0      	cmp	r3, #192	@ 0xc0
 8007d3c:	d818      	bhi.n	8007d70 <UART_SetConfig+0x210>
 8007d3e:	2b80      	cmp	r3, #128	@ 0x80
 8007d40:	d00a      	beq.n	8007d58 <UART_SetConfig+0x1f8>
 8007d42:	2b80      	cmp	r3, #128	@ 0x80
 8007d44:	d814      	bhi.n	8007d70 <UART_SetConfig+0x210>
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d002      	beq.n	8007d50 <UART_SetConfig+0x1f0>
 8007d4a:	2b40      	cmp	r3, #64	@ 0x40
 8007d4c:	d008      	beq.n	8007d60 <UART_SetConfig+0x200>
 8007d4e:	e00f      	b.n	8007d70 <UART_SetConfig+0x210>
 8007d50:	2300      	movs	r3, #0
 8007d52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d56:	e082      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007d58:	2302      	movs	r3, #2
 8007d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d5e:	e07e      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007d60:	2304      	movs	r3, #4
 8007d62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d66:	e07a      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007d68:	2308      	movs	r3, #8
 8007d6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d6e:	e076      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007d70:	2310      	movs	r3, #16
 8007d72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d76:	e072      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007d78:	697b      	ldr	r3, [r7, #20]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a35      	ldr	r2, [pc, #212]	@ (8007e54 <UART_SetConfig+0x2f4>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d12a      	bne.n	8007dd8 <UART_SetConfig+0x278>
 8007d82:	4b30      	ldr	r3, [pc, #192]	@ (8007e44 <UART_SetConfig+0x2e4>)
 8007d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d88:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d8c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d90:	d01a      	beq.n	8007dc8 <UART_SetConfig+0x268>
 8007d92:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d96:	d81b      	bhi.n	8007dd0 <UART_SetConfig+0x270>
 8007d98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d9c:	d00c      	beq.n	8007db8 <UART_SetConfig+0x258>
 8007d9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007da2:	d815      	bhi.n	8007dd0 <UART_SetConfig+0x270>
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d003      	beq.n	8007db0 <UART_SetConfig+0x250>
 8007da8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007dac:	d008      	beq.n	8007dc0 <UART_SetConfig+0x260>
 8007dae:	e00f      	b.n	8007dd0 <UART_SetConfig+0x270>
 8007db0:	2300      	movs	r3, #0
 8007db2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007db6:	e052      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007db8:	2302      	movs	r3, #2
 8007dba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dbe:	e04e      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007dc0:	2304      	movs	r3, #4
 8007dc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dc6:	e04a      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007dc8:	2308      	movs	r3, #8
 8007dca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dce:	e046      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007dd0:	2310      	movs	r3, #16
 8007dd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dd6:	e042      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007dd8:	697b      	ldr	r3, [r7, #20]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	4a17      	ldr	r2, [pc, #92]	@ (8007e3c <UART_SetConfig+0x2dc>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d13a      	bne.n	8007e58 <UART_SetConfig+0x2f8>
 8007de2:	4b18      	ldr	r3, [pc, #96]	@ (8007e44 <UART_SetConfig+0x2e4>)
 8007de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007de8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007dec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007df0:	d01a      	beq.n	8007e28 <UART_SetConfig+0x2c8>
 8007df2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007df6:	d81b      	bhi.n	8007e30 <UART_SetConfig+0x2d0>
 8007df8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007dfc:	d00c      	beq.n	8007e18 <UART_SetConfig+0x2b8>
 8007dfe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e02:	d815      	bhi.n	8007e30 <UART_SetConfig+0x2d0>
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d003      	beq.n	8007e10 <UART_SetConfig+0x2b0>
 8007e08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e0c:	d008      	beq.n	8007e20 <UART_SetConfig+0x2c0>
 8007e0e:	e00f      	b.n	8007e30 <UART_SetConfig+0x2d0>
 8007e10:	2300      	movs	r3, #0
 8007e12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e16:	e022      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007e18:	2302      	movs	r3, #2
 8007e1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e1e:	e01e      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007e20:	2304      	movs	r3, #4
 8007e22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e26:	e01a      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007e28:	2308      	movs	r3, #8
 8007e2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e2e:	e016      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007e30:	2310      	movs	r3, #16
 8007e32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e36:	e012      	b.n	8007e5e <UART_SetConfig+0x2fe>
 8007e38:	cfff69f3 	.word	0xcfff69f3
 8007e3c:	40008000 	.word	0x40008000
 8007e40:	40013800 	.word	0x40013800
 8007e44:	40021000 	.word	0x40021000
 8007e48:	40004400 	.word	0x40004400
 8007e4c:	40004800 	.word	0x40004800
 8007e50:	40004c00 	.word	0x40004c00
 8007e54:	40005000 	.word	0x40005000
 8007e58:	2310      	movs	r3, #16
 8007e5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007e5e:	697b      	ldr	r3, [r7, #20]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4aae      	ldr	r2, [pc, #696]	@ (800811c <UART_SetConfig+0x5bc>)
 8007e64:	4293      	cmp	r3, r2
 8007e66:	f040 8097 	bne.w	8007f98 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007e6a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007e6e:	2b08      	cmp	r3, #8
 8007e70:	d823      	bhi.n	8007eba <UART_SetConfig+0x35a>
 8007e72:	a201      	add	r2, pc, #4	@ (adr r2, 8007e78 <UART_SetConfig+0x318>)
 8007e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e78:	08007e9d 	.word	0x08007e9d
 8007e7c:	08007ebb 	.word	0x08007ebb
 8007e80:	08007ea5 	.word	0x08007ea5
 8007e84:	08007ebb 	.word	0x08007ebb
 8007e88:	08007eab 	.word	0x08007eab
 8007e8c:	08007ebb 	.word	0x08007ebb
 8007e90:	08007ebb 	.word	0x08007ebb
 8007e94:	08007ebb 	.word	0x08007ebb
 8007e98:	08007eb3 	.word	0x08007eb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e9c:	f7fd fcf6 	bl	800588c <HAL_RCC_GetPCLK1Freq>
 8007ea0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ea2:	e010      	b.n	8007ec6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ea4:	4b9e      	ldr	r3, [pc, #632]	@ (8008120 <UART_SetConfig+0x5c0>)
 8007ea6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ea8:	e00d      	b.n	8007ec6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007eaa:	f7fd fc57 	bl	800575c <HAL_RCC_GetSysClockFreq>
 8007eae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007eb0:	e009      	b.n	8007ec6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007eb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007eb6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007eb8:	e005      	b.n	8007ec6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007eba:	2300      	movs	r3, #0
 8007ebc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007ec4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	f000 8130 	beq.w	800812e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007ece:	697b      	ldr	r3, [r7, #20]
 8007ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ed2:	4a94      	ldr	r2, [pc, #592]	@ (8008124 <UART_SetConfig+0x5c4>)
 8007ed4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ed8:	461a      	mov	r2, r3
 8007eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007edc:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ee0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	685a      	ldr	r2, [r3, #4]
 8007ee6:	4613      	mov	r3, r2
 8007ee8:	005b      	lsls	r3, r3, #1
 8007eea:	4413      	add	r3, r2
 8007eec:	69ba      	ldr	r2, [r7, #24]
 8007eee:	429a      	cmp	r2, r3
 8007ef0:	d305      	bcc.n	8007efe <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	685b      	ldr	r3, [r3, #4]
 8007ef6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007ef8:	69ba      	ldr	r2, [r7, #24]
 8007efa:	429a      	cmp	r2, r3
 8007efc:	d903      	bls.n	8007f06 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007efe:	2301      	movs	r3, #1
 8007f00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007f04:	e113      	b.n	800812e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f08:	2200      	movs	r2, #0
 8007f0a:	60bb      	str	r3, [r7, #8]
 8007f0c:	60fa      	str	r2, [r7, #12]
 8007f0e:	697b      	ldr	r3, [r7, #20]
 8007f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f12:	4a84      	ldr	r2, [pc, #528]	@ (8008124 <UART_SetConfig+0x5c4>)
 8007f14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f18:	b29b      	uxth	r3, r3
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	603b      	str	r3, [r7, #0]
 8007f1e:	607a      	str	r2, [r7, #4]
 8007f20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f24:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007f28:	f7f8 f968 	bl	80001fc <__aeabi_uldivmod>
 8007f2c:	4602      	mov	r2, r0
 8007f2e:	460b      	mov	r3, r1
 8007f30:	4610      	mov	r0, r2
 8007f32:	4619      	mov	r1, r3
 8007f34:	f04f 0200 	mov.w	r2, #0
 8007f38:	f04f 0300 	mov.w	r3, #0
 8007f3c:	020b      	lsls	r3, r1, #8
 8007f3e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007f42:	0202      	lsls	r2, r0, #8
 8007f44:	6979      	ldr	r1, [r7, #20]
 8007f46:	6849      	ldr	r1, [r1, #4]
 8007f48:	0849      	lsrs	r1, r1, #1
 8007f4a:	2000      	movs	r0, #0
 8007f4c:	460c      	mov	r4, r1
 8007f4e:	4605      	mov	r5, r0
 8007f50:	eb12 0804 	adds.w	r8, r2, r4
 8007f54:	eb43 0905 	adc.w	r9, r3, r5
 8007f58:	697b      	ldr	r3, [r7, #20]
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	469a      	mov	sl, r3
 8007f60:	4693      	mov	fp, r2
 8007f62:	4652      	mov	r2, sl
 8007f64:	465b      	mov	r3, fp
 8007f66:	4640      	mov	r0, r8
 8007f68:	4649      	mov	r1, r9
 8007f6a:	f7f8 f947 	bl	80001fc <__aeabi_uldivmod>
 8007f6e:	4602      	mov	r2, r0
 8007f70:	460b      	mov	r3, r1
 8007f72:	4613      	mov	r3, r2
 8007f74:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007f76:	6a3b      	ldr	r3, [r7, #32]
 8007f78:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f7c:	d308      	bcc.n	8007f90 <UART_SetConfig+0x430>
 8007f7e:	6a3b      	ldr	r3, [r7, #32]
 8007f80:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f84:	d204      	bcs.n	8007f90 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	6a3a      	ldr	r2, [r7, #32]
 8007f8c:	60da      	str	r2, [r3, #12]
 8007f8e:	e0ce      	b.n	800812e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007f90:	2301      	movs	r3, #1
 8007f92:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007f96:	e0ca      	b.n	800812e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f98:	697b      	ldr	r3, [r7, #20]
 8007f9a:	69db      	ldr	r3, [r3, #28]
 8007f9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fa0:	d166      	bne.n	8008070 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007fa2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007fa6:	2b08      	cmp	r3, #8
 8007fa8:	d827      	bhi.n	8007ffa <UART_SetConfig+0x49a>
 8007faa:	a201      	add	r2, pc, #4	@ (adr r2, 8007fb0 <UART_SetConfig+0x450>)
 8007fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fb0:	08007fd5 	.word	0x08007fd5
 8007fb4:	08007fdd 	.word	0x08007fdd
 8007fb8:	08007fe5 	.word	0x08007fe5
 8007fbc:	08007ffb 	.word	0x08007ffb
 8007fc0:	08007feb 	.word	0x08007feb
 8007fc4:	08007ffb 	.word	0x08007ffb
 8007fc8:	08007ffb 	.word	0x08007ffb
 8007fcc:	08007ffb 	.word	0x08007ffb
 8007fd0:	08007ff3 	.word	0x08007ff3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007fd4:	f7fd fc5a 	bl	800588c <HAL_RCC_GetPCLK1Freq>
 8007fd8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007fda:	e014      	b.n	8008006 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007fdc:	f7fd fc6c 	bl	80058b8 <HAL_RCC_GetPCLK2Freq>
 8007fe0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007fe2:	e010      	b.n	8008006 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007fe4:	4b4e      	ldr	r3, [pc, #312]	@ (8008120 <UART_SetConfig+0x5c0>)
 8007fe6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007fe8:	e00d      	b.n	8008006 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007fea:	f7fd fbb7 	bl	800575c <HAL_RCC_GetSysClockFreq>
 8007fee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ff0:	e009      	b.n	8008006 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ff2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ff6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ff8:	e005      	b.n	8008006 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007ffe:	2301      	movs	r3, #1
 8008000:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008004:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008008:	2b00      	cmp	r3, #0
 800800a:	f000 8090 	beq.w	800812e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008012:	4a44      	ldr	r2, [pc, #272]	@ (8008124 <UART_SetConfig+0x5c4>)
 8008014:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008018:	461a      	mov	r2, r3
 800801a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800801c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008020:	005a      	lsls	r2, r3, #1
 8008022:	697b      	ldr	r3, [r7, #20]
 8008024:	685b      	ldr	r3, [r3, #4]
 8008026:	085b      	lsrs	r3, r3, #1
 8008028:	441a      	add	r2, r3
 800802a:	697b      	ldr	r3, [r7, #20]
 800802c:	685b      	ldr	r3, [r3, #4]
 800802e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008032:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008034:	6a3b      	ldr	r3, [r7, #32]
 8008036:	2b0f      	cmp	r3, #15
 8008038:	d916      	bls.n	8008068 <UART_SetConfig+0x508>
 800803a:	6a3b      	ldr	r3, [r7, #32]
 800803c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008040:	d212      	bcs.n	8008068 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008042:	6a3b      	ldr	r3, [r7, #32]
 8008044:	b29b      	uxth	r3, r3
 8008046:	f023 030f 	bic.w	r3, r3, #15
 800804a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800804c:	6a3b      	ldr	r3, [r7, #32]
 800804e:	085b      	lsrs	r3, r3, #1
 8008050:	b29b      	uxth	r3, r3
 8008052:	f003 0307 	and.w	r3, r3, #7
 8008056:	b29a      	uxth	r2, r3
 8008058:	8bfb      	ldrh	r3, [r7, #30]
 800805a:	4313      	orrs	r3, r2
 800805c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	8bfa      	ldrh	r2, [r7, #30]
 8008064:	60da      	str	r2, [r3, #12]
 8008066:	e062      	b.n	800812e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008068:	2301      	movs	r3, #1
 800806a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800806e:	e05e      	b.n	800812e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008070:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008074:	2b08      	cmp	r3, #8
 8008076:	d828      	bhi.n	80080ca <UART_SetConfig+0x56a>
 8008078:	a201      	add	r2, pc, #4	@ (adr r2, 8008080 <UART_SetConfig+0x520>)
 800807a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800807e:	bf00      	nop
 8008080:	080080a5 	.word	0x080080a5
 8008084:	080080ad 	.word	0x080080ad
 8008088:	080080b5 	.word	0x080080b5
 800808c:	080080cb 	.word	0x080080cb
 8008090:	080080bb 	.word	0x080080bb
 8008094:	080080cb 	.word	0x080080cb
 8008098:	080080cb 	.word	0x080080cb
 800809c:	080080cb 	.word	0x080080cb
 80080a0:	080080c3 	.word	0x080080c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080a4:	f7fd fbf2 	bl	800588c <HAL_RCC_GetPCLK1Freq>
 80080a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80080aa:	e014      	b.n	80080d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080ac:	f7fd fc04 	bl	80058b8 <HAL_RCC_GetPCLK2Freq>
 80080b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80080b2:	e010      	b.n	80080d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080b4:	4b1a      	ldr	r3, [pc, #104]	@ (8008120 <UART_SetConfig+0x5c0>)
 80080b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80080b8:	e00d      	b.n	80080d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080ba:	f7fd fb4f 	bl	800575c <HAL_RCC_GetSysClockFreq>
 80080be:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80080c0:	e009      	b.n	80080d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80080c8:	e005      	b.n	80080d6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80080ca:	2300      	movs	r3, #0
 80080cc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80080ce:	2301      	movs	r3, #1
 80080d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80080d4:	bf00      	nop
    }

    if (pclk != 0U)
 80080d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d028      	beq.n	800812e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80080dc:	697b      	ldr	r3, [r7, #20]
 80080de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080e0:	4a10      	ldr	r2, [pc, #64]	@ (8008124 <UART_SetConfig+0x5c4>)
 80080e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080e6:	461a      	mov	r2, r3
 80080e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ea:	fbb3 f2f2 	udiv	r2, r3, r2
 80080ee:	697b      	ldr	r3, [r7, #20]
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	085b      	lsrs	r3, r3, #1
 80080f4:	441a      	add	r2, r3
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80080fe:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008100:	6a3b      	ldr	r3, [r7, #32]
 8008102:	2b0f      	cmp	r3, #15
 8008104:	d910      	bls.n	8008128 <UART_SetConfig+0x5c8>
 8008106:	6a3b      	ldr	r3, [r7, #32]
 8008108:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800810c:	d20c      	bcs.n	8008128 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800810e:	6a3b      	ldr	r3, [r7, #32]
 8008110:	b29a      	uxth	r2, r3
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	60da      	str	r2, [r3, #12]
 8008118:	e009      	b.n	800812e <UART_SetConfig+0x5ce>
 800811a:	bf00      	nop
 800811c:	40008000 	.word	0x40008000
 8008120:	00f42400 	.word	0x00f42400
 8008124:	08008ccc 	.word	0x08008ccc
      }
      else
      {
        ret = HAL_ERROR;
 8008128:	2301      	movs	r3, #1
 800812a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	2201      	movs	r2, #1
 8008132:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	2201      	movs	r2, #1
 800813a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	2200      	movs	r2, #0
 8008142:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	2200      	movs	r2, #0
 8008148:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800814a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800814e:	4618      	mov	r0, r3
 8008150:	3730      	adds	r7, #48	@ 0x30
 8008152:	46bd      	mov	sp, r7
 8008154:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008158 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008158:	b480      	push	{r7}
 800815a:	b083      	sub	sp, #12
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008164:	f003 0308 	and.w	r3, r3, #8
 8008168:	2b00      	cmp	r3, #0
 800816a:	d00a      	beq.n	8008182 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	685b      	ldr	r3, [r3, #4]
 8008172:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	430a      	orrs	r2, r1
 8008180:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008186:	f003 0301 	and.w	r3, r3, #1
 800818a:	2b00      	cmp	r3, #0
 800818c:	d00a      	beq.n	80081a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	430a      	orrs	r2, r1
 80081a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081a8:	f003 0302 	and.w	r3, r3, #2
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d00a      	beq.n	80081c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	430a      	orrs	r2, r1
 80081c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081ca:	f003 0304 	and.w	r3, r3, #4
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d00a      	beq.n	80081e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	430a      	orrs	r2, r1
 80081e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081ec:	f003 0310 	and.w	r3, r3, #16
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d00a      	beq.n	800820a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	689b      	ldr	r3, [r3, #8]
 80081fa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	430a      	orrs	r2, r1
 8008208:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800820e:	f003 0320 	and.w	r3, r3, #32
 8008212:	2b00      	cmp	r3, #0
 8008214:	d00a      	beq.n	800822c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	689b      	ldr	r3, [r3, #8]
 800821c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	430a      	orrs	r2, r1
 800822a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008230:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008234:	2b00      	cmp	r3, #0
 8008236:	d01a      	beq.n	800826e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	685b      	ldr	r3, [r3, #4]
 800823e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	430a      	orrs	r2, r1
 800824c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008252:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008256:	d10a      	bne.n	800826e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	685b      	ldr	r3, [r3, #4]
 800825e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	430a      	orrs	r2, r1
 800826c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008276:	2b00      	cmp	r3, #0
 8008278:	d00a      	beq.n	8008290 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	685b      	ldr	r3, [r3, #4]
 8008280:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	430a      	orrs	r2, r1
 800828e:	605a      	str	r2, [r3, #4]
  }
}
 8008290:	bf00      	nop
 8008292:	370c      	adds	r7, #12
 8008294:	46bd      	mov	sp, r7
 8008296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829a:	4770      	bx	lr

0800829c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b098      	sub	sp, #96	@ 0x60
 80082a0:	af02      	add	r7, sp, #8
 80082a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2200      	movs	r2, #0
 80082a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80082ac:	f7f9 ff40 	bl	8002130 <HAL_GetTick>
 80082b0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f003 0308 	and.w	r3, r3, #8
 80082bc:	2b08      	cmp	r3, #8
 80082be:	d12f      	bne.n	8008320 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80082c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80082c4:	9300      	str	r3, [sp, #0]
 80082c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082c8:	2200      	movs	r2, #0
 80082ca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f000 f88e 	bl	80083f0 <UART_WaitOnFlagUntilTimeout>
 80082d4:	4603      	mov	r3, r0
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d022      	beq.n	8008320 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082e2:	e853 3f00 	ldrex	r3, [r3]
 80082e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80082e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80082ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	461a      	mov	r2, r3
 80082f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80082f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80082fa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80082fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008300:	e841 2300 	strex	r3, r2, [r1]
 8008304:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008306:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008308:	2b00      	cmp	r3, #0
 800830a:	d1e6      	bne.n	80082da <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2220      	movs	r2, #32
 8008310:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2200      	movs	r2, #0
 8008318:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800831c:	2303      	movs	r3, #3
 800831e:	e063      	b.n	80083e8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f003 0304 	and.w	r3, r3, #4
 800832a:	2b04      	cmp	r3, #4
 800832c:	d149      	bne.n	80083c2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800832e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008332:	9300      	str	r3, [sp, #0]
 8008334:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008336:	2200      	movs	r2, #0
 8008338:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800833c:	6878      	ldr	r0, [r7, #4]
 800833e:	f000 f857 	bl	80083f0 <UART_WaitOnFlagUntilTimeout>
 8008342:	4603      	mov	r3, r0
 8008344:	2b00      	cmp	r3, #0
 8008346:	d03c      	beq.n	80083c2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800834e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008350:	e853 3f00 	ldrex	r3, [r3]
 8008354:	623b      	str	r3, [r7, #32]
   return(result);
 8008356:	6a3b      	ldr	r3, [r7, #32]
 8008358:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800835c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	461a      	mov	r2, r3
 8008364:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008366:	633b      	str	r3, [r7, #48]	@ 0x30
 8008368:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800836a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800836c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800836e:	e841 2300 	strex	r3, r2, [r1]
 8008372:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008376:	2b00      	cmp	r3, #0
 8008378:	d1e6      	bne.n	8008348 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	3308      	adds	r3, #8
 8008380:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	e853 3f00 	ldrex	r3, [r3]
 8008388:	60fb      	str	r3, [r7, #12]
   return(result);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f023 0301 	bic.w	r3, r3, #1
 8008390:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	3308      	adds	r3, #8
 8008398:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800839a:	61fa      	str	r2, [r7, #28]
 800839c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800839e:	69b9      	ldr	r1, [r7, #24]
 80083a0:	69fa      	ldr	r2, [r7, #28]
 80083a2:	e841 2300 	strex	r3, r2, [r1]
 80083a6:	617b      	str	r3, [r7, #20]
   return(result);
 80083a8:	697b      	ldr	r3, [r7, #20]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d1e5      	bne.n	800837a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2220      	movs	r2, #32
 80083b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2200      	movs	r2, #0
 80083ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80083be:	2303      	movs	r3, #3
 80083c0:	e012      	b.n	80083e8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2220      	movs	r2, #32
 80083c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2220      	movs	r2, #32
 80083ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2200      	movs	r2, #0
 80083d6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2200      	movs	r2, #0
 80083dc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2200      	movs	r2, #0
 80083e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80083e6:	2300      	movs	r3, #0
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3758      	adds	r7, #88	@ 0x58
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}

080083f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b084      	sub	sp, #16
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	60f8      	str	r0, [r7, #12]
 80083f8:	60b9      	str	r1, [r7, #8]
 80083fa:	603b      	str	r3, [r7, #0]
 80083fc:	4613      	mov	r3, r2
 80083fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008400:	e04f      	b.n	80084a2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008402:	69bb      	ldr	r3, [r7, #24]
 8008404:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008408:	d04b      	beq.n	80084a2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800840a:	f7f9 fe91 	bl	8002130 <HAL_GetTick>
 800840e:	4602      	mov	r2, r0
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	1ad3      	subs	r3, r2, r3
 8008414:	69ba      	ldr	r2, [r7, #24]
 8008416:	429a      	cmp	r2, r3
 8008418:	d302      	bcc.n	8008420 <UART_WaitOnFlagUntilTimeout+0x30>
 800841a:	69bb      	ldr	r3, [r7, #24]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d101      	bne.n	8008424 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008420:	2303      	movs	r3, #3
 8008422:	e04e      	b.n	80084c2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 0304 	and.w	r3, r3, #4
 800842e:	2b00      	cmp	r3, #0
 8008430:	d037      	beq.n	80084a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	2b80      	cmp	r3, #128	@ 0x80
 8008436:	d034      	beq.n	80084a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008438:	68bb      	ldr	r3, [r7, #8]
 800843a:	2b40      	cmp	r3, #64	@ 0x40
 800843c:	d031      	beq.n	80084a2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	69db      	ldr	r3, [r3, #28]
 8008444:	f003 0308 	and.w	r3, r3, #8
 8008448:	2b08      	cmp	r3, #8
 800844a:	d110      	bne.n	800846e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	2208      	movs	r2, #8
 8008452:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008454:	68f8      	ldr	r0, [r7, #12]
 8008456:	f000 f920 	bl	800869a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2208      	movs	r2, #8
 800845e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2200      	movs	r2, #0
 8008466:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800846a:	2301      	movs	r3, #1
 800846c:	e029      	b.n	80084c2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	69db      	ldr	r3, [r3, #28]
 8008474:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008478:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800847c:	d111      	bne.n	80084a2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008486:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008488:	68f8      	ldr	r0, [r7, #12]
 800848a:	f000 f906 	bl	800869a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	2220      	movs	r2, #32
 8008492:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	2200      	movs	r2, #0
 800849a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800849e:	2303      	movs	r3, #3
 80084a0:	e00f      	b.n	80084c2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	69da      	ldr	r2, [r3, #28]
 80084a8:	68bb      	ldr	r3, [r7, #8]
 80084aa:	4013      	ands	r3, r2
 80084ac:	68ba      	ldr	r2, [r7, #8]
 80084ae:	429a      	cmp	r2, r3
 80084b0:	bf0c      	ite	eq
 80084b2:	2301      	moveq	r3, #1
 80084b4:	2300      	movne	r3, #0
 80084b6:	b2db      	uxtb	r3, r3
 80084b8:	461a      	mov	r2, r3
 80084ba:	79fb      	ldrb	r3, [r7, #7]
 80084bc:	429a      	cmp	r2, r3
 80084be:	d0a0      	beq.n	8008402 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80084c0:	2300      	movs	r3, #0
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	3710      	adds	r7, #16
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}
	...

080084cc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b096      	sub	sp, #88	@ 0x58
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	60f8      	str	r0, [r7, #12]
 80084d4:	60b9      	str	r1, [r7, #8]
 80084d6:	4613      	mov	r3, r2
 80084d8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	68ba      	ldr	r2, [r7, #8]
 80084de:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	88fa      	ldrh	r2, [r7, #6]
 80084e4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	2200      	movs	r2, #0
 80084ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	2222      	movs	r2, #34	@ 0x22
 80084f4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d02d      	beq.n	800855e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008508:	4a40      	ldr	r2, [pc, #256]	@ (800860c <UART_Start_Receive_DMA+0x140>)
 800850a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008512:	4a3f      	ldr	r2, [pc, #252]	@ (8008610 <UART_Start_Receive_DMA+0x144>)
 8008514:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800851c:	4a3d      	ldr	r2, [pc, #244]	@ (8008614 <UART_Start_Receive_DMA+0x148>)
 800851e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008526:	2200      	movs	r2, #0
 8008528:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	3324      	adds	r3, #36	@ 0x24
 8008536:	4619      	mov	r1, r3
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800853c:	461a      	mov	r2, r3
 800853e:	88fb      	ldrh	r3, [r7, #6]
 8008540:	f7fb fe9c 	bl	800427c <HAL_DMA_Start_IT>
 8008544:	4603      	mov	r3, r0
 8008546:	2b00      	cmp	r3, #0
 8008548:	d009      	beq.n	800855e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	2210      	movs	r2, #16
 800854e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	2220      	movs	r2, #32
 8008556:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800855a:	2301      	movs	r3, #1
 800855c:	e051      	b.n	8008602 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	691b      	ldr	r3, [r3, #16]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d018      	beq.n	8008598 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800856c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800856e:	e853 3f00 	ldrex	r3, [r3]
 8008572:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008576:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800857a:	657b      	str	r3, [r7, #84]	@ 0x54
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	461a      	mov	r2, r3
 8008582:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008584:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008586:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008588:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800858a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800858c:	e841 2300 	strex	r3, r2, [r1]
 8008590:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008592:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008594:	2b00      	cmp	r3, #0
 8008596:	d1e6      	bne.n	8008566 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	3308      	adds	r3, #8
 800859e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085a2:	e853 3f00 	ldrex	r3, [r3]
 80085a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80085a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085aa:	f043 0301 	orr.w	r3, r3, #1
 80085ae:	653b      	str	r3, [r7, #80]	@ 0x50
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	3308      	adds	r3, #8
 80085b6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80085b8:	637a      	str	r2, [r7, #52]	@ 0x34
 80085ba:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085bc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80085be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80085c0:	e841 2300 	strex	r3, r2, [r1]
 80085c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80085c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d1e5      	bne.n	8008598 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	3308      	adds	r3, #8
 80085d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	e853 3f00 	ldrex	r3, [r3]
 80085da:	613b      	str	r3, [r7, #16]
   return(result);
 80085dc:	693b      	ldr	r3, [r7, #16]
 80085de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	3308      	adds	r3, #8
 80085ea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80085ec:	623a      	str	r2, [r7, #32]
 80085ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f0:	69f9      	ldr	r1, [r7, #28]
 80085f2:	6a3a      	ldr	r2, [r7, #32]
 80085f4:	e841 2300 	strex	r3, r2, [r1]
 80085f8:	61bb      	str	r3, [r7, #24]
   return(result);
 80085fa:	69bb      	ldr	r3, [r7, #24]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d1e5      	bne.n	80085cc <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8008600:	2300      	movs	r3, #0
}
 8008602:	4618      	mov	r0, r3
 8008604:	3758      	adds	r7, #88	@ 0x58
 8008606:	46bd      	mov	sp, r7
 8008608:	bd80      	pop	{r7, pc}
 800860a:	bf00      	nop
 800860c:	08008767 	.word	0x08008767
 8008610:	08008893 	.word	0x08008893
 8008614:	080088d1 	.word	0x080088d1

08008618 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008618:	b480      	push	{r7}
 800861a:	b08f      	sub	sp, #60	@ 0x3c
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008626:	6a3b      	ldr	r3, [r7, #32]
 8008628:	e853 3f00 	ldrex	r3, [r3]
 800862c:	61fb      	str	r3, [r7, #28]
   return(result);
 800862e:	69fb      	ldr	r3, [r7, #28]
 8008630:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008634:	637b      	str	r3, [r7, #52]	@ 0x34
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	461a      	mov	r2, r3
 800863c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800863e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008640:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008642:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008644:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008646:	e841 2300 	strex	r3, r2, [r1]
 800864a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800864c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800864e:	2b00      	cmp	r3, #0
 8008650:	d1e6      	bne.n	8008620 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	3308      	adds	r3, #8
 8008658:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	e853 3f00 	ldrex	r3, [r3]
 8008660:	60bb      	str	r3, [r7, #8]
   return(result);
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008668:	633b      	str	r3, [r7, #48]	@ 0x30
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	3308      	adds	r3, #8
 8008670:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008672:	61ba      	str	r2, [r7, #24]
 8008674:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008676:	6979      	ldr	r1, [r7, #20]
 8008678:	69ba      	ldr	r2, [r7, #24]
 800867a:	e841 2300 	strex	r3, r2, [r1]
 800867e:	613b      	str	r3, [r7, #16]
   return(result);
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d1e5      	bne.n	8008652 <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2220      	movs	r2, #32
 800868a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800868e:	bf00      	nop
 8008690:	373c      	adds	r7, #60	@ 0x3c
 8008692:	46bd      	mov	sp, r7
 8008694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008698:	4770      	bx	lr

0800869a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800869a:	b480      	push	{r7}
 800869c:	b095      	sub	sp, #84	@ 0x54
 800869e:	af00      	add	r7, sp, #0
 80086a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086aa:	e853 3f00 	ldrex	r3, [r3]
 80086ae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80086b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80086b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	461a      	mov	r2, r3
 80086be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80086c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80086c2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80086c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80086c8:	e841 2300 	strex	r3, r2, [r1]
 80086cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80086ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d1e6      	bne.n	80086a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	3308      	adds	r3, #8
 80086da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086dc:	6a3b      	ldr	r3, [r7, #32]
 80086de:	e853 3f00 	ldrex	r3, [r3]
 80086e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80086e4:	69fb      	ldr	r3, [r7, #28]
 80086e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80086ea:	f023 0301 	bic.w	r3, r3, #1
 80086ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	3308      	adds	r3, #8
 80086f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80086f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80086fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80086fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008700:	e841 2300 	strex	r3, r2, [r1]
 8008704:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008708:	2b00      	cmp	r3, #0
 800870a:	d1e3      	bne.n	80086d4 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008710:	2b01      	cmp	r3, #1
 8008712:	d118      	bne.n	8008746 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	e853 3f00 	ldrex	r3, [r3]
 8008720:	60bb      	str	r3, [r7, #8]
   return(result);
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	f023 0310 	bic.w	r3, r3, #16
 8008728:	647b      	str	r3, [r7, #68]	@ 0x44
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	461a      	mov	r2, r3
 8008730:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008732:	61bb      	str	r3, [r7, #24]
 8008734:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008736:	6979      	ldr	r1, [r7, #20]
 8008738:	69ba      	ldr	r2, [r7, #24]
 800873a:	e841 2300 	strex	r3, r2, [r1]
 800873e:	613b      	str	r3, [r7, #16]
   return(result);
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d1e6      	bne.n	8008714 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2220      	movs	r2, #32
 800874a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2200      	movs	r2, #0
 8008752:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2200      	movs	r2, #0
 8008758:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800875a:	bf00      	nop
 800875c:	3754      	adds	r7, #84	@ 0x54
 800875e:	46bd      	mov	sp, r7
 8008760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008764:	4770      	bx	lr

08008766 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008766:	b580      	push	{r7, lr}
 8008768:	b09c      	sub	sp, #112	@ 0x70
 800876a:	af00      	add	r7, sp, #0
 800876c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008772:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f003 0320 	and.w	r3, r3, #32
 800877e:	2b00      	cmp	r3, #0
 8008780:	d171      	bne.n	8008866 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8008782:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008784:	2200      	movs	r2, #0
 8008786:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800878a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008790:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008792:	e853 3f00 	ldrex	r3, [r3]
 8008796:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008798:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800879a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800879e:	66bb      	str	r3, [r7, #104]	@ 0x68
 80087a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	461a      	mov	r2, r3
 80087a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80087a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80087aa:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80087ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80087b0:	e841 2300 	strex	r3, r2, [r1]
 80087b4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80087b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d1e6      	bne.n	800878a <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	3308      	adds	r3, #8
 80087c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087c6:	e853 3f00 	ldrex	r3, [r3]
 80087ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80087cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087ce:	f023 0301 	bic.w	r3, r3, #1
 80087d2:	667b      	str	r3, [r7, #100]	@ 0x64
 80087d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	3308      	adds	r3, #8
 80087da:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80087dc:	647a      	str	r2, [r7, #68]	@ 0x44
 80087de:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80087e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80087e4:	e841 2300 	strex	r3, r2, [r1]
 80087e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80087ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d1e5      	bne.n	80087bc <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	3308      	adds	r3, #8
 80087f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087fa:	e853 3f00 	ldrex	r3, [r3]
 80087fe:	623b      	str	r3, [r7, #32]
   return(result);
 8008800:	6a3b      	ldr	r3, [r7, #32]
 8008802:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008806:	663b      	str	r3, [r7, #96]	@ 0x60
 8008808:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	3308      	adds	r3, #8
 800880e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008810:	633a      	str	r2, [r7, #48]	@ 0x30
 8008812:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008814:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008816:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008818:	e841 2300 	strex	r3, r2, [r1]
 800881c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800881e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008820:	2b00      	cmp	r3, #0
 8008822:	d1e5      	bne.n	80087f0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008824:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008826:	2220      	movs	r2, #32
 8008828:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800882c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800882e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008830:	2b01      	cmp	r3, #1
 8008832:	d118      	bne.n	8008866 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008834:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800883a:	693b      	ldr	r3, [r7, #16]
 800883c:	e853 3f00 	ldrex	r3, [r3]
 8008840:	60fb      	str	r3, [r7, #12]
   return(result);
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	f023 0310 	bic.w	r3, r3, #16
 8008848:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800884a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	461a      	mov	r2, r3
 8008850:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008852:	61fb      	str	r3, [r7, #28]
 8008854:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008856:	69b9      	ldr	r1, [r7, #24]
 8008858:	69fa      	ldr	r2, [r7, #28]
 800885a:	e841 2300 	strex	r3, r2, [r1]
 800885e:	617b      	str	r3, [r7, #20]
   return(result);
 8008860:	697b      	ldr	r3, [r7, #20]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d1e6      	bne.n	8008834 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008866:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008868:	2200      	movs	r2, #0
 800886a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800886c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800886e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008870:	2b01      	cmp	r3, #1
 8008872:	d107      	bne.n	8008884 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008874:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008876:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800887a:	4619      	mov	r1, r3
 800887c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800887e:	f7ff f963 	bl	8007b48 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008882:	e002      	b.n	800888a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008884:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008886:	f7f8 fcaf 	bl	80011e8 <HAL_UART_RxCpltCallback>
}
 800888a:	bf00      	nop
 800888c:	3770      	adds	r7, #112	@ 0x70
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}

08008892 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008892:	b580      	push	{r7, lr}
 8008894:	b084      	sub	sp, #16
 8008896:	af00      	add	r7, sp, #0
 8008898:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800889e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	2201      	movs	r2, #1
 80088a4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088aa:	2b01      	cmp	r3, #1
 80088ac:	d109      	bne.n	80088c2 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80088b4:	085b      	lsrs	r3, r3, #1
 80088b6:	b29b      	uxth	r3, r3
 80088b8:	4619      	mov	r1, r3
 80088ba:	68f8      	ldr	r0, [r7, #12]
 80088bc:	f7ff f944 	bl	8007b48 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80088c0:	e002      	b.n	80088c8 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80088c2:	68f8      	ldr	r0, [r7, #12]
 80088c4:	f7ff f92c 	bl	8007b20 <HAL_UART_RxHalfCpltCallback>
}
 80088c8:	bf00      	nop
 80088ca:	3710      	adds	r7, #16
 80088cc:	46bd      	mov	sp, r7
 80088ce:	bd80      	pop	{r7, pc}

080088d0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b086      	sub	sp, #24
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088dc:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088e4:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80088e6:	697b      	ldr	r3, [r7, #20]
 80088e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80088ec:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	689b      	ldr	r3, [r3, #8]
 80088f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088f8:	2b80      	cmp	r3, #128	@ 0x80
 80088fa:	d109      	bne.n	8008910 <UART_DMAError+0x40>
 80088fc:	693b      	ldr	r3, [r7, #16]
 80088fe:	2b21      	cmp	r3, #33	@ 0x21
 8008900:	d106      	bne.n	8008910 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008902:	697b      	ldr	r3, [r7, #20]
 8008904:	2200      	movs	r2, #0
 8008906:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800890a:	6978      	ldr	r0, [r7, #20]
 800890c:	f7ff fe84 	bl	8008618 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008910:	697b      	ldr	r3, [r7, #20]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	689b      	ldr	r3, [r3, #8]
 8008916:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800891a:	2b40      	cmp	r3, #64	@ 0x40
 800891c:	d109      	bne.n	8008932 <UART_DMAError+0x62>
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	2b22      	cmp	r3, #34	@ 0x22
 8008922:	d106      	bne.n	8008932 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008924:	697b      	ldr	r3, [r7, #20]
 8008926:	2200      	movs	r2, #0
 8008928:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800892c:	6978      	ldr	r0, [r7, #20]
 800892e:	f7ff feb4 	bl	800869a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008938:	f043 0210 	orr.w	r2, r3, #16
 800893c:	697b      	ldr	r3, [r7, #20]
 800893e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008942:	6978      	ldr	r0, [r7, #20]
 8008944:	f7ff f8f6 	bl	8007b34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008948:	bf00      	nop
 800894a:	3718      	adds	r7, #24
 800894c:	46bd      	mov	sp, r7
 800894e:	bd80      	pop	{r7, pc}

08008950 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b084      	sub	sp, #16
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800895c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	2200      	movs	r2, #0
 8008962:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	2200      	movs	r2, #0
 800896a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800896e:	68f8      	ldr	r0, [r7, #12]
 8008970:	f7ff f8e0 	bl	8007b34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008974:	bf00      	nop
 8008976:	3710      	adds	r7, #16
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}

0800897c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b088      	sub	sp, #32
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	e853 3f00 	ldrex	r3, [r3]
 8008990:	60bb      	str	r3, [r7, #8]
   return(result);
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008998:	61fb      	str	r3, [r7, #28]
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	461a      	mov	r2, r3
 80089a0:	69fb      	ldr	r3, [r7, #28]
 80089a2:	61bb      	str	r3, [r7, #24]
 80089a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a6:	6979      	ldr	r1, [r7, #20]
 80089a8:	69ba      	ldr	r2, [r7, #24]
 80089aa:	e841 2300 	strex	r3, r2, [r1]
 80089ae:	613b      	str	r3, [r7, #16]
   return(result);
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d1e6      	bne.n	8008984 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2220      	movs	r2, #32
 80089ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2200      	movs	r2, #0
 80089c2:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80089c4:	6878      	ldr	r0, [r7, #4]
 80089c6:	f7ff f8a1 	bl	8007b0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80089ca:	bf00      	nop
 80089cc:	3720      	adds	r7, #32
 80089ce:	46bd      	mov	sp, r7
 80089d0:	bd80      	pop	{r7, pc}

080089d2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80089d2:	b480      	push	{r7}
 80089d4:	b083      	sub	sp, #12
 80089d6:	af00      	add	r7, sp, #0
 80089d8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80089da:	bf00      	nop
 80089dc:	370c      	adds	r7, #12
 80089de:	46bd      	mov	sp, r7
 80089e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e4:	4770      	bx	lr

080089e6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80089e6:	b480      	push	{r7}
 80089e8:	b083      	sub	sp, #12
 80089ea:	af00      	add	r7, sp, #0
 80089ec:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80089ee:	bf00      	nop
 80089f0:	370c      	adds	r7, #12
 80089f2:	46bd      	mov	sp, r7
 80089f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f8:	4770      	bx	lr

080089fa <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80089fa:	b480      	push	{r7}
 80089fc:	b083      	sub	sp, #12
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008a02:	bf00      	nop
 8008a04:	370c      	adds	r7, #12
 8008a06:	46bd      	mov	sp, r7
 8008a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0c:	4770      	bx	lr

08008a0e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008a0e:	b480      	push	{r7}
 8008a10:	b085      	sub	sp, #20
 8008a12:	af00      	add	r7, sp, #0
 8008a14:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008a1c:	2b01      	cmp	r3, #1
 8008a1e:	d101      	bne.n	8008a24 <HAL_UARTEx_DisableFifoMode+0x16>
 8008a20:	2302      	movs	r3, #2
 8008a22:	e027      	b.n	8008a74 <HAL_UARTEx_DisableFifoMode+0x66>
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2201      	movs	r2, #1
 8008a28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2224      	movs	r2, #36	@ 0x24
 8008a30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	681a      	ldr	r2, [r3, #0]
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f022 0201 	bic.w	r2, r2, #1
 8008a4a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008a52:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2200      	movs	r2, #0
 8008a58:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	68fa      	ldr	r2, [r7, #12]
 8008a60:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2220      	movs	r2, #32
 8008a66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008a72:	2300      	movs	r3, #0
}
 8008a74:	4618      	mov	r0, r3
 8008a76:	3714      	adds	r7, #20
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7e:	4770      	bx	lr

08008a80 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b084      	sub	sp, #16
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
 8008a88:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008a90:	2b01      	cmp	r3, #1
 8008a92:	d101      	bne.n	8008a98 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008a94:	2302      	movs	r3, #2
 8008a96:	e02d      	b.n	8008af4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2201      	movs	r2, #1
 8008a9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2224      	movs	r2, #36	@ 0x24
 8008aa4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	681a      	ldr	r2, [r3, #0]
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f022 0201 	bic.w	r2, r2, #1
 8008abe:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	689b      	ldr	r3, [r3, #8]
 8008ac6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	683a      	ldr	r2, [r7, #0]
 8008ad0:	430a      	orrs	r2, r1
 8008ad2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f000 f84f 	bl	8008b78 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	68fa      	ldr	r2, [r7, #12]
 8008ae0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2220      	movs	r2, #32
 8008ae6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2200      	movs	r2, #0
 8008aee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008af2:	2300      	movs	r3, #0
}
 8008af4:	4618      	mov	r0, r3
 8008af6:	3710      	adds	r7, #16
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}

08008afc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b084      	sub	sp, #16
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
 8008b04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008b0c:	2b01      	cmp	r3, #1
 8008b0e:	d101      	bne.n	8008b14 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008b10:	2302      	movs	r3, #2
 8008b12:	e02d      	b.n	8008b70 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2201      	movs	r2, #1
 8008b18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2224      	movs	r2, #36	@ 0x24
 8008b20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	681a      	ldr	r2, [r3, #0]
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f022 0201 	bic.w	r2, r2, #1
 8008b3a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	689b      	ldr	r3, [r3, #8]
 8008b42:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	683a      	ldr	r2, [r7, #0]
 8008b4c:	430a      	orrs	r2, r1
 8008b4e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	f000 f811 	bl	8008b78 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	68fa      	ldr	r2, [r7, #12]
 8008b5c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2220      	movs	r2, #32
 8008b62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008b6e:	2300      	movs	r3, #0
}
 8008b70:	4618      	mov	r0, r3
 8008b72:	3710      	adds	r7, #16
 8008b74:	46bd      	mov	sp, r7
 8008b76:	bd80      	pop	{r7, pc}

08008b78 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b085      	sub	sp, #20
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d108      	bne.n	8008b9a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2201      	movs	r2, #1
 8008b8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2201      	movs	r2, #1
 8008b94:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008b98:	e031      	b.n	8008bfe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008b9a:	2308      	movs	r3, #8
 8008b9c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008b9e:	2308      	movs	r3, #8
 8008ba0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	689b      	ldr	r3, [r3, #8]
 8008ba8:	0e5b      	lsrs	r3, r3, #25
 8008baa:	b2db      	uxtb	r3, r3
 8008bac:	f003 0307 	and.w	r3, r3, #7
 8008bb0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	689b      	ldr	r3, [r3, #8]
 8008bb8:	0f5b      	lsrs	r3, r3, #29
 8008bba:	b2db      	uxtb	r3, r3
 8008bbc:	f003 0307 	and.w	r3, r3, #7
 8008bc0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008bc2:	7bbb      	ldrb	r3, [r7, #14]
 8008bc4:	7b3a      	ldrb	r2, [r7, #12]
 8008bc6:	4911      	ldr	r1, [pc, #68]	@ (8008c0c <UARTEx_SetNbDataToProcess+0x94>)
 8008bc8:	5c8a      	ldrb	r2, [r1, r2]
 8008bca:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008bce:	7b3a      	ldrb	r2, [r7, #12]
 8008bd0:	490f      	ldr	r1, [pc, #60]	@ (8008c10 <UARTEx_SetNbDataToProcess+0x98>)
 8008bd2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008bd4:	fb93 f3f2 	sdiv	r3, r3, r2
 8008bd8:	b29a      	uxth	r2, r3
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008be0:	7bfb      	ldrb	r3, [r7, #15]
 8008be2:	7b7a      	ldrb	r2, [r7, #13]
 8008be4:	4909      	ldr	r1, [pc, #36]	@ (8008c0c <UARTEx_SetNbDataToProcess+0x94>)
 8008be6:	5c8a      	ldrb	r2, [r1, r2]
 8008be8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008bec:	7b7a      	ldrb	r2, [r7, #13]
 8008bee:	4908      	ldr	r1, [pc, #32]	@ (8008c10 <UARTEx_SetNbDataToProcess+0x98>)
 8008bf0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008bf2:	fb93 f3f2 	sdiv	r3, r3, r2
 8008bf6:	b29a      	uxth	r2, r3
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008bfe:	bf00      	nop
 8008c00:	3714      	adds	r7, #20
 8008c02:	46bd      	mov	sp, r7
 8008c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c08:	4770      	bx	lr
 8008c0a:	bf00      	nop
 8008c0c:	08008ce4 	.word	0x08008ce4
 8008c10:	08008cec 	.word	0x08008cec

08008c14 <memset>:
 8008c14:	4402      	add	r2, r0
 8008c16:	4603      	mov	r3, r0
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d100      	bne.n	8008c1e <memset+0xa>
 8008c1c:	4770      	bx	lr
 8008c1e:	f803 1b01 	strb.w	r1, [r3], #1
 8008c22:	e7f9      	b.n	8008c18 <memset+0x4>

08008c24 <__libc_init_array>:
 8008c24:	b570      	push	{r4, r5, r6, lr}
 8008c26:	4d0d      	ldr	r5, [pc, #52]	@ (8008c5c <__libc_init_array+0x38>)
 8008c28:	4c0d      	ldr	r4, [pc, #52]	@ (8008c60 <__libc_init_array+0x3c>)
 8008c2a:	1b64      	subs	r4, r4, r5
 8008c2c:	10a4      	asrs	r4, r4, #2
 8008c2e:	2600      	movs	r6, #0
 8008c30:	42a6      	cmp	r6, r4
 8008c32:	d109      	bne.n	8008c48 <__libc_init_array+0x24>
 8008c34:	4d0b      	ldr	r5, [pc, #44]	@ (8008c64 <__libc_init_array+0x40>)
 8008c36:	4c0c      	ldr	r4, [pc, #48]	@ (8008c68 <__libc_init_array+0x44>)
 8008c38:	f000 f818 	bl	8008c6c <_init>
 8008c3c:	1b64      	subs	r4, r4, r5
 8008c3e:	10a4      	asrs	r4, r4, #2
 8008c40:	2600      	movs	r6, #0
 8008c42:	42a6      	cmp	r6, r4
 8008c44:	d105      	bne.n	8008c52 <__libc_init_array+0x2e>
 8008c46:	bd70      	pop	{r4, r5, r6, pc}
 8008c48:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c4c:	4798      	blx	r3
 8008c4e:	3601      	adds	r6, #1
 8008c50:	e7ee      	b.n	8008c30 <__libc_init_array+0xc>
 8008c52:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c56:	4798      	blx	r3
 8008c58:	3601      	adds	r6, #1
 8008c5a:	e7f2      	b.n	8008c42 <__libc_init_array+0x1e>
 8008c5c:	08008cfc 	.word	0x08008cfc
 8008c60:	08008cfc 	.word	0x08008cfc
 8008c64:	08008cfc 	.word	0x08008cfc
 8008c68:	08008d00 	.word	0x08008d00

08008c6c <_init>:
 8008c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c6e:	bf00      	nop
 8008c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c72:	bc08      	pop	{r3}
 8008c74:	469e      	mov	lr, r3
 8008c76:	4770      	bx	lr

08008c78 <_fini>:
 8008c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c7a:	bf00      	nop
 8008c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c7e:	bc08      	pop	{r3}
 8008c80:	469e      	mov	lr, r3
 8008c82:	4770      	bx	lr
