[{"DBLP title": "Gate-Level Information Flow Tracking for Security Lattices.", "DBLP authors": ["Wei Hu", "Dejun Mu", "Jason Oberg", "Baolei Mao", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"], "year": 2014, "doi": "https://doi.org/10.1145/2676548", "OA papers": [{"PaperId": "https://openalex.org/W2121894892", "PaperTitle": "Gate-Level Information Flow Tracking for Security Lattices", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Northwestern Polytechnical University": 3.0, "University of California, San Diego": 2.0, "The University of Texas at Austin": 1.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Wei Hu", "Dejun Mu", "Jason Oberg", "Baolei Mao", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"]}]}, {"DBLP title": "Clock Tree Synthesis Considering Slew Effect on Supply Voltage Variation.", "DBLP authors": ["Chun-Kai Wang", "Yeh-Chi Chang", "Hung-Ming Chen", "Ching-Yu Chin"], "year": 2014, "doi": "https://doi.org/10.1145/2651401", "OA papers": [{"PaperId": "https://openalex.org/W2139580002", "PaperTitle": "Clock Tree Synthesis Considering Slew Effect on Supply Voltage Variation", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Chun-Kai Wang", "Yeh-Chi Chang", "Hung-Ming Chen", "Ching-Yu Chin"]}]}, {"DBLP title": "Scaling Input Stimulus Generation through Hybrid Static and Dynamic Analysis of RTL.", "DBLP authors": ["Lingyi Liu", "Shobha Vasudevan"], "year": 2014, "doi": "https://doi.org/10.1145/2676549", "OA papers": [{"PaperId": "https://openalex.org/W2074371713", "PaperTitle": "Scaling Input Stimulus Generation through Hybrid Static and Dynamic Analysis of RTL", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Liu Lingyi", "Shobha Vasudevan"]}]}, {"DBLP title": "Dataflow Graph Partitioning for Area-Efficient High-Level Synthesis with Systems Perspective.", "DBLP authors": ["Sharad Sinha", "Thambipillai Srikanthan"], "year": 2014, "doi": "https://doi.org/10.1145/2660769", "OA papers": [{"PaperId": "https://openalex.org/W2041398073", "PaperTitle": "Dataflow Graph Partitioning for Area-Efficient High-Level Synthesis with Systems Perspective", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Sharad Sinha", "Thambipillai Srikanthan"]}]}, {"DBLP title": "Synthesizing Optimal Switching Lattices.", "DBLP authors": ["Graeme Gange", "Harald S\u00f8ndergaard", "Peter J. Stuckey"], "year": 2014, "doi": "https://doi.org/10.1145/2661632", "OA papers": [{"PaperId": "https://openalex.org/W2164136814", "PaperTitle": "Synthesizing Optimal Switching Lattices", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Melbourne": 3.0}, "Authors": ["Graeme Gange", "Harald S\u00f8ndergaard", "Peter J. Stuckey"]}]}, {"DBLP title": "Efficient Coverage-Driven Stimulus Generation Using Simultaneous SAT Solving, with Application to SystemVerilog.", "DBLP authors": ["An-Che Cheng", "Chia-Chih Jack Yen", "Celina G. Val", "Sam Bayless", "Alan J. Hu", "Iris Hui-Ru Jiang", "Jing-Yang Jou"], "year": 2014, "doi": "https://doi.org/10.1145/2651400", "OA papers": [{"PaperId": "https://openalex.org/W2063008354", "PaperTitle": "Efficient Coverage-Driven Stimulus Generation Using Simultaneous SAT Solving, with Application to SystemVerilog", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Yang Ming Chiao Tung University": 2.5, "Synopsys Taiwan Co., Ltd., Taiwan#TAB#": 1.0, "University of British Columbia": 3.0, "National Central University": 0.5}, "Authors": ["An-Che Cheng", "Chia-Chih Yen", "Celina G. Val", "Sam Bayless", "Alan J. Hu", "Iris Hui-Ru Jiang", "Jing-Yang Jou"]}]}, {"DBLP title": "SmartCap: Using Machine Learning for Power Adaptation of Smartphone's Application Processor.", "DBLP authors": ["Xueliang Li", "Guihai Yan", "Yinhe Han", "Xiaowei Li"], "year": 2014, "doi": "https://doi.org/10.1145/2651402", "OA papers": [{"PaperId": "https://openalex.org/W2013821507", "PaperTitle": "SmartCap", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Chinese Academy of Sciences": 3.0}, "Authors": ["Xueliang Li", "Yinhe Han", "Xiaowei Li"]}]}, {"DBLP title": "Compiler Optimization for Reducing Leakage Power in Multithread BSP Programs.", "DBLP authors": ["Wen-Li Shih", "Yi-Ping You", "Chung-Wen Huang", "Jenq Kuen Lee"], "year": 2014, "doi": "https://doi.org/10.1145/2668119", "OA papers": [{"PaperId": "https://openalex.org/W2077998140", "PaperTitle": "Compiler Optimization for Reducing Leakage Power in Multithread BSP Programs", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Tsing Hua University": 3.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Wen-Li Shih", "Yi-Ping You", "Chung-Wen Huang", "Jenq Kuen Lee"]}]}, {"DBLP title": "Hybrid Cache Designs for Reliable Hybrid High and Ultra-Low Voltage Operation.", "DBLP authors": ["Bojan Maric", "Jaume Abella", "Francisco J. Cazorla", "Mateo Valero"], "year": 2014, "doi": "https://doi.org/10.1145/2658988", "OA papers": [{"PaperId": "https://openalex.org/W2091312386", "PaperTitle": "Hybrid Cache Designs for Reliable Hybrid High and Ultra-Low Voltage Operation", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Barcelona Supercomputing Center": 3.5, "Research Institute for Artificial Intelligence": 0.5}, "Authors": ["Bojan Maric", "Jaume Abella", "Francisco J. Cazorla", "Mateo Valero"]}]}, {"DBLP title": "Reducing Contention in Shared Last-Level Cache for Throughput Processors.", "DBLP authors": ["Hsien-Kai Kuo", "Bo-Cheng Charles Lai", "Jing-Yang Jou"], "year": 2014, "doi": "https://doi.org/10.1145/2676550", "OA papers": [{"PaperId": "https://openalex.org/W2017239686", "PaperTitle": "Reducing Contention in Shared Last-Level Cache for Throughput Processors", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Yang Ming Chiao Tung University": 2.5, "National Central University": 0.5}, "Authors": ["Hsien-Kai Kuo", "Bo-Cheng Lai", "Jing-Yang Jou"]}]}, {"DBLP title": "A Formal Approach to Incremental Converter Synthesis for System-on-Chip Design.", "DBLP authors": ["Roopak Sinha", "Alain Girault", "Gregor Goessler", "Partha S. Roop"], "year": 2014, "doi": "https://doi.org/10.1145/2663344", "OA papers": [{"PaperId": "https://openalex.org/W2042491290", "PaperTitle": "A Formal Approach to Incremental Converter Synthesis for System-on-Chip Design", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Auckland University of Technology": 1.0, "Grenoble Alpes University": 1.0, "French Institute for Research in Computer Science and Automation": 1.0, "University of Auckland": 1.0}, "Authors": ["Roopak Sinha", "Alain Girault", "Gregor Goessler", "Partha S. Roop"]}]}, {"DBLP title": "Multiplierless Design of Folded DSP Blocks.", "DBLP authors": ["Levent Aksoy", "Paulo F. Flores", "Jos\u00e9 Monteiro"], "year": 2014, "doi": "https://doi.org/10.1145/2663343", "OA papers": [{"PaperId": "https://openalex.org/W2069125731", "PaperTitle": "Multiplierless Design of Folded DSP Blocks", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 2.0, "University of Lisbon": 1.0}, "Authors": ["Levent Aksoy", "Paulo Flores", "Jos\u00e9 Monteiro"]}]}, {"DBLP title": "An Efficient Hardware-Based Higher Radix Floating Point MAC Design.", "DBLP authors": ["M. Mohamed Asan Basiri", "Sk. Noor Mahammad"], "year": 2014, "doi": "https://doi.org/10.1145/2667224", "OA papers": [{"PaperId": "https://openalex.org/W2138659811", "PaperTitle": "An Efficient Hardware-Based Higher Radix Floating Point MAC Design", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Indian Institute of Information Technology Allahabad": 2.0}, "Authors": ["Mohamed Asan Basiri M", "Noor Mahammad Sk"]}]}, {"DBLP title": "Design of Hardened Embedded Systems on Multi-FPGA Platforms.", "DBLP authors": ["Cristiana Bolchini", "Chiara Sandionigi"], "year": 2014, "doi": "https://doi.org/10.1145/2676551", "OA papers": [{"PaperId": "https://openalex.org/W1995795398", "PaperTitle": "Design of Hardened Embedded Systems on Multi-FPGA Platforms", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Politecnico di Milano": 1.0, "CEA LIST": 1.0}, "Authors": ["Cristiana Bolchini", "Chiara Sandionigi"]}]}, {"DBLP title": "Performance and power profiling for emulated Android systems.", "DBLP authors": ["Chia-Heng Tu", "Hui-Hsin Hsu", "Jen-Hao Chen", "Chun-Han Chen", "Shih-Hao Hung"], "year": 2014, "doi": "https://doi.org/10.1145/2566660", "OA papers": [{"PaperId": "https://openalex.org/W2017296642", "PaperTitle": "Performance and power profiling for emulated Android systems", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Institute for Information Industry": 0.5, "National Taiwan University": 4.5}, "Authors": ["Chia-Heng Tu", "Hui-Hsin Hsu", "Jen-Hao Chen", "Chun Han Chen", "Shih-Hao Hung"]}]}, {"DBLP title": "Performance-driven dynamic thermal management of MPSoC based on task rescheduling.", "DBLP authors": ["Kunal P. Ganeshpure", "Sandip Kundu"], "year": 2014, "doi": "https://doi.org/10.1145/2566661", "OA papers": [{"PaperId": "https://openalex.org/W2007452960", "PaperTitle": "Performance-driven dynamic thermal management of MPSoC based on task rescheduling", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Kunal Ganeshpure", "Sandip Kundu"]}]}, {"DBLP title": "Cost-effective lifetime and yield optimization for NoC-based MPSoCs.", "DBLP authors": ["Brett H. Meyer", "Adam S. Hartman", "Donald E. Thomas"], "year": 2014, "doi": "https://doi.org/10.1145/2535575", "OA papers": [{"PaperId": "https://openalex.org/W2043270555", "PaperTitle": "Cost-effective lifetime and yield optimization for NoC-based MPSoCs", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"McGill University": 1.0, "Carnegie Mellon University": 2.0}, "Authors": ["Brett C. Meyer", "Adam L. Hartman", "Donald E. Thomas"]}]}, {"DBLP title": "Configurable range memory for effective data reuse on programmable accelerators.", "DBLP authors": ["Jongeun Lee", "Seongseok Seo", "Jong Kyung Paek", "Kiyoung Choi"], "year": 2014, "doi": "https://doi.org/10.1145/2566662", "OA papers": [{"PaperId": "https://openalex.org/W2139468240", "PaperTitle": "Configurable range memory for effective data reuse on programmable accelerators", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Ulsan National Institute of Science and Technology": 2.0, "Seoul National University": 2.0}, "Authors": ["Jongeun Lee", "Seongseok Seo", "Jongkyung Paek", "Kiyoung Choi"]}]}, {"DBLP title": "Accelerating FPGA debug: Increasing visibility using a runtime reconfigurable observation and triggering network.", "DBLP authors": ["Eddie Hung", "Steven J. E. Wilton"], "year": 2014, "doi": "https://doi.org/10.1145/2566668", "OA papers": [{"PaperId": "https://openalex.org/W1966105387", "PaperTitle": "Accelerating FPGA debug", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["Eddie Hung", "Steven J. E. Wilton"]}]}, {"DBLP title": "A comparative evaluation of multi-objective exploration algorithms for high-level design.", "DBLP authors": ["Jacopo Panerati", "Giovanni Beltrame"], "year": 2014, "doi": "https://doi.org/10.1145/2566669", "OA papers": [{"PaperId": "https://openalex.org/W2061895663", "PaperTitle": "A comparative evaluation of multi-objective exploration algorithms for high-level design", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Polytechnique Montr\u00e9al": 2.0}, "Authors": ["Jacopo Panerati", "Giovanni Beltrame"]}]}, {"DBLP title": "Critical-path-aware high-level synthesis with distributed controller for fast timing closure.", "DBLP authors": ["Seokhyun Lee", "Kiyoung Choi"], "year": 2014, "doi": "https://doi.org/10.1145/2566670", "OA papers": [{"PaperId": "https://openalex.org/W1990026810", "PaperTitle": "Critical-path-aware high-level synthesis with distributed controller for fast timing closure", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["Seok-Hyun Lee", "Kiyoung Choi"]}]}, {"DBLP title": "Techniques for scalable and effective routability evaluation.", "DBLP authors": ["Yaoguang Wei", "Cliff C. N. Sze", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert", "Lakshmi N. Reddy", "Andrew D. Huber", "Gustavo E. T\u00e9llez", "Douglas Keller", "Sachin S. Sapatnekar"], "year": 2014, "doi": "https://doi.org/10.1145/2566663", "OA papers": [{"PaperId": "https://openalex.org/W1998461455", "PaperTitle": "Techniques for scalable and effective routability evaluation", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Minnesota": 2.0, "IBM Research - Austin": 3.0, "IBM Systems and Technology Group, Austin, TX": 1.0, "IBM (United States)": 4.0}, "Authors": ["Yaoguang Wei", "Cliff Sze", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert", "Lakshmi Reddy", "Andrew D. Huber", "Gustavo E. Tellez", "Douglas Keller", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Low-power skewed-load tests based on functional broadside tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2014, "doi": "https://doi.org/10.1145/2566664", "OA papers": [{"PaperId": "https://openalex.org/W2019618674", "PaperTitle": "Low-power skewed-load tests based on functional broadside tests", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Design-for-testability for multi-cycle broadside tests by holding of state variables.", "DBLP authors": ["Irith Pomeranz"], "year": 2014, "doi": "https://doi.org/10.1145/2566665", "OA papers": [{"PaperId": "https://openalex.org/W2031532240", "PaperTitle": "Design-for-testability for multi-cycle broadside tests by holding of state variables", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Reducing test cost of integrated, heterogeneous systems using pass-fail test data analysis.", "DBLP authors": ["Sounil Biswas", "Hongfei Wang", "R. D. (Shawn) Blanton"], "year": 2014, "doi": "https://doi.org/10.1145/2566666", "OA papers": [{"PaperId": "https://openalex.org/W1985760828", "PaperTitle": "Reducing test cost of integrated, heterogeneous systems using pass-fail test data analysis", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Sounil Biswas", "Howard Wang", "Ronald E. Blanton"]}]}, {"DBLP title": "BLAS: Block-level adaptive striping for solid-state drives.", "DBLP authors": ["Da-Wei Chang", "Hsin-Hung Chen", "Dau-Jieu Yang", "Hsung-Pin Chang"], "year": 2014, "doi": "https://doi.org/10.1145/2555616", "OA papers": [{"PaperId": "https://openalex.org/W2099185950", "PaperTitle": "BLAS", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Cheng Kung University": 3.0, "National Chung Hsing University": 1.0}, "Authors": ["Da-Wei Chang", "Hsin-Hung Chen", "Dau-Jieu Yang", "Hsung-Pin Chang"]}]}, {"DBLP title": "SPMCloud: Towards the Single-Chip Embedded ScratchPad Memory-Based Storage Cloud.", "DBLP authors": ["Luis Angel D. Bathen", "Nikil D. Dutt"], "year": 2014, "doi": "https://doi.org/10.1145/2611755", "OA papers": [{"PaperId": "https://openalex.org/W2008282197", "PaperTitle": "<i>SPMCloud</i>", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Luis Angel D. Bathen", "Nikil Dutt"]}]}, {"DBLP title": "MAESTRO - Holistic Actor-Oriented Modeling of Nonfunctional Properties and Firmware Behavior for MPSoCs.", "DBLP authors": ["Rafael Rosales", "Michael Gla\u00df", "J\u00fcrgen Teich", "Bo Wang", "Yang Xu", "Ralph Hasholzner"], "year": 2014, "doi": "https://doi.org/10.1145/2594481", "OA papers": [{"PaperId": "https://openalex.org/W2061227787", "PaperTitle": "MAESTRO\u2014 Holistic Actor-Oriented Modeling of Nonfunctional Properties and Firmware Behavior for MPSoCs", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Erlangen-Nuremberg": 3.0, "Intel (Germany)": 3.0}, "Authors": ["Rafael Rosales", "Michael J. Glass", "J\u00fcrgen Teich", "Bo Wang", "Yang Xu", "Ralph Hasholzner"]}]}, {"DBLP title": "Integrated Coherence Prediction: Towards Efficient Cache Coherence on NoC-Based Multicore Architectures.", "DBLP authors": ["Libo Huang", "Zhiying Wang", "Nong Xiao", "Yongwen Wang", "Qiang Dou"], "year": 2014, "doi": "https://doi.org/10.1145/2611756", "OA papers": [{"PaperId": "https://openalex.org/W2071208495", "PaperTitle": "Integrated Coherence Prediction", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National University of Defense Technology": 5.0}, "Authors": ["Libo Huang", "Zhiying Wang", "Nong Xiao", "Yongwen Wang", "Qiang Dou"]}]}, {"DBLP title": "Garbage Collection for Multiversion Index in Flash-Based Embedded Databases.", "DBLP authors": ["Po-Chun Huang", "Yuan-Hao Chang", "Kam-yiu Lam", "Jiantao Wang", "Chien-Chin Huang"], "year": 2014, "doi": "https://doi.org/10.1145/2611757", "OA papers": [{"PaperId": "https://openalex.org/W2156774110", "PaperTitle": "Garbage Collection for Multiversion Index in Flash-Based Embedded Databases", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Academia Sinica": 3.0, "City University of Hong Kong": 2.0}, "Authors": ["Po-Chun Huang", "Yuan-Hao Chang", "Kam-Yiu Lam", "Jiantao Wang", "Chien-Chin Huang"]}]}, {"DBLP title": "Power Modeling for GPU Architectures Using McPAT.", "DBLP authors": ["Jieun Lim", "Nagesh B. Lakshminarayana", "Hyesoon Kim", "William J. Song", "Sudhakar Yalamanchili", "Wonyong Sung"], "year": 2014, "doi": "https://doi.org/10.1145/2611758", "OA papers": [{"PaperId": "https://openalex.org/W2043083835", "PaperTitle": "Power Modeling for GPU Architectures Using McPAT", "Year": 2014, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"SEOUL NATIONAL UNIVERSITY Seoul, South Korea": 2.0, "Georgia Institute of Technology": 4.0}, "Authors": ["Ji-Eun Lim", "Nagesh B. Lakshminarayana", "Hyesoon Kim", "William Wei Song", "Sudhakar Yalamanchili", "Wonyong Sung"]}]}, {"DBLP title": "Diagnosability of Component-Composition Graphs in the MM* Model.", "DBLP authors": ["Chia-Wei Lee", "Sun-Yuan Hsieh"], "year": 2014, "doi": "https://doi.org/10.1145/2611759", "OA papers": [{"PaperId": "https://openalex.org/W1974204164", "PaperTitle": "Diagnosability of Component-Composition Graphs in the MM* Model", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Chia-Wei Lee", "Sun-Yuan Hsieh"]}]}, {"DBLP title": "Exact Logic and Fault Simulation in Presence of Unknowns.", "DBLP authors": ["Dominik Erb", "Michael A. Kochte", "Matthias Sauer", "Stefan Hillebrecht", "Tobias Schubert", "Hans-Joachim Wunderlich", "Bernd Becker"], "year": 2014, "doi": "https://doi.org/10.1145/2611760", "OA papers": [{"PaperId": "https://openalex.org/W2065005875", "PaperTitle": "Exact Logic and Fault Simulation in Presence of Unknowns", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Freiburg": 5.0, "University of Stuttgart": 2.0}, "Authors": ["Dominik Erb", "Michael A. Kochte", "Matthias Sauer", "Stefan Hillebrecht", "Tobias Schubert", "Hans-Joachim Wunderlich", "Bernd Becker"]}]}, {"DBLP title": "An Effective Floorplan-Guided Placement Algorithm for Large-Scale Mixed-Size Designs.", "DBLP authors": ["Jackey Z. Yan", "Natarajan Viswanathan", "Chris Chu"], "year": 2014, "doi": "https://doi.org/10.1145/2611761", "OA papers": [{"PaperId": "https://openalex.org/W2064910292", "PaperTitle": "An Effective Floorplan-Guided Placement Algorithm for Large-Scale Mixed-Size Designs", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Cadence Design Systems (United States)": 1.0, "IBM Research - Austin": 1.0, "Iowa State University": 1.0}, "Authors": ["Jackey Z. Yan", "Natarajan Viswanathan", "Chris Chu"]}]}, {"DBLP title": "Integrated Resource Allocation and Binding in Clock Mesh Synthesis.", "DBLP authors": ["Minseok Kang", "Taewhan Kim"], "year": 2014, "doi": "https://doi.org/10.1145/2611762", "OA papers": [{"PaperId": "https://openalex.org/W1978849206", "PaperTitle": "Integrated Resource Allocation and Binding in Clock Mesh Synthesis", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["Minseok Kang", "Taewhan Kim"]}]}, {"DBLP title": "Incremental Analysis of Power Grids Using Backward Random Walks.", "DBLP authors": ["Baktash Boghrati", "Sachin S. Sapatnekar"], "year": 2014, "doi": "https://doi.org/10.1145/2611763", "OA papers": [{"PaperId": "https://openalex.org/W1965820479", "PaperTitle": "Incremental Analysis of Power Grids Using Backward Random Walks", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Baktash Boghrati", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Quantifying Notions of Extensibility in FlexRay Schedule Synthesis.", "DBLP authors": ["Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty", "Unmesh D. Bordoloi", "Petru Eles", "Zebo Peng"], "year": 2014, "doi": "https://doi.org/10.1145/2647954", "OA papers": [{"PaperId": "https://openalex.org/W2043175197", "PaperTitle": "Quantifying Notions of Extensibility in FlexRay Schedule Synthesis", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"TU Munich, Germany": 2.0, "Eindhoven University of Technology": 1.0, "Link\u00f6ping University": 3.0}, "Authors": ["Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty", "Unmesh D. Bordoloi", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "Scalable Power Management Using Multilevel Reinforcement Learning for Multiprocessors.", "DBLP authors": ["Gung-Yu Pan", "Jing-Yang Jou", "Bo-Cheng Lai"], "year": 2014, "doi": "https://doi.org/10.1145/2629486", "OA papers": [{"PaperId": "https://openalex.org/W2140768449", "PaperTitle": "Scalable Power Management Using Multilevel Reinforcement Learning for Multiprocessors", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Yang Ming Chiao Tung University": 2.5, "National Central University": 0.5}, "Authors": ["Gung-Yu Pan", "Jing-Yang Jou", "Bo-Cheng Lai"]}]}, {"DBLP title": "WaveSync: Low-Latency Source-Synchronous Bypass Network-on-Chip Architecture.", "DBLP authors": ["Yoon Seok Yang", "Reeshav Kumar", "Gwan S. Choi", "Paul V. Gratz"], "year": 2014, "doi": "https://doi.org/10.1145/2647950", "OA papers": [{"PaperId": "https://openalex.org/W2130311883", "PaperTitle": "WaveSync", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Texas A&M University": 4.0}, "Authors": ["Yoon Jung Yang", "Reeshav Kumar", "Gwan Choi", "Paul V. Gratz"]}]}, {"DBLP title": "Implementation and Analysis of History-Based Output Channel Selection Strategies for Adaptive Routers in Mesh NoCs.", "DBLP authors": ["John Jose", "Madhu Mutyam"], "year": 2014, "doi": "https://doi.org/10.1145/2647952", "OA papers": [{"PaperId": "https://openalex.org/W1977636521", "PaperTitle": "Implementation and Analysis of History-Based Output Channel Selection Strategies for Adaptive Routers in Mesh NoCs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Madras": 2.0}, "Authors": ["John Jose", "Madhu Mutyam"]}]}, {"DBLP title": "Power and Area Efficiency NoC Router Design for Application-Specific SoC by Using Buffer Merging and Resource Sharing.", "DBLP authors": ["Kun-Lin Tsai", "Hao-Tse Chen", "Yo-An Lin"], "year": 2014, "doi": "https://doi.org/10.1145/2633604", "OA papers": [{"PaperId": "https://openalex.org/W2090424385", "PaperTitle": "Power and Area Efficiency NoC Router Design for Application-Specific SoC by Using Buffer Merging and Resource Sharing", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tunghai University": 3.0}, "Authors": ["Kun-Lin Tsai", "Hao-Tse Chen", "Yo-An Lin"]}]}, {"DBLP title": "Multilevel Simulation of Nonfunctional Properties by Piecewise Evaluation.", "DBLP authors": ["Nadereh Hatami", "Rafal Baranowski", "Paolo Prinetto", "Hans-Joachim Wunderlich"], "year": 2014, "doi": "https://doi.org/10.1145/2647955", "OA papers": [{"PaperId": "https://openalex.org/W2074256516", "PaperTitle": "Multilevel Simulation of Nonfunctional Properties by Piecewise Evaluation", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Stuttgart": 3.0, "Polytechnic University of Turin": 1.0}, "Authors": ["Nadereh Hatami", "Rafa\u0142 Baranowski", "Paolo Prinetto", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "High-Level Test Synthesis: A Survey from Synthesis Process Flow Perspective.", "DBLP authors": ["Srivaths Ravi", "Michael Joseph"], "year": 2014, "doi": "https://doi.org/10.1145/2627754", "OA papers": [{"PaperId": "https://openalex.org/W2038229614", "PaperTitle": "High-Level Test Synthesis", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Sudharsan Engineering College, Pudukkottai, Tamilnadu, India": 1.0, "St. Joseph's Institute of Technology": 1.0}, "Authors": ["Selvaraj Ravi", "Michel Joseph"]}]}, {"DBLP title": "Statistical Peak Temperature Prediction and Thermal Yield Improvement for 3D Chip Multiprocessors.", "DBLP authors": ["Da-Cheng Juan", "Siddharth Garg", "Diana Marculescu"], "year": 2014, "doi": "https://doi.org/10.1145/2633606", "OA papers": [{"PaperId": "https://openalex.org/W1981141412", "PaperTitle": "Statistical Peak Temperature Prediction and Thermal Yield Improvement for 3D Chip Multiprocessors", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Carnegie Mellon University": 2.0, "University of Waterloo": 1.0}, "Authors": ["Da-Cheng Juan", "Siddharth Garg", "Diana Marculescu"]}]}, {"DBLP title": "A Hybrid Technique for Discrete Gate Sizing Based on Lagrangian Relaxation.", "DBLP authors": ["Vinicius S. Livramento", "Chrystian Guth", "Jos\u00e9 Lu\u00eds Almada G\u00fcntzel", "Marcelo O. Johann"], "year": 2014, "doi": "https://doi.org/10.1145/2647956", "OA papers": [{"PaperId": "https://openalex.org/W2040498220", "PaperTitle": "A Hybrid Technique for Discrete Gate Sizing Based on Lagrangian Relaxation", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Universidade Federal de Santa Catarina": 3.0, "Federal University of Rio Grande do Sul": 1.0}, "Authors": ["Vinicius Livramento", "Chrystian Guth", "Jose Luis Guntzel", "Marcelo Johann"]}]}, {"DBLP title": "Understanding SRAM Stability via Bifurcation Analysis: Analytical Models and Scaling Trends.", "DBLP authors": ["Yenpo Ho", "Garng M. Huang", "Peng Li"], "year": 2014, "doi": "https://doi.org/10.1145/2647957", "OA papers": [{"PaperId": "https://openalex.org/W2089571499", "PaperTitle": "Understanding SRAM Stability via Bifurcation Analysis", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Yenpo Ho", "Garng M. Huang", "Peng Li"]}]}]