,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/Modos-Labs/Caster.git,2021-11-16 03:14:38+00:00,FPGA gateware for Caster EPDC,8,Modos-Labs/Caster,428501208,Verilog,Caster,1346,93,2024-04-11 04:02:51+00:00,[],https://api.github.com/licenses/cern-ohl-p-2.0
1,https://github.com/JulianKemmerer/PipelineC-Graphics.git,2021-11-09 23:34:23+00:00,Graphics demos,9,JulianKemmerer/PipelineC-Graphics,426420528,Verilog,PipelineC-Graphics,5515,91,2024-04-09 16:53:34+00:00,[],None
2,https://github.com/amonemi/ProNoC.git,2021-11-15 16:46:07+00:00,Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC). ,13,amonemi/ProNoC,428345718,Verilog,ProNoC,39657,34,2024-03-27 01:10:30+00:00,[],None
3,https://github.com/Winters123/FastRMT.git,2021-11-24 07:02:34+00:00,"Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.",3,Winters123/FastRMT,431380303,Verilog,FastRMT,19034,20,2024-04-09 07:31:06+00:00,[],
4,https://github.com/htfab/rotfpga.git,2021-11-15 10:53:26+00:00,A reconfigurable logic circuit made of identical rotatable tiles.,3,htfab/rotfpga,428225746,Verilog,rotfpga,82896,18,2024-03-01 21:31:19+00:00,[],https://api.github.com/licenses/mit
5,https://github.com/BalaDhinesh/Accelerating_Standard_and_Modified_AES128.git,2021-11-23 12:50:34+00:00,Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms,4,BalaDhinesh/Accelerating_Standard_and_Modified_AES128,431098710,Verilog,Accelerating_Standard_and_Modified_AES128,4234,17,2024-03-11 18:26:58+00:00,"['aes', 'encryption', 'fpga', 'verilog', 'xilinx']",None
6,https://github.com/fluctlight001/SampleCPU.git,2021-11-13 04:40:13+00:00,,2,fluctlight001/SampleCPU,427569899,Verilog,SampleCPU,186,13,2022-10-26 01:31:55+00:00,[],None
7,https://github.com/OlegMishin/A1200_8MB_FASTRAM.git,2021-11-23 19:26:51+00:00,8MB FastRAM expansion for Amiga 1200,1,OlegMishin/A1200_8MB_FASTRAM,431227716,Verilog,A1200_8MB_FASTRAM,1702,12,2024-01-27 17:38:26+00:00,[],https://api.github.com/licenses/gpl-3.0
8,https://github.com/fluctlight001/Nova132.git,2021-11-19 15:36:22+00:00,A classic five stage pipelined processor,2,fluctlight001/Nova132,429848251,Verilog,Nova132,22,12,2024-01-20 12:16:32+00:00,[],None
9,https://github.com/chengquan/IC_FLOW.git,2021-11-17 13:20:27+00:00,,3,chengquan/IC_FLOW,429053818,Verilog,IC_FLOW,123,10,2024-01-23 15:48:18+00:00,[],None
10,https://github.com/Nathen-Smith/FPGA-super-mario-bros.git,2021-11-12 04:44:22+00:00,"FPGA SOC Mario NES in SystemVerilog. Built on a DE-10 Lite FPGA, synthesized in Quartus Prime 18.1",2,Nathen-Smith/FPGA-super-mario-bros,427234507,Verilog,FPGA-super-mario-bros,1065,9,2023-12-24 12:05:05+00:00,"['systemverilog', 'nios2', 'quartus-prime', 'fpga-soc']",None
11,https://github.com/Wang-Yingjie1/zju-isee.git,2021-11-09 06:39:20+00:00,ÊµôÊ±üÂ§ßÂ≠¶‰ø°ÁîµÂ≠¶Èô¢ÈÉ®ÂàÜËØæÁ®ã,1,Wang-Yingjie1/zju-isee,426118903,Verilog,zju-isee,8730,9,2024-03-09 03:44:31+00:00,[],None
12,https://github.com/jiru1997/Cardinal-NIC-and-Chip-Multiprocessor.git,2021-11-11 22:54:05+00:00,Cardinal NIC and Chip Multiprocessor ,1,jiru1997/Cardinal-NIC-and-Chip-Multiprocessor,427166161,Verilog,Cardinal-NIC-and-Chip-Multiprocessor,158553,9,2024-03-22 10:35:04+00:00,"['verilog', 'soc', 'designcompiler', 'innovus', 'simvision']",None
13,https://github.com/jiru1997/design-and-verification-of-I2C-based-on-UVM.git,2021-11-17 07:54:13+00:00,design and verification of I2C,1,jiru1997/design-and-verification-of-I2C-based-on-UVM,428955201,Verilog,design-and-verification-of-I2C-based-on-UVM,668,8,2023-08-10 07:24:30+00:00,[],None
14,https://github.com/W-Mai/Tracking-Car.git,2021-11-20 03:50:53+00:00,Âü∫‰∫éFPGAÁöÑÂæ™ËøπÂ∞èËΩ¶,4,W-Mai/Tracking-Car,430001699,Verilog,Tracking-Car,63,8,2023-10-13 03:38:07+00:00,[],None
15,https://github.com/yasnakateb/NoCRouter.git,2021-11-13 14:01:44+00:00,üë∂üèª My first baby steps into the world of NoC,0,yasnakateb/NoCRouter,427680636,Verilog,NoCRouter,275,8,2024-03-12 03:17:02+00:00,"['verilog', 'router', 'iverilog', 'verilog-hdl', 'icarus-verilog']",None
16,https://github.com/nguyendao-uom/fuserisc_ver2.git,2021-11-25 11:09:58+00:00,FuseRISC - A dual core eFPGA DISC enabled SoC,0,nguyendao-uom/fuserisc_ver2,431815275,Verilog,fuserisc_ver2,232066,7,2023-12-09 04:53:42+00:00,[],https://api.github.com/licenses/apache-2.0
17,https://github.com/lizhirui/fpga-high-speed-stream-protocol.git,2021-11-21 17:31:24+00:00,This stream transmission protocol is used for data transmission between some fpgas.,0,lizhirui/fpga-high-speed-stream-protocol,430434698,Verilog,fpga-high-speed-stream-protocol,29,7,2023-08-10 01:52:27+00:00,[],https://api.github.com/licenses/apache-2.0
18,https://github.com/devin-lo/EECS2021-verilog-riscv.git,2021-11-25 01:54:21+00:00,"Completed Verilog Pre-labs for the EECS2021 course at York University, Toronto, Canada",3,devin-lo/EECS2021-verilog-riscv,431682734,Verilog,EECS2021-verilog-riscv,51,7,2023-12-01 21:02:56+00:00,['verilog'],https://api.github.com/licenses/gpl-3.0
19,https://github.com/IEEE-NITK/VLSI_design-of-RISC.git,2021-11-09 04:29:59+00:00,IEEE Executive project for the year 2021-2022,2,IEEE-NITK/VLSI_design-of-RISC,426090863,Verilog,VLSI_design-of-RISC,42,7,2024-02-21 13:53:48+00:00,[],None
20,https://github.com/VGuoGavin/Hand-Writing-Digital-Recognization-Based-on-FPGA.git,2021-11-17 07:22:52+00:00,"Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripheralsÔºåthis SoC run a CNN. The SoC worked not bad in the end the success rate up to 90%„ÄÇ.",5,VGuoGavin/Hand-Writing-Digital-Recognization-Based-on-FPGA,428946799,Verilog,Hand-Writing-Digital-Recognization-Based-on-FPGA,38601,7,2023-05-18 03:28:19+00:00,[],None
21,https://github.com/0xtaruhi/Buceros.git,2021-11-24 13:04:23+00:00,,4,0xtaruhi/Buceros,431487364,Verilog,Buceros,9256,6,2023-06-22 21:39:00+00:00,[],https://api.github.com/licenses/mit
22,https://github.com/shuiki/Static-Pipeline-CPU54.git,2021-11-24 12:06:28+00:00,54Êù°MipsÊåá‰ª§ÈùôÊÄÅÊµÅÊ∞¥Á∫øCPUÔºåverilogÂÆûÁé∞,0,shuiki/Static-Pipeline-CPU54,431468755,Verilog,Static-Pipeline-CPU54,40,6,2023-12-23 07:42:23+00:00,[],None
23,https://github.com/harshithsn/Universal-Shift-Register.git,2021-11-21 12:27:20+00:00,This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-source EDA tool which gives RTL to GDSII flow.,1,harshithsn/Universal-Shift-Register,430359604,Verilog,Universal-Shift-Register,131,6,2024-02-21 15:11:55+00:00,"['openlane', 'openlane-flow', 'universal-shift-register', 'vlsi-physical-design', 'vlsi']",https://api.github.com/licenses/gpl-2.0
24,https://github.com/Di5h3z/ECE-564-Convolutional-Neural-Network-Accelerator.git,2021-11-19 02:23:32+00:00,A Verilog implementation of a CNN accelerator.,4,Di5h3z/ECE-564-Convolutional-Neural-Network-Accelerator,429643977,Verilog,ECE-564-Convolutional-Neural-Network-Accelerator,1349,6,2024-03-24 06:21:47+00:00,[],None
25,https://github.com/electronicayciencia/verilog-vga.git,2021-11-21 16:39:36+00:00,"Learn how to control a LCD with a FPGA making a serial console. Basic patterns, images, text and, finally, a serial terminal.",2,electronicayciencia/verilog-vga,430422183,Verilog,verilog-vga,1076,6,2024-02-12 21:30:22+00:00,"['verilog', 'fpga', 'tangnano', 'vga-controller', 'serial-console']",None
26,https://github.com/Kyp069/zx.old.git,2021-11-13 17:05:41+00:00,"zx, a Sinclair ZX Spectrum 48K/128K FPGA implementation ",6,Kyp069/zx.old,427724531,Verilog,zx.old,330,5,2023-11-17 12:45:51+00:00,[],None
27,https://github.com/ziruizhu/ofdm.git,2021-11-17 14:03:45+00:00,Toy OFDM Communication System with FPGA,4,ziruizhu/ofdm,429068912,Verilog,ofdm,56,5,2024-04-07 03:24:14+00:00,[],None
28,https://github.com/microsurge/DigitCircuit.git,2021-11-17 10:58:11+00:00,ÂìàÂ∑•Â§ßÊï∞ÁîµÁöÑ‰ª£Á†ÅÂíåÂ§ß‰Ωú‰∏ö,1,microsurge/DigitCircuit,429009799,Verilog,DigitCircuit,3157,4,2024-04-11 14:45:19+00:00,[],None
29,https://github.com/hongxiaoo/verilog-uart-1.git,2021-11-21 14:43:21+00:00,Uart IP written in Verilog,3,hongxiaoo/verilog-uart-1,430393260,,verilog-uart-1,19,4,2024-03-06 12:17:51+00:00,[],https://api.github.com/licenses/mit
30,https://github.com/Mauro2298/Integrated_System_Architecture_Labs.git,2021-11-21 13:55:00+00:00,ISA Labs,0,Mauro2298/Integrated_System_Architecture_Labs,430380889,Verilog,Integrated_System_Architecture_Labs,140036,4,2023-12-16 09:15:22+00:00,[],None
31,https://github.com/robinsonb5/JTAGDemo.git,2021-11-20 16:42:41+00:00,A demonstration of controlling a core remotely over JTAG,0,robinsonb5/JTAGDemo,430156262,Verilog,JTAGDemo,75,4,2022-10-26 07:38:55+00:00,[],None
32,https://github.com/ibraheemalayan/Simple_Computer_Verilog_Part_1.git,2021-11-11 08:52:29+00:00,A Computer Organization Project at BZU,0,ibraheemalayan/Simple_Computer_Verilog_Part_1,426931438,Verilog,Simple_Computer_Verilog_Part_1,1125,4,2023-12-28 09:18:53+00:00,"['verilog', 'cpu', 'computer-organization']",None
33,https://github.com/ndyashas/Salaga-RV.git,2021-11-20 02:30:49+00:00,Simple RISC-V CPUs running a baremental ray-tracer program.,0,ndyashas/Salaga-RV,429989346,Verilog,Salaga-RV,905,4,2023-06-27 22:06:14+00:00,"['riscv', 'rv32i', 'cpu', 'risc-v', 'single-cycle', 'cpu-simulation', 'eka', 'jala', '5-stage-pipeline', '5-stages-pipeline', 'verilog', 'verilator', 'baremetal', 'baremetal-programming']",https://api.github.com/licenses/mit
34,https://github.com/Moo-osama/RISCV-verilog.git,2021-11-23 13:08:51+00:00,Implementation and simulation of RISC-V processor using Xilinx Vivado.,1,Moo-osama/RISCV-verilog,431104558,Verilog,RISCV-verilog,445,4,2024-01-27 11:37:02+00:00,[],None
35,https://github.com/WenbinTeng/picoLoongArch.git,2021-11-11 18:03:04+00:00,A pico LoongArch CPU,0,WenbinTeng/picoLoongArch,427096163,Verilog,picoLoongArch,6,4,2023-06-19 16:33:59+00:00,['loongarch'],None
36,https://github.com/rejunity/zero-to-asic-wrapped-parallax.git,2021-11-10 20:58:57+00:00,Tiny experimental ASIC design for efabless/OpenLane fab.,1,rejunity/zero-to-asic-wrapped-parallax,426774784,Verilog,zero-to-asic-wrapped-parallax,2053,4,2023-04-07 12:40:44+00:00,"['asic', 'efabless', 'openlane', 'verilog', 'fpga']",https://api.github.com/licenses/apache-2.0
37,https://github.com/KM-github-source/54-CPU.git,2021-11-16 07:24:33+00:00,ÂêåÊµéÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜËØæÁ®ãËÆæËÆ°,0,KM-github-source/54-CPU,428557453,Verilog,54-CPU,3671,4,2024-04-03 01:19:44+00:00,[],None
38,https://github.com/saadabdulhakimqureshi/EatUp-FPGA-Verilog.git,2021-11-26 19:16:18+00:00,Eat is an arcade style game where you have to avoid the other balls. Every hit you take causes your ball size to increase making it difficult for you to avoid them again.,0,saadabdulhakimqureshi/EatUp-FPGA-Verilog,432279244,Verilog,EatUp-FPGA-Verilog,2495,4,2023-11-13 16:07:28+00:00,[],None
39,https://github.com/pedrorivera/wrapped_OpenPUF.git,2021-11-12 16:27:58+00:00,,1,pedrorivera/wrapped_OpenPUF,427425787,Verilog,wrapped_OpenPUF,826,3,2023-04-23 23:56:48+00:00,[],https://api.github.com/licenses/apache-2.0
40,https://github.com/aruiplex/EEE339-Assignment1.git,2021-11-15 13:07:58+00:00,This is the EEE339 assignment 1 Verilog personal implementation.,0,aruiplex/EEE339-Assignment1,428267797,Verilog,EEE339-Assignment1,272,3,2023-10-14 13:41:44+00:00,[],None
41,https://github.com/kksweet8845/TinyAcc.git,2021-11-21 10:43:46+00:00,This is a project to implement a Neural Network Model with descent functionality,1,kksweet8845/TinyAcc,430337995,Verilog,TinyAcc,107,3,2023-03-05 09:22:52+00:00,[],https://api.github.com/licenses/gpl-3.0
42,https://github.com/Kyxie/wave-generator.git,2021-11-19 02:13:22+00:00,This is a wave generator based on FPGA @ Dec 2019,0,Kyxie/wave-generator,429641629,Verilog,wave-generator,41,3,2023-10-20 12:11:55+00:00,[],https://api.github.com/licenses/mit
43,https://github.com/dineshannayya/logic_bist.git,2021-11-27 06:14:49+00:00,,2,dineshannayya/logic_bist,432384243,Verilog,logic_bist,455330,3,2023-02-06 03:18:18+00:00,[],https://api.github.com/licenses/apache-2.0
44,https://github.com/zac0630/verilog_homework.git,2021-11-24 07:52:04+00:00,ÂõΩÁßëÂ§ßÈ´òÁ≠âÊï∞Â≠óÈõÜÊàêÁîµË∑ØËØæÁ®ã‰Ωú‰∏ö,0,zac0630/verilog_homework,431393293,Verilog,verilog_homework,11,3,2022-09-26 07:38:12+00:00,[],None
45,https://github.com/pedrorivera/OpenPUF.git,2021-11-12 15:49:40+00:00,Experimental RTL to attempt a silicon implementation of a delay-based physically unclonable function with the OpenLANE toolchain,1,pedrorivera/OpenPUF,427414354,Verilog,OpenPUF,29,3,2023-04-07 12:41:55+00:00,[],https://api.github.com/licenses/apache-2.0
46,https://github.com/andrewattwood/fuserisc2.git,2021-11-15 16:13:40+00:00,,1,andrewattwood/fuserisc2,428334706,Verilog,fuserisc2,48508,3,2024-01-12 18:24:17+00:00,[],https://api.github.com/licenses/apache-2.0
47,https://github.com/Taurus-ZSZ/storey_peak_proj.git,2021-11-10 20:27:27+00:00,,0,Taurus-ZSZ/storey_peak_proj,426766726,Verilog,storey_peak_proj,7074,2,2022-07-29 14:18:29+00:00,[],None
48,https://github.com/192hirschj/ECE414FinalProject.git,2021-11-24 02:07:24+00:00,,0,192hirschj/ECE414FinalProject,431316980,Verilog,ECE414FinalProject,18,2,2022-09-02 22:11:25+00:00,[],None
49,https://github.com/anshangPro/DigitalMorseCodeDecoder.git,2021-11-26 07:15:15+00:00,a verilog project of morse code encoding adn decoding,0,anshangPro/DigitalMorseCodeDecoder,432087489,Verilog,DigitalMorseCodeDecoder,236,2,2022-07-19 15:13:43+00:00,[],None
50,https://github.com/studBrage/IC_project_NTNU.git,2021-11-19 04:14:34+00:00,Modules for modelling a CMOS image sensor as part of a school project at NTNU,0,studBrage/IC_project_NTNU,429666941,Verilog,IC_project_NTNU,14,2,2024-01-01 04:15:53+00:00,[],None
51,https://github.com/mattvenn/wrapped_wishbone_demo.git,2021-11-12 09:43:21+00:00,,1,mattvenn/wrapped_wishbone_demo,427305858,Verilog,wrapped_wishbone_demo,450,2,2022-03-17 00:19:00+00:00,[],https://api.github.com/licenses/apache-2.0
52,https://github.com/yxgi5/i2c_ip.git,2021-11-23 05:10:25+00:00,i2c ips for vivado ip subsystem,0,yxgi5/i2c_ip,430967159,Verilog,i2c_ip,128,2,2023-08-03 15:53:33+00:00,"['fpga', 'i2c', 'extender']",None
53,https://github.com/exit-code-1/CPU-from-start-to-earth.git,2021-11-24 06:51:02+00:00,,0,exit-code-1/CPU-from-start-to-earth,431377486,Verilog,CPU-from-start-to-earth,669,2,2021-12-20 11:15:40+00:00,[],None
54,https://github.com/will-wang19/Computer-Architecture-project.git,2021-11-24 12:25:44+00:00,ËÆ°ÁÆóÊú∫Á≥ªÁªüËØæÁ®ã-CPUÂÆûÈ™å,2,will-wang19/Computer-Architecture-project,431474762,Verilog,Computer-Architecture-project,2982,2,2023-05-02 05:56:39+00:00,[],https://api.github.com/licenses/mit
55,https://github.com/Twinkle-oss/The-frequency-adjustable-DDS-comes-with-a-PWM-controller-with-a-controlled-duty-rate.git,2021-11-15 06:33:36+00:00,"The DDS frequency control register can load and store the user-entered frequency control code serially or in parallel, while the phase accumulator adds phases to each clock cycle according to the frequency control code to obtain a phase value, and the sine calculator calculates the digitized sine wave amplitude for that phase value",0,Twinkle-oss/The-frequency-adjustable-DDS-comes-with-a-PWM-controller-with-a-controlled-duty-rate,428149048,Verilog,The-frequency-adjustable-DDS-comes-with-a-PWM-controller-with-a-controlled-duty-rate,24,2,2024-02-01 10:51:35+00:00,[],None
56,https://github.com/A-zero-two-A/Verilog-CG-Works.git,2021-11-16 03:26:54+00:00,CG verilog homeworks,0,A-zero-two-A/Verilog-CG-Works,428503830,Verilog,Verilog-CG-Works,44766,2,2023-12-10 07:54:10+00:00,[],None
57,https://github.com/bet20ICL/mips-core.git,2021-11-19 11:20:00+00:00,Implementation of a MIPS CPU in SystemVerilog,1,bet20ICL/mips-core,429771135,Verilog,mips-core,69662,2,2023-01-01 16:03:56+00:00,[],None
58,https://github.com/magicjellybeanfpga/ASU-FAST_GPIO.git,2021-11-17 17:21:31+00:00,,0,magicjellybeanfpga/ASU-FAST_GPIO,429137350,Verilog,ASU-FAST_GPIO,1292,2,2024-03-04 11:31:30+00:00,[],None
59,https://github.com/MaxKev1n/ysyx_3_RiscV_RV64I.git,2021-11-19 03:18:10+00:00,third ysyx,0,MaxKev1n/ysyx_3_RiscV_RV64I,429655813,Verilog,ysyx_3_RiscV_RV64I,720,2,2023-09-23 06:35:33+00:00,[],None
60,https://github.com/cksc33milktea/DSD_project.git,2021-11-12 16:36:09+00:00,,0,cksc33milktea/DSD_project,427428150,Verilog,DSD_project,944,2,2022-01-06 05:16:34+00:00,[],None
61,https://github.com/ArnaudOLIVO/ImageSensor.git,2021-11-17 15:15:13+00:00,"Realisation of a 2 by 2 pixel sensor in verilog with a pixel sensor model in spice based on ""A 10 000 Frames/s CMOS Digital Pixel Sensor‚Äù by  Kleinfelder, Lim, Liu, Gamal and on the repository Wulffern/Dicex by Wulffern Carsten",0,ArnaudOLIVO/ImageSensor,429095334,Verilog,ImageSensor,850,2,2024-01-01 04:15:49+00:00,"['verilog', 'spice']",None
62,https://github.com/manili/vsdbabysoc_mpw3.git,2021-11-11 15:01:12+00:00,,0,manili/vsdbabysoc_mpw3,427041400,Verilog,vsdbabysoc_mpw3,107130,2,2022-03-31 03:34:52+00:00,[],https://api.github.com/licenses/apache-2.0
63,https://github.com/matsud224/rvcpu.git,2021-11-23 14:10:34+00:00,,0,matsud224/rvcpu,431125802,Verilog,rvcpu,71,2,2022-08-16 10:10:57+00:00,[],https://api.github.com/licenses/mit
64,https://github.com/akankshac-073/MIPS-5-stage-pipelined-control-and-datapath.git,2021-11-18 14:33:28+00:00,"Implementation of a 32-bit 5 stage Pipelined MIPS Processor using RTL coding in Verilog on ModelSim simulator. The processor datapath and control units are designed for Arithmetic and Logical instructions (all r-type instructions + addi, andi, ori, slti), Data transfer instructions (lw, sw), Branch and jump instructions (beq, j). Forwarding control, hazard detection and stalling units are also implemented to improve the efficiency of the pipeline. The designed processor can be tested by initializing the instruction memory with test instructions and obtaining the corresponding register contents by generating waveforms on ModelSim.",1,akankshac-073/MIPS-5-stage-pipelined-control-and-datapath,429462627,Verilog,MIPS-5-stage-pipelined-control-and-datapath,21,2,2023-11-29 14:26:53+00:00,"['computer-architecture', 'mips-processor', 'pipelined-processors', 'verilog', 'mips-architecture', 'mips-pipline-processor-verilog', 'mips32']",https://api.github.com/licenses/mit
65,https://github.com/siq1115/FPGA_FM_AM.git,2021-11-13 10:07:11+00:00,,1,siq1115/FPGA_FM_AM,427629442,Verilog,FPGA_FM_AM,8,2,2024-03-26 15:51:09+00:00,[],None
66,https://github.com/lemmeristan/sdram_cache.git,2021-11-19 21:57:49+00:00,,0,lemmeristan/sdram_cache,429944727,Verilog,sdram_cache,48,2,2021-11-29 07:04:51+00:00,[],https://api.github.com/licenses/gpl-3.0
67,https://github.com/ujjwal4384/PID-Controller.git,2021-11-20 19:49:22+00:00,Proportional‚Äìintegral‚Äìderivative controller,0,ujjwal4384/PID-Controller,430195679,Verilog,PID-Controller,15,2,2023-09-02 16:42:36+00:00,[],None
68,https://github.com/aditya-singhal/RISC-V_processor_verilog.git,2021-11-20 06:21:09+00:00,RISC-V base integer instruction set has been implemented in Verilog,0,aditya-singhal/RISC-V_processor_verilog,430026064,Verilog,RISC-V_processor_verilog,31,2,2024-03-22 06:20:26+00:00,[],https://api.github.com/licenses/gpl-3.0
69,https://github.com/JiaxuanCai/Digital_Logic_Homeworks-Labs.git,2021-11-09 03:03:37+00:00,Fall 2019-2020 Digital Logic course homeworks and labs -- Chongqing University. Include my source codes and lab reports.,0,JiaxuanCai/Digital_Logic_Homeworks-Labs,426072575,Verilog,Digital_Logic_Homeworks-Labs,6478,2,2021-12-08 06:36:25+00:00,[],https://api.github.com/licenses/gpl-3.0
70,https://github.com/ThomasBruflot/Project-TFE4152-H21.git,2021-11-18 18:45:37+00:00,SPICE and Verilog files used in the project. The project is in relation to the course design of integrated circuits.,1,ThomasBruflot/Project-TFE4152-H21,429542254,Verilog,Project-TFE4152-H21,1355,2,2023-02-10 10:21:51+00:00,[],None
71,https://github.com/SultanShadow/TestChip.git,2021-11-25 15:58:36+00:00,TestChip,1,SultanShadow/TestChip,431901950,Verilog,TestChip,67164,2,2022-04-13 23:50:42+00:00,[],https://api.github.com/licenses/apache-2.0
72,https://github.com/Crazy2code15/Verilog__SV_VHDL.git,2021-11-21 06:14:42+00:00,".v , .vhdl & .sv Lab",0,Crazy2code15/Verilog__SV_VHDL,430288765,Verilog,Verilog__SV_VHDL,3336,2,2024-02-17 13:58:24+00:00,"['verilog-hdl', 'verilog', 'systemverilog', 'vhdl']",None
73,https://github.com/tim-wt-hsu/cvsd.git,2021-11-18 01:17:17+00:00,,1,tim-wt-hsu/cvsd,429253869,Verilog,cvsd,95503,2,2023-08-17 11:57:18+00:00,[],None
74,https://github.com/lnis-uofu/tsmc_template.git,2021-11-09 18:21:31+00:00,,1,lnis-uofu/tsmc_template,426339484,Verilog,tsmc_template,118,2,2023-08-10 15:16:55+00:00,[],None
75,https://github.com/duskmoon314/THUEE_CSL.git,2021-11-14 01:20:42+00:00,Verilog source code for THUEE course Communication System Laboratory,1,duskmoon314/THUEE_CSL,427809984,Verilog,THUEE_CSL,11,1,2022-09-24 06:32:42+00:00,[],
76,https://github.com/henrikrbaumann/Pixelsensor.git,2021-11-19 09:56:47+00:00,Prosjekt i IC h√∏st 2021,0,henrikrbaumann/Pixelsensor,429748093,Verilog,Pixelsensor,16864,1,2022-03-24 05:41:53+00:00,[],None
77,https://github.com/oliviawu77/Conv1D.git,2021-11-18 11:19:37+00:00,Conv1D Hardware,0,oliviawu77/Conv1D,429401000,Verilog,Conv1D,26,1,2023-07-14 08:04:38+00:00,[],None
78,https://github.com/TiNredmc/VFDHackICE.git,2021-11-20 14:25:46+00:00,VFDHack based on iCE40LP1K FPGA,0,TiNredmc/VFDHackICE,430124051,Verilog,VFDHackICE,468,1,2022-07-07 08:57:28+00:00,[],https://api.github.com/licenses/gpl-3.0
79,https://github.com/mmahdi98/SystolicArrayConvolution.git,2021-11-17 16:11:34+00:00,"Implementation of Systolic Array Architecture for 2D Convolution, Designed by HT Kung et. al.",1,mmahdi98/SystolicArrayConvolution,429114639,Verilog,SystolicArrayConvolution,338,1,2021-11-30 06:06:55+00:00,[],
80,https://github.com/rbchandra/verilog.git,2021-11-21 08:53:33+00:00,,0,rbchandra/verilog,430316628,Verilog,verilog,39,1,2022-01-07 08:37:42+00:00,[],None
81,https://github.com/Pbyeolha/digitalsystem2021.git,2021-11-26 13:18:37+00:00,,0,Pbyeolha/digitalsystem2021,432185421,Verilog,digitalsystem2021,232,1,2023-08-17 05:07:35+00:00,[],None
82,https://github.com/lhn1703/fpu_16bit.git,2021-11-16 21:30:25+00:00,ECE 176 final project,0,lhn1703/fpu_16bit,428819669,Verilog,fpu_16bit,3017,1,2022-07-22 20:19:00+00:00,[],https://api.github.com/licenses/mit
83,https://github.com/jukkanghost2/tp3-mips.git,2021-11-09 19:35:36+00:00,Trabajo Practico MIPS,1,jukkanghost2/tp3-mips,426361528,Verilog,tp3-mips,1726,1,2021-12-14 21:42:13+00:00,[],None
84,https://github.com/Watchdog069/Verilog-Example-Codes.git,2021-11-18 09:47:37+00:00,Contains example codes in verilog with testbenches. To be run in CLI using IcarusVerilog Compiler.,0,Watchdog069/Verilog-Example-Codes,429374844,Verilog,Verilog-Example-Codes,11,1,2022-04-09 23:45:39+00:00,[],None
85,https://github.com/henrikhemnes/CMOS-Camera-Sensor.git,2021-11-17 23:29:48+00:00,,0,henrikhemnes/CMOS-Camera-Sensor,429232433,Verilog,CMOS-Camera-Sensor,189,1,2022-07-13 10:10:33+00:00,[],None
86,https://github.com/bluewww/openc906.git,2021-11-09 17:04:46+00:00,OpenXuantie - OpenC906 Core ,0,bluewww/openc906,426316190,Verilog,openc906,5635,1,2021-11-17 11:03:35+00:00,[],https://api.github.com/licenses/apache-2.0
87,https://github.com/NanjingForestryUniversity/valveboard.git,2021-11-21 13:47:13+00:00,ÈòÄÊùøÁ®ãÂ∫è„ÄÅÁ°¨‰ª∂ËÆæËÆ°„ÄÅÈÄö‰ø°ÂçèËÆÆÁ≠â,0,NanjingForestryUniversity/valveboard,430378919,Verilog,valveboard,156268,1,2022-08-31 07:11:19+00:00,[],None
88,https://github.com/Nicholas1812216/AES_256_ECB_verilog_implementation.git,2021-11-10 04:29:03+00:00,A verilog implementation of AES 256 ECB.,0,Nicholas1812216/AES_256_ECB_verilog_implementation,426483722,Verilog,AES_256_ECB_verilog_implementation,737,1,2022-07-20 19:44:52+00:00,[],None
89,https://github.com/shade-12/digital-systems-design.git,2021-11-11 04:02:51+00:00,"Assignment solutions for CPEN 311 Digital Systems Design course at UBC, Fall 2020.",0,shade-12/digital-systems-design,426864978,Verilog,digital-systems-design,57114,1,2023-04-13 04:37:49+00:00,[],https://api.github.com/licenses/mit
90,https://github.com/ICL-EIE-Team-16/cpu-coursework.git,2021-11-26 13:06:49+00:00,,2,ICL-EIE-Team-16/cpu-coursework,432182096,Verilog,cpu-coursework,79593,1,2023-02-26 18:33:37+00:00,[],None
91,https://github.com/NicholasSKumar/32BitMipsProcessor.git,2021-11-20 20:47:43+00:00,"32 Bit Mips processor featuring an ALU, controller, ALU Controller, instruction memory, data memory, multiple multiplexors, ect. ",0,NicholasSKumar/32BitMipsProcessor,430206165,Verilog,32BitMipsProcessor,153,1,2022-07-01 16:24:43+00:00,[],None
92,https://github.com/walido2001/AsteroidGame.git,2021-11-21 03:05:25+00:00,Classic asteroid game with slight modifications in game mechanics. Created using a DE-10 Lite FPGA Board and verilog. ,0,walido2001/AsteroidGame,430260837,Verilog,AsteroidGame,29468,1,2023-11-06 17:57:21+00:00,"['digital', 'fpga', 'logic', 'verilog']",https://api.github.com/licenses/mit
93,https://github.com/jonasbjurel/genericIOSatellite.git,2021-11-17 20:50:05+00:00,A model railway stackable and large scale sensor and actuator framework,0,jonasbjurel/genericIOSatellite,429196919,Verilog,genericIOSatellite,225,1,2022-12-15 14:47:58+00:00,"['modelrailway', 'controller', 'actuators', 'sensors', 'jmri']",https://api.github.com/licenses/apache-2.0
94,https://github.com/Yamakaja/ldpc_ber_tester.git,2021-11-20 12:04:21+00:00,,0,Yamakaja/ldpc_ber_tester,430091877,Verilog,ldpc_ber_tester,39,1,2023-05-04 11:09:16+00:00,[],None
95,https://github.com/ko50/quartus_assigns.git,2021-11-24 01:00:06+00:00,Ë´ñÁêÜÂõûË∑Ø„ÅÆË™≤È°å,0,ko50/quartus_assigns,431303013,Verilog,quartus_assigns,9165,1,2022-01-05 00:25:03+00:00,[],None
96,https://github.com/lizhun1/FPU.git,2021-11-24 06:50:25+00:00,,0,lizhun1/FPU,431377338,Verilog,FPU,2750,1,2022-09-20 08:01:56+00:00,[],None
97,https://github.com/bimalka98/DownSampleMe.git,2021-11-24 05:48:12+00:00,A custom processor implemented in Verilog HDL for image down sampling for UOM's EN3030 Circuits and Systems Design module ‚ùÑ,1,bimalka98/DownSampleMe,431362747,Verilog,DownSampleMe,23342,1,2023-01-27 23:03:47+00:00,"['image-processing', 'downsampling', 'fpga', 'xilinx-vivado', 'verilog', 'custom-processor', 'assembly-language-programming', 'isa', 'micro-instructions', 'control-lut']",https://api.github.com/licenses/mit
98,https://github.com/lyjslay/Basic-FPGA-Driver.git,2021-11-20 04:41:47+00:00,FPGAÈ©±Âä®‰∏Ä‰∫õÊ®°ÂùóÁöÑVerilog‰ª£Á†Å,0,lyjslay/Basic-FPGA-Driver,430009827,Verilog,Basic-FPGA-Driver,1375,1,2021-12-02 06:49:37+00:00,[],None
99,https://github.com/tkamucheka/CSCE4114-ip-repo.git,2021-11-15 04:22:35+00:00,IP Repository for CSCE 4114/5114 Embedded Systems,0,tkamucheka/CSCE4114-ip-repo,428121182,Verilog,CSCE4114-ip-repo,138,1,2021-11-17 19:34:57+00:00,[],None
100,https://github.com/mustafaAlgun/SingleCycleProcessor.git,2021-11-25 11:36:11+00:00,,0,mustafaAlgun/SingleCycleProcessor,431822348,Verilog,SingleCycleProcessor,486,1,2023-10-11 11:59:54+00:00,[],None
101,https://github.com/mcupro/DDS4USE.git,2021-11-21 22:32:28+00:00,A Synthesizable DDS core .,0,mcupro/DDS4USE,430496320,Verilog,DDS4USE,12,1,2022-04-29 23:02:12+00:00,[],None
102,https://github.com/willer-lu/myCPU.git,2021-11-24 08:27:41+00:00,the experiment of Computer System,2,willer-lu/myCPU,431403494,Verilog,myCPU,428,1,2021-12-20 12:43:39+00:00,[],None
103,https://github.com/pranav-nb/verilog_tutorial.git,2021-11-14 09:33:21+00:00,This repo is basically where I dump all my verilog code used in my verilog course.,7,pranav-nb/verilog_tutorial,427887365,Verilog,verilog_tutorial,12,1,2023-05-19 03:30:16+00:00,"['verilog', 'verilog-h', 'hacktoberfest', 'hacktoberfest2022']",None
104,https://github.com/wataru030-XIAOHEI/FPGAStudyNotebook.git,2021-11-21 15:57:54+00:00,,0,wataru030-XIAOHEI/FPGAStudyNotebook,430411997,Verilog,FPGAStudyNotebook,4,1,2022-02-19 14:56:13+00:00,[],None
105,https://github.com/NikolaosGian/hardware_digital_systems.git,2021-11-25 12:08:15+00:00,,0,NikolaosGian/hardware_digital_systems,431831579,Verilog,hardware_digital_systems,4970,1,2023-04-20 14:54:34+00:00,"['xilinx-ise-design-suite', 'hdl', 'verilog', 'hardware-designs']",None
106,https://github.com/Wenlong-Qi/test_MNIST_IP.git,2021-11-17 16:03:20+00:00,,0,Wenlong-Qi/test_MNIST_IP,429111960,Verilog,test_MNIST_IP,378,1,2022-03-18 21:44:04+00:00,[],None
107,https://github.com/XuBao1/HDLBits_Answer.git,2021-11-14 08:01:43+00:00,Áïô‰ΩúVerilogÂ≠¶‰π†Á¨îËÆ∞,1,XuBao1/HDLBits_Answer,427870679,Verilog,HDLBits_Answer,67,1,2021-11-14 08:47:43+00:00,[],https://api.github.com/licenses/gpl-3.0
108,https://github.com/p4r4xor/superscalar-rv32i.git,2021-11-24 19:31:27+00:00,,0,p4r4xor/superscalar-rv32i,431605717,Verilog,superscalar-rv32i,3407,1,2022-06-02 20:17:02+00:00,[],https://api.github.com/licenses/gpl-3.0
109,https://github.com/Shashank-Handa/Parallel-In-Parllel-Out-Parallel-In-Serial-Out-Verilog-code.git,2021-11-25 08:20:25+00:00,verilog code for PIPO PISO Shift registers. Implemented through circuit element modules.,0,Shashank-Handa/Parallel-In-Parllel-Out-Parallel-In-Serial-Out-Verilog-code,431766259,Verilog,Parallel-In-Parllel-Out-Parallel-In-Serial-Out-Verilog-code,10,1,2022-10-07 15:01:08+00:00,[],None
110,https://github.com/crystal-catherine/Computing_system_CPU.git,2021-11-25 07:05:36+00:00,CPU_exp,0,crystal-catherine/Computing_system_CPU,431746542,Verilog,Computing_system_CPU,2332,1,2023-10-31 03:18:15+00:00,[],None
111,https://github.com/suphon-t/hwsynlab-project.git,2021-11-26 12:07:40+00:00,,0,suphon-t/hwsynlab-project,432165403,Verilog,hwsynlab-project,30,1,2023-03-09 00:29:20+00:00,[],None
112,https://github.com/majdbiw4200/Pong_Game_FPGA.git,2021-11-11 22:42:27+00:00,,0,majdbiw4200/Pong_Game_FPGA,427163843,Verilog,Pong_Game_FPGA,1899,1,2022-05-20 20:36:18+00:00,[],https://api.github.com/licenses/mit
113,https://github.com/hoglet67/rc_transmitter.git,2021-11-14 11:39:38+00:00,A simple 2-channel 27MHz AM radio control transmitter for testing purposes,0,hoglet67/rc_transmitter,427912108,Verilog,rc_transmitter,7,1,2022-05-26 02:35:19+00:00,[],None
114,https://github.com/jeffreyyunz/Verilog-HDL-Library.git,2021-11-10 20:43:34+00:00,Save my Verilog HDL implementation project,0,jeffreyyunz/Verilog-HDL-Library,426771008,,Verilog-HDL-Library,24947,1,2022-08-29 15:32:42+00:00,[],None
115,https://github.com/akilesh1102/Switching-Median-Filter.git,2021-11-18 11:23:32+00:00,This project mainly discusses about the design of switching median filter using Very Large Scale Integration architecture for removal of  Salt and pepper noise in an image,0,akilesh1102/Switching-Median-Filter,429402147,Verilog,Switching-Median-Filter,11,1,2021-12-02 16:33:02+00:00,[],None
116,https://github.com/mrapi00/PUnC-LC3ISA_Computer.git,2021-11-27 17:22:51+00:00,"COS306 Final Project: Princeton University Computer (PuNC) is a microprocessor that implements the LC3 instruction set, which is 16-bit processor with a simple but versatile instruction set. This processor is Turing complete and is a full-fledged stored program computer.",0,mrapi00/PUnC-LC3ISA_Computer,432523265,Verilog,PUnC-LC3ISA_Computer,97,1,2023-11-29 15:36:06+00:00,[],None
117,https://github.com/River911009/learnFPGA.git,2021-11-18 18:06:41+00:00,,0,River911009/learnFPGA,429531363,Verilog,learnFPGA,4,1,2022-06-14 09:23:39+00:00,[],None
118,https://github.com/LazyJazz/RISC-V-Processor-ALTERA.git,2021-11-26 12:52:19+00:00,A RISC-V Processor Based on ALTERA Cyclone IV.,0,LazyJazz/RISC-V-Processor-ALTERA,432177864,Verilog,RISC-V-Processor-ALTERA,39826,1,2023-08-07 15:36:07+00:00,[],None
119,https://github.com/connorchiang/Finite-state-machine.git,2021-11-12 18:14:10+00:00,,0,connorchiang/Finite-state-machine,427455601,Verilog,Finite-state-machine,4356,1,2021-11-13 18:23:46+00:00,[],None
120,https://github.com/hypercurious/vga-controller.git,2021-11-23 08:19:10+00:00,Implementation of a VGA Controller in Verilog on FPGA,0,hypercurious/vga-controller,431016365,Verilog,vga-controller,6,1,2021-11-30 07:52:03+00:00,"['verilog', 'fpga', 'vga']",None
121,https://github.com/hbbr0312/single_cycle.git,2021-11-12 06:55:39+00:00,Design the ISA for a stack machine,0,hbbr0312/single_cycle,427262016,Verilog,single_cycle,16,1,2022-05-04 12:40:52+00:00,[],None
122,https://github.com/DocYep/21-06-VLSI-CONV_RTL.git,2021-11-19 05:10:18+00:00,The code is written by [‰ª∞Â§©ÂÄÄÁ¨ë](https://blog.csdn.net/Hide_in_Code) and his friend in 21/06/20.,1,DocYep/21-06-VLSI-CONV_RTL,429676818,Verilog,21-06-VLSI-CONV_RTL,18546,1,2022-06-23 20:18:48+00:00,[],None
123,https://github.com/My-University-AUT/LC-LAB.git,2021-11-20 20:48:16+00:00,Logic Circuit LAB Instruction ( Fall 2020 ),0,My-University-AUT/LC-LAB,430206263,Verilog,LC-LAB,1855,1,2022-02-25 16:38:18+00:00,[],None
124,https://github.com/marytwtw18/CO_final_project.git,2021-11-25 12:50:55+00:00,,0,marytwtw18/CO_final_project,431843882,Verilog,CO_final_project,4,1,2022-01-05 13:40:10+00:00,[],None
125,https://github.com/AbhilashDatta/RISC-Processor.git,2021-11-14 11:56:59+00:00,"This is a single cycle processor, which processes each instruction in single clock cycle, working on Instruction Set Architecture (ISA) specified in the documentation.",0,AbhilashDatta/RISC-Processor,427915677,Verilog,RISC-Processor,2064,1,2022-11-08 17:49:57+00:00,"['risc', 'verilog', 'verilog-hdl', 'mips-assembly']",None
126,https://github.com/GLYgly-yiyi/Keywords_recognize.git,2021-11-13 12:44:03+00:00,,0,GLYgly-yiyi/Keywords_recognize,427662172,Verilog,Keywords_recognize,162,1,2022-01-24 12:14:29+00:00,[],None
127,https://github.com/itspalomo/ECE176-13-bit-Multi-Cycle-Processor.git,2021-11-25 02:17:21+00:00,ECE 176 Semester Project,0,itspalomo/ECE176-13-bit-Multi-Cycle-Processor,431687600,Verilog,ECE176-13-bit-Multi-Cycle-Processor,122,1,2023-03-25 16:23:23+00:00,"['risc', 'verilog-project']",https://api.github.com/licenses/mit
128,https://github.com/crystal-catherine/cpu.git,2021-11-17 07:16:05+00:00,cpu,0,crystal-catherine/cpu,428944995,Verilog,cpu,2731,1,2021-11-24 13:51:21+00:00,[],None
129,https://github.com/UsamaAyub-EE/RISC-V-Processor-with-5-stage-pipeline-and-hazard-controller.git,2021-11-16 08:26:18+00:00,,0,UsamaAyub-EE/RISC-V-Processor-with-5-stage-pipeline-and-hazard-controller,428574496,Verilog,RISC-V-Processor-with-5-stage-pipeline-and-hazard-controller,9,1,2021-12-14 08:49:17+00:00,[],None
130,https://github.com/SouthernPark/SnakeGameFPGA.git,2021-11-22 21:14:50+00:00,"In this project, I will design a snake game with FPGA, a full 32-bits processor and MIPS assembly instruction.",0,SouthernPark/SnakeGameFPGA,430866937,Verilog,SnakeGameFPGA,12031,1,2021-12-09 00:34:52+00:00,[],None
131,https://github.com/MerryCello/basic_calculator_HDL.git,2021-11-22 22:10:40+00:00,A basic 4 function calculator. Final project for BYU-Idaho ECEN 340 in fall 2021,0,MerryCello/basic_calculator_HDL,430879961,Verilog,basic_calculator_HDL,876,1,2023-06-06 05:15:16+00:00,[],None
132,https://github.com/hongxiaoo/verilog-eeprom.git,2021-11-21 14:43:12+00:00,,0,hongxiaoo/verilog-eeprom,430393224,,verilog-eeprom,22,1,2022-06-01 04:42:29+00:00,[],https://api.github.com/licenses/mit
133,https://github.com/bluewww/opene906.git,2021-11-09 15:40:53+00:00,OpenXuantie - OpenE906 Core ,0,bluewww/opene906,426286934,Verilog,opene906,4637,1,2021-11-17 11:03:35+00:00,[],https://api.github.com/licenses/apache-2.0
134,https://github.com/jameschuang2002/Lab-7.git,2021-11-26 17:08:57+00:00,CPEN211 Lab 7: RISC Computer ,0,jameschuang2002/Lab-7,432250382,Verilog,Lab-7,636,1,2023-10-07 01:40:12+00:00,[],None
135,https://github.com/alan861130/VLSI-testing.git,2021-11-16 07:42:57+00:00,Course taken in NTHU 2021 fall,0,alan861130/VLSI-testing,428562263,Verilog,VLSI-testing,2019,1,2023-12-19 06:21:21+00:00,[],None
136,https://github.com/SSSM0602/CSEE-4270-Final-Project.git,2021-11-12 23:27:10+00:00,,1,SSSM0602/CSEE-4270-Final-Project,427522409,Verilog,CSEE-4270-Final-Project,1,1,2021-11-12 23:31:04+00:00,[],None
137,https://github.com/Nicholas1812216/CORDIC_implementation.git,2021-11-18 00:22:52+00:00,A fixed point implementation of the CORDIC algorithm that accepts a range of inputs (pi/2 to 0) in radians in signed Q2.15 format.,0,Nicholas1812216/CORDIC_implementation,429242866,Verilog,CORDIC_implementation,1791,1,2022-07-20 19:44:43+00:00,[],None
138,https://github.com/clefspear/Verilog-Projects.git,2021-11-17 23:33:15+00:00,,0,clefspear/Verilog-Projects,429233161,Verilog,Verilog-Projects,4557,1,2021-11-30 05:13:35+00:00,[],None
139,https://github.com/damyan-p/316_stopwatch.git,2021-11-22 06:03:50+00:00,"Verilog implementation, testbench, and constraints for a 4-mode stopwatch",0,damyan-p/316_stopwatch,430582567,Verilog,316_stopwatch,65,1,2021-11-30 17:03:42+00:00,[],None
140,https://github.com/bprimal22/Stopwatch.git,2021-11-22 00:31:15+00:00,Programmable stopwatch using verilog on FPGA (Xilinx Basys),0,bprimal22/Stopwatch,430515289,Verilog,Stopwatch,16,1,2021-11-24 03:52:48+00:00,[],None
141,https://github.com/Centric205/ARM-CPU-Simulation.git,2021-11-09 02:00:16+00:00,"Simulation of multi-stage, multi-instruction data path pipelines based on ARM LEG V8 CPU Architecture",0,Centric205/ARM-CPU-Simulation,426058216,,ARM-CPU-Simulation,27,1,2023-10-10 03:28:43+00:00,[],None
142,https://github.com/jianshitansuantong233/ee216a_final_project.git,2021-11-18 20:35:46+00:00,,0,jianshitansuantong233/ee216a_final_project,429572190,Verilog,ee216a_final_project,45765,1,2021-11-28 21:15:53+00:00,[],None
143,https://github.com/MaxKev1n/single_cycle_cpu_1.git,2021-11-19 03:03:13+00:00,,0,MaxKev1n/single_cycle_cpu_1,429652467,Verilog,single_cycle_cpu_1,3040,1,2023-09-28 00:26:56+00:00,[],None
144,https://github.com/Oshwiciqwq/BUAA-CO-2021.git,2021-11-25 08:50:30+00:00,,0,Oshwiciqwq/BUAA-CO-2021,431774713,Verilog,BUAA-CO-2021,12841,1,2023-01-26 17:05:56+00:00,[],None
145,https://github.com/nbstrong/DE1_SoC_Computer.git,2021-11-14 22:34:39+00:00,,0,nbstrong/DE1_SoC_Computer,428057238,Verilog,DE1_SoC_Computer,123595,1,2022-02-05 05:25:59+00:00,[],https://api.github.com/licenses/gpl-3.0
146,https://github.com/TaninZeraati/ARM.git,2021-11-26 15:04:09+00:00,,0,TaninZeraati/ARM,432216577,Verilog,ARM,642,1,2022-11-09 07:31:57+00:00,[],None
147,https://github.com/bluewww/openc910.git,2021-11-09 18:11:11+00:00,OpenXuantie - OpenC910 Core ,2,bluewww/openc910,426336422,Verilog,openc910,7613,1,2022-02-16 12:01:36+00:00,[],https://api.github.com/licenses/apache-2.0
148,https://github.com/gumistor/DS18B20_to_FPGA_on_1wire.git,2021-11-24 14:56:19+00:00,1wire communication with DS18B20,0,gumistor/DS18B20_to_FPGA_on_1wire,431524748,Verilog,DS18B20_to_FPGA_on_1wire,37,1,2022-07-24 21:34:50+00:00,[],None
149,https://github.com/nbstrong/DE2_115_Computer.git,2021-11-15 03:07:07+00:00,,0,nbstrong/DE2_115_Computer,428105989,Verilog,DE2_115_Computer,9332,1,2022-02-05 05:26:17+00:00,[],None
150,https://github.com/wataru030-XIAOHEI/FPGAdasai.git,2021-11-14 19:03:20+00:00,the files of the fpga games,0,wataru030-XIAOHEI/FPGAdasai,428015905,Verilog,FPGAdasai,77,1,2022-02-19 14:56:15+00:00,[],None
151,https://github.com/Perriex/Fibonacci-with-verilog.git,2021-11-13 18:14:03+00:00,CAD_Phase2,0,Perriex/Fibonacci-with-verilog,427739733,Verilog,Fibonacci-with-verilog,2660,1,2022-08-30 16:35:37+00:00,[],None
152,https://github.com/JasonHuang2000/CA-single-cycle-CPU.git,2021-11-20 10:06:57+00:00,,0,JasonHuang2000/CA-single-cycle-CPU,430067902,Verilog,CA-single-cycle-CPU,11,0,2021-11-20 16:41:42+00:00,[],None
153,https://github.com/jcr4698/Stopwatch.git,2021-11-22 08:03:35+00:00,Programmable stopwatch/timer with RTL-design methodology with 4 modes,1,jcr4698/Stopwatch,430614800,Verilog,Stopwatch,7,0,2021-11-30 02:18:22+00:00,[],None
154,https://github.com/jaoviedo/MIPS_single_cycle_proc.git,2021-11-15 00:10:01+00:00,,0,jaoviedo/MIPS_single_cycle_proc,428072311,Verilog,MIPS_single_cycle_proc,47,0,2022-02-15 19:42:48+00:00,[],None
155,https://github.com/holopika/FPGA_2021_cehuang.git,2021-11-15 04:43:31+00:00,,0,holopika/FPGA_2021_cehuang,428125225,Verilog,FPGA_2021_cehuang,63,0,2021-11-15 05:10:39+00:00,[],https://api.github.com/licenses/mpl-2.0
156,https://github.com/rommelsabang/468Project.git,2021-11-27 19:59:24+00:00,,0,rommelsabang/468Project,432554233,Verilog,468Project,103,0,2021-12-06 06:25:37+00:00,[],None
157,https://github.com/calebchow9/fpga-pacman.git,2021-11-16 04:38:41+00:00,,0,calebchow9/fpga-pacman,428518576,Verilog,fpga-pacman,31122,0,2021-12-22 21:50:30+00:00,[],None
158,https://github.com/Dileep-Nethrapalli/Temperature-sensor-verilog-program.git,2021-11-14 14:07:25+00:00,,0,Dileep-Nethrapalli/Temperature-sensor-verilog-program,427945691,Verilog,Temperature-sensor-verilog-program,1630,0,2021-11-14 14:09:26+00:00,[],None
159,https://github.com/kapelnik/verilogEncDec.git,2021-11-18 11:40:03+00:00,"Verilog design for Encoder-Decoder parity fix based - Structure design, Verification for this DUT and synthesis",0,kapelnik/verilogEncDec,429406688,Verilog,verilogEncDec,30029,0,2021-12-23 12:39:41+00:00,[],None
160,https://github.com/Abdullah-IIT-Palakkad/RISC-V.git,2021-11-11 18:37:12+00:00,Implemented RISC-V in Verilog as a part of Computer Organisation Course CO2060 ,0,Abdullah-IIT-Palakkad/RISC-V,427105509,,RISC-V,20319,0,2021-11-11 18:37:14+00:00,[],None
161,https://github.com/suryam35/Computer-Organization-And-Architecture-Lab-CS39001.git,2021-11-22 10:11:31+00:00,This repository contains the assignments done in COAA held in Autumn 2021 Semester,0,suryam35/Computer-Organization-And-Architecture-Lab-CS39001,430656047,Verilog,Computer-Organization-And-Architecture-Lab-CS39001,2609,0,2023-01-09 13:46:25+00:00,[],None
162,https://github.com/akhufstetler/botapult.git,2021-11-20 20:07:12+00:00,,0,akhufstetler/botapult,430199095,Verilog,botapult,2269,0,2021-11-20 20:20:33+00:00,[],None
163,https://github.com/lucaxchaves/IPCores.git,2021-11-21 16:41:14+00:00,,0,lucaxchaves/IPCores,430422543,Verilog,IPCores,4,0,2022-01-25 21:56:22+00:00,[],https://api.github.com/licenses/mit
164,https://github.com/yanxu97/MIPS_CPU.git,2021-11-25 05:32:23+00:00,Using basic gates only to build a core from scratch for simulation purposes.,0,yanxu97/MIPS_CPU,431725523,Verilog,MIPS_CPU,955,0,2021-11-25 06:05:38+00:00,[],None
165,https://github.com/megkotch09/cos306.git,2021-11-14 21:34:52+00:00,,0,megkotch09/cos306,428046737,Verilog,cos306,188,0,2022-08-05 19:14:40+00:00,[],None
166,https://github.com/Bjorsvik98/ProjectTFE4152delivery.git,2021-11-18 13:31:54+00:00,,0,Bjorsvik98/ProjectTFE4152delivery,429441362,Verilog,ProjectTFE4152delivery,5044,0,2021-11-19 10:12:57+00:00,[],None
167,https://github.com/houzhuhouzhu/vdemo.git,2021-11-18 14:42:40+00:00,,0,houzhuhouzhu/vdemo,429465686,Verilog,vdemo,123,0,2021-11-18 14:45:49+00:00,[],None
168,https://github.com/liujiaming0504/IC.git,2021-11-17 07:41:42+00:00,,0,liujiaming0504/IC,428951848,Verilog,IC,4,0,2021-11-17 08:24:58+00:00,[],None
169,https://github.com/feistjo/CE361Processor.git,2021-11-09 18:21:06+00:00,,1,feistjo/CE361Processor,426339346,Verilog,CE361Processor,12462,0,2021-12-08 05:57:05+00:00,[],None
170,https://github.com/spArTans5/Projects.git,2021-11-10 15:51:24+00:00,,0,spArTans5/Projects,426683260,Verilog,Projects,25,0,2021-11-11 14:20:24+00:00,[],None
171,https://github.com/ShaanGondalia/GuitarHero.git,2021-11-09 22:07:25+00:00,ECE 350 Final Project,0,ShaanGondalia/GuitarHero,426401343,Verilog,GuitarHero,3905,0,2022-04-19 14:43:13+00:00,[],None
172,https://github.com/Cypre55/KGP-RISC.git,2021-11-14 05:19:22+00:00,,0,Cypre55/KGP-RISC,427844349,Verilog,KGP-RISC,242,0,2022-09-10 09:23:01+00:00,[],None
173,https://github.com/Dileep-Nethrapalli/VGA-verilog-program.git,2021-11-14 14:20:52+00:00,,0,Dileep-Nethrapalli/VGA-verilog-program,427949004,Verilog,VGA-verilog-program,2132,0,2021-11-14 14:23:10+00:00,[],None
174,https://github.com/MarcosVCunha97/trabalhoBarramentos.git,2021-11-15 19:20:45+00:00,,0,MarcosVCunha97/trabalhoBarramentos,428393131,Verilog,trabalhoBarramentos,21,0,2021-11-15 19:21:12+00:00,[],None
175,https://github.com/maccoymerrell/Rowhammer_StratixV_FPGA.git,2021-11-12 03:28:08+00:00,,0,maccoymerrell/Rowhammer_StratixV_FPGA,427220253,Verilog,Rowhammer_StratixV_FPGA,92343,0,2021-11-12 03:40:56+00:00,[],https://api.github.com/licenses/gpl-3.0
176,https://github.com/LEE-YOUNG-JE/MIPS.git,2021-11-12 07:41:40+00:00,,0,LEE-YOUNG-JE/MIPS,427273445,Verilog,MIPS,25,0,2021-11-12 14:39:27+00:00,[],None
177,https://github.com/nguyenhuydong1998/chipyard-make-config.git,2021-11-15 03:25:21+00:00,,0,nguyenhuydong1998/chipyard-make-config,428109903,Verilog,chipyard-make-config,13014,0,2021-11-23 06:35:32+00:00,[],None
178,https://github.com/FADEDATE/FPGA_Launchpad.git,2021-11-15 04:49:36+00:00,,0,FADEDATE/FPGA_Launchpad,428126453,Verilog,FPGA_Launchpad,23,0,2021-11-15 07:18:28+00:00,[],None
179,https://github.com/Abasin47/IC-1.git,2021-11-18 23:21:17+00:00,Project - TFE4152,0,Abasin47/IC-1,429608343,,IC-1,16858,0,2022-01-08 15:56:22+00:00,[],None
180,https://github.com/Jeon-Kyung-Chan/FPGA-project-2.git,2021-11-15 14:57:00+00:00,,0,Jeon-Kyung-Chan/FPGA-project-2,428307038,Verilog,FPGA-project-2,18,0,2021-11-18 14:03:59+00:00,[],None
181,https://github.com/sumandeb/SABER_HardTrojan.git,2021-11-15 08:59:10+00:00,,0,sumandeb/SABER_HardTrojan,428190211,Verilog,SABER_HardTrojan,8422,0,2021-11-15 11:22:55+00:00,[],https://api.github.com/licenses/mit
182,https://github.com/hou150/EEE6225-low-area-AES.git,2021-11-13 05:03:42+00:00,,0,hou150/EEE6225-low-area-AES,427573749,Verilog,EEE6225-low-area-AES,41,0,2021-11-13 05:43:59+00:00,[],None
183,https://github.com/kalyani2119/Gate_Level_modeling.git,2021-11-13 05:27:31+00:00,Verilog coding snippets using Gate Level  modeling type.,0,kalyani2119/Gate_Level_modeling,427577627,Verilog,Gate_Level_modeling,3,0,2021-11-13 05:53:02+00:00,[],None
184,https://github.com/aabennak/564_project.git,2021-11-12 19:03:03+00:00,,0,aabennak/564_project,427468123,Verilog,564_project,7,0,2021-11-12 19:04:20+00:00,[],None
185,https://github.com/gregdavill/DiVA-bootloader.git,2021-11-24 11:24:42+00:00,"Bootloader for DiVA, based of foboot for the fomu.",0,gregdavill/DiVA-bootloader,431456847,Verilog,DiVA-bootloader,3763,0,2021-11-25 22:08:23+00:00,[],https://api.github.com/licenses/apache-2.0
186,https://github.com/pmflores08/EEE168Laboratory04.git,2021-11-25 15:58:42+00:00,Important Files for EEE 168.,0,pmflores08/EEE168Laboratory04,431901982,Verilog,EEE168Laboratory04,49,0,2022-01-09 09:45:37+00:00,[],None
187,https://github.com/nralibera/PAr_135.git,2021-11-20 08:59:19+00:00,,1,nralibera/PAr_135,430055053,Verilog,PAr_135,67592,0,2021-12-30 01:35:25+00:00,[],None
188,https://github.com/c369578336/UART.git,2021-11-22 11:10:29+00:00,verilog for UART,0,c369578336/UART,430673973,Verilog,UART,5,0,2021-11-22 11:18:44+00:00,[],None
189,https://github.com/jnguyen38/fpga-ml-processor.git,2021-11-25 06:31:49+00:00,Used Verilog HDL modules in Quartus Prime Software to simulate a machine learning processor on an FPGA board. UART protocol was used for used input.,0,jnguyen38/fpga-ml-processor,431738530,Verilog,fpga-ml-processor,5587,0,2022-12-19 20:14:07+00:00,"['fpga', 'quartus-prime', 'verilog-hdl']",None
190,https://github.com/andreasellini98/ISA09_2021_2022_repo.git,2021-11-21 17:20:25+00:00,"Integrated systems architecture laboratories 2021/2022 - Group 09 (Cascianelli, De Filippo, Sellini)",0,andreasellini98/ISA09_2021_2022_repo,430432135,Verilog,ISA09_2021_2022_repo,9941,0,2021-12-19 19:05:22+00:00,[],None
191,https://github.com/roozbehpk/ISA.git,2021-11-21 17:22:25+00:00,,0,roozbehpk/ISA,430432632,Verilog,ISA,11065,0,2021-12-19 22:15:46+00:00,[],None
192,https://github.com/tallenintegsys/blinkenLightsXC6.git,2021-11-21 17:52:41+00:00,mostly a place holder for living with ISE,0,tallenintegsys/blinkenLightsXC6,430439573,Verilog,blinkenLightsXC6,7,0,2021-11-21 18:00:55+00:00,[],None
193,https://github.com/wingersoft/ShiftReg.git,2021-11-13 14:00:31+00:00,Driver for 74HC595 shift register,0,wingersoft/ShiftReg,427680343,Verilog,ShiftReg,2296,0,2021-11-22 13:06:19+00:00,[],None
194,https://github.com/JordanUFlores/Reg_File_Ulloa_1_Jordan.git,2021-11-24 00:36:24+00:00,,0,JordanUFlores/Reg_File_Ulloa_1_Jordan,431298602,Verilog,Reg_File_Ulloa_1_Jordan,558,0,2021-11-24 02:48:32+00:00,[],None
195,https://github.com/millanisaac/pong.git,2021-11-25 11:07:19+00:00,pong in verilog,0,millanisaac/pong,431814453,Verilog,pong,10,0,2021-11-25 11:47:08+00:00,[],None
196,https://github.com/vtkhatri/gray_code_adder.git,2021-11-10 22:37:15+00:00,N-bit gray code adder,0,vtkhatri/gray_code_adder,426798385,Verilog,gray_code_adder,76,0,2021-11-14 00:12:56+00:00,[],None
197,https://github.com/h20201400237/AVA_RISCV.git,2021-11-10 10:39:53+00:00,,0,h20201400237/AVA_RISCV,426581972,Verilog,AVA_RISCV,16,0,2021-11-10 10:41:18+00:00,[],None
198,https://github.com/Faakka/microblaze-snake.git,2021-11-10 20:43:51+00:00,,0,Faakka/microblaze-snake,426771077,Verilog,microblaze-snake,19,0,2022-01-01 14:13:55+00:00,[],None
199,https://github.com/RonnyZF/DFX.git,2021-11-09 17:00:37+00:00,,0,RonnyZF/DFX,426314881,Verilog,DFX,14805,0,2021-12-13 16:12:23+00:00,[],None
200,https://github.com/isa32-2021-PoliTO/ISAlabs.git,2021-11-20 18:28:26+00:00,Integrated_System_Architectures_labs,0,isa32-2021-PoliTO/ISAlabs,430179659,Verilog,ISAlabs,11476,0,2021-12-16 16:25:37+00:00,[],https://api.github.com/licenses/gpl-3.0
201,https://github.com/Nawres-latiri/Lab_isa.git,2021-11-21 22:35:36+00:00,,0,Nawres-latiri/Lab_isa,430496854,Verilog,Lab_isa,4204,0,2021-11-21 23:10:57+00:00,[],None
202,https://github.com/usman1515/Verilog-Language-and-Applications.git,2021-11-21 14:33:46+00:00,,0,usman1515/Verilog-Language-and-Applications,430390810,Verilog,Verilog-Language-and-Applications,6,0,2021-12-18 21:27:31+00:00,[],None
203,https://github.com/Josem9718/Reg_File_Miguel_1_Benavides.git,2021-11-22 01:21:32+00:00,Implementaci√≥n de register file de lectura as√≠ncrona y escritura s√≠ncrona.,0,Josem9718/Reg_File_Miguel_1_Benavides,430523893,Verilog,Reg_File_Miguel_1_Benavides,7,0,2021-12-01 23:42:48+00:00,[],None
204,https://github.com/pedroasgDEV/EletronicaDigital_UFOP.git,2021-11-19 12:57:47+00:00,Atividades da mat√©ria de  Eletr√¥nica Digital em verilog,0,pedroasgDEV/EletronicaDigital_UFOP,429798036,Verilog,EletronicaDigital_UFOP,7104,0,2023-06-15 21:02:58+00:00,[],None
205,https://github.com/Victohu1/EternalMazeGame.git,2021-11-15 19:39:57+00:00,A Verilog project for one of my undergraduate course,0,Victohu1/EternalMazeGame,428398763,Verilog,EternalMazeGame,2632,0,2021-11-15 19:42:49+00:00,[],None
206,https://github.com/jamesstocktonj1/FPGA-FIR-Filter.git,2021-11-15 15:43:52+00:00,D2 Lab where we implement a FIR filter on an FPGA.,0,jamesstocktonj1/FPGA-FIR-Filter,428323917,Verilog,FPGA-FIR-Filter,11726,0,2022-04-13 20:57:34+00:00,[],None
207,https://github.com/Jeon-Kyung-Chan/FPGA_Control.git,2021-11-18 15:25:06+00:00,,0,Jeon-Kyung-Chan/FPGA_Control,429480715,Verilog,FPGA_Control,4,0,2021-11-18 15:30:08+00:00,[],None
208,https://github.com/salyken/IC_project.git,2021-11-19 00:53:15+00:00,,0,salyken/IC_project,429625495,Verilog,IC_project,33778,0,2021-11-19 01:02:37+00:00,[],None
209,https://github.com/Wout3/UART_PCP.git,2021-11-15 10:15:41+00:00,,0,Wout3/UART_PCP,428214343,Verilog,UART_PCP,160877,0,2021-11-29 07:59:14+00:00,[],None
210,https://github.com/c369578336/Tools.git,2021-11-23 01:08:02+00:00,My tools for any language.,0,c369578336/Tools,430916188,Verilog,Tools,9,0,2021-11-23 02:29:20+00:00,[],None
211,https://github.com/Arima9/Reg_File_Rivera_1_Andres.git,2021-11-16 23:49:23+00:00,,0,Arima9/Reg_File_Rivera_1_Andres,428849845,Verilog,Reg_File_Rivera_1_Andres,8,0,2021-12-13 22:10:07+00:00,[],None
212,https://github.com/LEE-YOUNG-JE/Muk-jji-ppa-game.git,2021-11-12 08:00:23+00:00,,0,LEE-YOUNG-JE/Muk-jji-ppa-game,427278092,Verilog,Muk-jji-ppa-game,11,0,2021-11-12 08:10:14+00:00,[],None
213,https://github.com/KHermanUBB/cup-eco.git,2021-11-11 19:54:02+00:00,,0,KHermanUBB/cup-eco,427125539,Verilog,cup-eco,20945,0,2021-11-20 12:58:41+00:00,[],https://api.github.com/licenses/apache-2.0
214,https://github.com/asinghani/caravel-picorF0.git,2021-11-14 22:31:02+00:00,"Tapeout for MPW-3, including a CAN bus core, experimental CPU, and other test structures",0,asinghani/caravel-picorF0,428056669,Verilog,caravel-picorF0,49289,0,2021-12-26 00:34:51+00:00,[],https://api.github.com/licenses/apache-2.0
215,https://github.com/Adrian-glz01/PR02_EC.git,2021-11-14 16:47:39+00:00,,0,Adrian-glz01/PR02_EC,427985164,Verilog,PR02_EC,5,0,2021-11-14 17:27:37+00:00,[],None
216,https://github.com/Dileep-Nethrapalli/Clock-divider-100MHz-to-1Hz-verilog-program.git,2021-11-14 13:26:30+00:00,,0,Dileep-Nethrapalli/Clock-divider-100MHz-to-1Hz-verilog-program,427935837,Verilog,Clock-divider-100MHz-to-1Hz-verilog-program,204,0,2021-11-14 13:29:38+00:00,[],None
217,https://github.com/sh619/circuit_and_system_coursework.git,2021-11-10 00:27:36+00:00,This is a coursework for the cirucit and system course,0,sh619/circuit_and_system_coursework,426430841,Verilog,circuit_and_system_coursework,43737,0,2021-11-10 00:40:44+00:00,[],None
218,https://github.com/MichaelPate/UWYO-EE4490-Project-2.git,2021-11-16 05:48:24+00:00,Verilog Single Cycle Processor implementation,0,MichaelPate/UWYO-EE4490-Project-2,428532996,Verilog,UWYO-EE4490-Project-2,496,0,2021-11-16 06:07:06+00:00,[],None
219,https://github.com/Arq-Trabajos/Lab4.git,2021-11-15 21:58:41+00:00,,0,Arq-Trabajos/Lab4,428433852,Verilog,Lab4,6,0,2021-11-18 01:09:02+00:00,[],None
220,https://github.com/ShamodGeevinda/CO224_labs.git,2021-11-10 12:40:37+00:00,,0,ShamodGeevinda/CO224_labs,426617473,Verilog,CO224_labs,8949,0,2023-02-28 14:07:16+00:00,[],None
221,https://github.com/aquantumreality/Chipun.git,2021-11-22 21:32:00+00:00,Attempt at an 8-bit RISC CPU,0,aquantumreality/Chipun,430870997,Verilog,Chipun,197,0,2022-04-24 03:52:54+00:00,[],https://api.github.com/licenses/mit
222,https://github.com/tnguyen-tx/folded_unfolded_IIR.git,2021-11-18 02:43:42+00:00,,0,tnguyen-tx/folded_unfolded_IIR,429272904,Verilog,folded_unfolded_IIR,30,0,2021-12-04 22:13:48+00:00,[],None
223,https://github.com/hge2020/KECE210.git,2021-11-18 07:59:14+00:00,,0,hge2020/KECE210,429343627,Verilog,KECE210,142,0,2022-11-15 10:02:43+00:00,[],None
224,https://github.com/AbdulSami-07/signCalculatorUsingVerilog.git,2021-11-20 07:32:12+00:00,,0,AbdulSami-07/signCalculatorUsingVerilog,430038677,Verilog,signCalculatorUsingVerilog,8,0,2021-12-07 19:35:30+00:00,[],None
225,https://github.com/Gruppo30/Group30-files.git,2021-11-19 10:14:07+00:00,Deliveries group 30,0,Gruppo30/Group30-files,429752867,Verilog,Group30-files,50032,0,2021-12-15 18:21:32+00:00,[],None
226,https://github.com/RoanR/Structural-Verilog-Processor.git,2021-11-20 00:21:35+00:00,,0,RoanR/Structural-Verilog-Processor,429969943,Verilog,Structural-Verilog-Processor,285,0,2021-11-20 01:14:29+00:00,[],None
227,https://github.com/Prithvi-Velicheti/systolic_autorun.git,2021-11-21 20:20:04+00:00,,0,Prithvi-Velicheti/systolic_autorun,430470987,Verilog,systolic_autorun,3921,0,2021-11-21 20:40:05+00:00,[],None
228,https://github.com/sbeery3/Transistor_Counter.git,2021-11-20 23:27:10+00:00,"The transistor_counter.py python 3 file provides a means of analyzing Dataflow and Structural level verilog files for transistor count from the Linux CLI, along with verbose output describing the features contained in each module of the file. ",0,sbeery3/Transistor_Counter,430231063,Verilog,Transistor_Counter,12,0,2021-11-20 23:33:25+00:00,[],None
229,https://github.com/salyken/IC_project_verilog.git,2021-11-19 00:15:00+00:00,,0,salyken/IC_project_verilog,429618216,Verilog,IC_project_verilog,33776,0,2021-11-19 00:52:42+00:00,[],None
230,https://github.com/Muhammedyakubu/ece241-labs.git,2021-11-19 03:33:45+00:00,,0,Muhammedyakubu/ece241-labs,429658985,Verilog,ece241-labs,3706,0,2021-12-08 22:10:34+00:00,[],None
231,https://github.com/SafaKucukkomurler/verilog-linear-feedback-shift-register.git,2021-11-17 08:03:03+00:00,,0,SafaKucukkomurler/verilog-linear-feedback-shift-register,428957694,Verilog,verilog-linear-feedback-shift-register,113,0,2021-11-20 16:24:15+00:00,[],https://api.github.com/licenses/gpl-3.0
232,https://github.com/aush577/BigBrainCPU.git,2021-11-19 20:45:19+00:00,ECE411 Computer Organization & Design - Final Project,0,aush577/BigBrainCPU,429929587,Verilog,BigBrainCPU,2924,0,2022-07-11 03:04:28+00:00,[],None
233,https://github.com/noahzlutz/ece154a_lab5.git,2021-11-19 20:40:55+00:00,,0,noahzlutz/ece154a_lab5,429928710,Verilog,ece154a_lab5,9,0,2021-11-23 12:59:17+00:00,[],None
234,https://github.com/ssmiftah/32bit-MIPS-Processors.git,2021-11-10 12:19:48+00:00,,0,ssmiftah/32bit-MIPS-Processors,426611218,Verilog,32bit-MIPS-Processors,19,0,2021-11-10 12:23:48+00:00,[],https://api.github.com/licenses/gpl-3.0
235,https://github.com/szhao2095/ECE241.git,2021-11-15 22:06:10+00:00,ECE241 Course work ,0,szhao2095/ECE241,428435656,Verilog,ECE241,107046,0,2021-11-15 22:18:12+00:00,[],None
236,https://github.com/nans1208/multi_core_with_multi_assem_programs.git,2021-11-13 18:42:46+00:00,,0,nans1208/multi_core_with_multi_assem_programs,427745621,Verilog,multi_core_with_multi_assem_programs,19,0,2021-11-13 18:43:41+00:00,[],None
237,https://github.com/ronith-git/ALU-RISC-V-32bit.git,2021-11-14 01:20:45+00:00,,0,ronith-git/ALU-RISC-V-32bit,427809988,Verilog,ALU-RISC-V-32bit,5,0,2021-11-14 01:38:52+00:00,[],None
238,https://github.com/nans1208/single_core_with_intr_generator.git,2021-11-13 04:08:51+00:00,,0,nans1208/single_core_with_intr_generator,427565111,Verilog,single_core_with_intr_generator,19,0,2021-11-13 18:51:51+00:00,[],None
239,https://github.com/DevSoni1/Digital-Circuit-Design-using-Verilog-HDL-Switch-Modeling.git,2021-11-26 14:17:31+00:00,,0,DevSoni1/Digital-Circuit-Design-using-Verilog-HDL-Switch-Modeling,432202880,Verilog,Digital-Circuit-Design-using-Verilog-HDL-Switch-Modeling,9,0,2021-11-26 15:20:04+00:00,[],None
240,https://github.com/Zz-dong/MyCPU.git,2021-11-27 09:26:18+00:00,,0,Zz-dong/MyCPU,432418341,Verilog,MyCPU,631,0,2022-09-15 14:31:50+00:00,[],None
241,https://github.com/PrRonald/ALU-Arithmetic-Logic-Unit-HDL.git,2021-11-12 19:32:57+00:00,,0,PrRonald/ALU-Arithmetic-Logic-Unit-HDL,427475268,Verilog,ALU-Arithmetic-Logic-Unit-HDL,7,0,2023-12-05 23:41:34+00:00,[],None
242,https://github.com/Josem9718/SistemasDigitales.git,2021-11-11 01:06:05+00:00,Clase de Dise√±o de Sistemas Digitales ,0,Josem9718/SistemasDigitales,426828226,Verilog,SistemasDigitales,7,0,2021-11-25 02:52:22+00:00,[],None
243,https://github.com/kirolossedra/MIPS_verilog_Model.git,2021-11-15 10:15:03+00:00,A hardware description language model of an example of MIPS  architecture,0,kirolossedra/MIPS_verilog_Model,428214137,Verilog,MIPS_verilog_Model,3,0,2021-11-15 10:16:22+00:00,[],None
244,https://github.com/torjeikenes/DIC_Project.git,2021-11-15 13:07:54+00:00,,0,torjeikenes/DIC_Project,428267771,Verilog,DIC_Project,17500,0,2022-01-10 14:31:23+00:00,[],None
245,https://github.com/Alterfoxy/z80.git,2021-11-14 20:03:57+00:00,–†–∞–∑–Ω—ã–µ –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä—ã z80,0,Alterfoxy/z80,428028889,Verilog,z80,124,0,2021-11-16 17:44:39+00:00,[],https://api.github.com/licenses/mit
246,https://github.com/Dileep-Nethrapalli/Microphone-verilog-program.git,2021-11-14 13:53:42+00:00,,0,Dileep-Nethrapalli/Microphone-verilog-program,427942336,Verilog,Microphone-verilog-program,193,0,2021-11-14 13:56:00+00:00,[],None
247,https://github.com/jaydonalexis/CPEN-Labs.git,2021-11-11 17:52:23+00:00,labs 5 - 7,0,jaydonalexis/CPEN-Labs,427093266,Verilog,CPEN-Labs,48209,0,2021-11-30 04:56:59+00:00,[],None
248,https://github.com/Khaliddxx/Macro_Floorplanner.git,2021-11-12 12:31:10+00:00,,0,Khaliddxx/Macro_Floorplanner,427353116,Verilog,Macro_Floorplanner,886,0,2021-11-18 09:58:04+00:00,[],None
249,https://github.com/Viniciusfelp/Projeto_InfraHardware.git,2021-11-16 17:55:14+00:00,,0,Viniciusfelp/Projeto_InfraHardware,428760677,Verilog,Projeto_InfraHardware,3249,0,2021-11-27 18:36:36+00:00,[],None
250,https://github.com/Abdob/fpga_samples.git,2021-11-17 03:33:32+00:00,,0,Abdob/fpga_samples,428896668,Verilog,fpga_samples,19,0,2021-11-19 05:13:35+00:00,[],None
251,https://github.com/TangentSplash/DSDL4.git,2021-11-18 09:53:04+00:00,,1,TangentSplash/DSDL4,429376387,Verilog,DSDL4,112,0,2021-12-06 23:47:16+00:00,[],None
252,https://github.com/eliasorre/IC_PROJECT.git,2021-11-17 21:48:23+00:00,IC Project of Elias Orrem and Kim Doah,0,eliasorre/IC_PROJECT,429210946,Verilog,IC_PROJECT,40883,0,2021-11-20 20:28:32+00:00,[],None
253,https://github.com/JarlMS/SPICE-and-SystemVerilog-files.git,2021-11-18 11:22:35+00:00,"Repository containing all SPICE and SystemVerilog files for the verification of the design inspired by the research paper ""A 10 000 Frames/s CMOS Digital Pixel Sensor""r https://isl.stanford.edu/groups/elgamal/abbas_publications/J038.pdf",0,JarlMS/SPICE-and-SystemVerilog-files,429401861,Verilog,SPICE-and-SystemVerilog-files,104,0,2021-11-18 13:20:38+00:00,[],None
254,https://github.com/jquinonezb/Reg_File_Quinonez_1_Jose.git,2021-11-23 23:21:44+00:00,,0,jquinonezb/Reg_File_Quinonez_1_Jose,431283775,Verilog,Reg_File_Quinonez_1_Jose,6,0,2021-12-01 02:46:53+00:00,[],None
255,https://github.com/OrkunAliOzkan/MIPS.git,2021-11-22 12:49:01+00:00,This is the repository for Group 9,0,OrkunAliOzkan/MIPS,430704083,Verilog,MIPS,2495,0,2022-09-01 14:56:29+00:00,[],None
256,https://github.com/Super-Awesome-Organization/expt10.git,2021-11-19 19:19:04+00:00,,0,Super-Awesome-Organization/expt10,429909861,Verilog,expt10,2058,0,2021-11-19 19:25:07+00:00,[],None
257,https://github.com/shahadshaheen/group12CPU.git,2021-11-19 13:00:49+00:00,Second quarter 2nd Year IAC Labs,0,shahadshaheen/group12CPU,429798915,,group12CPU,5,0,2021-11-19 16:13:22+00:00,[],None
258,https://github.com/xinghuaman/digital_wifi_clock.git,2021-11-23 03:17:41+00:00,"Digital clock with WiFi synchronisation based on: Xilinx Spartan-3AN FPGA, ESP-01 module (ESP8266 MCU), RTC DS1307 and 7-segment display driver TM1637.",0,xinghuaman/digital_wifi_clock,430943881,,digital_wifi_clock,951,0,2021-11-23 03:17:42+00:00,[],None
259,https://github.com/esschwar/FPGA-for-Robotics-Education-code_examples.git,2021-11-18 23:11:38+00:00,,0,esschwar/FPGA-for-Robotics-Education-code_examples,429606568,Verilog,FPGA-for-Robotics-Education-code_examples,57,0,2021-11-29 19:31:47+00:00,[],None
260,https://github.com/c369578336/PS2.git,2021-11-22 11:05:44+00:00,verilog for PS2,0,c369578336/PS2,430672572,Verilog,PS2,11,0,2021-11-23 03:34:04+00:00,[],None
261,https://github.com/sid620/Verilog.git,2021-11-21 05:19:25+00:00,Verilog code for lab sheets in CS F342,0,sid620/Verilog,430280242,Verilog,Verilog,54,0,2021-12-09 18:44:43+00:00,[],None
262,https://github.com/merledu/Azadi_II_sky130.git,2021-11-24 06:46:09+00:00,,0,merledu/Azadi_II_sky130,431376317,Verilog,Azadi_II_sky130,3531,0,2021-12-30 14:40:05+00:00,[],None
263,https://github.com/CODERGU7/SPI_Protocol.git,2021-11-26 12:56:57+00:00,,0,CODERGU7/SPI_Protocol,432179193,Verilog,SPI_Protocol,363,0,2021-11-26 13:12:20+00:00,[],None
264,https://github.com/RolandoAraujo/Reg_File_Araujo_1__Rolando.git,2021-11-24 03:25:16+00:00,Repository for computer architecture project Register File,0,RolandoAraujo/Reg_File_Araujo_1__Rolando,431333665,Verilog,Reg_File_Araujo_1__Rolando,8,0,2021-11-26 07:07:43+00:00,[],None
265,https://github.com/Gallagator/IAC_MIPS.git,2021-11-19 12:03:43+00:00,,0,Gallagator/IAC_MIPS,429782749,Verilog,IAC_MIPS,1006,0,2022-06-13 12:19:14+00:00,[],https://api.github.com/licenses/mit
266,https://github.com/cam-br0wn/verilog_adventures.git,2021-11-19 04:46:52+00:00,Just trying some stuff out with the ol' HDL,0,cam-br0wn/verilog_adventures,429672617,Verilog,verilog_adventures,1,0,2021-11-29 23:22:14+00:00,[],None
267,https://github.com/mohamesb/Semester-Project---TFE4152.git,2021-11-19 10:22:35+00:00,,0,mohamesb/Semester-Project---TFE4152,429755301,Verilog,Semester-Project---TFE4152,107,0,2021-11-19 10:24:42+00:00,[],None
268,https://github.com/97joseph/Risc-Compiler.git,2021-11-20 04:47:07+00:00,Risc architecture implementation,0,97joseph/Risc-Compiler,430010639,Verilog,Risc-Compiler,6888,0,2021-12-14 01:49:52+00:00,[],None
269,https://github.com/sebbk3/TP3-arquitectura.git,2021-11-24 21:37:08+00:00,,0,sebbk3/TP3-arquitectura,431634499,Verilog,TP3-arquitectura,144,0,2024-03-01 23:04:38+00:00,[],None
270,https://github.com/rfuentesgtz/ECE369Phase1Upload.git,2021-11-16 19:11:39+00:00,What we submitted for project phase 1,0,rfuentesgtz/ECE369Phase1Upload,428783030,Verilog,ECE369Phase1Upload,64,0,2021-11-17 03:43:44+00:00,[],None
271,https://github.com/c-biancone/cjbRISC.git,2021-11-14 18:44:18+00:00,8-bit 3-bus Harvard Architecture RISC Processor with Memory-Mapped I/O-Ps,0,c-biancone/cjbRISC,428011581,Verilog,cjbRISC,7092,0,2021-12-24 05:58:43+00:00,[],None
272,https://github.com/Limonka11/Mars-Rover.git,2021-11-18 18:33:43+00:00,,0,Limonka11/Mars-Rover,429538826,Verilog,Mars-Rover,12323,0,2021-11-18 18:36:41+00:00,[],None
273,https://github.com/mcbottcher/lfsr.git,2021-11-19 20:31:12+00:00,Design a LFSR from scratch to learn some Verilog,0,mcbottcher/lfsr,429926593,Verilog,lfsr,10,0,2021-12-27 20:08:38+00:00,[],None
274,https://github.com/made-o/Arqui-2021-tp3.git,2021-11-15 21:39:46+00:00,Implementaci√≥n de pipeline de 5 etapas del procesador MIPS.,0,made-o/Arqui-2021-tp3,428429553,Verilog,Arqui-2021-tp3,185,0,2022-03-02 18:43:51+00:00,[],None
275,https://github.com/Dileep-Nethrapalli/7-segment-LED-verilog-program.git,2021-11-14 12:43:20+00:00,7 segment LED display for displaying 8-digit Decimal or Hexadecimal number,0,Dileep-Nethrapalli/7-segment-LED-verilog-program,427925591,Verilog,7-segment-LED-verilog-program,2422,0,2022-02-27 08:05:16+00:00,[],None
276,https://github.com/Dirakon/FPGA-Controlling-PC.git,2021-11-15 19:20:00+00:00,"FPGA project: board connects to PC via cable, the user sends instructions (e.g. mouse move, mouse set, write a number, write a letter, etc) via FPGA interface.",0,Dirakon/FPGA-Controlling-PC,428392939,Verilog,FPGA-Controlling-PC,114,0,2021-11-29 21:14:38+00:00,"['fpga', 'fpga-programming', 'fpga-board']",None
277,https://github.com/tnguyen-tx/CORDIC_algo.git,2021-11-18 02:32:06+00:00,,0,tnguyen-tx/CORDIC_algo,429270359,Verilog,CORDIC_algo,308,0,2021-12-18 15:16:48+00:00,[],None
278,https://github.com/Dileep-Nethrapalli/Keyboard-verilog-program.git,2021-11-14 13:32:19+00:00,,0,Dileep-Nethrapalli/Keyboard-verilog-program,427937314,Verilog,Keyboard-verilog-program,295,0,2021-11-14 13:36:37+00:00,[],None
279,https://github.com/jabbarvlsi/My-Project.git,2021-11-14 06:22:21+00:00,,0,jabbarvlsi/My-Project,427854066,Verilog,My-Project,4,0,2021-11-24 06:31:58+00:00,[],None
280,https://github.com/codeheng7/codeheng7.git,2021-11-13 16:22:21+00:00,Config files for my GitHub profile.,0,codeheng7/codeheng7,427714518,Verilog,codeheng7,3,0,2023-04-08 04:12:38+00:00,"['config', 'github-config']",
281,https://github.com/wcvanvan/MorseCode.git,2021-11-27 13:27:44+00:00,,0,wcvanvan/MorseCode,432468364,Verilog,MorseCode,454,0,2022-02-02 05:10:49+00:00,[],None
282,https://github.com/mrapi00/Stoplight_FSM.git,2021-11-27 17:33:16+00:00,Designing a finite state machine (FSM) implement a controller for the traffic light at the intersection of two roads.,0,mrapi00/Stoplight_FSM,432525515,Verilog,Stoplight_FSM,8,0,2021-11-27 17:38:05+00:00,[],None
283,https://github.com/RayWright27/Fractional-Sample-Rate-Converter.git,2021-11-22 22:37:23+00:00,Verilog model for Fractional Sample Rate Converter,0,RayWright27/Fractional-Sample-Rate-Converter,430885776,Verilog,Fractional-Sample-Rate-Converter,7108,0,2022-07-15 12:15:02+00:00,[],None
284,https://github.com/HBzhainan-wzw/ECE154A_Lab5.git,2021-11-23 02:49:02+00:00,,0,HBzhainan-wzw/ECE154A_Lab5,430937768,Verilog,ECE154A_Lab5,8,0,2021-11-29 22:10:11+00:00,[],None
285,https://github.com/unal-edigital1-lab/lab04-2021-2-grupo05-2021-2.git,2021-11-24 15:44:12+00:00,lab04-2021-2-grupo05-2021-2 created by GitHub Classroom,0,unal-edigital1-lab/lab04-2021-2-grupo05-2021-2,431541131,Verilog,lab04-2021-2-grupo05-2021-2,10074,0,2022-01-11 00:31:27+00:00,[],None
286,https://github.com/BrentRoberts989/ECE275-FinalProject.git,2021-11-24 04:09:04+00:00,,0,BrentRoberts989/ECE275-FinalProject,431342471,Verilog,ECE275-FinalProject,24,0,2021-11-24 04:12:28+00:00,[],None
287,https://github.com/Cl0udi/smoothen_image_hardware.git,2021-11-27 04:08:32+00:00,,0,Cl0udi/smoothen_image_hardware,432364608,Verilog,smoothen_image_hardware,1035,0,2021-11-27 04:12:09+00:00,[],https://api.github.com/licenses/mit
288,https://github.com/HamadAbdulRazzaq/DLD_Project-Air_Hockey.git,2021-11-26 17:53:26+00:00,,1,HamadAbdulRazzaq/DLD_Project-Air_Hockey,432261092,Verilog,DLD_Project-Air_Hockey,14,0,2022-08-09 10:56:58+00:00,[],None
289,https://github.com/schuyler1007/EC311_Final_Project.git,2021-11-12 16:07:34+00:00,,1,schuyler1007/EC311_Final_Project,427419720,Verilog,EC311_Final_Project,66758,0,2021-12-10 15:49:16+00:00,[],None
290,https://github.com/Karthikeyan564/Analog_chip.git,2021-11-12 02:38:55+00:00,,0,Karthikeyan564/Analog_chip,427209814,Verilog,Analog_chip,1992,0,2022-01-11 01:17:01+00:00,[],https://api.github.com/licenses/apache-2.0
291,https://github.com/NafisulKhondaker1025/SingleCoreProcessor-.git,2021-11-21 21:15:44+00:00,single core processor with Verilog capable of performing various arithmetic operations based on MIPS Architecture,0,NafisulKhondaker1025/SingleCoreProcessor-,430482096,Verilog,SingleCoreProcessor-,42,0,2021-12-07 04:19:51+00:00,[],None
292,https://github.com/Hgjnnf/CPEN211-Lab6.git,2021-11-20 20:29:50+00:00,,0,Hgjnnf/CPEN211-Lab6,430203070,Verilog,CPEN211-Lab6,10090,0,2022-04-04 22:27:32+00:00,[],None
293,https://github.com/unal-edigital1-lab/lab04-2021-2-grupo03-2021-2.git,2021-11-24 15:14:53+00:00,lab04-2021-2-grupo03-2021-2 created by GitHub Classroom,0,unal-edigital1-lab/lab04-2021-2-grupo03-2021-2,431531214,Verilog,lab04-2021-2-grupo03-2021-2,7157,0,2022-01-09 09:29:32+00:00,[],None
294,https://github.com/LWanTao/MyStupidCodes.git,2021-11-15 09:54:29+00:00,It's just a repo storing my source code produced during my learning...,0,LWanTao/MyStupidCodes,428207683,Verilog,MyStupidCodes,589,0,2023-08-04 16:28:35+00:00,[],None
295,https://github.com/tiffany1618/space-invaders.git,2021-11-15 20:03:52+00:00,A simple video game on an FPGA,0,tiffany1618/space-invaders,428405351,Verilog,space-invaders,124,0,2021-12-02 05:13:24+00:00,[],None
296,https://github.com/nans1208/single_core_with_multi_assem_programs.git,2021-11-13 18:39:50+00:00,,0,nans1208/single_core_with_multi_assem_programs,427745047,Verilog,single_core_with_multi_assem_programs,19,0,2021-11-13 19:04:53+00:00,[],None
297,https://github.com/sentakumono/verilog_labs.git,2021-11-11 22:01:09+00:00,,0,sentakumono/verilog_labs,427155504,Verilog,verilog_labs,10,0,2023-02-14 19:05:14+00:00,[],None
298,https://github.com/Sofiamdl/Projeto-CPU.git,2021-11-16 23:23:34+00:00,,0,Sofiamdl/Projeto-CPU,428844813,Verilog,Projeto-CPU,613,0,2021-11-28 21:28:51+00:00,[],None
299,https://github.com/Hsnayrus/MIPS-Processor.git,2021-11-17 06:54:03+00:00,,0,Hsnayrus/MIPS-Processor,428939515,Verilog,MIPS-Processor,26595,0,2023-02-18 00:43:07+00:00,[],None
300,https://github.com/tnguyen-tx/Viterbi_Decoder.git,2021-11-18 05:00:51+00:00,,0,tnguyen-tx/Viterbi_Decoder,429302149,Verilog,Viterbi_Decoder,4,0,2021-11-18 05:01:15+00:00,[],None
301,https://github.com/charleskeerthi/charles.git,2021-11-13 08:31:13+00:00,,0,charleskeerthi/charles,427609991,Verilog,charles,2,0,2021-11-13 08:39:30+00:00,[],None
302,https://github.com/Sam3077/5710-project.git,2021-11-14 00:56:51+00:00,,1,Sam3077/5710-project,427806934,Verilog,5710-project,142,0,2021-11-15 05:26:11+00:00,[],None
303,https://github.com/bluelove8939/Image-Processing-with-Verilog.git,2021-11-09 15:43:45+00:00,Image Processing with Verilog,0,bluelove8939/Image-Processing-with-Verilog,426287943,Verilog,Image-Processing-with-Verilog,4,0,2021-11-09 15:44:16+00:00,[],None
304,https://github.com/Dualock/Proyecto2_Digitales.git,2021-11-09 07:16:22+00:00,,0,Dualock/Proyecto2_Digitales,426128223,Verilog,Proyecto2_Digitales,4485,0,2021-12-07 08:50:53+00:00,[],None
305,https://github.com/TytanRock/ECE-5730-FinalProject.git,2021-11-11 00:23:14+00:00,Final project for a General Purpose Real Time SoC based matrix multiplier,0,TytanRock/ECE-5730-FinalProject,426820141,Verilog,ECE-5730-FinalProject,4081,0,2021-12-06 23:56:54+00:00,[],None
306,https://github.com/sonmac1203/ECE369-ProjectPhase1.git,2021-11-11 07:26:02+00:00,,0,sonmac1203/ECE369-ProjectPhase1,426908371,Verilog,ECE369-ProjectPhase1,49,0,2021-11-14 09:00:59+00:00,[],None
307,https://github.com/raomuhammadwajdan/ISA_LAB1_Group08.git,2021-11-19 22:05:12+00:00,ISA_LAB1_Group08,0,raomuhammadwajdan/ISA_LAB1_Group08,429946207,Verilog,ISA_LAB1_Group08,30853,0,2021-12-18 23:35:14+00:00,[],None
308,https://github.com/Constantin-Teja/BaggageDrop.git,2021-11-18 12:54:03+00:00,"Implementarea √Æn Verilog a unui circuit combina»õional care are ca scop simularea aruncƒÉrii automate a unui container cu provizii √Æntr-un c√¢mp de luptƒÉ de cƒÉtre un elicopter cƒÉtre o echipƒÉ de pu»ôca»ôi marini, √Æn momentul c√¢nd acesta se aflƒÉ √Æn perimetrul autorizat. Pentru a nu fi neutralizat, acesta trebuie sƒÉ ajungƒÉ la sol √Æntr-un timp limitƒÉ t, calculat cu ajutorul formulei t = sqrt(height) / 2  Circuitul va extrage de fiecare datƒÉ √ÆnƒÉl»õimea curentƒÉ la care se aflƒÉ elicopterul de la cei 4 senzori prezen»õi pe burta aeronavei (plasa»õi √Æn perechi pentru a asigura redundan»õa mƒÉsurƒÉtorilor), va efectua media aritmeticƒÉ a celor activi »ôi va afi»ôa informa»õia pe un display cu 4 elemente 7Seg, emi»õ√¢nd o alarmƒÉ √Æn momentul √Æn care pachetul este desprins.  Valorile de intrare ale tuturor senzorilor sunt reprezentate pe 8 bi»õi. Senzorul este considerat av√¢nd o valoare validƒÉ √Æn momentul √Æn care aceasta este diferitƒÉ de 0. Timpul limitƒÉ este exprimat pe 16 bi»õi, √Æn virgulƒÉ fixƒÉ, cu virgula √Æntre bitul 8 »ôi bitul 7. Condi»õia de validare a aruncƒÉrii automate este reprezentatƒÉ de un semnal de intrare pe 1 bit.  Ie»ôirea modulului este reprezentatƒÉ de 4 module 7Seg, care vor afi»ôa urmƒÉtoarele tipuri de mesaje:  COLD - dacƒÉ elicopterul nu se aflƒÉ √Æn aria de aruncare ( semnalul de validare nu este activ ) _HOT - dacƒÉ elicopterul se aflƒÉ √Æn aria de aruncare, dar timpul limitƒÉ este prea mare DROP - dacƒÉ elicopterul a aruncat pachetul. √én momentul √Æn care semnalul DROP este activ, alarma va fi »ôi ea activƒÉ.",0,Constantin-Teja/BaggageDrop,429429242,Verilog,BaggageDrop,9,0,2021-11-18 12:56:11+00:00,[],None
309,https://github.com/santijc99/ProyectoFinalAgueroHerreraJimenezValverdeRojas.git,2021-11-19 07:09:13+00:00,"Repositorio con los archivos de implementaci√≥n y sus respectivos testbenches, para el proyecto final del curso de Microprocesadores y microcontroladores",0,santijc99/ProyectoFinalAgueroHerreraJimenezValverdeRojas,429702055,Verilog,ProyectoFinalAgueroHerreraJimenezValverdeRojas,19,0,2021-11-19 21:19:20+00:00,[],None
310,https://github.com/kyungphilDev/pipelineCPU.git,2021-11-19 11:38:10+00:00,Design pipelineCPU_Cache with verilog,0,kyungphilDev/pipelineCPU,429775968,Verilog,pipelineCPU,46,0,2021-11-19 11:55:33+00:00,[],None
311,https://github.com/OzmenCR/Phy_PCIE-Capa-de-transaccion.git,2021-11-22 20:12:07+00:00,Protocolo de comunicacion y envio de paquetes,0,OzmenCR/Phy_PCIE-Capa-de-transaccion,430850945,Verilog,Phy_PCIE-Capa-de-transaccion,3340,0,2021-11-22 20:42:24+00:00,[],None
312,https://github.com/HR-1-1/verilog-starter-pack.git,2021-11-25 13:54:45+00:00,Collection of verilog descriptions of some fundamental blocks in digital design.,0,HR-1-1/verilog-starter-pack,431863558,Verilog,verilog-starter-pack,26,0,2021-12-04 09:47:55+00:00,[],https://api.github.com/licenses/mit
313,https://github.com/ChrisAmaya/433Labs.git,2021-11-25 20:37:32+00:00,,0,ChrisAmaya/433Labs,431971122,Verilog,433Labs,114036,0,2021-12-04 03:22:45+00:00,[],None
314,https://github.com/Hgjnnf/CPEN211-Lab7.git,2021-11-25 02:02:25+00:00,,1,Hgjnnf/CPEN211-Lab7,431684460,Verilog,CPEN211-Lab7,58,0,2022-04-04 22:27:02+00:00,[],None
315,https://github.com/darrylkid/CS3220_TextureCache.git,2021-11-24 03:49:59+00:00,,1,darrylkid/CS3220_TextureCache,431338703,Verilog,CS3220_TextureCache,32705,0,2021-12-01 22:03:07+00:00,[],None
316,https://github.com/rejunity/caravel-user-project-mpw3.git,2021-11-11 15:21:49+00:00,,0,rejunity/caravel-user-project-mpw3,427048176,Verilog,caravel-user-project-mpw3,47023,0,2022-01-11 01:06:29+00:00,[],https://api.github.com/licenses/apache-2.0
317,https://github.com/c369578336/FIFO.git,2021-11-25 01:26:37+00:00,FIFO by verilog,0,c369578336/FIFO,431677012,Verilog,FIFO,18,0,2021-12-08 08:49:20+00:00,[],None
318,https://github.com/asimahsan1990/AHB_lite.git,2021-11-24 05:56:38+00:00,,0,asimahsan1990/AHB_lite,431364482,Verilog,AHB_lite,4,0,2022-10-13 11:42:15+00:00,[],None
319,https://github.com/Talha771/dld.git,2021-11-27 09:00:29+00:00,,0,Talha771/dld,432413474,Verilog,dld,1,0,2021-11-27 09:05:59+00:00,[],None
320,https://github.com/Ozbridge/Smart_Car_Parking_System.git,2021-11-16 08:17:43+00:00,,0,Ozbridge/Smart_Car_Parking_System,428572113,Verilog,Smart_Car_Parking_System,57,0,2022-01-14 10:31:05+00:00,[],None
321,https://github.com/Dileep-Nethrapalli/Mouse-verilog-program.git,2021-11-14 13:57:52+00:00,,0,Dileep-Nethrapalli/Mouse-verilog-program,427943313,Verilog,Mouse-verilog-program,4606,0,2021-11-14 14:01:49+00:00,[],None
322,https://github.com/Oscar-live/FPGA_competition-.git,2021-11-15 03:27:43+00:00,Submit competition work,0,Oscar-live/FPGA_competition-,428110413,Verilog,FPGA_competition-,10616,0,2021-11-15 03:38:23+00:00,[],None
323,https://github.com/Ehzoahis/Asphalt.git,2021-11-17 04:30:06+00:00,ECE385 Final Porject,0,Ehzoahis/Asphalt,428908030,Verilog,Asphalt,55428,0,2021-12-16 01:12:30+00:00,[],None
324,https://github.com/eruiz04/Reg_File_Ruiz_1_Eugenio.git,2021-11-22 15:24:09+00:00,"Repositorio para Arquitectura de computadoras, Bootcamp PreSilicio ITESO ",0,eruiz04/Reg_File_Ruiz_1_Eugenio,430760606,Verilog,Reg_File_Ruiz_1_Eugenio,10,0,2021-11-23 21:59:10+00:00,[],None
325,https://github.com/amadeusjustinn/Breakout.git,2021-11-11 00:42:43+00:00,A version of the Atari game Breakout built using SystemVerilog and C code. It is to be run on Altera Quartus with a MAX10 FPGA connected to a VGA screen.,0,amadeusjustinn/Breakout,426823752,Verilog,Breakout,108102,0,2021-12-17 19:24:59+00:00,[],https://api.github.com/licenses/mit
326,https://github.com/hansemro/upduino_demos.git,2021-11-13 05:33:26+00:00,,0,hansemro/upduino_demos,427578563,Verilog,upduino_demos,13,0,2021-11-13 21:54:11+00:00,[],https://api.github.com/licenses/gpl-2.0
327,https://github.com/BlindQlouder/nextpnr-pcsclkdiv-issue.git,2021-11-09 18:41:19+00:00,,0,BlindQlouder/nextpnr-pcsclkdiv-issue,426346009,Verilog,nextpnr-pcsclkdiv-issue,52,0,2021-11-09 18:47:16+00:00,[],None
328,https://github.com/Daniel-Vindio/Arty-A7-35T.git,2021-11-09 10:23:42+00:00,Some useful custom IP to use on your Arty A7.,0,Daniel-Vindio/Arty-A7-35T,426183490,Verilog,Arty-A7-35T,86,0,2023-02-12 10:17:21+00:00,[],https://api.github.com/licenses/gpl-3.0
329,https://github.com/jacobkearin/FPGA_VGA_interface.git,2021-11-17 19:10:58+00:00,vga interface for basys-3 fpga board,0,jacobkearin/FPGA_VGA_interface,429169720,Verilog,FPGA_VGA_interface,8,0,2023-03-02 15:55:41+00:00,[],None
330,https://github.com/lassestahnke/CM2015_proj1.git,2021-11-18 11:01:48+00:00,Verilog Code for controlling and reading out  Hamamatsu S11865-64G X-Ray sensor with an Olimex iCE40HX1K FPGA and additional ADC,1,lassestahnke/CM2015_proj1,429395909,Verilog,CM2015_proj1,7,0,2021-11-19 16:05:38+00:00,[],None
331,https://github.com/snapdensing/coe168.git,2021-11-17 08:29:18+00:00,"CoE 168. EEEI, University of the Philippines Diliman.",1,snapdensing/coe168,428965022,Verilog,coe168,20,0,2021-12-10 06:09:39+00:00,[],None
332,https://github.com/984705/computer-system-exp.git,2021-11-27 12:36:51+00:00,,1,984705/computer-system-exp,432456886,Verilog,computer-system-exp,5535,0,2021-12-21 07:36:44+00:00,[],None
333,https://github.com/GusSolorio/Register_File_Solorio_1_Gustavo.git,2021-11-24 05:05:52+00:00,,0,GusSolorio/Register_File_Solorio_1_Gustavo,431354008,Verilog,Register_File_Solorio_1_Gustavo,3,0,2021-11-24 05:25:18+00:00,[],None
334,https://github.com/wwwce01/uhd.git,2021-11-27 11:04:41+00:00,,0,wwwce01/uhd,432437474,Verilog,uhd,124861,0,2021-11-27 11:17:18+00:00,[],
335,https://github.com/SinsIsHere/Logic_Design_Lab.git,2021-11-11 02:29:57+00:00,,0,SinsIsHere/Logic_Design_Lab,426845723,Verilog,Logic_Design_Lab,109,0,2021-11-11 02:36:02+00:00,[],None
336,https://github.com/pouya-haghi/RISC_CPU.git,2021-11-11 23:00:03+00:00,,0,pouya-haghi/RISC_CPU,427167277,Verilog,RISC_CPU,20,0,2021-11-11 23:11:14+00:00,[],None
337,https://github.com/een212020/TASK-2-Traffic-Light-Controller.git,2021-11-12 19:58:33+00:00,An operating traffic light controller as specified in the assignment has been made.,0,een212020/TASK-2-Traffic-Light-Controller,427481118,Verilog,TASK-2-Traffic-Light-Controller,6153,0,2021-11-12 20:41:37+00:00,[],None
338,https://github.com/qaz159qaz159/NTU_CSIE_CA2021.git,2021-11-22 12:10:14+00:00,,0,qaz159qaz159/NTU_CSIE_CA2021,430691922,Verilog,NTU_CSIE_CA2021,2452,0,2021-11-22 12:12:36+00:00,[],None
339,https://github.com/NVi5/hackathon_mofu_mofu.git,2021-11-20 10:11:40+00:00,,0,NVi5/hackathon_mofu_mofu,430068918,Verilog,hackathon_mofu_mofu,132,0,2021-11-21 11:40:31+00:00,[],None
340,https://github.com/lorenzocarrano/Testing_and_Fault_Tolerance_lab6.git,2021-11-21 12:43:31+00:00,,0,lorenzocarrano/Testing_and_Fault_Tolerance_lab6,430363359,Verilog,Testing_and_Fault_Tolerance_lab6,1965,0,2021-11-21 12:53:15+00:00,[],None
341,https://github.com/rahelmiz/ece.369.project2.git,2021-11-18 16:09:16+00:00,,0,rahelmiz/ece.369.project2,429495387,Verilog,ece.369.project2,59,0,2021-12-05 21:54:27+00:00,[],None
342,https://github.com/sirirusten/TFE4152-prosjekt.git,2021-11-18 16:46:43+00:00,,0,sirirusten/TFE4152-prosjekt,429507404,Verilog,TFE4152-prosjekt,14,0,2021-11-18 16:49:08+00:00,[],None
343,https://github.com/pushkard999/FPGA-De-10-lite.git,2021-11-18 09:31:01+00:00,,0,pushkard999/FPGA-De-10-lite,429370144,Verilog,FPGA-De-10-lite,31,0,2022-01-30 07:08:54+00:00,[],None
344,https://github.com/Lenakh97/IC_PROJECT_2021.git,2021-11-18 11:06:36+00:00,,0,Lenakh97/IC_PROJECT_2021,429397307,Verilog,IC_PROJECT_2021,134,0,2021-11-18 20:50:54+00:00,[],None
345,https://github.com/Oscar-live/match.git,2021-11-14 16:31:41+00:00,It's a wonderful place.,0,Oscar-live/match,427981331,Verilog,match,4456,0,2021-11-15 03:26:59+00:00,[],None
346,https://github.com/omardiaa/FloorPlanner.git,2021-11-13 17:38:50+00:00,,0,omardiaa/FloorPlanner,427731951,Verilog,FloorPlanner,534,0,2021-11-18 10:34:25+00:00,[],None
347,https://github.com/Ruffus26/nn-handwritten-digit-recognition.git,2021-11-14 09:25:30+00:00,,0,Ruffus26/nn-handwritten-digit-recognition,427885842,Verilog,nn-handwritten-digit-recognition,18164,0,2022-06-20 13:13:33+00:00,[],None
348,https://github.com/AlmazShai/UART_Module_FPGA.git,2021-11-15 06:10:06+00:00,,0,AlmazShai/UART_Module_FPGA,428143223,Verilog,UART_Module_FPGA,31,0,2021-11-21 18:37:20+00:00,[],None
349,https://github.com/alxcode-x/PreSi-Arq.git,2021-11-19 23:51:16+00:00,Computer Architecture projects. Pre-Silicon Boot Camp.,0,alxcode-x/PreSi-Arq,429964828,Verilog,PreSi-Arq,63,0,2021-12-05 23:05:54+00:00,[],None
350,https://github.com/neagualexa/ELEC50010-IAC-CPU-Coursework.git,2021-11-15 15:12:27+00:00,An implementation of a MIPS CPU which meets the pre-specified template for signal names and interface timings.,0,neagualexa/ELEC50010-IAC-CPU-Coursework,428312599,Verilog,ELEC50010-IAC-CPU-Coursework,7357,0,2023-06-18 20:37:58+00:00,[],https://api.github.com/licenses/mit
351,https://github.com/for-evermor-e/j21_project.git,2021-11-11 20:15:20+00:00,,0,for-evermor-e/j21_project,427131094,Verilog,j21_project,19,0,2021-11-11 21:26:10+00:00,[],None
352,https://github.com/drvladbancila/ISA_GR16.git,2021-11-21 16:35:06+00:00,"Laboratory activities for Integrated Systems Architecture @ PoliTO. Authors: Bancila, Vlad George; Bert, Diego; Combetto, Paolo.",0,drvladbancila/ISA_GR16,430421145,Verilog,ISA_GR16,8020,0,2022-02-16 11:22:07+00:00,[],None
353,https://github.com/Arima9/Sistema_Mem_Rivera_Andres.git,2021-11-27 04:51:34+00:00,,0,Arima9/Sistema_Mem_Rivera_Andres,432370909,Verilog,Sistema_Mem_Rivera_Andres,4,0,2021-12-17 01:40:18+00:00,[],None
354,https://github.com/AnuragDhungel/Hardware_AES_ENCRYPTION_DECRYPTION_Circuit.git,2021-11-27 00:39:24+00:00,,0,AnuragDhungel/Hardware_AES_ENCRYPTION_DECRYPTION_Circuit,432333689,Verilog,Hardware_AES_ENCRYPTION_DECRYPTION_Circuit,9711,0,2021-11-27 00:55:15+00:00,[],https://api.github.com/licenses/mit
355,https://github.com/Swapnil-nk1/Verilog.git,2021-11-25 18:41:02+00:00,,0,Swapnil-nk1/Verilog,431945286,Verilog,Verilog,7,0,2021-11-30 08:00:51+00:00,[],None
356,https://github.com/Dileep-Nethrapalli/LCD-verilog-program.git,2021-11-14 13:47:27+00:00,,0,Dileep-Nethrapalli/LCD-verilog-program,427940864,Verilog,LCD-verilog-program,511,0,2021-11-14 13:49:48+00:00,[],None
357,https://github.com/niveditanadiger/Asynchronous_fifo.git,2021-11-13 12:26:19+00:00,,0,niveditanadiger/Asynchronous_fifo,427658461,Verilog,Asynchronous_fifo,82,0,2022-04-23 12:22:27+00:00,[],None
358,https://github.com/Dileep-Nethrapalli/Audio-from-readmemh-verilog-program.git,2021-11-14 13:18:27+00:00,,0,Dileep-Nethrapalli/Audio-from-readmemh-verilog-program,427933884,Verilog,Audio-from-readmemh-verilog-program,4481,0,2021-11-14 13:21:30+00:00,[],None
359,https://github.com/Mechpet/nes-tetris-FPGA.git,2021-11-14 23:22:38+00:00,Implementation of NES Tetris on FPGA (final project for ECE 385 - Digital Systems Laboratory).,0,Mechpet/nes-tetris-FPGA,428064932,Verilog,nes-tetris-FPGA,8297,0,2022-09-26 15:52:57+00:00,[],None
360,https://github.com/HugoAhoy/FPGA.git,2021-11-09 07:29:28+00:00, Midterm coursework of Embedded Systems Architecture,0,HugoAhoy/FPGA,426131678,Verilog,FPGA,72,0,2022-01-10 13:43:10+00:00,[],None
361,https://github.com/Fiki80/iCE40-cores.git,2021-11-23 10:11:02+00:00,Various experimental cores for Lattice iCE40 FPGA,0,Fiki80/iCE40-cores,431051140,Verilog,iCE40-cores,9,0,2021-12-03 12:38:39+00:00,[],None
362,https://github.com/2021fyp2021/CORDIC-Algorithm-project.git,2021-11-23 21:24:11+00:00,,0,2021fyp2021/CORDIC-Algorithm-project,431257566,Verilog,CORDIC-Algorithm-project,5,0,2021-11-23 21:39:07+00:00,[],None
363,https://github.com/ewdlop/Verilog-Notes.git,2021-11-13 20:35:24+00:00,HDLBit-Pratice,0,ewdlop/Verilog-Notes,427767100,Verilog,Verilog-Notes,43,0,2024-03-19 13:52:00+00:00,[],https://api.github.com/licenses/mit
364,https://github.com/aibtw/VerilogPWM.git,2021-11-13 00:21:53+00:00,A simple digital design project to simulate a PWM generator using Verilog,0,aibtw/VerilogPWM,427530836,Verilog,VerilogPWM,19,0,2021-11-13 18:25:46+00:00,[],None
365,https://github.com/mohammadyaseen99/MAJOR-PROJECT.git,2021-11-13 15:09:39+00:00,,0,mohammadyaseen99/MAJOR-PROJECT,427697381,Verilog,MAJOR-PROJECT,2879,0,2021-11-14 10:17:00+00:00,[],None
366,https://github.com/kuchynski/AXI-module-IP-core.git,2021-11-12 18:27:36+00:00,,0,kuchynski/AXI-module-IP-core,427459227,Verilog,AXI-module-IP-core,19,0,2021-11-12 18:30:20+00:00,[],None
367,https://github.com/Wang-121/FPGA.git,2021-11-13 10:10:08+00:00,FPGAÁÇπ‰∫ÆÊñπÂùóÂæ™ÁéØ,0,Wang-121/FPGA,427630087,Verilog,FPGA,4659,0,2021-11-15 10:43:25+00:00,[],None
368,https://github.com/Angel2Eyes/encoder_decoder.git,2021-11-10 13:48:40+00:00,,0,Angel2Eyes/encoder_decoder,426639107,Verilog,encoder_decoder,8804,0,2021-12-30 18:39:40+00:00,[],None
369,https://github.com/noahzlutz/ece154a_lab4.git,2021-11-14 21:18:55+00:00,,0,noahzlutz/ece154a_lab4,428043737,Verilog,ece154a_lab4,10,0,2021-11-16 06:33:03+00:00,[],None
370,https://github.com/mfang20/Digital-Systems.git,2021-11-15 03:25:44+00:00,A description of the projects completed in System Verilog,0,mfang20/Digital-Systems,428109984,Verilog,Digital-Systems,104436,0,2021-12-21 04:44:09+00:00,[],None
371,https://github.com/pierce-alvir/FPGA-Projects.git,2021-11-17 23:14:24+00:00,Various FPGA Projects,0,pierce-alvir/FPGA-Projects,429229478,Verilog,FPGA-Projects,57,0,2021-11-17 23:59:49+00:00,[],None
372,https://github.com/Betelo995/Proyecto_2_Digitales.git,2021-11-18 03:01:56+00:00,,0,Betelo995/Proyecto_2_Digitales,429277078,Verilog,Proyecto_2_Digitales,135,0,2021-11-18 03:52:21+00:00,[],None
373,https://github.com/yangli1715977/EEE339-Digital-Clock.git,2021-11-18 09:37:47+00:00,Verilog FGPA Digital Clock,0,yangli1715977/EEE339-Digital-Clock,429372180,Verilog,EEE339-Digital-Clock,1175,0,2022-07-17 03:26:42+00:00,[],None
374,https://github.com/AdhamAliAbdelAal/Master-Slave.git,2021-11-18 19:33:29+00:00,,0,AdhamAliAbdelAal/Master-Slave,429555782,Verilog,Master-Slave,2569,0,2021-11-18 19:35:01+00:00,[],None
375,https://github.com/egegonul/17-bit-processor-with-my-own-ISA.git,2021-11-17 10:13:37+00:00,,0,egegonul/17-bit-processor-with-my-own-ISA,428996748,Verilog,17-bit-processor-with-my-own-ISA,102,0,2021-11-17 10:59:05+00:00,[],None
376,https://github.com/CaglayanDokme/VerilogExercises.git,2021-11-21 13:48:28+00:00,This is a repo where I share the Verilog exercises that I worked on.,0,CaglayanDokme/VerilogExercises,430379248,Verilog,VerilogExercises,38,0,2021-11-21 14:44:16+00:00,['verilog'],None
377,https://github.com/Long-jm/verilog_BinaryConvolutionProj.git,2021-11-15 20:23:25+00:00,,0,Long-jm/verilog_BinaryConvolutionProj,428410722,Verilog,verilog_BinaryConvolutionProj,1866,0,2021-11-18 00:24:22+00:00,[],None
378,https://github.com/thesrsakabuvttchi/Systolic_Array.git,2021-11-23 12:42:20+00:00,"A floating point systolic array, made as part of a systolic array simulator.",1,thesrsakabuvttchi/Systolic_Array,431096045,Verilog,Systolic_Array,24514,0,2021-11-26 13:52:04+00:00,[],None
379,https://github.com/fengling-aat/digital-lab.git,2021-11-25 07:15:16+00:00,FPGA & logisim,0,fengling-aat/digital-lab,431748886,Verilog,digital-lab,74302,0,2021-11-25 07:46:15+00:00,[],None
380,https://github.com/rejunity/Atari-2600-FPGA.git,2021-11-26 15:35:32+00:00,Continue development of Atari 2600 in Verilog. Based on the original work by Daniel Beer.,0,rejunity/Atari-2600-FPGA,432225536,Verilog,Atari-2600-FPGA,110,0,2021-11-28 11:30:29+00:00,"['atari-2600', 'atari2600', 'verilog', 'fpga', 'retrogaming']",None
381,https://github.com/vvelfii/test1.git,2021-11-27 14:31:18+00:00,,0,vvelfii/test1,432483456,Verilog,test1,32,0,2021-12-01 09:07:35+00:00,[],None
382,https://github.com/finncrux/216A-F-Project.git,2021-11-18 21:15:59+00:00,F stands for Fuck,0,finncrux/216A-F-Project,429582042,Verilog,216A-F-Project,624,0,2021-12-02 21:28:56+00:00,[],None
383,https://github.com/charbelcbadr/TFE4152-Final-Project.git,2021-11-19 03:17:32+00:00,,0,charbelcbadr/TFE4152-Final-Project,429655678,Verilog,TFE4152-Final-Project,1353,0,2021-11-26 16:18:26+00:00,[],None
384,https://github.com/ggozdeonal/VerilogHw1.git,2021-11-19 10:45:07+00:00,,0,ggozdeonal/VerilogHw1,429761456,Verilog,VerilogHw1,2,0,2021-11-19 10:45:24+00:00,[],None
385,https://github.com/stineolsen/dic_project.git,2021-11-18 14:57:22+00:00,dic prosjekt 21,0,stineolsen/dic_project,429470906,Verilog,dic_project,181,0,2021-11-18 19:21:41+00:00,[],None
386,https://github.com/rupavaishnavi/DIC-Project.git,2021-11-19 21:49:37+00:00,,0,rupavaishnavi/DIC-Project,429943059,Verilog,DIC-Project,8,0,2021-11-19 22:02:02+00:00,[],None
387,https://github.com/SafaKucukkomurler/verilog-4-digit-7-segment-timer.git,2021-11-17 07:51:07+00:00,,0,SafaKucukkomurler/verilog-4-digit-7-segment-timer,428954396,Verilog,verilog-4-digit-7-segment-timer,23,0,2022-12-07 12:51:18+00:00,[],https://api.github.com/licenses/gpl-3.0
388,https://github.com/DavideAlaimo/LAB1.git,2021-11-20 20:25:11+00:00,,0,DavideAlaimo/LAB1,430202268,Verilog,LAB1,6527,0,2021-11-20 20:27:02+00:00,[],None
389,https://github.com/LucasN01/Proyecto_Final_Tecnicas_Digitales.git,2021-11-22 00:01:05+00:00,,0,LucasN01/Proyecto_Final_Tecnicas_Digitales,430510270,Verilog,Proyecto_Final_Tecnicas_Digitales,5,0,2021-11-24 00:06:18+00:00,[],None
390,https://github.com/abf149/spgemm_merger_gamma.git,2021-11-11 22:53:24+00:00,"Pipelined integer merger component from GAMMA (Zhang, et. al.)",0,abf149/spgemm_merger_gamma,427166003,Verilog,spgemm_merger_gamma,24,0,2021-11-12 01:01:54+00:00,[],None
391,https://github.com/krishagrawal112/MIPS1-CPU.git,2021-11-24 17:15:45+00:00,,0,krishagrawal112/MIPS1-CPU,431569366,Verilog,MIPS1-CPU,38263,0,2023-06-10 19:29:07+00:00,[],None
392,https://github.com/Neel1812/Half-Precision-Floating-Point-Adder.git,2021-11-25 09:25:44+00:00,,0,Neel1812/Half-Precision-Floating-Point-Adder,431784990,Verilog,Half-Precision-Floating-Point-Adder,11,0,2021-11-25 09:27:21+00:00,[],None
393,https://github.com/xph3120/EC601-ahb2wb-group-project.git,2021-11-17 21:47:29+00:00,,1,xph3120/EC601-ahb2wb-group-project,429210715,Verilog,EC601-ahb2wb-group-project,376,0,2021-12-16 03:56:18+00:00,[],None
394,https://github.com/vogma/arty7-sdram.git,2021-11-27 11:39:03+00:00,,0,vogma/arty7-sdram,432444421,Verilog,arty7-sdram,2325,0,2021-11-29 11:40:35+00:00,[],None
395,https://github.com/Gianmarco9/validate_injection.git,2021-11-23 14:26:54+00:00,,0,Gianmarco9/validate_injection,431131586,Verilog,validate_injection,4926,0,2022-01-11 11:22:11+00:00,[],None
396,https://github.com/H-Vlad-Montes/Reg_File_Montes_1_Hugo.git,2021-11-23 20:09:09+00:00,Reg_file module verilog,0,H-Vlad-Montes/Reg_File_Montes_1_Hugo,431238931,Verilog,Reg_File_Montes_1_Hugo,6,0,2021-11-23 21:52:57+00:00,[],None
397,https://github.com/sahandzou/UARTVerilog.git,2021-11-23 19:57:24+00:00,,0,sahandzou/UARTVerilog,431235713,Verilog,UARTVerilog,2,0,2022-04-01 16:56:50+00:00,[],None
398,https://github.com/VtotheK/Verilogies.git,2021-11-14 19:14:15+00:00,xoring away,0,VtotheK/Verilogies,428018284,Verilog,Verilogies,175,0,2021-12-27 09:00:29+00:00,[],None
399,https://github.com/MoienMakkiyan/verilog-tutorial.git,2021-11-16 00:37:18+00:00,,0,MoienMakkiyan/verilog-tutorial,428466702,Verilog,verilog-tutorial,4,0,2021-11-16 00:39:24+00:00,[],None
400,https://github.com/dianaMess/VerilogProject.git,2021-11-16 15:29:31+00:00,,0,dianaMess/VerilogProject,428710288,Verilog,VerilogProject,15,0,2021-12-12 16:42:45+00:00,[],None
401,https://github.com/sunny0177/AES.git,2021-11-19 06:04:47+00:00,,0,sunny0177/AES,429687382,Verilog,AES,11,0,2021-11-19 06:25:00+00:00,[],None
402,https://github.com/phani06041/16-bit-barrel-shift-adder.git,2021-11-19 15:44:57+00:00,16 bit barrel shit adder ,0,phani06041/16-bit-barrel-shift-adder,429850924,Verilog,16-bit-barrel-shift-adder,109,0,2022-05-02 05:10:51+00:00,[],https://api.github.com/licenses/mpl-2.0
403,https://github.com/letthink/FPGA_-.git,2021-11-13 12:56:18+00:00,ÂÖ≥‰∫é‰ΩøÁî®‰∫∫Â∑•Êô∫ËÉΩÁõ∏ÂÖ≥ÁÆóÊ≥ïÔºàKNNÔºâÂÆûÁé∞ÂåñÂ≠¶ÂèçÂ∫î‰º†Ë¥®Ë£ÖÁΩÆ,0,letthink/FPGA_-,427664823,Verilog,FPGA_-,1805,0,2021-11-13 13:24:13+00:00,[],None
404,https://github.com/Karthikeyan564/PWM_Generator.git,2021-11-12 01:45:30+00:00,,0,Karthikeyan564/PWM_Generator,427198498,Verilog,PWM_Generator,51543,0,2021-11-12 02:32:40+00:00,[],https://api.github.com/licenses/apache-2.0
405,https://github.com/MaxMorning/Strontium.git,2021-11-11 06:03:50+00:00,A MIPS Pipeline Processor,0,MaxMorning/Strontium,426889244,Verilog,Strontium,83,0,2022-06-05 10:11:24+00:00,[],https://api.github.com/licenses/apache-2.0
406,https://github.com/osnr/wrapped_wiggly_ic_1.git,2021-11-11 12:49:40+00:00,,1,osnr/wrapped_wiggly_ic_1,426999198,Verilog,wrapped_wiggly_ic_1,3203,0,2021-11-15 09:27:24+00:00,[],https://api.github.com/licenses/apache-2.0
407,https://github.com/Karthikeyan564/My_Proj.git,2021-11-11 15:19:24+00:00,,0,Karthikeyan564/My_Proj,427047410,Verilog,My_Proj,49914,0,2021-11-11 15:38:04+00:00,[],https://api.github.com/licenses/apache-2.0
408,https://github.com/ejohnson9912/c_loop_w_memory.git,2021-11-11 00:55:55+00:00,,0,ejohnson9912/c_loop_w_memory,426826250,Verilog,c_loop_w_memory,3567,0,2021-11-13 19:33:03+00:00,[],None
409,https://github.com/maulanaisa/verilog.git,2021-11-11 15:11:45+00:00,simple verilog example projects,0,maulanaisa/verilog,427044952,Verilog,verilog,7,0,2021-11-11 17:22:19+00:00,[],None
410,https://github.com/Dileep-Nethrapalli/UART-verilog-program.git,2021-11-14 14:13:00+00:00,,0,Dileep-Nethrapalli/UART-verilog-program,427947038,Verilog,UART-verilog-program,642,0,2021-11-14 14:15:51+00:00,[],None
411,https://github.com/jotego/jtkicker.git,2021-11-13 21:05:39+00:00,FPGA core compatible with Kicker (Shaolin's Road) arcade and other games of similar hardware,1,jotego/jtkicker,427772442,Verilog,jtkicker,20792,0,2024-01-09 06:14:59+00:00,['misterfpga'],None
412,https://github.com/Carlos-AMG/Verilog_MIPS.git,2021-11-24 01:47:43+00:00,Verilog code for a MIPS processor,0,Carlos-AMG/Verilog_MIPS,431312904,Verilog,Verilog_MIPS,11,0,2021-12-10 08:10:42+00:00,[],None
413,https://github.com/anhtu0310/AES_VERILOG.git,2021-11-23 11:20:30+00:00,,0,anhtu0310/AES_VERILOG,431071848,Verilog,AES_VERILOG,50,0,2022-01-03 05:06:48+00:00,[],None
414,https://github.com/imgmz29/Checkpoint5.git,2021-11-16 22:26:22+00:00,,0,imgmz29/Checkpoint5,428832811,Verilog,Checkpoint5,196,0,2021-11-18 23:47:50+00:00,[],None
415,https://github.com/nimakolahi/lab1.git,2021-11-21 22:49:10+00:00,,0,nimakolahi/lab1,430499120,Verilog,lab1,25905,0,2021-11-21 23:09:53+00:00,[],None
416,https://github.com/kevinjohnmartin/nooman-openpiton.git,2021-11-23 08:13:15+00:00,Holds the openpiton version modified by Lab-STICC,0,kevinjohnmartin/nooman-openpiton,431014572,Verilog,nooman-openpiton,145800,0,2022-01-18 13:55:07+00:00,[],None
417,https://github.com/SafaKucukkomurler/verilog-button-debouncer.git,2021-11-20 19:18:48+00:00,,0,SafaKucukkomurler/verilog-button-debouncer,430189947,Verilog,verilog-button-debouncer,91,0,2021-11-21 17:52:35+00:00,[],https://api.github.com/licenses/gpl-3.0
418,https://github.com/MPego98/Isa_2021_2022_gr_01.git,2021-11-21 15:19:12+00:00,Repository for laboratory delivery of Integrated systems architecture 2021/2022 gr. 01,0,MPego98/Isa_2021_2022_gr_01,430402430,Verilog,Isa_2021_2022_gr_01,9696,0,2021-12-19 09:40:26+00:00,[],None
419,https://github.com/MoisesPerez2305/Reg_File_Perez_1_Moises.git,2021-11-22 02:11:06+00:00,,0,MoisesPerez2305/Reg_File_Perez_1_Moises,430533729,Verilog,Reg_File_Perez_1_Moises,9,0,2021-11-24 04:57:48+00:00,[],None
420,https://github.com/simofii/ISA_GR02_Results.git,2021-11-21 18:17:37+00:00,Integrated Systems Architecture laboratories,0,simofii/ISA_GR02_Results,430445451,Verilog,ISA_GR02_Results,15785,0,2022-02-15 15:02:05+00:00,[],None
421,https://github.com/ar7ch/fpga-tasks.git,2021-11-21 23:27:13+00:00,,0,ar7ch/fpga-tasks,430505215,Verilog,fpga-tasks,4,0,2021-11-21 23:28:33+00:00,[],None
422,https://github.com/pacew/fpga-start.git,2021-11-25 00:44:18+00:00,,0,pacew/fpga-start,431669256,Verilog,fpga-start,3744,0,2021-11-26 23:14:19+00:00,[],None
423,https://github.com/unal-edigital1-lab/lab04-2021-2-grupo0-2021-2.git,2021-11-24 14:18:08+00:00,lab04-2021-2-grupo0-2021-2 created by GitHub Classroom,0,unal-edigital1-lab/lab04-2021-2-grupo0-2021-2,431511595,Verilog,lab04-2021-2-grupo0-2021-2,1,0,2021-11-24 14:18:16+00:00,[],None
424,https://github.com/Jayanth-sharma/traffic-light-controller.git,2021-11-24 14:12:53+00:00,A project to design  FSMs based Traffic light controller with Variable Timers ,0,Jayanth-sharma/traffic-light-controller,431509820,Verilog,traffic-light-controller,136,0,2022-05-17 13:27:54+00:00,[],None
425,https://github.com/73jn/SoC-Sobel.git,2021-11-10 15:48:23+00:00,,0,73jn/SoC-Sobel,426682261,Verilog,SoC-Sobel,54134,0,2021-12-18 17:55:01+00:00,[],None
426,https://github.com/yukaii2019/ICLAB_HW4.git,2021-11-10 16:52:50+00:00,,0,yukaii2019/ICLAB_HW4,426703655,Verilog,ICLAB_HW4,51,0,2021-11-21 17:04:17+00:00,[],None
427,https://github.com/Tfaulconer/hdl_bits.git,2021-11-10 14:52:27+00:00,,0,Tfaulconer/hdl_bits,426661729,Verilog,hdl_bits,33,0,2021-11-23 15:18:46+00:00,[],None
428,https://github.com/featherfeet/OscilloscopeTerminal.git,2021-11-11 22:16:27+00:00,,0,featherfeet/OscilloscopeTerminal,427158796,Verilog,OscilloscopeTerminal,868,0,2021-12-14 07:38:25+00:00,[],None
429,https://github.com/jrmoulton/Vivado-DDF-Dataflow.git,2021-11-11 18:52:07+00:00,,0,jrmoulton/Vivado-DDF-Dataflow,427109265,Verilog,Vivado-DDF-Dataflow,9,0,2021-11-20 22:03:38+00:00,[],None
430,https://github.com/giraypultar/wrapped_keyvalue.git,2021-11-12 11:06:47+00:00,,2,giraypultar/wrapped_keyvalue,427329267,Verilog,wrapped_keyvalue,10192,0,2022-01-01 06:13:23+00:00,[],https://api.github.com/licenses/apache-2.0
431,https://github.com/Jeon-Kyung-Chan/FPGA-project-3.git,2021-11-18 15:00:55+00:00,,0,Jeon-Kyung-Chan/FPGA-project-3,429472161,Verilog,FPGA-project-3,7,0,2021-11-18 15:05:02+00:00,[],None
432,https://github.com/wheel-maker/wheel-CPU.git,2021-11-16 08:47:36+00:00,,0,wheel-maker/wheel-CPU,428580615,Verilog,wheel-CPU,692,0,2021-11-16 09:19:16+00:00,[],None
433,https://github.com/tnguyen-tx/FIR_IIR.git,2021-11-18 02:29:45+00:00,,0,tnguyen-tx/FIR_IIR,429269812,Verilog,FIR_IIR,14,0,2021-12-04 20:35:37+00:00,[],None
434,https://github.com/LukeJYK/Single-Cycle-Processor-Design.git,2021-11-18 08:11:51+00:00,,0,LukeJYK/Single-Cycle-Processor-Design,429347234,Verilog,Single-Cycle-Processor-Design,2677,0,2021-12-07 18:29:29+00:00,[],None
435,https://github.com/s289577/LAB1_ISA.git,2021-11-19 10:40:30+00:00,,0,s289577/LAB1_ISA,429760242,Verilog,LAB1_ISA,53797,0,2021-12-18 17:28:03+00:00,[],None
436,https://github.com/rsumeshmanjunath/SPECK-32.git,2021-11-18 15:31:13+00:00,,0,rsumeshmanjunath/SPECK-32,429482778,Verilog,SPECK-32,6,0,2023-05-01 19:06:45+00:00,[],None
437,https://github.com/RedLeaves699/Multi-Cycle-CPU.git,2021-11-19 09:20:26+00:00,A implementation of a simple Multi-Cycle CPU in RISC-V instructions,0,RedLeaves699/Multi-Cycle-CPU,429737743,Verilog,Multi-Cycle-CPU,10,0,2021-11-19 09:29:04+00:00,[],https://api.github.com/licenses/mit
438,https://github.com/yukaii2019/ICLAB_LAB5.git,2021-11-26 17:11:16+00:00,,0,yukaii2019/ICLAB_LAB5,432250962,Verilog,ICLAB_LAB5,21,0,2021-12-06 14:07:33+00:00,[],None
439,https://github.com/lidiofidelis/DIGITAL-PICTURE-FRAME-WITH-INFRARED-CONTROL.git,2021-11-15 06:23:31+00:00,,0,lidiofidelis/DIGITAL-PICTURE-FRAME-WITH-INFRARED-CONTROL,428146609,Verilog,DIGITAL-PICTURE-FRAME-WITH-INFRARED-CONTROL,397,0,2021-11-15 06:32:21+00:00,[],None
440,https://github.com/AlmazShai/Watches_7SEG_FPGA.git,2021-11-13 08:49:56+00:00,,0,AlmazShai/Watches_7SEG_FPGA,427613461,Verilog,Watches_7SEG_FPGA,537,0,2022-01-22 18:09:02+00:00,[],None
441,https://github.com/armandsarkani/Pipelined-MIPS-Processor.git,2021-11-23 08:13:27+00:00,32-bit MIPS processor in Verilog with 5-stage pipeline,0,armandsarkani/Pipelined-MIPS-Processor,431014645,Verilog,Pipelined-MIPS-Processor,6634,0,2021-11-23 09:16:30+00:00,[],None
442,https://github.com/embelon/wb_ram_bus_mux.git,2021-11-10 13:44:46+00:00,Tiny Wishbone MUX for two memory blocks (OpenRAM + HyperRAM),0,embelon/wb_ram_bus_mux,426637767,Verilog,wb_ram_bus_mux,960,0,2021-11-10 22:14:33+00:00,[],https://api.github.com/licenses/apache-2.0
443,https://github.com/vlade1998/Processor.git,2021-11-11 23:17:30+00:00,A processor based on MIPS written using verilog.,0,vlade1998/Processor,427170597,Verilog,Processor,35,0,2022-01-04 00:24:04+00:00,[],None
444,https://github.com/een212020/MOS-VLSI-Project-32-Bit-Three-Operand-Binary-Adder.git,2021-11-11 18:29:09+00:00,This repository contains the verilog code for the 16 and 32 bit three operand binary adder and the synthesized schematic and results,0,een212020/MOS-VLSI-Project-32-Bit-Three-Operand-Binary-Adder,427103374,Verilog,MOS-VLSI-Project-32-Bit-Three-Operand-Binary-Adder,2950,0,2021-11-12 11:12:17+00:00,[],None
445,https://github.com/AAAAAThatsSixAs/bees_dont.git,2021-11-22 22:14:20+00:00,"RISC-V Processor designed from scratch featuring pipelining, forwarding, hazard detection, neuron-based perceptron branch predictor, branch target buffer, two-legel cache, victim cache, and negative-edge triggered memory arbiter.",0,AAAAAThatsSixAs/bees_dont,430880807,Verilog,bees_dont,1747,0,2021-11-23 06:03:49+00:00,[],None
446,https://github.com/AdaShiJ/dtof_RTL.git,2021-11-25 14:59:58+00:00,The RTL implementation of Jia's master thesis,0,AdaShiJ/dtof_RTL,431884283,Verilog,dtof_RTL,18259,0,2021-12-17 12:48:57+00:00,[],None
447,https://github.com/asimahsan1990/RISCV.git,2021-11-25 05:37:11+00:00,,0,asimahsan1990/RISCV,431726487,Verilog,RISCV,295,0,2022-10-13 11:43:21+00:00,[],None
448,https://github.com/sachacon/EE382N_LUT_Multiplier.git,2021-11-18 03:01:31+00:00,High Speed Computer Arithmetic Constant Coefficient Multiplication using LUTs ,0,sachacon/EE382N_LUT_Multiplier,429277003,Verilog,EE382N_LUT_Multiplier,49,0,2021-11-30 02:49:32+00:00,[],None
449,https://github.com/MarcosND/infra-hard.git,2021-11-18 00:30:13+00:00,,0,MarcosND/infra-hard,429244246,Verilog,infra-hard,361,0,2022-02-23 01:14:02+00:00,[],None
450,https://github.com/uosjapuelks/digital-design.git,2021-11-18 18:13:23+00:00,Mini Project for EE2026 Digital Design in National University of Singapore,0,uosjapuelks/digital-design,429533195,Verilog,digital-design,15870,0,2021-11-18 18:18:19+00:00,[],None
451,https://github.com/kalani9uggalle/8-bit-CPU.git,2021-11-18 10:46:24+00:00,8-bit single cycle CPU implemented using Verilog HDL,0,kalani9uggalle/8-bit-CPU,429391516,Verilog,8-bit-CPU,927,0,2021-11-18 11:13:30+00:00,[],None
452,https://github.com/SondreSels/IC_Project.git,2021-11-18 13:30:28+00:00,,0,SondreSels/IC_Project,429440866,Verilog,IC_Project,88,0,2021-11-18 13:35:58+00:00,[],None
453,https://github.com/wilkri002/Simulated-pixel-sensor.git,2021-11-18 12:28:28+00:00,,0,wilkri002/Simulated-pixel-sensor,429421342,Verilog,Simulated-pixel-sensor,15,0,2021-11-19 08:04:05+00:00,[],https://api.github.com/licenses/apache-2.0
454,https://github.com/rajivramroop/whack-a-mole.git,2021-11-19 22:12:56+00:00,,0,rajivramroop/whack-a-mole,429947780,Verilog,whack-a-mole,43,0,2021-11-30 00:32:28+00:00,[],None
455,https://github.com/rogerpease/AXIMasterSlaveStream.git,2021-11-20 14:29:58+00:00,Repo for AXIMasterStreamSlave Tutorial,0,rogerpease/AXIMasterSlaveStream,430125063,Verilog,AXIMasterSlaveStream,26,0,2021-11-30 05:08:34+00:00,[],None
456,https://github.com/laishere/2021girlsday.git,2021-11-11 11:17:20+00:00,Verilog HDLÂÜôÁöÑ‰∏Ä‰∏™Â•≥ÁîüËäÇÁ•ùÁ¶è,0,laishere/2021girlsday,426972800,Verilog,2021girlsday,1102,0,2021-11-11 11:17:46+00:00,[],None
457,https://github.com/gieblawe/problem2_project3.git,2021-11-12 23:34:51+00:00,,1,gieblawe/problem2_project3,427523597,Verilog,problem2_project3,310,0,2021-11-14 07:43:49+00:00,[],None
458,https://github.com/TheJacobSales/piano-keys-DE2-115-FPGA.git,2021-11-27 20:39:20+00:00,"This projects implements a mock of a piano sythesiser using the DE2-115 FPGA board. Software used for implementation is Quatus Prime, Eclypse, and Qsys.",0,TheJacobSales/piano-keys-DE2-115-FPGA,432560762,Verilog,piano-keys-DE2-115-FPGA,31145,0,2022-08-10 02:27:50+00:00,[],None
459,https://github.com/ramenguy21/dld-project.git,2021-11-26 09:52:11+00:00,,0,ramenguy21/dld-project,432128974,Verilog,dld-project,35,0,2021-11-26 12:05:00+00:00,[],None
460,https://github.com/CODERGU7/i2c_Protocol.git,2021-11-26 13:18:30+00:00,,1,CODERGU7/i2c_Protocol,432185388,Verilog,i2c_Protocol,193,0,2021-11-26 13:29:18+00:00,[],None
461,https://github.com/shimo97/ISA-Labs.git,2021-11-11 13:47:57+00:00,Laboratories of Integrated Systems Architecture course,0,shimo97/ISA-Labs,427017306,Verilog,ISA-Labs,21086,0,2023-12-05 11:39:33+00:00,[],None
462,https://github.com/Dileep-Nethrapalli/Accelerometer-verilog-program.git,2021-11-14 13:00:13+00:00,,0,Dileep-Nethrapalli/Accelerometer-verilog-program,427929390,Verilog,Accelerometer-verilog-program,1300,0,2021-11-14 13:04:20+00:00,[],None
463,https://github.com/Jeon-Kyung-Chan/FPGA-project-1.git,2021-11-15 14:48:32+00:00,,0,Jeon-Kyung-Chan/FPGA-project-1,428303773,Verilog,FPGA-project-1,10,0,2021-11-18 13:54:09+00:00,[],None
464,https://github.com/njjt/ECE385_Final_Project.git,2021-11-09 20:22:55+00:00,,0,njjt/ECE385_Final_Project,426375151,Verilog,ECE385_Final_Project,10519,0,2021-12-10 22:16:15+00:00,[],None
465,https://github.com/JieYan828/MyCPU.git,2021-11-18 07:40:19+00:00,,0,JieYan828/MyCPU,429338645,Verilog,MyCPU,1113,0,2021-12-20 11:30:20+00:00,[],None
466,https://github.com/sannahh/2x2-DPS.git,2021-11-18 14:20:42+00:00,,0,sannahh/2x2-DPS,429458273,Verilog,2x2-DPS,23,0,2021-11-18 14:28:21+00:00,[],None
467,https://github.com/llauracampos/Sistema-Estacionamento-FPGA.git,2021-11-18 20:46:52+00:00,"Sistema de controle de vagas de estacionamento, desenvolvido para a disciplina de Circuitos L√≥gicos II. O c√≥digo foi integrado com a utiliza√ß√£o da placa de desenvolvimento Altera DE2.",0,llauracampos/Sistema-Estacionamento-FPGA,429574915,Verilog,Sistema-Estacionamento-FPGA,10,0,2021-11-18 21:10:11+00:00,[],None
468,https://github.com/alessiocicero/isa.git,2021-11-20 22:18:40+00:00,,0,alessiocicero/isa,430221055,Verilog,isa,12960,0,2022-02-16 15:20:24+00:00,[],None
469,https://github.com/nitheenithee12/HDL_COURSE_PROJECT.git,2021-11-21 13:04:13+00:00,This is a project code.,0,nitheenithee12/HDL_COURSE_PROJECT,430368309,Verilog,HDL_COURSE_PROJECT,3,0,2021-11-21 13:05:36+00:00,[],None
470,https://github.com/343-Guilty4Spark/ISA_labs_gr24.git,2021-11-21 16:25:16+00:00,Laboratory files for Integrated System Architectures course at Polito.,0,343-Guilty4Spark/ISA_labs_gr24,430418784,Verilog,ISA_labs_gr24,2132,0,2022-06-30 19:47:45+00:00,['digital-electronics'],None
471,https://github.com/lixipin/OpenLane.git,2021-11-10 09:57:18+00:00,,0,lixipin/OpenLane,426569037,Verilog,OpenLane,771239,0,2021-12-24 07:41:15+00:00,[],https://api.github.com/licenses/apache-2.0
472,https://github.com/s204451/Eroding-FSMD-accelerator.git,2021-11-10 12:18:08+00:00,,0,s204451/Eroding-FSMD-accelerator,426610672,Verilog,Eroding-FSMD-accelerator,755,0,2021-11-24 13:37:05+00:00,[],None
473,https://github.com/Patrickshiny/verilogFiles.git,2021-11-13 15:17:48+00:00,,0,Patrickshiny/verilogFiles,427699256,Verilog,verilogFiles,53,0,2021-12-19 16:01:10+00:00,[],None
474,https://github.com/BobLouis/verilog_learning_lec.git,2021-11-13 13:30:44+00:00,,0,BobLouis/verilog_learning_lec,427673367,Verilog,verilog_learning_lec,11236,0,2021-12-30 12:05:16+00:00,[],None
475,https://github.com/ErikMtz99/Single-Cycle-CPU.git,2021-11-12 16:37:44+00:00,Working Single Cycle RISC Processor in Verilog. Assembly file provided (HEX code) to be run in the processor.,0,ErikMtz99/Single-Cycle-CPU,427428630,Verilog,Single-Cycle-CPU,57,0,2021-11-30 16:52:53+00:00,[],None
476,https://github.com/YoungRaeKimm/single-cycle-stack-cpu.git,2021-11-12 19:26:20+00:00,,0,YoungRaeKimm/single-cycle-stack-cpu,427473729,Verilog,single-cycle-stack-cpu,17,0,2021-11-16 06:13:36+00:00,[],None
477,https://github.com/novoseltcev/miet-microprocessors.git,2021-11-16 09:59:15+00:00,development of the risc v processor in the context of training in the development of microprocessors at MIET,0,novoseltcev/miet-microprocessors,428601773,Verilog,miet-microprocessors,2719,0,2023-01-28 01:51:12+00:00,"['microprocessor', 'riscv32', 'risc-v-assembly']",https://api.github.com/licenses/mit
478,https://github.com/jlundvall/IC-prosjekt.git,2021-11-16 11:50:19+00:00,,0,jlundvall/IC-prosjekt,428634633,Verilog,IC-prosjekt,64,0,2021-11-18 11:52:39+00:00,[],None
479,https://github.com/DanielVorhaug/MazeEscaper.git,2021-11-17 23:25:11+00:00,,0,DanielVorhaug/MazeEscaper,429231536,Verilog,MazeEscaper,18,0,2021-11-26 12:00:20+00:00,[],None
480,https://github.com/siddhantsingh14/RV32I.git,2021-11-25 20:59:42+00:00,RV32I CPU with and without an integrated cache. This CPU is not Pipelined and executes instructions in order.,1,siddhantsingh14/RV32I,431975595,Verilog,RV32I,4622,0,2021-11-26 20:08:37+00:00,[],None
481,https://github.com/fuanruisu/Reg_File_Magana_1_Juan.git,2021-11-23 21:55:27+00:00,,0,fuanruisu/Reg_File_Magana_1_Juan,431264790,Verilog,Reg_File_Magana_1_Juan,95,0,2021-11-24 06:17:53+00:00,[],None
482,https://github.com/DevSoni1/Circuit-Design-using-Verilog-HDl-Dataflow-modeling.git,2021-11-26 14:44:26+00:00,,0,DevSoni1/Circuit-Design-using-Verilog-HDl-Dataflow-modeling,432210776,Verilog,Circuit-Design-using-Verilog-HDl-Dataflow-modeling,6,0,2021-11-26 15:17:52+00:00,[],None
483,https://github.com/eAlmonte21/Reg_File_Almonte_1_Luis.git,2021-11-23 20:30:05+00:00,,0,eAlmonte21/Reg_File_Almonte_1_Luis,431244381,Verilog,Reg_File_Almonte_1_Luis,5,0,2021-11-23 22:31:54+00:00,[],None
484,https://github.com/AHReccese/MicroController.git,2021-11-25 13:29:25+00:00,"Full implementation of Single-cycle, Multi-cycle, Pipelined processors, Cache + MIPS processor's Labs.",0,AHReccese/MicroController,431855593,Verilog,MicroController,20976,0,2022-03-06 21:41:05+00:00,[],None
485,https://github.com/Digisky-msi/fpga.git,2021-11-13 19:24:53+00:00,all FPGA sources,0,Digisky-msi/fpga,427753998,Verilog,fpga,234,0,2023-08-17 17:20:39+00:00,[],https://api.github.com/licenses/mit
486,https://github.com/rosemamb/Prosjekt-IC.git,2021-11-11 15:27:27+00:00,,0,rosemamb/Prosjekt-IC,427050000,Verilog,Prosjekt-IC,116,0,2021-11-18 18:04:45+00:00,[],None
487,https://github.com/HBzhainan-wzw/ECE154A_Lab4.git,2021-11-15 20:06:35+00:00,,0,HBzhainan-wzw/ECE154A_Lab4,428406176,Verilog,ECE154A_Lab4,871,0,2021-11-16 07:56:50+00:00,[],None
488,https://github.com/shin19991207/CSC258.git,2021-11-15 14:39:03+00:00,Coursework for CSC258 - Computer Organization course at the University of Toronto.,0,shin19991207/CSC258,428300507,Verilog,CSC258,13760,0,2021-11-15 15:02:28+00:00,[],None
489,https://github.com/jushg/ee2026_project.git,2021-11-16 08:53:47+00:00,EE2026 Digital Design - AY20/21 Semester 2,0,jushg/ee2026_project,428582405,Verilog,ee2026_project,26525,0,2021-11-16 12:32:25+00:00,"['verilog', 'fpga']",None
490,https://github.com/nas-git-nas/C-473_lab2.git,2021-11-22 16:41:25+00:00,,0,nas-git-nas/C-473_lab2,430787568,Verilog,C-473_lab2,39422,0,2021-11-22 16:52:17+00:00,[],None
491,https://github.com/TorsteinFlatval/Integrated-Circuits.git,2021-11-17 17:34:32+00:00,,0,TorsteinFlatval/Integrated-Circuits,429141237,Verilog,Integrated-Circuits,13,0,2021-11-17 17:41:03+00:00,[],None
492,https://github.com/TorsteinFlatval/project.git,2021-11-17 17:06:24+00:00,Project in TFE4152 - Design of Integrated Circuits,0,TorsteinFlatval/project,429132653,Verilog,project,15,0,2021-11-17 17:07:38+00:00,[],None
493,https://github.com/LEE-YOUNG-JE/Calculator-by-FPGA-kit.git,2021-11-12 08:17:35+00:00,,0,LEE-YOUNG-JE/Calculator-by-FPGA-kit,427282536,Verilog,Calculator-by-FPGA-kit,6,0,2021-11-12 08:23:53+00:00,[],None
494,https://github.com/kalyani2119/Switch-level-modeling.git,2021-11-09 22:52:25+00:00,To design circuits using verilog HDL in switch level modeling type.,0,kalyani2119/Switch-level-modeling,426412091,Verilog,Switch-level-modeling,2,0,2021-11-17 16:45:47+00:00,[],None
495,https://github.com/embelon/wrapped_wb_openram_shim.git,2021-11-11 10:39:28+00:00,Wrapped version of Wishbone OpenRam Shim/Wrapper for MPW group submission in ZeroToASIC course,1,embelon/wrapped_wb_openram_shim,426962430,Verilog,wrapped_wb_openram_shim,266,0,2021-11-11 10:39:33+00:00,[],https://api.github.com/licenses/apache-2.0
496,https://github.com/chulse/ee216a_proj.git,2021-11-23 09:35:51+00:00,,0,chulse/ee216a_proj,431039905,Verilog,ee216a_proj,33103,0,2021-12-04 22:57:49+00:00,[],None
497,https://github.com/mkhuthir/fpga.git,2021-11-23 18:18:26+00:00,FPGA code,0,mkhuthir/fpga,431208612,Verilog,fpga,1818,0,2023-10-08 07:10:50+00:00,[],https://api.github.com/licenses/bsd-2-clause
498,https://github.com/Hsnayrus/NewPC5.git,2021-11-20 22:10:29+00:00,New Implementation of a full processor,0,Hsnayrus/NewPC5,430219868,Verilog,NewPC5,24122,0,2021-11-22 03:40:19+00:00,[],None
499,https://github.com/sounr/Project_IC.git,2021-11-19 10:12:13+00:00,,0,sounr/Project_IC,429752343,Verilog,Project_IC,37720,0,2022-07-13 10:46:04+00:00,[],None
500,https://github.com/AnkitMindewar-21/AES-256.git,2021-11-20 10:27:16+00:00,Verilog implementation of advanced encryption standard using 256 bit key.,0,AnkitMindewar-21/AES-256,430072141,Verilog,AES-256,11,0,2021-11-20 11:20:58+00:00,[],None
501,https://github.com/fallen/pythondata-cpu-riskv.git,2021-11-20 15:46:31+00:00,Python module containing verilog files for Risk.v cpu (for use with LiteX). ,0,fallen/pythondata-cpu-riskv,430143196,Verilog,pythondata-cpu-riskv,71,0,2021-12-04 17:39:52+00:00,[],None
502,https://github.com/ggozdeonal/VerilogHw2.git,2021-11-19 10:46:48+00:00,EEE-754 Floating Point √ßarpƒ±mƒ±nƒ±n verilog dilinde kodlanmasƒ±,0,ggozdeonal/VerilogHw2,429761898,Verilog,VerilogHw2,1,0,2021-11-19 10:47:25+00:00,[],None
503,https://github.com/MPego98/Isa_01_2021_2022.git,2021-11-19 13:52:12+00:00,folder for isa laboratory year 2021/2022 group n. 01,0,MPego98/Isa_01_2021_2022,429814708,Verilog,Isa_01_2021_2022,43712,0,2021-11-21 20:11:28+00:00,[],None
504,https://github.com/Flymindo/Simple_Five_Stage_Pipelined_CPU.git,2021-11-17 00:19:01+00:00,,0,Flymindo/Simple_Five_Stage_Pipelined_CPU,428855476,Verilog,Simple_Five_Stage_Pipelined_CPU,10,0,2021-11-17 00:19:54+00:00,[],None
505,https://github.com/shajan-sha/Verilog_Shajan.git,2021-11-13 06:37:30+00:00,,0,shajan-sha/Verilog_Shajan,427589098,Verilog,Verilog_Shajan,7,0,2021-11-13 12:13:39+00:00,[],None
506,https://github.com/Howard-Zhou-77/Making_CPU.git,2021-11-18 05:31:37+00:00,,1,Howard-Zhou-77/Making_CPU,429308476,Verilog,Making_CPU,1119,0,2021-12-20 12:05:03+00:00,[],None
507,https://github.com/Omicron02/Verilog.git,2021-11-23 13:31:50+00:00,,0,Omicron02/Verilog,431112437,Verilog,Verilog,25,0,2021-12-11 06:26:17+00:00,[],None
508,https://github.com/starlord1625/EC39004_VLSI_LAB.git,2021-11-26 07:22:00+00:00,,0,starlord1625/EC39004_VLSI_LAB,432089075,Verilog,EC39004_VLSI_LAB,13463,0,2021-11-26 07:25:23+00:00,[],None
509,https://github.com/siddhantsingh14/AES-Encryption-Decryption.git,2021-11-25 21:13:26+00:00,AES Core for Encryption and Decryption ,0,siddhantsingh14/AES-Encryption-Decryption,431978263,Verilog,AES-Encryption-Decryption,880,0,2021-11-25 21:15:05+00:00,[],None
510,https://github.com/SafaKucukkomurler/verilog-uart-TX-RX-module.git,2021-11-24 16:13:04+00:00,,0,SafaKucukkomurler/verilog-uart-TX-RX-module,431550602,Verilog,verilog-uart-TX-RX-module,175,0,2021-11-28 09:04:59+00:00,[],https://api.github.com/licenses/gpl-3.0
511,https://github.com/Chiiip/PCID.git,2021-11-24 02:25:41+00:00,Verilog codes of Digital Integrated Circuits Projects,1,Chiiip/PCID,431320875,Verilog,PCID,12473,0,2021-12-05 16:52:01+00:00,[],None
512,https://github.com/Arman5592/UART_Baudrate_Converter_Verilog.git,2021-11-26 19:39:45+00:00,,0,Arman5592/UART_Baudrate_Converter_Verilog,432284196,Verilog,UART_Baudrate_Converter_Verilog,6,0,2021-12-03 15:09:10+00:00,[],None
513,https://github.com/agirones/processor_architecture_RISCV.git,2021-11-17 16:25:44+00:00,Lab project for PA subject. Simple verilog implementation of a risc-v pipeline.,0,agirones/processor_architecture_RISCV,429119498,Verilog,processor_architecture_RISCV,17560,0,2023-11-17 20:23:39+00:00,[],https://api.github.com/licenses/mit
514,https://github.com/artem-herashchenko/coursework_.git,2021-11-18 19:10:00+00:00,,0,artem-herashchenko/coursework_,429549117,Verilog,coursework_,932,0,2021-12-21 23:09:56+00:00,[],None
515,https://github.com/Oscar-live/-FPGA-.git,2021-11-15 04:21:09+00:00,,0,Oscar-live/-FPGA-,428120898,Verilog,-FPGA-,60,0,2021-11-15 05:02:18+00:00,[],None
516,https://github.com/RobReichert/RedPitaya.git,2021-11-16 10:32:09+00:00,,0,RobReichert/RedPitaya,428611613,Verilog,RedPitaya,883,0,2021-12-13 07:07:05+00:00,[],https://api.github.com/licenses/mit
517,https://github.com/Herepiggypiggypiggy/Chipino_project.git,2021-11-16 07:48:03+00:00,For our little mole man,0,Herepiggypiggypiggy/Chipino_project,428563651,Verilog,Chipino_project,158130,0,2022-01-14 17:27:44+00:00,[],None
518,https://github.com/habiba2m/mips-processor-project.git,2021-11-15 01:27:27+00:00,"Implement MIPS processor that performs and, or, add, subtract operations in verilog.  Simulate the output across 4 clock cycles each cycle for 1 operation.",0,habiba2m/mips-processor-project,428085552,Verilog,mips-processor-project,1,0,2021-11-17 21:43:19+00:00,[],None
519,https://github.com/aggarwal-aditya/Image-Processing-Verilog.git,2021-11-17 04:23:49+00:00,,0,aggarwal-aditya/Image-Processing-Verilog,428906824,Verilog,Image-Processing-Verilog,5609,0,2021-12-04 16:44:43+00:00,[],None
520,https://github.com/hugo655/DE1-SOC---UART.git,2021-11-20 12:21:40+00:00,,0,hugo655/DE1-SOC---UART,430095559,Verilog,DE1-SOC---UART,20,0,2021-11-20 13:03:54+00:00,[],None
521,https://github.com/nandita-manchikanti/VLSI-Lab-2021.git,2021-11-19 05:43:05+00:00,,0,nandita-manchikanti/VLSI-Lab-2021,429682963,Verilog,VLSI-Lab-2021,20,0,2023-01-20 02:06:53+00:00,[],None
522,https://github.com/ZiaulChoudhury/SCALEBuffer.git,2021-11-27 07:17:33+00:00,,0,ZiaulChoudhury/SCALEBuffer,432394879,Verilog,SCALEBuffer,4162,0,2023-05-08 13:52:20+00:00,[],None
523,https://github.com/mubinui/VLSI.git,2021-11-27 15:18:18+00:00,VLSL lab projects .,0,mubinui/VLSI,432494645,Verilog,VLSI,6,0,2021-11-27 16:14:35+00:00,[],None
524,https://github.com/mehul253/CompArch.git,2021-11-27 17:21:54+00:00,,0,mehul253/CompArch,432523076,Verilog,CompArch,12,0,2021-11-27 17:55:00+00:00,[],None
525,https://github.com/ggu1012/lxp32_tmpforsync.git,2021-11-24 16:53:53+00:00,repository for file sync between two servers,0,ggu1012/lxp32_tmpforsync,431562882,Verilog,lxp32_tmpforsync,49882,0,2022-03-22 07:16:21+00:00,[],None
526,https://github.com/Charliexlj/IAC_EIE2_IAC_CW.git,2021-11-25 12:26:29+00:00,,0,Charliexlj/IAC_EIE2_IAC_CW,431836744,Verilog,IAC_EIE2_IAC_CW,677,0,2022-07-16 14:55:02+00:00,[],None
527,https://github.com/AllenShih-Tw/verilog.git,2021-11-22 14:47:31+00:00,,0,AllenShih-Tw/verilog,430746918,Verilog,verilog,2,0,2021-11-23 12:15:09+00:00,[],None
528,https://github.com/htfab/treepram-red.git,2021-11-12 14:43:09+00:00,Reduced version of treepram for faster builds and tests.,0,htfab/treepram-red,427392963,Verilog,treepram-red,745918,0,2021-11-14 13:47:51+00:00,[],https://api.github.com/licenses/mit
529,https://github.com/dpk14/ECE350FinalProject.git,2021-11-12 19:02:37+00:00,,0,dpk14/ECE350FinalProject,427468016,Verilog,ECE350FinalProject,178187,0,2022-04-17 15:45:53+00:00,[],None
530,https://github.com/ancamariac/baggage-drop.git,2021-11-12 00:10:47+00:00,The first project at The Architecture of Computer Hardware  ,0,ancamariac/baggage-drop,427179968,Verilog,baggage-drop,195,0,2021-12-20 19:56:02+00:00,[],https://api.github.com/licenses/mit
531,https://github.com/yaoxin1995/circuit-and-system-design-project.git,2021-11-14 10:47:34+00:00,"The goal of the project is  Development of application-specific digital integrated circuits (ASICs). This includes the transfer of a numerical algorithm into a data dependency graph, the application of scheduling and allocation methods, the optimization of resource consumption (area, runtime) as well as the implementation and functional verification (simulation) of the ASIC.",0,yaoxin1995/circuit-and-system-design-project,427901634,Verilog,circuit-and-system-design-project,278,0,2021-11-20 08:59:22+00:00,[],None
532,https://github.com/donev-stan/Verilog.git,2021-11-13 18:43:02+00:00,,0,donev-stan/Verilog,427745684,Verilog,Verilog,33,0,2022-02-15 09:33:45+00:00,[],None
533,https://github.com/Dileep-Nethrapalli/Audio-from-COE-verilog-program.git,2021-11-14 13:09:21+00:00,,0,Dileep-Nethrapalli/Audio-from-COE-verilog-program,427931630,Verilog,Audio-from-COE-verilog-program,7349,0,2021-11-14 13:12:22+00:00,[],None
534,https://github.com/ale15sousa/ProyectoWuDevandasSousa.git,2021-11-19 09:47:25+00:00,,0,ale15sousa/ProyectoWuDevandasSousa,429745507,Verilog,ProyectoWuDevandasSousa,1435,0,2021-11-19 20:57:21+00:00,[],None
535,https://github.com/christos-vasileiou/vlsi-design.git,2021-11-24 07:27:08+00:00,,0,christos-vasileiou/vlsi-design,431386690,Verilog,vlsi-design,28275,0,2022-04-12 01:43:31+00:00,[],None
536,https://github.com/taylanu/CMPEN331.git,2021-11-27 22:05:46+00:00,CMPEN 331-Computer Organization and Design. Taylan Unal Fall 2019,0,taylanu/CMPEN331,432564927,Verilog,CMPEN331,18375,0,2022-05-12 20:25:19+00:00,[],https://api.github.com/licenses/mit
