Flow report for CRPII_FPGAFirmware
Tue Oct  3 18:17:16 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Flow Summary                                                                            ;
+------------------------------------+----------------------------------------------------+
; Flow Status                        ; Successful - Tue Oct  3 18:17:16 2023              ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Standard Edition ;
; Revision Name                      ; CRPII_FPGAFirmware                                 ;
; Top-level Entity Name              ; CRPII_FPGAFirmware_Release                         ;
; Family                             ; Cyclone 10 LP                                      ;
; Device                             ; 10CL025YU256I7G                                    ;
; Timing Models                      ; Final                                              ;
; Total logic elements               ; 1,417 / 24,624 ( 6 % )                             ;
;     Total combinational functions  ; 1,264 / 24,624 ( 5 % )                             ;
;     Dedicated logic registers      ; 740 / 24,624 ( 3 % )                               ;
; Total registers                    ; 740                                                ;
; Total pins                         ; 54 / 151 ( 36 % )                                  ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 262,294 / 608,256 ( 43 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                    ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                      ;
+------------------------------------+----------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/03/2023 18:16:43 ;
; Main task         ; Compilation         ;
; Revision Name     ; CRPII_FPGAFirmware  ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                   ;
+-------------------------------------+----------------------------------------+--------------------+----------------------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value      ; Entity Name                ; Section Id                        ;
+-------------------------------------+----------------------------------------+--------------------+----------------------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 154027290306549.169637140326846        ; --                 ; --                         ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --                 ; --                         ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --                 ; --                         ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --                 ; --                         ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --                 ; --                         ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                            ; --                 ; --                         ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; Questa Intel FPGA (Verilog)            ; <None>             ; --                         ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --                 ; --                         ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 100                                    ; --                 ; --                         ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; -40                                    ; --                 ; --                         ; --                                ;
; MISC_FILE                           ; FIFO/FIFO.bsf                          ; --                 ; --                         ; --                                ;
; MISC_FILE                           ; FIFO/FIFO_inst.v                       ; --                 ; --                         ; --                                ;
; MISC_FILE                           ; FIFO/FIFO_bb.v                         ; --                 ; --                         ; --                                ;
; MISC_FILE                           ; FIFO/FIFO_syn.v                        ; --                 ; --                         ; --                                ;
; MISC_FILE                           ; PLL/PLL_bb.v                           ; --                 ; --                         ; --                                ;
; MISC_FILE                           ; PLL/PLL.ppf                            ; --                 ; --                         ; --                                ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                   ; --                 ; --                         ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --                 ; CRPII_FPGAFirmware_Release ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --                 ; CRPII_FPGAFirmware_Release ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --                 ; CRPII_FPGAFirmware_Release ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --                 ; --                         ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; No Heat Sink With Still Air            ; --                 ; --                         ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --                 ; --                         ; --                                ;
; TOP_LEVEL_ENTITY                    ; CRPII_FPGAFirmware_Release             ; CRPII_FPGAFirmware ; --                         ; --                                ;
+-------------------------------------+----------------------------------------+--------------------+----------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:12     ; 1.0                     ; 435 MB              ; 00:00:25                           ;
; Fitter               ; 00:00:12     ; 1.2                     ; 976 MB              ; 00:00:20                           ;
; Assembler            ; 00:00:01     ; 1.0                     ; 398 MB              ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:02     ; 1.2                     ; 512 MB              ; 00:00:03                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 631 MB              ; 00:00:01                           ;
; Total                ; 00:00:27     ; --                      ; --                  ; 00:00:50                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+----------------------+------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+----------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis ; pm1lwap          ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; Fitter               ; pm1lwap          ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; Assembler            ; pm1lwap          ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; Timing Analyzer      ; pm1lwap          ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
; EDA Netlist Writer   ; pm1lwap          ; Ubuntu 18.04.5 ; 18         ; x86_64         ;
+----------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware
quartus_fit --read_settings_files=off --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware
quartus_asm --read_settings_files=off --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware
quartus_sta CRPII_FPGAFirmware -c CRPII_FPGAFirmware
quartus_eda --read_settings_files=off --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware



