<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p731.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p731.sv</a>
defines: 
time_elapsed: 1.324s
ram usage: 37648 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpfs1fjiqe/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p731.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p731.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p731.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p731.sv:1</a>: No timescale set for &#34;generic_fifo&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p731.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p731.sv:1</a>: Compile module &#34;work@generic_fifo&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p731.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p731.sv:6</a>: Implicit port type (wire) for &#34;empty&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p731.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p731.sv:1</a>: Top level module &#34;work@generic_fifo&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpfs1fjiqe/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_generic_fifo
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpfs1fjiqe/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpfs1fjiqe/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@generic_fifo)
 |vpiName:work@generic_fifo
 |uhdmallPackages:
 \_package: builtin, parent:work@generic_fifo
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@generic_fifo, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p731.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p731.sv</a>, line:1, parent:work@generic_fifo
   |vpiDefName:work@generic_fifo
   |vpiFullName:work@generic_fifo
   |vpiProcess:
   \_always: , line:15
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:15
       |vpiCondition:
       \_operation: , line:15
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:15
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (clk), line:15
             |vpiName:clk
         |vpiOperand:
         \_operation: , line:15
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (reset), line:15
             |vpiName:reset
       |vpiStmt:
       \_begin: , line:15
         |vpiFullName:work@generic_fifo
         |vpiStmt:
         \_case_stmt: , line:16
           |vpiCaseType:3
           |vpiCondition:
           \_operation: , line:16
             |vpiOpType:33
             |vpiOperand:
             \_ref_obj: (read), line:16
               |vpiName:read
             |vpiOperand:
             \_ref_obj: (write), line:16
               |vpiName:write
             |vpiOperand:
             \_ref_obj: (reset), line:16
               |vpiName:reset
           |vpiCaseItem:
           \_case_item: , line:17
             |vpiExpr:
             \_constant: , line:17
               |vpiConstType:3
               |vpiDecompile:3&#39;b???
               |vpiSize:3
               |BIN:3&#39;b???
             |vpiStmt:
             \_assignment: , line:17
               |vpiLhs:
               \_ref_obj: (out), line:17
                 |vpiName:out
                 |vpiFullName:work@generic_fifo.out
               |vpiRhs:
               \_constant: , line:17
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
   |vpiPort:
   \_port: (in), line:3
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:3
         |vpiName:in
         |vpiFullName:work@generic_fifo.in
         |vpiNetType:1
   |vpiPort:
   \_port: (clk), line:4
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:4
         |vpiName:clk
         |vpiFullName:work@generic_fifo.clk
         |vpiNetType:1
   |vpiPort:
   \_port: (read), line:4
     |vpiName:read
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (read), line:4
         |vpiName:read
         |vpiFullName:work@generic_fifo.read
   |vpiPort:
   \_port: (write), line:4
     |vpiName:write
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (write), line:4
         |vpiName:write
         |vpiFullName:work@generic_fifo.write
   |vpiPort:
   \_port: (reset), line:4
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:4
         |vpiName:reset
         |vpiFullName:work@generic_fifo.reset
   |vpiPort:
   \_port: (out), line:5
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:5
         |vpiName:out
         |vpiFullName:work@generic_fifo.out
         |vpiNetType:36
   |vpiPort:
   \_port: (full), line:6
     |vpiName:full
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (full), line:6
         |vpiName:full
         |vpiFullName:work@generic_fifo.full
         |vpiNetType:36
   |vpiPort:
   \_port: (empty), line:6
     |vpiName:empty
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (empty), line:6
         |vpiName:empty
         |vpiFullName:work@generic_fifo.empty
   |vpiNet:
   \_logic_net: (in), line:3
   |vpiNet:
   \_logic_net: (clk), line:4
   |vpiNet:
   \_logic_net: (read), line:4
   |vpiNet:
   \_logic_net: (write), line:4
   |vpiNet:
   \_logic_net: (reset), line:4
   |vpiNet:
   \_logic_net: (out), line:5
   |vpiNet:
   \_logic_net: (full), line:6
   |vpiNet:
   \_logic_net: (empty), line:6
   |vpiNet:
   \_logic_net: (fifo), line:13
     |vpiName:fifo
     |vpiFullName:work@generic_fifo.fifo
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (depth), line:14
     |vpiName:depth
     |vpiFullName:work@generic_fifo.depth
     |vpiNetType:36
   |vpiParamAssign:
   \_param_assign: , line:7
     |vpiRhs:
     \_constant: , line:7
       |vpiConstType:7
       |vpiDecompile:4
       |vpiSize:32
       |INT:4
     |vpiLhs:
     \_parameter: (DEPTH), line:7
       |vpiName:DEPTH
   |vpiParamAssign:
   \_param_assign: , line:9
     |vpiRhs:
     \_operation: , line:9
       |vpiOpType:25
       |vpiOperand:
       \_constant: , line:9
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
       |vpiOperand:
       \_ref_obj: (MSB), line:9
         |vpiName:MSB
     |vpiLhs:
     \_parameter: (FIFO_MSB), line:9
       |vpiName:FIFO_MSB
       |vpiLocalParam:1
   |vpiParamAssign:
   \_param_assign: , line:10
     |vpiRhs:
     \_ref_obj: (LSB), line:10
       |vpiName:LSB
     |vpiLhs:
     \_parameter: (FIFO_LSB), line:10
       |vpiName:FIFO_LSB
       |vpiLocalParam:1
   |vpiParameter:
   \_parameter: (DEPTH), line:7
   |vpiParameter:
   \_parameter: (FIFO_MSB), line:9
   |vpiParameter:
   \_parameter: (FIFO_LSB), line:10
 |uhdmtopModules:
 \_module: work@generic_fifo (work@generic_fifo), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p731.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p731.sv</a>, line:1
   |vpiDefName:work@generic_fifo
   |vpiName:work@generic_fifo
   |vpiPort:
   \_port: (in), line:3, parent:work@generic_fifo
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:3, parent:work@generic_fifo
         |vpiName:in
         |vpiFullName:work@generic_fifo.in
         |vpiNetType:1
         |vpiRange:
         \_range: , line:3
           |vpiLeftRange:
           \_constant: , line:3
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:3
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (clk), line:4, parent:work@generic_fifo
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:4, parent:work@generic_fifo
         |vpiName:clk
         |vpiFullName:work@generic_fifo.clk
         |vpiNetType:1
   |vpiPort:
   \_port: (read), line:4, parent:work@generic_fifo
     |vpiName:read
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (read), line:4, parent:work@generic_fifo
         |vpiName:read
         |vpiFullName:work@generic_fifo.read
   |vpiPort:
   \_port: (write), line:4, parent:work@generic_fifo
     |vpiName:write
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (write), line:4, parent:work@generic_fifo
         |vpiName:write
         |vpiFullName:work@generic_fifo.write
   |vpiPort:
   \_port: (reset), line:4, parent:work@generic_fifo
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:4, parent:work@generic_fifo
         |vpiName:reset
         |vpiFullName:work@generic_fifo.reset
   |vpiPort:
   \_port: (out), line:5, parent:work@generic_fifo
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:5, parent:work@generic_fifo
         |vpiName:out
         |vpiFullName:work@generic_fifo.out
         |vpiNetType:36
         |vpiRange:
         \_range: , line:5
           |vpiLeftRange:
           \_constant: , line:5
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:5
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (full), line:6, parent:work@generic_fifo
     |vpiName:full
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (full), line:6, parent:work@generic_fifo
         |vpiName:full
         |vpiFullName:work@generic_fifo.full
         |vpiNetType:36
   |vpiPort:
   \_port: (empty), line:6, parent:work@generic_fifo
     |vpiName:empty
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (empty), line:6, parent:work@generic_fifo
         |vpiName:empty
         |vpiFullName:work@generic_fifo.empty
   |vpiNet:
   \_logic_net: (in), line:3, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (clk), line:4, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (read), line:4, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (write), line:4, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (reset), line:4, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (out), line:5, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (full), line:6, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (empty), line:6, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (fifo), line:13, parent:work@generic_fifo
     |vpiName:fifo
     |vpiFullName:work@generic_fifo.fifo
     |vpiNetType:36
     |vpiRange:
     \_range: , line:13
       |vpiLeftRange:
       \_constant: , line:13
         |vpiConstType:7
         |vpiDecompile:12
         |vpiSize:32
         |INT:12
       |vpiRightRange:
       \_constant: , line:13
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (depth), line:14, parent:work@generic_fifo
     |vpiName:depth
     |vpiFullName:work@generic_fifo.depth
     |vpiNetType:36
     |vpiRange:
     \_range: , line:14
       |vpiLeftRange:
       \_sys_func_call: ($@@BAD_SYMBOL@@), line:14
         |vpiName:$@@BAD_SYMBOL@@
       |vpiRightRange:
       \_constant: , line:14
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiParameter:
   \_parameter: (DEPTH), line:7
     |vpiName:DEPTH
     |INT:4
   |vpiParameter:
   \_parameter: (FIFO_LSB), line:10
     |vpiName:FIFO_LSB
     |INT:0
   |vpiParameter:
   \_parameter: (FIFO_MSB), line:9
     |vpiName:FIFO_MSB
     |INT:12
   |vpiParameter:
   \_parameter: (LSB), line:2
     |vpiName:LSB
     |INT:0
   |vpiParameter:
   \_parameter: (MSB), line:2
     |vpiName:MSB
     |INT:3
Object: \work_generic_fifo of type 3000
Object: \work_generic_fifo of type 32
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 44
Object: \read of type 44
Object: \write of type 44
Object: \reset of type 44
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \full of type 44
Object: \empty of type 44
Object: \DEPTH of type 41
Object: \FIFO_LSB of type 41
Object: \FIFO_MSB of type 41
Object: \LSB of type 41
Object: \MSB of type 41
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \read of type 36
Object: \write of type 36
Object: \reset of type 36
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \full of type 36
Object: \empty of type 36
Object: \fifo of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \depth of type 36
Object:  of type 115
Object: \$__BAD_SYMBOL__ of type 56
Object:  of type 7
Object: \work_generic_fifo of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object:  of type 39
Object: \clk of type 608
Object:  of type 39
Object: \reset of type 608
Object:  of type 4
Object:  of type 5
Object:  of type 39
Object: \read of type 608
Object: \write of type 608
Object: \reset of type 608
Object:  of type 6
Object:  of type 7
ERROR: Failed to parse binary string: 3&#39;b???

</pre>
</body>