# ğŸš€ RISC-V Reference SoC Tapeout Program VSD

Welcome to my journey through the **SoC Tapeout Program VSD**!  
This repository documents my **week-by-week progress** with tasks inside each week.  

---

## ğŸ“… Week 0 â€” Setup & Tools

| Task | Description | Status |
|------|-------------|---------|
| **Task 0** | ğŸ› ï¸ [Tools Installation](Week0/Task0/README.md) | âœ… Done |


### ğŸŒŸ Key Learnings from Week 0
- Installed and verified **open-source EDA tools** successfully.  
- Learned about **basic environment setup** for RTL design and synthesis.  
- Prepared the system for upcoming **RTL â†’ GDSII flow experiments**.  

---

