{'exponent_final': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
                    'CLines': [[None, None, '75:C'], [None, None, '75:C']],
                    'Clocked': True,
                    'DDeps': [['round_trigger',
                               'exponent_round',
                               'exponent_term'],
                              []],
                    'DLines': ['88:D', '80:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0fffc78a90>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0fff89ab50>]},
 'exponent_round': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
                    'CLines': [[None, None, '75:C'], [None, None, '75:C']],
                    'Clocked': True,
                    'DDeps': [['sum_round_overflow',
                               'exponent_term',
                               'exponent_term'],
                              []],
                    'DLines': ['86:D', '78:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0fffc785d0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0fff89a890>]},
 'round_nearest': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['round_mode']],
                   'DLines': ['51:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0ffffdcbd0>]},
 'round_nearest_trigger': {'CDeps': [],
                           'CLines': [],
                           'Clocked': False,
                           'DDeps': [['round_nearest', 'mantissa_term']],
                           'DLines': ['55:D'],
                           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0fff8a7790>]},
 'round_out': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
               'CLines': [[None, None, '75:C'], [None, None, '75:C']],
               'Clocked': True,
               'DDeps': [['sign_term', 'exponent_final', 'sum_final'], []],
               'DLines': ['89:D', '81:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0fffc78f90>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0fff89ac90>]},
 'round_to_neg_inf': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [['round_mode']],
                      'DLines': ['54:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0fff8a73d0>]},
 'round_to_neg_inf_trigger': {'CDeps': [],
                              'CLines': [],
                              'Clocked': False,
                              'DDeps': [['sign_term', 'mantissa_term']],
                              'DLines': ['57:D'],
                              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0fff8a7f50>]},
 'round_to_pos_inf': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [['round_mode']],
                      'DLines': ['53:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0fff8a7150>]},
 'round_to_pos_inf_trigger': {'CDeps': [],
                              'CLines': [],
                              'Clocked': False,
                              'DDeps': [['sign_term', 'mantissa_term']],
                              'DLines': ['56:D'],
                              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0fff8a7b90>]},
 'round_to_zero': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['round_mode']],
                   'DLines': ['52:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0ffff6f290>]},
 'round_trigger': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['round_nearest',
                              'round_nearest_trigger',
                              'round_to_pos_inf',
                              'round_to_pos_inf_trigger',
                              'round_to_neg_inf',
                              'round_to_neg_inf_trigger']],
                   'DLines': ['58:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0fff89d550>]},
 'rounding_amount': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [[]],
                     'DLines': ['50:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0fffc8eb10>]},
 'sum_final': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
               'CLines': [[None, None, '75:C'], [None, None, '75:C']],
               'Clocked': True,
               'DDeps': [['round_trigger', 'sum_round_2', 'mantissa_term'],
                         []],
               'DLines': ['87:D', '79:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0fffc78790>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0fff89a9d0>]},
 'sum_round': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
               'CLines': [[None, None, '75:C'], [None, None, '75:C']],
               'Clocked': True,
               'DDeps': [['rounding_amount', 'mantissa_term'], []],
               'DLines': ['84:D', '76:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0fff89af50>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0fff89a5d0>]},
 'sum_round_2': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
                 'CLines': [[None, None, '75:C'], [None, None, '75:C']],
                 'Clocked': True,
                 'DDeps': [['sum_round_overflow', 'sum_round', 'sum_round'],
                           []],
                 'DLines': ['85:D', '77:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0fffc781d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0fff89a710>]},
 'sum_round_overflow': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['sum_round']],
                        'DLines': ['64:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0fff89d990>]}}
