<dec f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='655' type='bool llvm::SMSchedule::isLoopCarriedDefOfUse(llvm::SwingSchedulerDAG * SSD, llvm::MachineInstr * Def, llvm::MachineOperand &amp; MO)'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3543' u='c' c='_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE'/>
<def f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3634' ll='3654' type='bool llvm::SMSchedule::isLoopCarriedDefOfUse(llvm::SwingSchedulerDAG * SSD, llvm::MachineInstr * Def, llvm::MachineOperand &amp; MO)'/>
<doc f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3627'>/// Return true if the instruction is a definition that is loop carried
/// and defines the use on the next iteration.
///        v1 = phi(v2, v3)
///  (Def) v3 = op v1
///  (MO)   = v1
/// If MO appears before Def, then then v1 and v3 may get assigned to the same
/// register.</doc>
