

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_409] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
255f433d4d83335a08ae4cd34356f32a  /home/gpuser/Documents/gpgpu-sim_UVM_unmanged_managed_withhardware/benchmarks/Managed/stencil/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_unmanged_managed_withhardware/benchmarks/Managed/stencil/main
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_unmanged_managed_withhardware/benchmarks/Managed/stencil/main "
Parsing file _cuobjdump_complete_output_uN18DQ
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z24block2D_hybrid_coarsen_xffPfS_iii : hostFun 0x0x401496, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating shared region for "sh_A0" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24block2D_hybrid_coarsen_xffPfS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x170 (_2.ptx:82) @!%p13 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (_2.ptx:104) mov.f32 %f64, %f69;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x178 (_2.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180 (_2.ptx:86) mad.lo.s32 %r33, %r3, %r6, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x228 (_2.ptx:109) @!%p16 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b0 (_2.ptx:130) mov.f32 %f67, %f68;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x230 (_2.ptx:110) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_2.ptx:113) mad.lo.s32 %r58, %r3, %r6, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_2.ptx:134) @%p17 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x300 (_2.ptx:143) @!%p13 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x308 (_2.ptx:144) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_2.ptx:147) add.s32 %r75, %r273, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x350 (_2.ptx:157) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x358 (_2.ptx:160) add.s32 %r89, %r13, -1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x368 (_2.ptx:162) @%p21 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (_2.ptx:163) bra.uni BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8 (_2.ptx:176) shl.b32 %r92, %r11, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b0 (_2.ptx:173) bra.uni BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (_2.ptx:185) @%p22 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3f8 (_2.ptx:186) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_2.ptx:199) shl.b32 %r111, %r11, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x438 (_2.ptx:196) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x478 (_2.ptx:208) @%p23 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x480 (_2.ptx:209) bra.uni BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_2.ptx:222) shl.b32 %r129, %r11, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4c0 (_2.ptx:219) bra.uni BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x598 (_2.ptx:252) bra.uni BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (_2.ptx:255) add.s32 %r168, %r273, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_2.ptx:359) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5e0 (_2.ptx:265) bra.uni BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e8 (_2.ptx:268) add.s32 %r183, %r13, -1;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x5f8 (_2.ptx:270) @%p27 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x600 (_2.ptx:271) bra.uni BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_2.ptx:284) shl.b32 %r186, %r11, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x640 (_2.ptx:281) bra.uni BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x680 (_2.ptx:293) @%p28 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x688 (_2.ptx:294) bra.uni BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d0 (_2.ptx:307) shl.b32 %r207, %r11, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x6c8 (_2.ptx:304) bra.uni BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x718 (_2.ptx:318) @%p29 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x720 (_2.ptx:319) bra.uni BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x768 (_2.ptx:332) mad.lo.s32 %r235, %r228, %r15, %r19;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x760 (_2.ptx:329) bra.uni BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x860 (_2.ptx:367) @%p30 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_1.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_f9s1sr"
Running: cat _ptx_f9s1sr | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Sn4Vh2
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Sn4Vh2 --output-file  /dev/null 2> _ptx_f9s1srinfo"
GPGPU-Sim PTX: Kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' : regs=20, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_f9s1sr _ptx2_Sn4Vh2 _ptx_f9s1srinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 1: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 532004
gpu_sim_insn = 28848876
gpu_ipc =      54.2268
gpu_tot_sim_cycle = 754154
gpu_tot_sim_insn = 28848876
gpu_tot_ipc =      38.2533
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 2176
partiton_reqs_in_parallel = 11615255
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.8330
partiton_level_parallism_total  =      15.4017
partiton_reqs_in_parallel_util = 11615255
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 530683
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.8874
partiton_level_parallism_util_total  =      21.8874
partiton_replys_in_parallel = 47008
partiton_replys_in_parallel_total    = 0
L2_BW  =       8.3751 GB/Sec
L2_BW_total  =       5.9081 GB/Sec
gpu_total_sim_rate=37224

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 579228
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.9107
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 576046
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 579228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4828, 4640, 4648, 4816, 4827, 4645, 4648, 4819, 
gpgpu_n_tot_thrd_icount = 33319424
gpgpu_n_tot_w_icount = 1041232
gpgpu_n_stall_shd_mem = 168178
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31384
gpgpu_n_mem_write_global = 15120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 766208
gpgpu_n_store_insn = 476280
gpgpu_n_shmem_insn = 3155288
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166730
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31991	W0_Idle:6426202	W0_Scoreboard:22433719	W1:60480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:408180	W32:572572
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 251072 {8:31384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2056320 {136:15120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3542464 {40:7560,136:23824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120960 {8:15120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 25950 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 754153 
mrq_lat_table:14874 	1134 	810 	1475 	1971 	2905 	3778 	6295 	9724 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22069 	9352 	373 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22577 	188 	24 	0 	9481 	0 	0 	
GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	25567 	5699 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	8036 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	84 	10 	1 	2 	1 	2 	5 	10 	10 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]: 18.866667 21.692308 19.428572 19.428572 22.727272 22.727272 22.727272 22.727272 22.363636 22.363636 15.125000 15.125000 24.000000 24.000000 22.230770 22.230770 
dram[1]: 18.799999 18.799999 19.000000 19.000000 23.272728 23.272728 22.727272 22.727272 22.363636 22.363636 15.187500 15.187500 24.000000 24.000000 20.642857 24.000000 
dram[2]: 19.200001 22.153847 19.000000 19.000000 23.272728 23.272728 22.727272 22.727272 22.363636 22.363636 15.187500 15.187500 24.000000 24.000000 23.500000 23.500000 
dram[3]: 19.200001 19.200001 16.625000 16.625000 23.272728 23.272728 22.727272 22.727272 22.363636 22.363636 15.187500 15.187500 24.000000 24.000000 23.500000 20.142857 
dram[4]: 19.200001 22.153847 19.000000 19.000000 22.909090 22.909090 23.272728 23.272728 22.363636 22.363636 15.187500 15.187500 24.000000 24.000000 21.769230 21.769230 
dram[5]: 18.799999 21.692308 16.875000 16.875000 22.909090 22.909090 23.272728 23.272728 22.363636 22.363636 15.187500 15.187500 24.000000 24.000000 21.769230 21.769230 
dram[6]: 18.799999 18.799999 19.285715 19.285715 22.909090 22.909090 23.272728 23.272728 22.363636 22.363636 15.187500 15.187500 23.500000 23.500000 20.642857 22.230770 
dram[7]: 18.799999 21.692308 16.875000 15.000000 22.909090 22.909090 23.272728 23.272728 22.000000 22.000000 15.562500 15.562500 23.500000 23.500000 20.642857 20.642857 
dram[8]: 21.692308 21.692308 16.875000 19.285715 22.727272 22.727272 23.272728 23.272728 22.000000 22.000000 15.562500 15.562500 23.500000 23.500000 20.642857 20.642857 
dram[9]: 19.200001 22.153847 19.285715 16.875000 22.727272 22.727272 23.272728 23.272728 21.909090 21.909090 15.562500 15.562500 23.500000 23.500000 21.769230 20.214285 
dram[10]: 22.153847 22.153847 16.875000 16.875000 22.727272 22.727272 23.272728 23.272728 21.909090 21.909090 15.312500 15.312500 24.000000 24.000000 21.769230 21.769230 
average row locality = 46642/2272 = 20.529049
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       190       189       184       184       173       173       173       173       166       166       162       162       192       192       193       193 
dram[1]:       189       189       181       181       176       176       173       173       166       166       163       163       192       192       193       192 
dram[2]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[3]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[4]:       192       192       181       181       174       174       176       176       166       166       163       163       192       192       190       190 
dram[5]:       189       189       183       183       174       174       176       176       166       166       163       163       192       192       190       190 
dram[6]:       189       189       183       183       174       174       176       176       166       166       163       163       189       189       193       193 
dram[7]:       189       189       183       183       174       174       176       176       164       164       166       166       189       189       193       193 
dram[8]:       189       189       183       183       173       173       176       176       164       164       166       166       189       189       193       193 
dram[9]:       192       192       183       183       173       173       176       176       163       163       166       166       189       189       190       190 
dram[10]:       192       192       183       183       173       173       176       176       163       163       164       164       192       192       190       190 
total reads: 31522
bank skew: 193/162 = 1.19
chip skew: 2868/2864 = 1.00
number of total write accesses:
dram[0]:        93        93        88        88        77        77        77        77        80        80        80        80        96        96        96        96 
dram[1]:        93        93        85        85        80        80        77        77        80        80        80        80        96        96        96        96 
dram[2]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[3]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[4]:        96        96        85        85        78        78        80        80        80        80        80        80        96        96        93        93 
dram[5]:        93        93        87        87        78        78        80        80        80        80        80        80        96        96        93        93 
dram[6]:        93        93        87        87        78        78        80        80        80        80        80        80        93        93        96        96 
dram[7]:        93        93        87        87        78        78        80        80        78        78        83        83        93        93        96        96 
dram[8]:        93        93        87        87        77        77        80        80        78        78        83        83        93        93        96        96 
dram[9]:        96        96        87        87        77        77        80        80        78        78        83        83        93        93        93        93 
dram[10]:        96        96        87        87        77        77        80        80        78        78        81        81        96        96        93        93 
total reads: 15120
bank skew: 96/77 = 1.25
chip skew: 1376/1374 = 1.00
average mf latency per bank:
dram[0]:      25114     23941     28003     23649     28020     20715     21419     20322     26245     22696     40099     28916     32415     25347     24946     23997
dram[1]:      25220     23877     27707     23287     27918     20739     21419     20345     26208     22669     39441     28809     32410     25349     24940     24084
dram[2]:      25522     24204     27723     23298     27905     20729     21506     20422     26204     22685     39460     28817     31972     25338     24877     23929
dram[3]:      25489     24208     27912     23482     27914     20737     21515     20438     26192     22659     39588     29165     32021     25347     24868     23911
dram[4]:      25483     24210     27911     23487     27551     20751     21546     20393     26214     22664     39603     29185     31991     25313     24793     23829
dram[5]:      25292     24005     27974     23422     27557     20764     21551     20401     26197     22653     39751     29309     32020     25357     24787     23835
dram[6]:      25290     23988     27962     23408     27359     20556     21547     20402     26202     22657     39722     29285     31645     25483     25006     24029
dram[7]:      25233     24006     27969     23415     27348     20560     21888     20515     25864     22262     39469     28927     31663     25501     25002     24005
dram[8]:      25236     24022     28612     23624     27524     20516     21894     20517     25869     22279     39477     28952     31438     25284     24989     24020
dram[9]:      25454     24235     28616     23635     27524     20501     21762     20491     25988     22381     39477     28931     31455     25287     24688     23695
dram[10]:      25466     24252     28377     23619     27500     20492     21775     20518     25985     22376     40674     29118     31634     25184     24694     23713
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc03e8f80, atomic=0 1 entries : 0x7fdb1f54ce90 :  mf: uid=644062, sid08:w07, part=0, addr=0xc03e8f80, load , size=128, unknown  status = IN_PARTITION_DRAM (754149), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=987852 n_nop=970502 n_act=205 n_pre=189 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.03433
n_activity=49806 dram_eff=0.6809
bk0: 760a 973955i bk1: 756a 974066i bk2: 736a 973758i bk3: 736a 974204i bk4: 692a 975719i bk5: 692a 975867i bk6: 692a 975587i bk7: 692a 975718i bk8: 664a 974650i bk9: 664a 974735i bk10: 648a 974175i bk11: 648a 974916i bk12: 768a 972357i bk13: 768a 972417i bk14: 772a 972763i bk15: 772a 972854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31448
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=987852 n_nop=970500 n_act=206 n_pre=190 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.03433
n_activity=49632 dram_eff=0.6833
bk0: 756a 973650i bk1: 756a 973874i bk2: 724a 974437i bk3: 724a 973994i bk4: 704a 974757i bk5: 704a 975152i bk6: 692a 975397i bk7: 692a 975299i bk8: 664a 974643i bk9: 664a 974716i bk10: 652a 974633i bk11: 652a 974513i bk12: 768a 972317i bk13: 768a 972629i bk14: 772a 972968i bk15: 768a 973109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31512
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=987852 n_nop=970512 n_act=202 n_pre=186 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.03432
n_activity=49417 dram_eff=0.6861
bk0: 768a 973835i bk1: 768a 973877i bk2: 724a 973727i bk3: 724a 974045i bk4: 704a 975511i bk5: 704a 975556i bk6: 692a 975647i bk7: 692a 975461i bk8: 664a 975448i bk9: 664a 974854i bk10: 652a 974020i bk11: 652a 974232i bk12: 768a 972102i bk13: 768a 972467i bk14: 756a 973206i bk15: 756a 973187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31874
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc03e1980, atomic=0 1 entries : 0x7fdb22e4d940 :  mf: uid=644073, sid08:w00, part=3, addr=0xc03e1980, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (754153), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=987852 n_nop=970496 n_act=210 n_pre=194 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.03432
n_activity=49617 dram_eff=0.6833
bk0: 768a 973823i bk1: 768a 973776i bk2: 724a 973648i bk3: 724a 973669i bk4: 704a 975066i bk5: 704a 975093i bk6: 692a 975246i bk7: 692a 974951i bk8: 664a 974542i bk9: 664a 974718i bk10: 652a 974346i bk11: 652a 973823i bk12: 768a 972138i bk13: 768a 972609i bk14: 756a 972897i bk15: 756a 973001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31335
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03e7d80, atomic=0 1 entries : 0x7fdb221553e0 :  mf: uid=644019, sid04:w06, part=4, addr=0xc03e7d80, load , size=128, unknown  status = IN_PARTITION_DRAM (754153), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=987852 n_nop=970486 n_act=204 n_pre=188 n_req=4244 n_rd=11470 n_write=5504 bw_util=0.03437
n_activity=49552 dram_eff=0.6851
bk0: 768a 973759i bk1: 766a 974145i bk2: 724a 973888i bk3: 724a 973979i bk4: 696a 975823i bk5: 696a 975996i bk6: 704a 975395i bk7: 704a 975002i bk8: 664a 974412i bk9: 664a 974837i bk10: 652a 973850i bk11: 652a 973626i bk12: 768a 971854i bk13: 768a 972577i bk14: 760a 973462i bk15: 760a 973495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31646
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03e8980, atomic=0 1 entries : 0x7fdb235265e0 :  mf: uid=644087, sid08:w04, part=5, addr=0xc03e8980, load , size=128, unknown  status = IN_PARTITION_DRAM (754151), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=987852 n_nop=970492 n_act=208 n_pre=192 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.03434
n_activity=49665 dram_eff=0.683
bk0: 756a 973854i bk1: 756a 974066i bk2: 732a 973699i bk3: 732a 973893i bk4: 696a 975404i bk5: 696a 975366i bk6: 704a 975477i bk7: 704a 975148i bk8: 664a 974840i bk9: 664a 974952i bk10: 652a 973916i bk11: 652a 973846i bk12: 768a 972241i bk13: 768a 972610i bk14: 760a 973116i bk15: 760a 973139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30648
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=987852 n_nop=970494 n_act=207 n_pre=191 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.03434
n_activity=49536 dram_eff=0.6848
bk0: 756a 973379i bk1: 756a 974060i bk2: 732a 973585i bk3: 732a 973623i bk4: 696a 975124i bk5: 696a 976338i bk6: 704a 975570i bk7: 704a 974974i bk8: 664a 975161i bk9: 664a 975164i bk10: 652a 973538i bk11: 652a 973460i bk12: 756a 972549i bk13: 756a 972546i bk14: 772a 972944i bk15: 772a 973132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30984
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=987852 n_nop=970468 n_act=212 n_pre=196 n_req=4244 n_rd=11472 n_write=5504 bw_util=0.03437
n_activity=49661 dram_eff=0.6837
bk0: 756a 973231i bk1: 756a 973678i bk2: 732a 973576i bk3: 732a 973484i bk4: 696a 975741i bk5: 696a 975298i bk6: 704a 975366i bk7: 704a 974649i bk8: 656a 974828i bk9: 656a 975121i bk10: 664a 973486i bk11: 664a 973229i bk12: 756a 972477i bk13: 756a 972711i bk14: 772a 972455i bk15: 772a 972981i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3059
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=987852 n_nop=970496 n_act=206 n_pre=190 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.03434
n_activity=49563 dram_eff=0.6844
bk0: 756a 973698i bk1: 756a 973795i bk2: 732a 973843i bk3: 732a 973435i bk4: 692a 976260i bk5: 692a 975534i bk6: 704a 975076i bk7: 704a 974802i bk8: 656a 975052i bk9: 656a 975202i bk10: 664a 973468i bk11: 664a 973342i bk12: 756a 972570i bk13: 756a 972766i bk14: 772a 972910i bk15: 772a 972554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30882
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=987852 n_nop=970502 n_act=207 n_pre=191 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.03432
n_activity=49387 dram_eff=0.6865
bk0: 768a 973434i bk1: 768a 973440i bk2: 732a 974153i bk3: 732a 973935i bk4: 692a 975598i bk5: 692a 975575i bk6: 704a 975627i bk7: 704a 975053i bk8: 652a 974960i bk9: 652a 975061i bk10: 664a 973749i bk11: 664a 973784i bk12: 756a 972626i bk13: 756a 972655i bk14: 760a 973098i bk15: 760a 973273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30859
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=987852 n_nop=970488 n_act=206 n_pre=190 n_req=4242 n_rd=11464 n_write=5504 bw_util=0.03435
n_activity=49705 dram_eff=0.6827
bk0: 768a 973347i bk1: 768a 973679i bk2: 732a 973369i bk3: 732a 974040i bk4: 692a 976353i bk5: 692a 975874i bk6: 704a 975285i bk7: 704a 975066i bk8: 652a 975133i bk9: 652a 975173i bk10: 656a 973864i bk11: 656a 973594i bk12: 768a 972257i bk13: 768a 972583i bk14: 760a 973344i bk15: 760a 973480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31408

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2169, Miss = 1433, Miss_rate = 0.661, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[2]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 2114, Miss = 1432, Miss_rate = 0.677, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[4]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[6]: Access = 2113, Miss = 1432, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2112, Miss = 1432, Miss_rate = 0.678, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[8]: Access = 2142, Miss = 1434, Miss_rate = 0.669, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[9]: Access = 2143, Miss = 1434, Miss_rate = 0.669, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[10]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[11]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[12]: Access = 2140, Miss = 1433, Miss_rate = 0.670, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[13]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[14]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[15]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[16]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[17]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[18]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[19]: Access = 2141, Miss = 1432, Miss_rate = 0.669, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[20]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 108, Reservation_fails = 0
L2_total_cache_accesses = 47008
L2_total_cache_misses = 31522
L2_total_cache_miss_rate = 0.6706
L2_total_cache_pending_hits = 1471
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13839
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=151824
icnt_total_pkts_simt_to_mem=107488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.8801
	minimum = 6
	maximum = 1385
Network latency average = 17.1128
	minimum = 6
	maximum = 1366
Slowest packet = 42285
Flit latency average = 19.5113
	minimum = 6
	maximum = 1362
Slowest flit = 119784
Fragmentation average = 0.94836
	minimum = 0
	maximum = 1327
Injected packet rate average = 0.00176721
	minimum = 0.00140037 (at node 0)
	maximum = 0.00209209 (at node 3)
Accepted packet rate average = 0.00176721
	minimum = 0.00140037 (at node 0)
	maximum = 0.00209209 (at node 3)
Injected flit rate average = 0.00487426
	minimum = 0.00320487 (at node 0)
	maximum = 0.00658737 (at node 28)
Accepted flit rate average= 0.00487426
	minimum = 0.00451877 (at node 0)
	maximum = 0.0067368 (at node 3)
Injected packet length average = 2.75817
Accepted packet length average = 2.75817
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8801 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1385 (1 samples)
Network latency average = 17.1128 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1366 (1 samples)
Flit latency average = 19.5113 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1362 (1 samples)
Fragmentation average = 0.94836 (1 samples)
	minimum = 0 (1 samples)
	maximum = 1327 (1 samples)
Injected packet rate average = 0.00176721 (1 samples)
	minimum = 0.00140037 (1 samples)
	maximum = 0.00209209 (1 samples)
Accepted packet rate average = 0.00176721 (1 samples)
	minimum = 0.00140037 (1 samples)
	maximum = 0.00209209 (1 samples)
Injected flit rate average = 0.00487426 (1 samples)
	minimum = 0.00320487 (1 samples)
	maximum = 0.00658737 (1 samples)
Accepted flit rate average = 0.00487426 (1 samples)
	minimum = 0.00451877 (1 samples)
	maximum = 0.0067368 (1 samples)
Injected packet size average = 2.75817 (1 samples)
Accepted packet size average = 2.75817 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 55 sec (775 sec)
gpgpu_simulation_rate = 37224 (inst/sec)
gpgpu_simulation_rate = 973 (cycle/sec)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 2: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 41682
gpu_sim_insn = 28848876
gpu_ipc =     692.1183
gpu_tot_sim_cycle = 1017986
gpu_tot_sim_insn = 57697752
gpu_tot_ipc =      56.6783
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 2756
partiton_reqs_in_parallel = 917004
partiton_reqs_in_parallel_total    = 11615255
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.3108
partiton_reqs_in_parallel_util = 917004
partiton_reqs_in_parallel_util_total    = 11615255
gpu_sim_cycle_parition_util = 41682
gpu_tot_sim_cycle_parition_util    = 530683
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8956
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 47008
L2_BW  =     105.7491 GB/Sec
L2_BW_total  =       8.7068 GB/Sec
gpu_total_sim_rate=61907

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1158456
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.4554
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1952
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1155274
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1158456
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
9657, 9285, 9297, 9635, 9655, 9289, 9296, 9649, 
gpgpu_n_tot_thrd_icount = 66638848
gpgpu_n_tot_w_icount = 2082464
gpgpu_n_stall_shd_mem = 168219
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62768
gpgpu_n_mem_write_global = 30240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1532416
gpgpu_n_store_insn = 952560
gpgpu_n_shmem_insn = 6310576
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166761
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:61314	W0_Idle:6441321	W0_Scoreboard:23716343	W1:120960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:816360	W32:1145144
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 502144 {8:62768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4112640 {136:30240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7084928 {40:15120,136:47648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 241920 {8:30240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 13112 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 1017985 
mrq_lat_table:34684 	4105 	2977 	7341 	9242 	8069 	5698 	6903 	9730 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	45082 	32662 	554 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	50702 	1066 	27 	0 	26976 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	52072 	10499 	225 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	114 	62 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  7.520000  6.950617  7.763889  7.355263  7.422535  7.026667  8.781818  8.473684  8.839286  7.500000  7.253731  7.476923  9.759259  9.086206  8.358209  8.115942 
dram[1]:  7.712329  8.159420  7.583333  7.378378  6.679012  7.213333  8.763637  8.456141  7.279412  7.983871  6.830986  7.461538  9.103448  9.103448  7.368421  7.763889 
dram[2]:  8.347826  7.680000  9.100000  9.100000  7.012987  7.200000  8.169492  8.169492  8.266666  7.515152  6.298701  6.298701 10.153846  9.103448  8.073529  7.625000 
dram[3]:  7.480519  8.347826  8.029411  7.583333  6.848101  6.679012  8.745455  9.075472  7.294117  8.266666  7.415385  7.194030  9.428572  9.428572  7.625000  7.842857 
dram[4]:  7.680000  8.112676  8.272727  8.531250  7.666667  7.450704  8.684211  9.339622  8.551724  7.294117  7.194030  7.194030  8.234375  8.500000  7.360000  7.561644 
dram[5]:  8.159420  8.661538  7.736111  7.328948  7.260274  7.260274  8.684211  8.389831  7.071429  7.071429  7.430769  7.000000  9.410714  9.086206  7.561644  7.360000 
dram[6]:  8.159420  7.929577  7.736111  8.703125  7.394366  7.178082  8.406779  8.406779  7.983871  7.279412  7.208955  7.000000  9.196428  9.196428  7.243590  7.337662 
dram[7]:  7.298701  8.144928  8.454545  6.975000  7.408451  6.831169  9.358491  8.406779  7.609375  7.609375  6.794520  6.613333  9.196428  9.035088  7.847222  6.726191 
dram[8]:  7.493333  8.646153  7.971428  8.205882  7.123288  7.536232  9.339622  9.339622  8.396552  7.854839  7.188406  6.985916  9.196428  9.537037  6.890244  6.890244 
dram[9]:  7.098765  7.666667  7.971428  7.750000  8.269841  8.269841  8.684211  8.389831  7.393939  6.971428  7.188406  6.613333  8.879311  9.196428  7.360000  7.885714 
dram[10]:  8.098592  8.098592  7.328948  7.141026  6.632911  7.594203  9.320755  8.666667  8.133333  7.393939  7.746032  7.746032  9.086206  9.410714  7.774648  7.360000 
average row locality = 92425/11795 = 7.835948
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       378       377       375       375       358       358       329       329       335       335       328       328       351       351       373       373 
dram[1]:       377       377       368       368       366       366       328       328       335       335       327       327       352       352       373       372 
dram[2]:       384       384       368       368       365       365       328       328       336       336       327       327       352       352       367       367 
dram[3]:       384       384       368       368       366       366       327       327       336       336       325       325       352       352       367       367 
dram[4]:       384       384       368       368       359       359       335       335       336       336       325       325       351       351       370       370 
dram[5]:       377       377       374       374       360       360       335       335       335       335       326       326       351       351       370       370 
dram[6]:       377       377       374       374       355       354       336       336       335       335       326       326       345       345       377       377 
dram[7]:       376       376       375       375       356       356       336       336       331       331       333       333       345       345       377       377 
dram[8]:       376       376       375       375       352       352       335       335       331       331       333       333       345       345       377       377 
dram[9]:       383       383       375       375       353       353       335       335       332       332       333       333       345       345       370       370 
dram[10]:       383       383       374       374       356       356       334       334       332       332       329       329       351       351       370       370 
total reads: 62185
bank skew: 384/325 = 1.18
chip skew: 5658/5648 = 1.00
number of total write accesses:
dram[0]:       186       186       184       184       169       169       154       154       160       160       158       158       176       176       187       187 
dram[1]:       186       186       178       178       175       175       154       154       160       160       158       158       176       176       187       187 
dram[2]:       192       192       178       178       175       175       154       154       160       160       158       158       176       176       182       182 
dram[3]:       192       192       178       178       175       175       154       154       160       160       157       157       176       176       182       182 
dram[4]:       192       192       178       178       170       170       160       160       160       160       157       157       176       176       182       182 
dram[5]:       186       186       183       183       170       170       160       160       160       160       157       157       176       176       182       182 
dram[6]:       186       186       183       183       170       170       160       160       160       160       157       157       170       170       188       188 
dram[7]:       186       186       183       183       170       170       160       160       156       156       163       163       170       170       188       188 
dram[8]:       186       186       183       183       168       168       160       160       156       156       163       163       170       170       188       188 
dram[9]:       192       192       183       183       168       168       160       160       156       156       163       163       170       170       182       182 
dram[10]:       192       192       183       183       168       168       160       160       156       156       159       159       176       176       182       182 
total reads: 30240
bank skew: 192/154 = 1.25
chip skew: 2752/2748 = 1.00
average mf latency per bank:
dram[0]:      12751     12104     13777     11619     13442      9941     11229     10627     13193     11393     20119     14515     17862     13962     13022     12495
dram[1]:      12781     12075     13649     11458     13361      9927     11251     10661     13174     11380     19914     14549     17826     13939     13020     12520
dram[2]:      12911     12216     13658     11463     13378      9939     11297     10702     13145     11364     19923     14555     17587     13932     12927     12402
dram[3]:      12894     12218     13750     11552     13358      9927     11324     10732     13139     11352     20109     14819     17614     13936     12922     12394
dram[4]:      12891     12218     13752     11557     13274      9999     11285     10658     13150     11355     20119     14830     17630     13945     12860     12327
dram[5]:      12817     12135     13712     11467     13252      9988     11288     10658     13168     11372     20151     14862     17646     13968     12856     12331
dram[6]:      12816     12128     13708     11460     13282      9999     11263     10640     13172     11373     20136     14850     17475     14066     12939     12403
dram[7]:      12810     12158     13685     11444     13251      9964     11439     10698     13002     11177     19966     14639     17486     14076     12938     12390
dram[8]:      12812     12167     13995     11544     13383      9976     11465     10721     13004     11185     19970     14650     17363     13956     12931     12398
dram[9]:      12898     12251     13999     11549     13356      9951     11396     10706     12986     11167     19970     14641     17371     13960     12807     12260
dram[10]:      12904     12261     13906     11563     13271      9890     11427     10742     12982     11166     20573     14733     17436     13875     12809     12271
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1065248 n_nop=1029530 n_act=1065 n_pre=1049 n_req=8401 n_rd=22612 n_write=10992 bw_util=0.06309
n_activity=111038 dram_eff=0.6053
bk0: 1512a 1044237i bk1: 1508a 1044209i bk2: 1500a 1044346i bk3: 1500a 1044849i bk4: 1432a 1046478i bk5: 1432a 1046528i bk6: 1316a 1047351i bk7: 1316a 1047542i bk8: 1340a 1046179i bk9: 1340a 1046199i bk10: 1312a 1045830i bk11: 1312a 1046428i bk12: 1404a 1044021i bk13: 1404a 1044526i bk14: 1492a 1043472i bk15: 1492a 1043571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33251
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fdb32deab90 :  mf: uid=1286732, sid13:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1017985), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1065248 n_nop=1029498 n_act=1086 n_pre=1070 n_req=8399 n_rd=22602 n_write=10992 bw_util=0.06307
n_activity=110708 dram_eff=0.6069
bk0: 1508a 1044195i bk1: 1508a 1044495i bk2: 1472a 1044721i bk3: 1472a 1044256i bk4: 1464a 1044866i bk5: 1462a 1045627i bk6: 1312a 1047266i bk7: 1312a 1047236i bk8: 1340a 1046217i bk9: 1340a 1046277i bk10: 1308a 1046091i bk11: 1308a 1046308i bk12: 1408a 1043801i bk13: 1408a 1044166i bk14: 1492a 1043506i bk15: 1488a 1043859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33738
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1065248 n_nop=1029520 n_act=1064 n_pre=1048 n_req=8404 n_rd=22616 n_write=11000 bw_util=0.06311
n_activity=110191 dram_eff=0.6101
bk0: 1536a 1044129i bk1: 1536a 1044025i bk2: 1472a 1044374i bk3: 1472a 1044942i bk4: 1460a 1045996i bk5: 1460a 1046229i bk6: 1312a 1047072i bk7: 1312a 1047101i bk8: 1344a 1046896i bk9: 1344a 1046540i bk10: 1308a 1045619i bk11: 1308a 1045936i bk12: 1408a 1043763i bk13: 1408a 1044053i bk14: 1468a 1043915i bk15: 1468a 1043841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34035
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1065248 n_nop=1029536 n_act=1068 n_pre=1052 n_req=8398 n_rd=22600 n_write=10992 bw_util=0.06307
n_activity=110708 dram_eff=0.6069
bk0: 1536a 1043964i bk1: 1536a 1044001i bk2: 1472a 1044191i bk3: 1472a 1044215i bk4: 1464a 1045792i bk5: 1464a 1045647i bk6: 1308a 1047159i bk7: 1308a 1046995i bk8: 1344a 1045841i bk9: 1344a 1046242i bk10: 1300a 1046392i bk11: 1300a 1045766i bk12: 1408a 1043452i bk13: 1408a 1044471i bk14: 1468a 1043800i bk15: 1468a 1044052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1065248 n_nop=1029520 n_act=1060 n_pre=1044 n_req=8406 n_rd=22624 n_write=11000 bw_util=0.06313
n_activity=110964 dram_eff=0.606
bk0: 1536a 1043960i bk1: 1536a 1044249i bk2: 1472a 1044081i bk3: 1472a 1045060i bk4: 1436a 1046414i bk5: 1436a 1046774i bk6: 1340a 1046500i bk7: 1340a 1046442i bk8: 1344a 1045880i bk9: 1344a 1046460i bk10: 1300a 1045602i bk11: 1300a 1045590i bk12: 1404a 1043443i bk13: 1404a 1044169i bk14: 1480a 1044144i bk15: 1480a 1044214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34397
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1065248 n_nop=1029488 n_act=1080 n_pre=1064 n_req=8404 n_rd=22624 n_write=10992 bw_util=0.06311
n_activity=110520 dram_eff=0.6083
bk0: 1508a 1044548i bk1: 1508a 1044863i bk2: 1496a 1043924i bk3: 1496a 1044072i bk4: 1440a 1045993i bk5: 1440a 1046000i bk6: 1340a 1046883i bk7: 1340a 1047138i bk8: 1340a 1045978i bk9: 1340a 1046279i bk10: 1304a 1045689i bk11: 1304a 1045591i bk12: 1404a 1043917i bk13: 1404a 1044527i bk14: 1480a 1043735i bk15: 1480a 1043918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32679
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1065248 n_nop=1029534 n_act=1071 n_pre=1055 n_req=8397 n_rd=22596 n_write=10992 bw_util=0.06306
n_activity=110306 dram_eff=0.609
bk0: 1508a 1043774i bk1: 1508a 1044444i bk2: 1496a 1043765i bk3: 1496a 1044593i bk4: 1420a 1046039i bk5: 1416a 1046865i bk6: 1344a 1046867i bk7: 1344a 1046646i bk8: 1340a 1046570i bk9: 1340a 1046644i bk10: 1304a 1045312i bk11: 1304a 1045308i bk12: 1380a 1044179i bk13: 1380a 1044224i bk14: 1508a 1043404i bk15: 1508a 1043391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33908
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1065248 n_nop=1029430 n_act=1097 n_pre=1081 n_req=8410 n_rd=22632 n_write=11008 bw_util=0.06316
n_activity=110602 dram_eff=0.6083
bk0: 1504a 1043437i bk1: 1504a 1044315i bk2: 1500a 1043746i bk3: 1500a 1043654i bk4: 1424a 1046697i bk5: 1424a 1046055i bk6: 1344a 1046680i bk7: 1344a 1046020i bk8: 1324a 1046379i bk9: 1324a 1046640i bk10: 1332a 1044920i bk11: 1332a 1044291i bk12: 1380a 1044180i bk13: 1380a 1044499i bk14: 1508a 1042926i bk15: 1508a 1043236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32913
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1065248 n_nop=1029560 n_act=1060 n_pre=1044 n_req=8396 n_rd=22592 n_write=10992 bw_util=0.06305
n_activity=110253 dram_eff=0.6092
bk0: 1504a 1044103i bk1: 1504a 1044391i bk2: 1500a 1044184i bk3: 1500a 1043800i bk4: 1408a 1047363i bk5: 1408a 1046362i bk6: 1340a 1046674i bk7: 1340a 1046643i bk8: 1324a 1046613i bk9: 1324a 1046714i bk10: 1332a 1045043i bk11: 1332a 1045065i bk12: 1380a 1044149i bk13: 1380a 1044383i bk14: 1508a 1042994i bk15: 1508a 1043104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33122
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1065248 n_nop=1029506 n_act=1079 n_pre=1063 n_req=8400 n_rd=22608 n_write=10992 bw_util=0.06308
n_activity=110401 dram_eff=0.6087
bk0: 1532a 1043749i bk1: 1532a 1043633i bk2: 1500a 1044431i bk3: 1500a 1044409i bk4: 1412a 1046593i bk5: 1412a 1046626i bk6: 1340a 1047322i bk7: 1340a 1046740i bk8: 1328a 1046434i bk9: 1328a 1046514i bk10: 1332a 1045170i bk11: 1332a 1045242i bk12: 1380a 1044527i bk13: 1380a 1044277i bk14: 1480a 1043783i bk15: 1480a 1043790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33017
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1065248 n_nop=1029492 n_act=1066 n_pre=1050 n_req=8410 n_rd=22632 n_write=11008 bw_util=0.06316
n_activity=111009 dram_eff=0.6061
bk0: 1532a 1043771i bk1: 1532a 1044215i bk2: 1496a 1043997i bk3: 1496a 1044299i bk4: 1424a 1046916i bk5: 1424a 1046819i bk6: 1336a 1046960i bk7: 1336a 1046780i bk8: 1328a 1046761i bk9: 1328a 1046403i bk10: 1316a 1045602i bk11: 1316a 1045653i bk12: 1404a 1043821i bk13: 1404a 1044219i bk14: 1480a 1043947i bk15: 1480a 1044070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33971

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4282, Miss = 2827, Miss_rate = 0.660, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[1]: Access = 4252, Miss = 2826, Miss_rate = 0.665, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[2]: Access = 4254, Miss = 2826, Miss_rate = 0.664, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 4228, Miss = 2825, Miss_rate = 0.668, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[4]: Access = 4230, Miss = 2827, Miss_rate = 0.668, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 4229, Miss = 2827, Miss_rate = 0.668, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[6]: Access = 4225, Miss = 2825, Miss_rate = 0.669, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 4225, Miss = 2825, Miss_rate = 0.669, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[8]: Access = 4257, Miss = 2828, Miss_rate = 0.664, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[9]: Access = 4258, Miss = 2828, Miss_rate = 0.664, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 4256, Miss = 2828, Miss_rate = 0.664, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[11]: Access = 4254, Miss = 2828, Miss_rate = 0.665, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[12]: Access = 4252, Miss = 2825, Miss_rate = 0.664, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[13]: Access = 4254, Miss = 2824, Miss_rate = 0.664, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[14]: Access = 4260, Miss = 2829, Miss_rate = 0.664, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[15]: Access = 4260, Miss = 2829, Miss_rate = 0.664, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[16]: Access = 4255, Miss = 2824, Miss_rate = 0.664, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[17]: Access = 4253, Miss = 2824, Miss_rate = 0.664, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[18]: Access = 4253, Miss = 2826, Miss_rate = 0.664, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[19]: Access = 4255, Miss = 2826, Miss_rate = 0.664, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[20]: Access = 4260, Miss = 2829, Miss_rate = 0.664, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 4260, Miss = 2829, Miss_rate = 0.664, Pending_hits = 273, Reservation_fails = 0
L2_total_cache_accesses = 93512
L2_total_cache_misses = 62185
L2_total_cache_miss_rate = 0.6650
L2_total_cache_pending_hits = 3355
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27796
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31927
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=301184
icnt_total_pkts_simt_to_mem=214472
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59875
	minimum = 6
	maximum = 56
Network latency average = 8.45582
	minimum = 6
	maximum = 54
Slowest packet = 94770
Flit latency average = 6.90164
	minimum = 6
	maximum = 50
Slowest flit = 261034
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223142
	minimum = 0.0176579 (at node 0)
	maximum = 0.0264869 (at node 11)
Accepted packet rate average = 0.0223142
	minimum = 0.0176579 (at node 0)
	maximum = 0.0264869 (at node 11)
Injected flit rate average = 0.0615014
	minimum = 0.04069 (at node 0)
	maximum = 0.081524 (at node 42)
Accepted flit rate average= 0.0615014
	minimum = 0.0566205 (at node 0)
	maximum = 0.0849308 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7394 (2 samples)
	minimum = 6 (2 samples)
	maximum = 720.5 (2 samples)
Network latency average = 12.7843 (2 samples)
	minimum = 6 (2 samples)
	maximum = 710 (2 samples)
Flit latency average = 13.2065 (2 samples)
	minimum = 6 (2 samples)
	maximum = 706 (2 samples)
Fragmentation average = 0.47418 (2 samples)
	minimum = 0 (2 samples)
	maximum = 663.5 (2 samples)
Injected packet rate average = 0.0120407 (2 samples)
	minimum = 0.00952915 (2 samples)
	maximum = 0.0142895 (2 samples)
Accepted packet rate average = 0.0120407 (2 samples)
	minimum = 0.00952915 (2 samples)
	maximum = 0.0142895 (2 samples)
Injected flit rate average = 0.0331878 (2 samples)
	minimum = 0.0219474 (2 samples)
	maximum = 0.0440557 (2 samples)
Accepted flit rate average = 0.0331878 (2 samples)
	minimum = 0.0305696 (2 samples)
	maximum = 0.0458338 (2 samples)
Injected packet size average = 2.7563 (2 samples)
Accepted packet size average = 2.7563 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 32 sec (932 sec)
gpgpu_simulation_rate = 61907 (inst/sec)
gpgpu_simulation_rate = 1092 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 3: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 41360
gpu_sim_insn = 28848876
gpu_ipc =     697.5067
gpu_tot_sim_cycle = 1281496
gpu_tot_sim_insn = 86546628
gpu_tot_ipc =      67.5356
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 3044
partiton_reqs_in_parallel = 909920
partiton_reqs_in_parallel_total    = 12532259
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.4894
partiton_reqs_in_parallel_util = 909920
partiton_reqs_in_parallel_util_total    = 12532259
gpu_sim_cycle_parition_util = 41360
gpu_tot_sim_cycle_parition_util    = 572365
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9026
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 93512
L2_BW  =     106.5724 GB/Sec
L2_BW_total  =      10.3561 GB/Sec
gpu_total_sim_rate=79473

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1737684
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.3036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1734502
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5376
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1737684
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14484, 13923, 13944, 14454, 14483, 13942, 13943, 14454, 
gpgpu_n_tot_thrd_icount = 99958272
gpgpu_n_tot_w_icount = 3123696
gpgpu_n_stall_shd_mem = 168305
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 94152
gpgpu_n_mem_write_global = 45360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2298624
gpgpu_n_store_insn = 1428840
gpgpu_n_shmem_insn = 9465864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 41
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166820
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90944	W0_Idle:6455642	W0_Scoreboard:24986849	W1:181440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1224540	W32:1717716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 753216 {8:94152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6168960 {136:45360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10627392 {40:22680,136:71472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 362880 {8:45360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 8829 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 1281495 
mrq_lat_table:58897 	8454 	5605 	11513 	14154 	12164 	7436 	7327 	9823 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	70091 	54015 	696 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	78645 	1959 	28 	0 	44641 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	78220 	15654 	306 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	15120 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	147 	111 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  9.724138  9.086021  9.892858  9.233334  9.475610  9.034883 11.106061 10.779411 11.059702  9.623377  9.215190  9.454545 12.348485 11.642858 10.469136 10.216867 
dram[1]:  9.941176 10.432098  9.666667  9.227273  8.663043  9.267442 11.090909 10.764706  9.148149  9.880000  8.771085  9.454545 11.657143 11.333333  9.422222  9.848837 
dram[2]: 10.666667  9.931034 11.277778 10.972973  9.045455  9.255814 10.457143 10.457143 10.450705  9.636364  8.179775  8.179775 12.750000 11.657143 10.134147  9.662790 
dram[3]:  9.707865 10.666667  9.902439  9.441860  8.855556  8.663043 11.075758 11.421875  9.160494 10.164384  9.415585  9.177216 12.000000 12.000000  9.662790  9.662790 
dram[4]:  9.931034 10.409638 10.410256 10.410256  9.762500  9.524390 11.044118 11.734375 10.753623  9.392406  9.177216  9.177216 10.723684 11.013514  9.370787  9.586206 
dram[5]: 10.432098 10.974026  9.616279  9.188889  9.309524  9.309524 11.044118 10.728572  8.927711  8.927711  9.428572  8.962963 11.985294 11.642858  9.586206  9.164835 
dram[6]: 10.432098 10.180723  9.845238 10.881579  9.475610  9.238095 10.742857 10.742857  9.880000  9.148149  9.189874  8.962963 11.720589 11.720589  9.271739  9.373627 
dram[7]:  9.483146 10.419753 10.350000  8.808511  9.487804  8.840909 11.750000 10.742857  9.467532  9.467532  8.764706  8.563218 11.720589 11.550725  9.918605  8.530000 
dram[8]:  9.701149 10.961039 10.097561 10.350000  9.166667  9.625000 11.734375 11.734375 10.267606  9.720000  9.197531  8.975904 11.720589 12.075758  8.885417  8.885417 
dram[9]:  9.279570  9.919540 10.097561  9.627907 10.418919 10.418919 11.044118 10.728572  9.227848  8.783133  9.197531  8.563218 11.385715 11.720589  9.370787  9.928572 
dram[10]: 10.397591 10.397591  9.397727  9.188889  8.600000  9.675000 11.718750 11.029411  9.986301  9.227848  9.773334  9.773334 11.642858 11.642858  9.811765  9.370787 
average row locality = 139049/13949 = 9.968385
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       567       566       559       559       531       531       502       502       501       501       490       490       543       543       565       565 
dram[1]:       566       566       549       549       542       542       501       501       501       501       490       490       544       544       565       564 
dram[2]:       576       576       549       549       541       541       501       501       502       502       490       490       544       544       556       556 
dram[3]:       576       576       549       549       542       542       500       500       502       502       488       488       544       544       556       556 
dram[4]:       576       576       549       549       533       533       511       511       502       502       488       488       543       543       559       559 
dram[5]:       566       566       557       557       534       534       511       511       501       501       489       489       543       543       559       559 
dram[6]:       566       566       557       557       529       528       512       512       501       501       489       489       534       534       569       569 
dram[7]:       565       565       558       558       530       530       512       512       495       495       499       499       534       534       569       569 
dram[8]:       565       565       558       558       525       525       511       511       495       495       499       499       534       534       569       569 
dram[9]:       575       575       558       558       526       526       511       511       495       495       499       499       534       534       559       559 
dram[10]:       575       575       557       557       529       529       510       510       495       495       493       493       543       543       559       559 
total reads: 93689
bank skew: 576/488 = 1.18
chip skew: 8524/8512 = 1.00
number of total write accesses:
dram[0]:       279       279       272       272       246       246       231       231       240       240       238       238       272       272       283       283 
dram[1]:       279       279       263       263       255       255       231       231       240       240       238       238       272       272       283       283 
dram[2]:       288       288       263       263       255       255       231       231       240       240       238       238       272       272       275       275 
dram[3]:       288       288       263       263       255       255       231       231       240       240       237       237       272       272       275       275 
dram[4]:       288       288       263       263       248       248       240       240       240       240       237       237       272       272       275       275 
dram[5]:       279       279       270       270       248       248       240       240       240       240       237       237       272       272       275       275 
dram[6]:       279       279       270       270       248       248       240       240       240       240       237       237       263       263       284       284 
dram[7]:       279       279       270       270       248       248       240       240       234       234       246       246       263       263       284       284 
dram[8]:       279       279       270       270       245       245       240       240       234       234       246       246       263       263       284       284 
dram[9]:       288       288       270       270       245       245       240       240       234       234       246       246       263       263       275       275 
dram[10]:       288       288       270       270       245       245       240       240       234       234       240       240       272       272       275       275 
total reads: 45360
bank skew: 288/231 = 1.25
chip skew: 4128/4122 = 1.00
average mf latency per bank:
dram[0]:       8599      8139      9366      7891      9214      6818      7499      7079      8910      7686     13527      9764     11654      9106      8699      8327
dram[1]:       8614      8120      9276      7780      9167      6813      7508      7097      8897      7676     13363      9767     11638      9098      8697      8338
dram[2]:       8706      8218      9281      7784      9173      6817      7539      7125      8884      7671     13369      9771     11483      9092      8640      8268
dram[3]:       8694      8220      9344      7843      9164      6813      7552      7139      8880      7662     13466      9926     11501      9095      8636      8264
dram[4]:       8693      8219      9345      7847      9089      6847      7539      7102      8887      7665     13471      9934     11504      9096      8610      8235
dram[5]:       8638      8159      9333      7798      9079      6844      7541      7102      8894      7671     13503      9962     11514      9110      8608      8237
dram[6]:       8638      8156      9330      7794      9073      6828      7529      7095      8896      7672     13492      9955     11395      9167      8669      8290
dram[7]:       8628      8171      9320      7787      9057      6812      7646      7134      8782      7542     13389      9820     11402      9174      8669      8282
dram[8]:       8629      8177      9529      7855      9136      6812      7657      7143      8784      7547     13392      9827     11323      9097      8664      8287
dram[9]:       8691      8238      9532      7858      9123      6800      7611      7134      8789      7550     13392      9821     11328      9099      8575      8190
dram[10]:       8696      8244      9464      7863      9083      6771      7627      7152      8786      7549     13794      9882     11377      9050      8576      8198
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1142046 n_nop=1089000 n_act=1257 n_pre=1241 n_req=12637 n_rd=34060 n_write=16488 bw_util=0.08852
n_activity=167285 dram_eff=0.6043
bk0: 2268a 1114937i bk1: 2264a 1115126i bk2: 2236a 1115015i bk3: 2236a 1115642i bk4: 2124a 1117701i bk5: 2124a 1117971i bk6: 2008a 1118686i bk7: 2008a 1119177i bk8: 2004a 1117302i bk9: 2004a 1117082i bk10: 1960a 1117181i bk11: 1960a 1117728i bk12: 2172a 1113970i bk13: 2172a 1115074i bk14: 2260a 1113560i bk15: 2260a 1113925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33508
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fdb1c686770 :  mf: uid=1929374, sid19:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (1281491), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1142046 n_nop=1088946 n_act=1284 n_pre=1268 n_req=12637 n_rd=34060 n_write=16488 bw_util=0.08852
n_activity=167428 dram_eff=0.6038
bk0: 2264a 1114933i bk1: 2264a 1115259i bk2: 2196a 1115539i bk3: 2196a 1115120i bk4: 2168a 1116086i bk5: 2168a 1116495i bk6: 2004a 1118684i bk7: 2004a 1118784i bk8: 2004a 1117712i bk9: 2004a 1116930i bk10: 1960a 1117764i bk11: 1960a 1117839i bk12: 2176a 1114380i bk13: 2176a 1114004i bk14: 2260a 1113716i bk15: 2256a 1114049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33773
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1142046 n_nop=1088982 n_act=1256 n_pre=1240 n_req=12642 n_rd=34072 n_write=16496 bw_util=0.08856
n_activity=166617 dram_eff=0.607
bk0: 2304a 1114414i bk1: 2304a 1114690i bk2: 2196a 1115412i bk3: 2196a 1115834i bk4: 2164a 1117080i bk5: 2164a 1117680i bk6: 2004a 1118311i bk7: 2004a 1118437i bk8: 2008a 1118051i bk9: 2008a 1117926i bk10: 1960a 1117281i bk11: 1960a 1117533i bk12: 2176a 1113955i bk13: 2176a 1114467i bk14: 2224a 1114136i bk15: 2224a 1114402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3403
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc03eea80, atomic=0 1 entries : 0x7fdb1c45f190 :  mf: uid=1929376, sid19:w09, part=3, addr=0xc03eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (1281495), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1142046 n_nop=1088984 n_act=1268 n_pre=1252 n_req=12636 n_rd=34054 n_write=16488 bw_util=0.08851
n_activity=167402 dram_eff=0.6038
bk0: 2304a 1114533i bk1: 2304a 1114690i bk2: 2196a 1115091i bk3: 2194a 1115208i bk4: 2168a 1116974i bk5: 2168a 1116760i bk6: 2000a 1118072i bk7: 2000a 1118339i bk8: 2008a 1117084i bk9: 2008a 1117733i bk10: 1952a 1117521i bk11: 1952a 1116985i bk12: 2176a 1113683i bk13: 2176a 1114832i bk14: 2224a 1113964i bk15: 2224a 1114642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33069
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1142046 n_nop=1088966 n_act=1252 n_pre=1236 n_req=12648 n_rd=34088 n_write=16504 bw_util=0.0886
n_activity=167419 dram_eff=0.6044
bk0: 2304a 1114675i bk1: 2304a 1114956i bk2: 2196a 1114992i bk3: 2196a 1115834i bk4: 2132a 1117776i bk5: 2132a 1118375i bk6: 2044a 1117822i bk7: 2044a 1117800i bk8: 2008a 1117163i bk9: 2008a 1117457i bk10: 1952a 1117071i bk11: 1952a 1117214i bk12: 2172a 1113602i bk13: 2172a 1114374i bk14: 2236a 1114524i bk15: 2236a 1114303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34591
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fdb1d744530 :  mf: uid=1929375, sid19:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (1281494), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1142046 n_nop=1088934 n_act=1280 n_pre=1264 n_req=12642 n_rd=34080 n_write=16488 bw_util=0.08856
n_activity=167107 dram_eff=0.6052
bk0: 2264a 1115088i bk1: 2264a 1115751i bk2: 2228a 1114785i bk3: 2228a 1114999i bk4: 2136a 1117194i bk5: 2136a 1117275i bk6: 2044a 1118047i bk7: 2044a 1118519i bk8: 2004a 1117082i bk9: 2004a 1117312i bk10: 1956a 1116783i bk11: 1956a 1116881i bk12: 2172a 1114434i bk13: 2172a 1114763i bk14: 2236a 1114336i bk15: 2236a 1114543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32693
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1142046 n_nop=1088992 n_act=1265 n_pre=1249 n_req=12635 n_rd=34052 n_write=16488 bw_util=0.08851
n_activity=167185 dram_eff=0.6046
bk0: 2264a 1113896i bk1: 2264a 1115391i bk2: 2228a 1114777i bk3: 2228a 1115331i bk4: 2116a 1116973i bk5: 2112a 1118474i bk6: 2048a 1118307i bk7: 2048a 1118071i bk8: 2004a 1117933i bk9: 2004a 1117900i bk10: 1956a 1116972i bk11: 1956a 1116823i bk12: 2136a 1114946i bk13: 2136a 1114542i bk14: 2276a 1113616i bk15: 2276a 1113540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34334
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fdb3216c2d0 :  mf: uid=1929373, sid19:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (1281495), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1142046 n_nop=1088860 n_act=1297 n_pre=1281 n_req=12652 n_rd=34096 n_write=16512 bw_util=0.08863
n_activity=167074 dram_eff=0.6058
bk0: 2260a 1114253i bk1: 2260a 1115103i bk2: 2232a 1114201i bk3: 2232a 1114456i bk4: 2120a 1118176i bk5: 2120a 1117437i bk6: 2048a 1117507i bk7: 2048a 1117073i bk8: 1980a 1117954i bk9: 1980a 1117696i bk10: 1996a 1116418i bk11: 1996a 1115558i bk12: 2136a 1114418i bk13: 2136a 1114475i bk14: 2276a 1112732i bk15: 2276a 1113167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3257
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1142046 n_nop=1089018 n_act=1254 n_pre=1238 n_req=12634 n_rd=34048 n_write=16488 bw_util=0.0885
n_activity=166992 dram_eff=0.6053
bk0: 2260a 1114764i bk1: 2260a 1115042i bk2: 2232a 1115238i bk3: 2232a 1114842i bk4: 2100a 1118691i bk5: 2100a 1117906i bk6: 2044a 1117908i bk7: 2044a 1117737i bk8: 1980a 1118098i bk9: 1980a 1118339i bk10: 1996a 1116148i bk11: 1996a 1116328i bk12: 2136a 1114688i bk13: 2136a 1114646i bk14: 2276a 1113252i bk15: 2276a 1113357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33012
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1142046 n_nop=1088968 n_act=1275 n_pre=1259 n_req=12636 n_rd=34056 n_write=16488 bw_util=0.08851
n_activity=166858 dram_eff=0.6058
bk0: 2300a 1114251i bk1: 2300a 1114199i bk2: 2232a 1115076i bk3: 2232a 1115091i bk4: 2104a 1118195i bk5: 2104a 1118162i bk6: 2044a 1118729i bk7: 2044a 1118073i bk8: 1980a 1117849i bk9: 1980a 1117573i bk10: 1996a 1116396i bk11: 1996a 1116095i bk12: 2136a 1114776i bk13: 2136a 1114843i bk14: 2236a 1114050i bk15: 2236a 1114244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33248
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1142046 n_nop=1088938 n_act=1262 n_pre=1246 n_req=12650 n_rd=34088 n_write=16512 bw_util=0.08861
n_activity=167299 dram_eff=0.6049
bk0: 2300a 1114306i bk1: 2300a 1114818i bk2: 2228a 1114644i bk3: 2228a 1115028i bk4: 2116a 1117849i bk5: 2116a 1118471i bk6: 2040a 1118188i bk7: 2040a 1118375i bk8: 1980a 1118222i bk9: 1980a 1117748i bk10: 1972a 1116711i bk11: 1972a 1116897i bk12: 2172a 1114365i bk13: 2172a 1114230i bk14: 2236a 1114172i bk15: 2236a 1114332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34116

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6395, Miss = 4258, Miss_rate = 0.666, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[1]: Access = 6364, Miss = 4257, Miss_rate = 0.669, Pending_hits = 507, Reservation_fails = 0
L2_cache_bank[2]: Access = 6367, Miss = 4258, Miss_rate = 0.669, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 6342, Miss = 4257, Miss_rate = 0.671, Pending_hits = 504, Reservation_fails = 0
L2_cache_bank[4]: Access = 6345, Miss = 4259, Miss_rate = 0.671, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 6344, Miss = 4259, Miss_rate = 0.671, Pending_hits = 509, Reservation_fails = 0
L2_cache_bank[6]: Access = 6338, Miss = 4257, Miss_rate = 0.672, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 6337, Miss = 4257, Miss_rate = 0.672, Pending_hits = 510, Reservation_fails = 0
L2_cache_bank[8]: Access = 6371, Miss = 4261, Miss_rate = 0.669, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[9]: Access = 6373, Miss = 4261, Miss_rate = 0.669, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[10]: Access = 6370, Miss = 4260, Miss_rate = 0.669, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[11]: Access = 6367, Miss = 4260, Miss_rate = 0.669, Pending_hits = 528, Reservation_fails = 0
L2_cache_bank[12]: Access = 6364, Miss = 4257, Miss_rate = 0.669, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[13]: Access = 6367, Miss = 4256, Miss_rate = 0.668, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[14]: Access = 6376, Miss = 4262, Miss_rate = 0.668, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[15]: Access = 6376, Miss = 4262, Miss_rate = 0.668, Pending_hits = 536, Reservation_fails = 0
L2_cache_bank[16]: Access = 6369, Miss = 4256, Miss_rate = 0.668, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[17]: Access = 6366, Miss = 4256, Miss_rate = 0.669, Pending_hits = 534, Reservation_fails = 0
L2_cache_bank[18]: Access = 6365, Miss = 4257, Miss_rate = 0.669, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[19]: Access = 6368, Miss = 4257, Miss_rate = 0.668, Pending_hits = 504, Reservation_fails = 0
L2_cache_bank[20]: Access = 6376, Miss = 4261, Miss_rate = 0.668, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 6376, Miss = 4261, Miss_rate = 0.668, Pending_hits = 508, Reservation_fails = 0
L2_total_cache_accesses = 140016
L2_total_cache_misses = 93689
L2_total_cache_miss_rate = 0.6691
L2_total_cache_pending_hits = 5968
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40183
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 94152
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=450544
icnt_total_pkts_simt_to_mem=321456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.6557
	minimum = 6
	maximum = 47
Network latency average = 8.50033
	minimum = 6
	maximum = 47
Slowest packet = 204337
Flit latency average = 6.96141
	minimum = 6
	maximum = 43
Slowest flit = 563622
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.022488
	minimum = 0.0177954 (at node 0)
	maximum = 0.0266931 (at node 19)
Accepted packet rate average = 0.022488
	minimum = 0.0177954 (at node 0)
	maximum = 0.0266931 (at node 19)
Injected flit rate average = 0.0619802
	minimum = 0.0410068 (at node 0)
	maximum = 0.0821587 (at node 42)
Accepted flit rate average= 0.0619802
	minimum = 0.0570613 (at node 0)
	maximum = 0.085592 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.7115 (3 samples)
	minimum = 6 (3 samples)
	maximum = 496 (3 samples)
Network latency average = 11.3563 (3 samples)
	minimum = 6 (3 samples)
	maximum = 489 (3 samples)
Flit latency average = 11.1248 (3 samples)
	minimum = 6 (3 samples)
	maximum = 485 (3 samples)
Fragmentation average = 0.31612 (3 samples)
	minimum = 0 (3 samples)
	maximum = 442.333 (3 samples)
Injected packet rate average = 0.0155231 (3 samples)
	minimum = 0.0122846 (3 samples)
	maximum = 0.018424 (3 samples)
Accepted packet rate average = 0.0155231 (3 samples)
	minimum = 0.0122846 (3 samples)
	maximum = 0.018424 (3 samples)
Injected flit rate average = 0.0427853 (3 samples)
	minimum = 0.0283006 (3 samples)
	maximum = 0.0567567 (3 samples)
Accepted flit rate average = 0.0427853 (3 samples)
	minimum = 0.0394002 (3 samples)
	maximum = 0.0590865 (3 samples)
Injected packet size average = 2.75623 (3 samples)
Accepted packet size average = 2.75623 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 9 sec (1089 sec)
gpgpu_simulation_rate = 79473 (inst/sec)
gpgpu_simulation_rate = 1176 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 4: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 41428
gpu_sim_insn = 28848876
gpu_ipc =     696.3618
gpu_tot_sim_cycle = 1545074
gpu_tot_sim_insn = 115395504
gpu_tot_ipc =      74.6861
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 3290
partiton_reqs_in_parallel = 911416
partiton_reqs_in_parallel_total    = 13442179
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.2899
partiton_reqs_in_parallel_util = 911416
partiton_reqs_in_parallel_util_total    = 13442179
gpu_sim_cycle_parition_util = 41428
gpu_tot_sim_cycle_parition_util    = 613725
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9088
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 140016
L2_BW  =     106.3975 GB/Sec
L2_BW_total  =      11.4422 GB/Sec
gpu_total_sim_rate=92464

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2316912
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.2277
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5536
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2313730
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7168
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2316912
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
19312, 18561, 18591, 19267, 19311, 18578, 18590, 19270, 4837, 4647, 4660, 4823, 
gpgpu_n_tot_thrd_icount = 133277696
gpgpu_n_tot_w_icount = 4164928
gpgpu_n_stall_shd_mem = 168320
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 125536
gpgpu_n_mem_write_global = 60480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3064832
gpgpu_n_store_insn = 1905120
gpgpu_n_shmem_insn = 12621152
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 46
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166830
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:119925	W0_Idle:6470445	W0_Scoreboard:26267638	W1:241920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1632720	W32:2290288
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1004288 {8:125536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8225280 {136:60480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14169856 {40:30240,136:95296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 483840 {8:60480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 6686 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 1545073 
mrq_lat_table:79706 	11528 	7863 	17851 	21494 	16972 	8920 	7840 	9823 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	93961 	76557 	788 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	110700 	3190 	29 	0 	57855 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	105084 	20134 	346 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	30240 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	195 	145 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  7.094340  7.088050  7.880282  7.992857  7.542857  7.232877  8.482456  8.790909  7.928000  7.564886  6.901409  7.313433  8.851239  8.851239  7.659864  7.659864 
dram[1]:  7.463576  8.348148  7.927536  7.493151  7.025974  7.025974  8.473684  8.327586  7.340741  7.803150  6.712329  7.313433  7.940741  8.440945  7.126582  7.601351 
dram[2]:  7.629139  7.337580  8.822580  8.546875  6.756250  7.111842  8.050000  8.186440  8.065041  7.811024  6.533333  6.533333  9.486726  9.321739  7.466216  7.466216 
dram[3]:  7.529412  7.944828  7.704226  7.704226  6.935897  6.848101  8.318966  8.318966  7.240876  7.811024  7.169117  7.276119  7.940741  8.859504  7.673611  7.781690 
dram[4]:  7.337580  7.731544  8.044118  8.287879  7.162162  7.066667  8.848214  9.175926  7.936000  7.348148  7.065217  7.276119  8.433071  8.302325  7.537415  7.641379 
dram[5]:  7.772414  8.348148  7.743055  7.636986  6.980263  7.168919  8.543103  8.398305  7.028369  7.028369  7.393939  7.176471  8.851239  8.707317  7.537415  7.241830 
dram[6]:  7.666667  8.226277  8.320895  8.446970  6.850649  6.934210  8.266666  8.551724  7.340741  7.451128  7.283582  7.393939  8.512196  8.244095  7.453948  7.309678 
dram[7]:  7.264516  7.874126  7.540541  7.342105  7.232877  7.135135  9.018182  8.857142  7.116788  7.014389  6.951389  6.763514  8.512196  8.309524  7.453948  6.993827 
dram[8]:  7.765517  8.340741  8.205882  7.859155  6.705128  7.067567  8.543103  8.848214  7.677166  7.800000  6.763514  6.856164  7.992366  8.376000  6.993827  7.081250 
dram[9]:  7.331210  7.724832  7.971428  7.859155  7.698529  7.931818  8.692983  9.009091  7.124088  7.229630  6.951389  6.673333  8.512196  8.798319  7.057325  7.694445 
dram[10]:  8.280576  7.724832  7.533784  7.433333  6.481482  7.191781  9.000000  8.684211  7.450382  7.338346  7.242647  7.137681  8.302325  8.568000  7.241830  7.148387 
average row locality = 185673/24203 = 7.671487
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       756       755       751       751       718       718       659       659       671       671       664       664       719       719       752       752 
dram[1]:       755       755       738       738       732       732       658       658       671       671       664       664       720       720       752       751 
dram[2]:       768       768       738       738       731       731       658       658       672       672       664       664       720       720       741       741 
dram[3]:       768       768       738       738       732       732       657       657       672       672       661       661       720       720       741       741 
dram[4]:       768       768       738       738       720       720       671       671       672       672       661       661       719       719       744       744 
dram[5]:       755       755       749       749       721       721       671       671       671       671       662       662       719       719       744       744 
dram[6]:       755       755       749       749       715       714       672       672       671       671       662       662       707       707       757       757 
dram[7]:       754       754       750       750       716       716       672       672       663       663       675       675       707       707       757       757 
dram[8]:       754       754       750       750       710       710       671       671       663       663       675       675       707       707       757       757 
dram[9]:       767       767       750       750       711       711       671       671       664       664       675       675       707       707       744       744 
dram[10]:       767       767       749       749       714       714       670       670       664       664       667       667       719       719       744       744 
total reads: 125193
bank skew: 768/657 = 1.17
chip skew: 11388/11374 = 1.00
number of total write accesses:
dram[0]:       372       372       368       368       338       338       308       308       320       320       316       316       352       352       374       374 
dram[1]:       372       372       356       356       350       350       308       308       320       320       316       316       352       352       374       374 
dram[2]:       384       384       356       356       350       350       308       308       320       320       316       316       352       352       364       364 
dram[3]:       384       384       356       356       350       350       308       308       320       320       314       314       352       352       364       364 
dram[4]:       384       384       356       356       340       340       320       320       320       320       314       314       352       352       364       364 
dram[5]:       372       372       366       366       340       340       320       320       320       320       314       314       352       352       364       364 
dram[6]:       372       372       366       366       340       340       320       320       320       320       314       314       340       340       376       376 
dram[7]:       372       372       366       366       340       340       320       320       312       312       326       326       340       340       376       376 
dram[8]:       372       372       366       366       336       336       320       320       312       312       326       326       340       340       376       376 
dram[9]:       384       384       366       366       336       336       320       320       312       312       326       326       340       340       364       364 
dram[10]:       384       384       366       366       336       336       320       320       312       312       318       318       352       352       364       364 
total reads: 60480
bank skew: 384/308 = 1.25
chip skew: 5504/5496 = 1.00
average mf latency per bank:
dram[0]:       6518      6160      7026      5918      6849      5076      5751      5421      6732      5806     10121      7314      8937      6987      6620      6329
dram[1]:       6528      6147      6955      5832      6822      5077      5756      5434      6722      5798     10000      7315      8928      6984      6619      6335
dram[2]:       6599      6221      6959      5835      6824      5078      5778      5455      6714      5796     10003      7319      8811      6979      6568      6275
dram[3]:       6590      6223      7005      5879      6821      5077      5786      5465      6711      5789     10086      7441      8823      6982      6564      6273
dram[4]:       6589      6222      7006      5882      6767      5103      5779      5438      6717      5792     10089      7448      8824      6980      6550      6256
dram[5]:       6547      6175      6993      5842      6762      5103      5780      5437      6719      5794     10116      7470      8831      6991      6548      6257
dram[6]:       6546      6173      6990      5839      6752      5085      5773      5434      6721      5795     10107      7465      8744      7036      6596      6299
dram[7]:       6537      6182      6986      5835      6742      5077      5861      5463      6636      5697     10036      7368      8749      7042      6595      6292
dram[8]:       6537      6188      7139      5885      6796      5073      5868      5469      6637      5701     10039      7374      8688      6983      6592      6297
dram[9]:       6587      6234      7142      5888      6788      5065      5833      5461      6635      5698     10038      7370      8692      6986      6524      6221
dram[10]:       6590      6239      7089      5890      6765      5049      5844      5475      6632      5697     10337      7413      8727      6945      6524      6228
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1218970 n_nop=1147128 n_act=2179 n_pre=2163 n_req=16875 n_rd=45516 n_write=21984 bw_util=0.1107
n_activity=228929 dram_eff=0.5897
bk0: 3024a 1184689i bk1: 3020a 1184571i bk2: 3004a 1184998i bk3: 3004a 1185516i bk4: 2872a 1188157i bk5: 2872a 1188398i bk6: 2636a 1190051i bk7: 2636a 1190675i bk8: 2684a 1188424i bk9: 2684a 1188045i bk10: 2656a 1187703i bk11: 2656a 1188294i bk12: 2876a 1185013i bk13: 2876a 1186017i bk14: 3008a 1183401i bk15: 3008a 1183743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34512
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1218970 n_nop=1147050 n_act=2218 n_pre=2202 n_req=16875 n_rd=45516 n_write=21984 bw_util=0.1107
n_activity=228967 dram_eff=0.5896
bk0: 3020a 1184767i bk1: 3020a 1185202i bk2: 2952a 1185881i bk3: 2952a 1185122i bk4: 2928a 1185864i bk5: 2928a 1186299i bk6: 2632a 1189942i bk7: 2632a 1189832i bk8: 2684a 1188691i bk9: 2684a 1187710i bk10: 2656a 1188021i bk11: 2656a 1188718i bk12: 2880a 1184978i bk13: 2880a 1184393i bk14: 3008a 1183464i bk15: 3004a 1183851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35025
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1218970 n_nop=1147082 n_act=2184 n_pre=2168 n_req=16884 n_rd=45536 n_write=22000 bw_util=0.1108
n_activity=228469 dram_eff=0.5912
bk0: 3072a 1184123i bk1: 3072a 1183965i bk2: 2952a 1185917i bk3: 2952a 1185911i bk4: 2924a 1186950i bk5: 2924a 1187744i bk6: 2632a 1189606i bk7: 2632a 1189519i bk8: 2688a 1189105i bk9: 2688a 1189147i bk10: 2656a 1188288i bk11: 2656a 1187983i bk12: 2880a 1184571i bk13: 2880a 1185394i bk14: 2964a 1184110i bk15: 2964a 1184381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34982
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1218970 n_nop=1147082 n_act=2204 n_pre=2188 n_req=16874 n_rd=45512 n_write=21984 bw_util=0.1107
n_activity=228855 dram_eff=0.5899
bk0: 3072a 1184160i bk1: 3072a 1184214i bk2: 2952a 1185247i bk3: 2952a 1185137i bk4: 2928a 1186662i bk5: 2928a 1186860i bk6: 2628a 1189599i bk7: 2628a 1189161i bk8: 2688a 1188037i bk9: 2688a 1188762i bk10: 2644a 1188297i bk11: 2644a 1187637i bk12: 2880a 1184443i bk13: 2880a 1184934i bk14: 2964a 1183980i bk15: 2964a 1184886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34274
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1218970 n_nop=1147098 n_act=2172 n_pre=2156 n_req=16886 n_rd=45544 n_write=22000 bw_util=0.1108
n_activity=229027 dram_eff=0.5898
bk0: 3072a 1183980i bk1: 3072a 1184158i bk2: 2952a 1184924i bk3: 2952a 1186104i bk4: 2880a 1187944i bk5: 2880a 1188138i bk6: 2684a 1189293i bk7: 2684a 1189044i bk8: 2688a 1187925i bk9: 2688a 1188335i bk10: 2644a 1187937i bk11: 2644a 1188127i bk12: 2876a 1184480i bk13: 2876a 1184857i bk14: 2976a 1184822i bk15: 2976a 1184492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35728
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1218970 n_nop=1147070 n_act=2198 n_pre=2182 n_req=16880 n_rd=45536 n_write=21984 bw_util=0.1108
n_activity=228839 dram_eff=0.5901
bk0: 3020a 1184851i bk1: 3020a 1185484i bk2: 2996a 1184902i bk3: 2996a 1184478i bk4: 2884a 1187073i bk5: 2884a 1187352i bk6: 2684a 1189562i bk7: 2684a 1189509i bk8: 2684a 1188296i bk9: 2684a 1188160i bk10: 2648a 1187755i bk11: 2648a 1187752i bk12: 2876a 1185365i bk13: 2876a 1185178i bk14: 2976a 1184531i bk15: 2976a 1184737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3371
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1218970 n_nop=1147136 n_act=2183 n_pre=2167 n_req=16871 n_rd=45500 n_write=21984 bw_util=0.1107
n_activity=228526 dram_eff=0.5906
bk0: 3020a 1183388i bk1: 3020a 1185116i bk2: 2996a 1184965i bk3: 2996a 1185043i bk4: 2860a 1186868i bk5: 2856a 1188753i bk6: 2688a 1189644i bk7: 2688a 1188968i bk8: 2684a 1188973i bk9: 2684a 1188395i bk10: 2648a 1188054i bk11: 2648a 1187950i bk12: 2828a 1185899i bk13: 2828a 1185037i bk14: 3028a 1183355i bk15: 3028a 1183664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34879
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1218970 n_nop=1146928 n_act=2245 n_pre=2229 n_req=16892 n_rd=45552 n_write=22016 bw_util=0.1109
n_activity=227812 dram_eff=0.5932
bk0: 3016a 1184105i bk1: 3016a 1184855i bk2: 3000a 1183842i bk3: 3000a 1184280i bk4: 2864a 1188084i bk5: 2864a 1187370i bk6: 2688a 1188954i bk7: 2688a 1188070i bk8: 2652a 1188937i bk9: 2652a 1188531i bk10: 2700a 1187002i bk11: 2700a 1186030i bk12: 2828a 1185376i bk13: 2828a 1184884i bk14: 3028a 1182463i bk15: 3028a 1182962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33137
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fdb23730b40 :  mf: uid=2572019, sid27:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (1545067), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1218970 n_nop=1147078 n_act=2214 n_pre=2198 n_req=16870 n_rd=45496 n_write=21984 bw_util=0.1107
n_activity=229421 dram_eff=0.5883
bk0: 3016a 1184939i bk1: 3016a 1185135i bk2: 3000a 1185549i bk3: 3000a 1184680i bk4: 2840a 1188720i bk5: 2840a 1188135i bk6: 2684a 1189090i bk7: 2684a 1188687i bk8: 2652a 1189305i bk9: 2652a 1189358i bk10: 2700a 1187137i bk11: 2700a 1187024i bk12: 2828a 1185563i bk13: 2828a 1185025i bk14: 3028a 1182861i bk15: 3028a 1183021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33739
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1218970 n_nop=1147112 n_act=2189 n_pre=2173 n_req=16874 n_rd=45512 n_write=21984 bw_util=0.1107
n_activity=228130 dram_eff=0.5917
bk0: 3068a 1183813i bk1: 3068a 1183795i bk2: 3000a 1184970i bk3: 3000a 1184499i bk4: 2844a 1188230i bk5: 2844a 1188801i bk6: 2684a 1190032i bk7: 2684a 1189128i bk8: 2656a 1188807i bk9: 2656a 1188221i bk10: 2700a 1187350i bk11: 2700a 1186324i bk12: 2828a 1186123i bk13: 2828a 1185667i bk14: 2976a 1184157i bk15: 2976a 1184397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33986
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fdb1f22a250 :  mf: uid=2572020, sid27:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (1545073), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1218970 n_nop=1146983 n_act=2218 n_pre=2202 n_req=16892 n_rd=45551 n_write=22016 bw_util=0.1109
n_activity=229873 dram_eff=0.5879
bk0: 3068a 1184420i bk1: 3068a 1184626i bk2: 2996a 1184648i bk3: 2996a 1184695i bk4: 2856a 1188000i bk5: 2855a 1188904i bk6: 2680a 1189237i bk7: 2680a 1189522i bk8: 2656a 1189185i bk9: 2656a 1188518i bk10: 2668a 1187417i bk11: 2668a 1187924i bk12: 2876a 1185422i bk13: 2876a 1184486i bk14: 2976a 1184263i bk15: 2976a 1184089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35056

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8508, Miss = 5690, Miss_rate = 0.669, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 8476, Miss = 5689, Miss_rate = 0.671, Pending_hits = 754, Reservation_fails = 0
L2_cache_bank[2]: Access = 8480, Miss = 5690, Miss_rate = 0.671, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[3]: Access = 8456, Miss = 5689, Miss_rate = 0.673, Pending_hits = 746, Reservation_fails = 0
L2_cache_bank[4]: Access = 8460, Miss = 5692, Miss_rate = 0.673, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[5]: Access = 8458, Miss = 5692, Miss_rate = 0.673, Pending_hits = 752, Reservation_fails = 0
L2_cache_bank[6]: Access = 8450, Miss = 5689, Miss_rate = 0.673, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[7]: Access = 8450, Miss = 5689, Miss_rate = 0.673, Pending_hits = 752, Reservation_fails = 0
L2_cache_bank[8]: Access = 8486, Miss = 5693, Miss_rate = 0.671, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[9]: Access = 8488, Miss = 5693, Miss_rate = 0.671, Pending_hits = 784, Reservation_fails = 0
L2_cache_bank[10]: Access = 8484, Miss = 5692, Miss_rate = 0.671, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[11]: Access = 8480, Miss = 5692, Miss_rate = 0.671, Pending_hits = 776, Reservation_fails = 0
L2_cache_bank[12]: Access = 8476, Miss = 5688, Miss_rate = 0.671, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[13]: Access = 8480, Miss = 5687, Miss_rate = 0.671, Pending_hits = 789, Reservation_fails = 0
L2_cache_bank[14]: Access = 8492, Miss = 5694, Miss_rate = 0.671, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[15]: Access = 8492, Miss = 5694, Miss_rate = 0.671, Pending_hits = 779, Reservation_fails = 0
L2_cache_bank[16]: Access = 8482, Miss = 5687, Miss_rate = 0.670, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[17]: Access = 8478, Miss = 5687, Miss_rate = 0.671, Pending_hits = 782, Reservation_fails = 0
L2_cache_bank[18]: Access = 8478, Miss = 5689, Miss_rate = 0.671, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[19]: Access = 8482, Miss = 5689, Miss_rate = 0.671, Pending_hits = 751, Reservation_fails = 0
L2_cache_bank[20]: Access = 8492, Miss = 5694, Miss_rate = 0.671, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[21]: Access = 8492, Miss = 5694, Miss_rate = 0.671, Pending_hits = 751, Reservation_fails = 0
L2_total_cache_accesses = 186520
L2_total_cache_misses = 125193
L2_total_cache_miss_rate = 0.6712
L2_total_cache_pending_hits = 8686
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52465
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64695
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=599904
icnt_total_pkts_simt_to_mem=428440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54894
	minimum = 6
	maximum = 43
Network latency average = 8.40283
	minimum = 6
	maximum = 39
Slowest packet = 282893
Flit latency average = 6.81847
	minimum = 6
	maximum = 35
Slowest flit = 779987
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0224511
	minimum = 0.0177662 (at node 5)
	maximum = 0.0266493 (at node 0)
Accepted packet rate average = 0.0224511
	minimum = 0.0177662 (at node 5)
	maximum = 0.0266493 (at node 0)
Injected flit rate average = 0.0618785
	minimum = 0.0409395 (at node 5)
	maximum = 0.0820238 (at node 42)
Accepted flit rate average= 0.0618785
	minimum = 0.0569677 (at node 5)
	maximum = 0.0854515 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.6709 (4 samples)
	minimum = 6 (4 samples)
	maximum = 382.75 (4 samples)
Network latency average = 10.6179 (4 samples)
	minimum = 6 (4 samples)
	maximum = 376.5 (4 samples)
Flit latency average = 10.0482 (4 samples)
	minimum = 6 (4 samples)
	maximum = 372.5 (4 samples)
Fragmentation average = 0.23709 (4 samples)
	minimum = 0 (4 samples)
	maximum = 331.75 (4 samples)
Injected packet rate average = 0.0172551 (4 samples)
	minimum = 0.013655 (4 samples)
	maximum = 0.0204803 (4 samples)
Accepted packet rate average = 0.0172551 (4 samples)
	minimum = 0.013655 (4 samples)
	maximum = 0.0204803 (4 samples)
Injected flit rate average = 0.0475586 (4 samples)
	minimum = 0.0314603 (4 samples)
	maximum = 0.0630734 (4 samples)
Accepted flit rate average = 0.0475586 (4 samples)
	minimum = 0.0437921 (4 samples)
	maximum = 0.0656778 (4 samples)
Injected packet size average = 2.7562 (4 samples)
Accepted packet size average = 2.7562 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 48 sec (1248 sec)
gpgpu_simulation_rate = 92464 (inst/sec)
gpgpu_simulation_rate = 1238 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 5: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 5 
gpu_sim_cycle = 41513
gpu_sim_insn = 28848876
gpu_ipc =     694.9360
gpu_tot_sim_cycle = 1808737
gpu_tot_sim_insn = 144244380
gpu_tot_ipc =      79.7487
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 3982
partiton_reqs_in_parallel = 913286
partiton_reqs_in_parallel_total    = 14353595
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.4406
partiton_reqs_in_parallel_util = 913286
partiton_reqs_in_parallel_util_total    = 14353595
gpu_sim_cycle_parition_util = 41513
gpu_tot_sim_cycle_parition_util    = 655153
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9142
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 186520
L2_BW  =     106.1796 GB/Sec
L2_BW_total  =      12.2113 GB/Sec
gpu_total_sim_rate=102592

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2896140
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8960
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1821
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2892958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8960
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2896140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
24139, 23202, 23238, 24085, 24138, 23220, 23237, 24080, 4837, 4647, 4660, 4823, 
gpgpu_n_tot_thrd_icount = 166597120
gpgpu_n_tot_w_icount = 5206160
gpgpu_n_stall_shd_mem = 168361
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156920
gpgpu_n_mem_write_global = 75600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3831040
gpgpu_n_store_insn = 2381400
gpgpu_n_shmem_insn = 15776440
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 286720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 71
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166846
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:149668	W0_Idle:6485595	W0_Scoreboard:27504819	W1:302400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2040900	W32:2862860
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1255360 {8:156920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10281600 {136:75600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17712320 {40:37800,136:119120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 604800 {8:75600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 5396 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 1808736 
mrq_lat_table:105181 	15972 	10360 	22245 	26312 	20258 	10276 	8180 	9837 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	123586 	93390 	834 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	147568 	4501 	30 	0 	66178 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	130748 	25770 	430 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	45360 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	276 	147 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  7.966102  7.960452  8.481708  8.586420  8.318471  8.012270  9.150376  9.434109  8.835714  8.472603  7.451220  7.833333  9.503496  9.776978  8.467066  8.467066 
dram[1]:  8.144508  8.861635  8.607594  8.192771  7.734104  7.734104  8.875913  8.875913  8.246667  8.590278  7.367470  7.941558  8.774194  9.379311  7.442105  8.028409 
dram[2]:  8.520710  8.135593  9.315068  9.066667  7.553672  7.911242  8.875913  9.007407  9.102942  8.842857  7.110465  7.028736 10.381680 10.225564  8.255953  8.255953 
dram[3]:  8.228572  8.622754  8.500000  8.395061  7.645714  7.559322  8.741007  8.741007  7.737500  8.253333  7.807693  7.909091  8.888889  9.784173  8.063953  8.255953 
dram[4]:  8.044693  8.421053  8.500000  8.607594  7.951515  7.856287  9.666667  9.818897  8.718309  8.144737  7.612500  8.013158  9.372414  9.244898  8.424242  8.424242 
dram[5]:  8.437126  9.090322  8.549383  8.343373  7.418079  7.502857  9.102190  8.971223  7.542683  7.451807  8.126667  7.915585  9.503496  9.244898  8.034682  7.679558 
dram[6]:  8.437126  8.751553  8.878205  9.111842  7.733728  7.637427  9.109489  9.109489  7.829114  7.929487  8.019737  8.126667  9.293706  9.040816  8.166667  8.028249 
dram[7]:  8.138728  8.745341  8.349398  8.152941  7.739645  7.560694  9.674418  9.526717  7.512346  7.420732  7.716049  7.440476  9.293706  8.979730  7.894444  7.478947 
dram[8]:  8.638037  8.968153  9.000000  8.662500  7.491330  7.760479  9.375940  9.519084  8.113334  8.222973  7.530120  7.621951  8.919463  9.165517  7.722826  7.807693 
dram[9]:  8.222857  8.616767  8.884615  8.662500  8.367742  8.589404  9.375940  9.666667  7.902597  8.006579  7.621951  7.352941  9.165517  9.425532  7.765363  8.475610 
dram[10]:  9.165606  8.415205  8.244047  8.244047  7.262570  7.975460  9.511451  9.094891  7.902597  7.902597  7.784810  7.784810  9.244898  9.503496  7.942857  7.765363 
average row locality = 232297/27767 = 8.365938
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       945       944       935       935       891       891       832       832       837       837       826       826       911       911       944       944 
dram[1]:       944       944       919       919       908       908       831       831       837       837       827       827       912       912       944       943 
dram[2]:       960       960       919       919       907       907       831       831       838       838       827       827       912       912       930       930 
dram[3]:       960       960       919       919       908       908       830       830       838       838       824       824       912       912       930       930 
dram[4]:       960       960       919       919       894       894       847       847       838       838       824       824       911       911       933       933 
dram[5]:       944       944       932       932       895       895       847       847       837       837       825       825       911       911       933       933 
dram[6]:       944       944       932       932       889       888       848       848       837       837       825       825       896       896       949       949 
dram[7]:       943       943       933       933       890       890       848       848       827       827       841       841       896       896       949       949 
dram[8]:       943       943       933       933       883       883       847       847       827       827       841       841       896       896       949       949 
dram[9]:       959       959       933       933       884       884       847       847       827       827       841       841       896       896       933       933 
dram[10]:       959       959       932       932       887       887       846       846       827       827       831       831       911       911       933       933 
total reads: 156697
bank skew: 960/824 = 1.17
chip skew: 14254/14238 = 1.00
number of total write accesses:
dram[0]:       465       465       456       456       415       415       385       385       400       400       396       396       448       448       470       470 
dram[1]:       465       465       441       441       430       430       385       385       400       400       396       396       448       448       470       470 
dram[2]:       480       480       441       441       430       430       385       385       400       400       396       396       448       448       457       457 
dram[3]:       480       480       441       441       430       430       385       385       400       400       394       394       448       448       457       457 
dram[4]:       480       480       441       441       418       418       400       400       400       400       394       394       448       448       457       457 
dram[5]:       465       465       453       453       418       418       400       400       400       400       394       394       448       448       457       457 
dram[6]:       465       465       453       453       418       418       400       400       400       400       394       394       433       433       472       472 
dram[7]:       465       465       453       453       418       418       400       400       390       390       409       409       433       433       472       472 
dram[8]:       465       465       453       453       413       413       400       400       390       390       409       409       433       433       472       472 
dram[9]:       480       480       453       453       413       413       400       400       390       390       409       409       433       433       457       457 
dram[10]:       480       480       453       453       413       413       400       400       390       390       399       399       448       448       457       457 
total reads: 75600
bank skew: 480/385 = 1.25
chip skew: 6880/6870 = 1.00
average mf latency per bank:
dram[0]:       5265      4971      5702      4805      5588      4148      4623      4353      5444      4696      8167      5910      7097      5552      5323      5084
dram[1]:       5272      4961      5645      4735      5567      4149      4625      4363      5435      4689      8063      5905      7091      5551      5322      5089
dram[2]:       5330      5021      5648      4739      5568      4149      4644      4379      5430      4689      8066      5909      6998      5546      5284      5044
dram[3]:       5323      5023      5686      4773      5566      4150      4648      4386      5428      4683      8124      6000      7009      5549      5280      5042
dram[4]:       5321      5022      5686      4776      5517      4167      4645      4368      5433      4685      8127      6005      7007      5546      5272      5031
dram[5]:       5287      4983      5680      4748      5515      4168      4646      4367      5433      4686      8149      6024      7013      5555      5271      5033
dram[6]:       5286      4982      5678      4745      5501      4148      4642      4366      5435      4687      8142      6021      6942      5589      5310      5066
dram[7]:       5278      4988      5675      4743      5493      4144      4711      4388      5367      4608      8087      5944      6946      5595      5309      5061
dram[8]:       5279      4993      5799      4783      5536      4138      4716      4392      5367      4612      8089      5948      6899      5547      5306      5065
dram[9]:       5319      5031      5801      4785      5530      4133      4688      4386      5371      4614      8089      5946      6901      5549      5252      5004
dram[10]:       5322      5035      5757      4786      5515      4122      4696      4396      5369      4613      8329      5980      6931      5519      5252      5010
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc03ef280, atomic=0 1 entries : 0x7fdb15300670 :  mf: uid=3214661, sid09:w09, part=0, addr=0xc03ef280, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (1808736), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296052 n_nop=1206654 n_act=2485 n_pre=2469 n_req=21111 n_rd=56964 n_write=27480 bw_util=0.1303
n_activity=285647 dram_eff=0.5912
bk0: 3780a 1254861i bk1: 3776a 1255386i bk2: 3740a 1255676i bk3: 3740a 1255908i bk4: 3564a 1259105i bk5: 3564a 1259925i bk6: 3328a 1261097i bk7: 3328a 1262100i bk8: 3348a 1259577i bk9: 3348a 1259065i bk10: 3304a 1258860i bk11: 3304a 1259733i bk12: 3644a 1255093i bk13: 3644a 1256476i bk14: 3776a 1253145i bk15: 3776a 1254285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33219
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296052 n_nop=1206504 n_act=2556 n_pre=2540 n_req=21113 n_rd=56972 n_write=27480 bw_util=0.1303
n_activity=285840 dram_eff=0.5909
bk0: 3776a 1254943i bk1: 3776a 1255819i bk2: 3676a 1256653i bk3: 3676a 1256045i bk4: 3632a 1257214i bk5: 3632a 1257335i bk6: 3324a 1260706i bk7: 3324a 1260919i bk8: 3348a 1259814i bk9: 3348a 1259078i bk10: 3308a 1258814i bk11: 3308a 1260285i bk12: 3648a 1254818i bk13: 3648a 1254413i bk14: 3776a 1252787i bk15: 3772a 1254016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3376
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fdb153a0cd0 :  mf: uid=3214664, sid09:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (1808736), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296052 n_nop=1206618 n_act=2482 n_pre=2466 n_req=21122 n_rd=56990 n_write=27496 bw_util=0.1304
n_activity=285165 dram_eff=0.5925
bk0: 3840a 1254315i bk1: 3840a 1254437i bk2: 3676a 1256129i bk3: 3674a 1256631i bk4: 3628a 1257765i bk5: 3628a 1258705i bk6: 3324a 1260772i bk7: 3324a 1260690i bk8: 3352a 1260431i bk9: 3352a 1260141i bk10: 3308a 1259353i bk11: 3308a 1258759i bk12: 3648a 1254750i bk13: 3648a 1255944i bk14: 3720a 1254202i bk15: 3720a 1254839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33325
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296052 n_nop=1206528 n_act=2546 n_pre=2530 n_req=21112 n_rd=56968 n_write=27480 bw_util=0.1303
n_activity=285854 dram_eff=0.5908
bk0: 3840a 1253612i bk1: 3840a 1254449i bk2: 3676a 1255936i bk3: 3676a 1255988i bk4: 3632a 1257610i bk5: 3632a 1257733i bk6: 3320a 1260764i bk7: 3320a 1260115i bk8: 3352a 1259264i bk9: 3352a 1259889i bk10: 3296a 1259651i bk11: 3296a 1258848i bk12: 3648a 1254340i bk13: 3648a 1254848i bk14: 3720a 1253907i bk15: 3720a 1255474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32844
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fdb1e651400 :  mf: uid=3214662, sid09:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (1808732), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296052 n_nop=1206588 n_act=2484 n_pre=2468 n_req=21128 n_rd=57008 n_write=27504 bw_util=0.1304
n_activity=285921 dram_eff=0.5912
bk0: 3840a 1254369i bk1: 3840a 1254671i bk2: 3676a 1255641i bk3: 3676a 1256975i bk4: 3576a 1258709i bk5: 3576a 1259454i bk6: 3388a 1260280i bk7: 3388a 1259741i bk8: 3352a 1258549i bk9: 3352a 1259680i bk10: 3296a 1258897i bk11: 3296a 1259565i bk12: 3644a 1254396i bk13: 3644a 1255265i bk14: 3732a 1254780i bk15: 3732a 1254833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33927
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296052 n_nop=1206484 n_act=2556 n_pre=2540 n_req=21118 n_rd=56992 n_write=27480 bw_util=0.1304
n_activity=285473 dram_eff=0.5918
bk0: 3776a 1254715i bk1: 3776a 1255985i bk2: 3728a 1255546i bk3: 3728a 1254626i bk4: 3580a 1258582i bk5: 3580a 1258186i bk6: 3388a 1260339i bk7: 3388a 1260291i bk8: 3348a 1258988i bk9: 3348a 1258995i bk10: 3300a 1258905i bk11: 3300a 1259068i bk12: 3644a 1255063i bk13: 3644a 1254657i bk14: 3732a 1254132i bk15: 3732a 1254633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32372
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296052 n_nop=1206618 n_act=2507 n_pre=2491 n_req=21109 n_rd=56956 n_write=27480 bw_util=0.1303
n_activity=285452 dram_eff=0.5916
bk0: 3776a 1253238i bk1: 3776a 1255115i bk2: 3728a 1255573i bk3: 3728a 1255922i bk4: 3556a 1257839i bk5: 3552a 1260163i bk6: 3392a 1260420i bk7: 3392a 1259989i bk8: 3348a 1259691i bk9: 3348a 1259487i bk10: 3300a 1259280i bk11: 3300a 1258844i bk12: 3584a 1255944i bk13: 3584a 1255573i bk14: 3796a 1253636i bk15: 3796a 1254357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33411
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296052 n_nop=1206354 n_act=2589 n_pre=2573 n_req=21134 n_rd=57016 n_write=27520 bw_util=0.1305
n_activity=284829 dram_eff=0.5936
bk0: 3772a 1254398i bk1: 3772a 1255908i bk2: 3732a 1254415i bk3: 3732a 1254750i bk4: 3560a 1259326i bk5: 3560a 1258138i bk6: 3392a 1259762i bk7: 3392a 1259079i bk8: 3308a 1259635i bk9: 3308a 1259209i bk10: 3364a 1258041i bk11: 3364a 1257024i bk12: 3584a 1255417i bk13: 3584a 1255050i bk14: 3796a 1252338i bk15: 3796a 1253207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32017
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296052 n_nop=1206584 n_act=2526 n_pre=2510 n_req=21108 n_rd=56952 n_write=27480 bw_util=0.1303
n_activity=286357 dram_eff=0.5897
bk0: 3772a 1254965i bk1: 3772a 1255869i bk2: 3732a 1256116i bk3: 3732a 1255592i bk4: 3532a 1259829i bk5: 3532a 1259515i bk6: 3388a 1259828i bk7: 3388a 1259616i bk8: 3308a 1260428i bk9: 3308a 1260536i bk10: 3364a 1257885i bk11: 3364a 1258171i bk12: 3584a 1256210i bk13: 3584a 1256003i bk14: 3796a 1252663i bk15: 3796a 1253028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32264
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fdb1d94b220 :  mf: uid=3214663, sid09:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1808735), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296052 n_nop=1206638 n_act=2495 n_pre=2479 n_req=21110 n_rd=56960 n_write=27480 bw_util=0.1303
n_activity=285450 dram_eff=0.5916
bk0: 3836a 1254259i bk1: 3836a 1254411i bk2: 3732a 1256092i bk3: 3732a 1255380i bk4: 3536a 1259498i bk5: 3536a 1260356i bk6: 3388a 1261555i bk7: 3388a 1260430i bk8: 3308a 1259993i bk9: 3308a 1259344i bk10: 3364a 1257998i bk11: 3364a 1257199i bk12: 3584a 1255933i bk13: 3584a 1256207i bk14: 3732a 1254257i bk15: 3732a 1254854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32374
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296052 n_nop=1206456 n_act=2542 n_pre=2526 n_req=21132 n_rd=57008 n_write=27520 bw_util=0.1304
n_activity=286520 dram_eff=0.59
bk0: 3836a 1254420i bk1: 3836a 1254841i bk2: 3728a 1255593i bk3: 3728a 1255830i bk4: 3548a 1259043i bk5: 3548a 1260526i bk6: 3384a 1260254i bk7: 3384a 1260072i bk8: 3308a 1260625i bk9: 3308a 1259910i bk10: 3324a 1258211i bk11: 3324a 1259409i bk12: 3644a 1255717i bk13: 3644a 1254447i bk14: 3732a 1254082i bk15: 3732a 1254403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33799

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10621, Miss = 7121, Miss_rate = 0.670, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[1]: Access = 10588, Miss = 7120, Miss_rate = 0.672, Pending_hits = 943, Reservation_fails = 0
L2_cache_bank[2]: Access = 10593, Miss = 7122, Miss_rate = 0.672, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[3]: Access = 10570, Miss = 7121, Miss_rate = 0.674, Pending_hits = 942, Reservation_fails = 0
L2_cache_bank[4]: Access = 10575, Miss = 7124, Miss_rate = 0.674, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 10573, Miss = 7124, Miss_rate = 0.674, Pending_hits = 944, Reservation_fails = 0
L2_cache_bank[6]: Access = 10563, Miss = 7121, Miss_rate = 0.674, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[7]: Access = 10562, Miss = 7121, Miss_rate = 0.674, Pending_hits = 948, Reservation_fails = 0
L2_cache_bank[8]: Access = 10600, Miss = 7126, Miss_rate = 0.672, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[9]: Access = 10603, Miss = 7126, Miss_rate = 0.672, Pending_hits = 981, Reservation_fails = 0
L2_cache_bank[10]: Access = 10598, Miss = 7124, Miss_rate = 0.672, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[11]: Access = 10593, Miss = 7124, Miss_rate = 0.673, Pending_hits = 979, Reservation_fails = 0
L2_cache_bank[12]: Access = 10588, Miss = 7120, Miss_rate = 0.672, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[13]: Access = 10593, Miss = 7119, Miss_rate = 0.672, Pending_hits = 995, Reservation_fails = 0
L2_cache_bank[14]: Access = 10608, Miss = 7127, Miss_rate = 0.672, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[15]: Access = 10608, Miss = 7127, Miss_rate = 0.672, Pending_hits = 975, Reservation_fails = 0
L2_cache_bank[16]: Access = 10596, Miss = 7119, Miss_rate = 0.672, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[17]: Access = 10591, Miss = 7119, Miss_rate = 0.672, Pending_hits = 970, Reservation_fails = 0
L2_cache_bank[18]: Access = 10590, Miss = 7120, Miss_rate = 0.672, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[19]: Access = 10595, Miss = 7120, Miss_rate = 0.672, Pending_hits = 952, Reservation_fails = 0
L2_cache_bank[20]: Access = 10608, Miss = 7126, Miss_rate = 0.672, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[21]: Access = 10608, Miss = 7126, Miss_rate = 0.672, Pending_hits = 943, Reservation_fails = 0
L2_total_cache_accesses = 233024
L2_total_cache_misses = 156697
L2_total_cache_miss_rate = 0.6725
L2_total_cache_pending_hits = 11425
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11115
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 81079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 156920
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 75600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=749264
icnt_total_pkts_simt_to_mem=535424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.62471
	minimum = 6
	maximum = 45
Network latency average = 8.43497
	minimum = 6
	maximum = 44
Slowest packet = 373989
Flit latency average = 6.87794
	minimum = 6
	maximum = 41
Slowest flit = 1213534
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0224051
	minimum = 0.0177298 (at node 0)
	maximum = 0.0265947 (at node 7)
Accepted packet rate average = 0.0224051
	minimum = 0.0177298 (at node 0)
	maximum = 0.0265947 (at node 7)
Injected flit rate average = 0.0617518
	minimum = 0.0408557 (at node 0)
	maximum = 0.0818558 (at node 42)
Accepted flit rate average= 0.0617518
	minimum = 0.056851 (at node 0)
	maximum = 0.0852765 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0616 (5 samples)
	minimum = 6 (5 samples)
	maximum = 315.2 (5 samples)
Network latency average = 10.1813 (5 samples)
	minimum = 6 (5 samples)
	maximum = 310 (5 samples)
Flit latency average = 9.41415 (5 samples)
	minimum = 6 (5 samples)
	maximum = 306.2 (5 samples)
Fragmentation average = 0.189672 (5 samples)
	minimum = 0 (5 samples)
	maximum = 265.4 (5 samples)
Injected packet rate average = 0.0182851 (5 samples)
	minimum = 0.0144699 (5 samples)
	maximum = 0.0217032 (5 samples)
Accepted packet rate average = 0.0182851 (5 samples)
	minimum = 0.0144699 (5 samples)
	maximum = 0.0217032 (5 samples)
Injected flit rate average = 0.0503972 (5 samples)
	minimum = 0.0333394 (5 samples)
	maximum = 0.0668299 (5 samples)
Accepted flit rate average = 0.0503972 (5 samples)
	minimum = 0.0464039 (5 samples)
	maximum = 0.0695975 (5 samples)
Injected packet size average = 2.75619 (5 samples)
Accepted packet size average = 2.75619 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 26 sec (1406 sec)
gpgpu_simulation_rate = 102592 (inst/sec)
gpgpu_simulation_rate = 1286 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 6: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 41536
gpu_sim_insn = 28848876
gpu_ipc =     694.5511
gpu_tot_sim_cycle = 2072423
gpu_tot_sim_insn = 173093256
gpu_tot_ipc =      83.5222
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 4744
partiton_reqs_in_parallel = 913792
partiton_reqs_in_parallel_total    = 15266881
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.8076
partiton_reqs_in_parallel_util = 913792
partiton_reqs_in_parallel_util_total    = 15266881
gpu_sim_cycle_parition_util = 41536
gpu_tot_sim_cycle_parition_util    = 696666
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9190
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 233024
L2_BW  =     106.1208 GB/Sec
L2_BW_total  =      12.7844 GB/Sec
gpu_total_sim_rate=110532

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3475368
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1518
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3472186
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3475368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
28966, 27841, 27885, 28909, 28965, 27854, 27884, 28900, 4837, 4647, 4660, 4823, 
gpgpu_n_tot_thrd_icount = 199916544
gpgpu_n_tot_w_icount = 6247392
gpgpu_n_stall_shd_mem = 168390
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188304
gpgpu_n_mem_write_global = 90720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4597248
gpgpu_n_store_insn = 2857680
gpgpu_n_shmem_insn = 18931728
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 87
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166859
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:178731	W0_Idle:6500892	W0_Scoreboard:28757370	W1:362880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2449080	W32:3435432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1506432 {8:188304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12337920 {136:90720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21254784 {40:45360,136:142944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 725760 {8:90720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 4537 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 2072422 
mrq_lat_table:128437 	18543 	12317 	28346 	33471 	24171 	11530 	8591 	9839 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	149328 	114106 	880 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	184652 	5585 	33 	0 	74511 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	156755 	31095 	482 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	355 	151 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  6.635294  6.579767  6.825203  6.881147  6.744681  6.522634  7.147783  7.365482  7.218447  6.884259  6.436681  6.551111  7.476852  7.340909  6.962963  7.200000 
dram[1]:  6.791165  7.135021  6.957627  6.620968  6.518072  6.364706  6.807512  6.937799  6.821101  6.884259  6.276596  6.441048  7.087719  7.481482  6.266667  6.503846 
dram[2]:  7.170125  6.671814  7.139131  6.899159  6.411067  6.730290  7.073171  6.937799  7.153846  7.153846  6.223629  6.171548  7.622642  7.622642  6.978992  7.159483 
dram[3]:  6.776471  6.995952  7.017094  6.729508  6.171103  6.124528  6.933014  6.739535  6.358974  6.526316  6.466960  6.410480  6.965517  7.481482  6.863636  6.752033 
dram[4]:  6.884462  7.111111  7.017094  6.957627  6.441296  6.547325  7.785340  7.114832  7.223301  6.469565  6.410480  6.466960  7.146018  7.209821  7.080851  7.203463 
dram[5]:  7.075314  7.449339  6.913223  6.800813  6.099617  6.146718  7.325123  7.047393  6.144628  6.300848  6.471365  6.528889  7.408257  7.340909  6.525490  6.424710 
dram[6]:  6.902041  7.135021  7.029412  7.402655  6.264822  6.163424  7.052133  7.052133  6.579646  6.521930  6.587444  6.962085  7.243119  7.243119  6.750000  6.567567 
dram[7]:  6.842105  7.130802  6.917356  6.642857  6.171206  6.123552  7.477387  7.330049  6.252137  5.899194  6.576419  6.248963  7.177273  6.895196  6.542308  6.208029 
dram[8]:  7.012448  6.954732  7.153846  6.975000  6.416327  6.364372  7.548223  7.398010  6.773148  6.773148  6.408511  6.354430  6.690678  6.925438  6.492366  6.644531 
dram[9]:  6.991903  6.935743  7.215517  6.917356  6.929515  6.929515  7.253659  7.183575  6.715596  6.654545  6.408511  6.097166  7.049107  6.925438  6.629482  7.050848 
dram[10]:  7.348936  6.935743  6.745968  6.913223  6.132296  6.649789  7.393035  6.976526  6.535714  6.594594  6.360515  6.200837  7.340909  7.408257  6.525490  6.424710 
average row locality = 278921/41043 = 6.795824
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1134      1133      1127      1127      1078      1078       989       989      1007      1007      1000      1000      1087      1087      1131      1131 
dram[1]:      1133      1133      1108      1108      1098      1098       988       988      1007      1007      1001      1001      1088      1088      1131      1130 
dram[2]:      1152      1152      1108      1108      1097      1097       988       988      1008      1008      1001      1001      1088      1088      1115      1115 
dram[3]:      1152      1152      1108      1108      1098      1098       987       987      1008      1008       997       997      1088      1088      1115      1115 
dram[4]:      1152      1152      1108      1108      1081      1081      1007      1007      1008      1008       997       997      1087      1087      1118      1118 
dram[5]:      1133      1133      1124      1124      1082      1082      1007      1007      1007      1007       998       998      1087      1087      1118      1118 
dram[6]:      1133      1133      1124      1124      1075      1074      1008      1008      1007      1007       998       998      1069      1069      1137      1137 
dram[7]:      1132      1132      1125      1125      1076      1076      1008      1008       995       995      1017      1017      1069      1069      1137      1137 
dram[8]:      1132      1132      1125      1125      1068      1068      1007      1007       995       995      1017      1017      1069      1069      1137      1137 
dram[9]:      1151      1151      1125      1125      1069      1069      1007      1007       996       996      1017      1017      1069      1069      1118      1118 
dram[10]:      1151      1151      1124      1124      1072      1072      1006      1006       996       996      1005      1005      1087      1087      1118      1118 
total reads: 188201
bank skew: 1152/987 = 1.17
chip skew: 17118/17100 = 1.00
number of total write accesses:
dram[0]:       558       558       552       552       507       507       462       462       480       480       474       474       528       528       561       561 
dram[1]:       558       558       534       534       525       525       462       462       480       480       474       474       528       528       561       561 
dram[2]:       576       576       534       534       525       525       462       462       480       480       474       474       528       528       546       546 
dram[3]:       576       576       534       534       525       525       462       462       480       480       471       471       528       528       546       546 
dram[4]:       576       576       534       534       510       510       480       480       480       480       471       471       528       528       546       546 
dram[5]:       558       558       549       549       510       510       480       480       480       480       471       471       528       528       546       546 
dram[6]:       558       558       549       549       510       510       480       480       480       480       471       471       510       510       564       564 
dram[7]:       558       558       549       549       510       510       480       480       468       468       489       489       510       510       564       564 
dram[8]:       558       558       549       549       504       504       480       480       468       468       489       489       510       510       564       564 
dram[9]:       576       576       549       549       504       504       480       480       468       468       489       489       510       510       546       546 
dram[10]:       576       576       549       549       504       504       480       480       468       468       477       477       528       528       546       546 
total reads: 90720
bank skew: 576/462 = 1.25
chip skew: 8256/8244 = 1.00
average mf latency per bank:
dram[0]:       4430      4179      4768      4019      4648      3456      3919      3687      4572      3944      6816      4939      6014      4709      4492      4286
dram[1]:       4435      4171      4720      3960      4634      3459      3920      3696      4564      3939      6731      4935      6010      4709      4491      4290
dram[2]:       4485      4223      4723      3963      4634      3458      3936      3709      4561      3939      6733      4938      5932      4705      4455      4249
dram[3]:       4479      4224      4753      3991      4632      3459      3939      3715      4559      3934      6786      5017      5942      4708      4452      4248
dram[4]:       4478      4223      4753      3994      4593      3474      3937      3699      4563      3936      6787      5022      5940      4705      4447      4239
dram[5]:       4449      4190      4746      3968      4592      3476      3937      3698      4564      3937      6807      5037      5945      4712      4445      4242
dram[6]:       4447      4190      4744      3966      4580      3457      3933      3698      4565      3937      6801      5035      5886      4741      4479      4270
dram[7]:       4441      4193      4742      3965      4574      3455      3992      3717      4508      3871      6758      4973      5889      4746      4478      4265
dram[8]:       4441      4198      4845      3998      4608      3450      3996      3719      4508      3875      6759      4976      5850      4707      4475      4268
dram[9]:       4475      4229      4847      4000      4603      3446      3972      3715      4508      3873      6759      4974      5851      4709      4430      4217
dram[10]:       4477      4233      4809      4000      4593      3437      3979      3722      4506      3873      6957      5002      5875      4682      4430      4223
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373177 n_nop=1264455 n_act=3671 n_pre=3655 n_req=25349 n_rd=68420 n_write=32976 bw_util=0.1477
n_activity=347778 dram_eff=0.5831
bk0: 4536a 1324684i bk1: 4532a 1324662i bk2: 4508a 1324531i bk3: 4508a 1325239i bk4: 4312a 1329034i bk5: 4312a 1329490i bk6: 3956a 1331598i bk7: 3956a 1332638i bk8: 4028a 1330104i bk9: 4028a 1329524i bk10: 4000a 1329561i bk11: 4000a 1330244i bk12: 4348a 1325320i bk13: 4348a 1326414i bk14: 4524a 1322484i bk15: 4524a 1324003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33076
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373177 n_nop=1264253 n_act=3768 n_pre=3752 n_req=25351 n_rd=68428 n_write=32976 bw_util=0.1477
n_activity=348069 dram_eff=0.5827
bk0: 4532a 1324260i bk1: 4532a 1325242i bk2: 4432a 1326125i bk3: 4432a 1325844i bk4: 4392a 1326958i bk5: 4392a 1326811i bk6: 3952a 1331134i bk7: 3952a 1331837i bk8: 4028a 1330470i bk9: 4028a 1329206i bk10: 4004a 1329259i bk11: 4004a 1330791i bk12: 4352a 1325031i bk13: 4352a 1324356i bk14: 4524a 1322142i bk15: 4520a 1323678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33639
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373177 n_nop=1264413 n_act=3662 n_pre=3646 n_req=25364 n_rd=68456 n_write=33000 bw_util=0.1478
n_activity=347279 dram_eff=0.5843
bk0: 4608a 1323956i bk1: 4608a 1323497i bk2: 4432a 1325277i bk3: 4432a 1326475i bk4: 4388a 1327337i bk5: 4388a 1328517i bk6: 3952a 1331104i bk7: 3952a 1331028i bk8: 4032a 1330779i bk9: 4032a 1330589i bk10: 4004a 1329774i bk11: 4004a 1329536i bk12: 4352a 1324543i bk13: 4352a 1326101i bk14: 4460a 1323853i bk15: 4460a 1324824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33765
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373177 n_nop=1264221 n_act=3786 n_pre=3770 n_req=25350 n_rd=68424 n_write=32976 bw_util=0.1477
n_activity=348667 dram_eff=0.5816
bk0: 4608a 1322972i bk1: 4608a 1323812i bk2: 4432a 1325395i bk3: 4432a 1325634i bk4: 4392a 1327209i bk5: 4392a 1327277i bk6: 3948a 1331307i bk7: 3948a 1330581i bk8: 4032a 1329677i bk9: 4032a 1330258i bk10: 3988a 1329587i bk11: 3988a 1329150i bk12: 4352a 1324339i bk13: 4352a 1324693i bk14: 4460a 1323730i bk15: 4460a 1325331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32656
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fdb1fcf03b0 :  mf: uid=3857307, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2072417), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373177 n_nop=1264405 n_act=3662 n_pre=3646 n_req=25366 n_rd=68464 n_write=33000 bw_util=0.1478
n_activity=348168 dram_eff=0.5828
bk0: 4608a 1323767i bk1: 4608a 1324002i bk2: 4432a 1325169i bk3: 4432a 1326610i bk4: 4324a 1328455i bk5: 4324a 1329563i bk6: 4028a 1330893i bk7: 4028a 1329682i bk8: 4032a 1329077i bk9: 4032a 1329946i bk10: 3988a 1329532i bk11: 3988a 1330114i bk12: 4348a 1324371i bk13: 4348a 1325105i bk14: 4472a 1324526i bk15: 4472a 1324508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33541
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373177 n_nop=1264229 n_act=3770 n_pre=3754 n_req=25356 n_rd=68448 n_write=32976 bw_util=0.1477
n_activity=346841 dram_eff=0.5848
bk0: 4532a 1323753i bk1: 4532a 1325654i bk2: 4496a 1325123i bk3: 4496a 1323687i bk4: 4328a 1327876i bk5: 4328a 1327754i bk6: 4028a 1330552i bk7: 4028a 1330705i bk8: 4028a 1328764i bk9: 4028a 1329010i bk10: 3992a 1328707i bk11: 3992a 1329633i bk12: 4348a 1324662i bk13: 4348a 1324795i bk14: 4472a 1323234i bk15: 4472a 1323664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32136
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373177 n_nop=1264387 n_act=3713 n_pre=3697 n_req=25345 n_rd=68404 n_write=32976 bw_util=0.1477
n_activity=347883 dram_eff=0.5828
bk0: 4532a 1322742i bk1: 4532a 1324322i bk2: 4496a 1324609i bk3: 4496a 1325244i bk4: 4300a 1327401i bk5: 4296a 1330042i bk6: 4032a 1330625i bk7: 4032a 1330419i bk8: 4028a 1330090i bk9: 4028a 1330095i bk10: 3992a 1329846i bk11: 3992a 1329871i bk12: 4276a 1326384i bk13: 4276a 1326060i bk14: 4548a 1323313i bk15: 4548a 1323927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32697
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373177 n_nop=1264035 n_act=3831 n_pre=3815 n_req=25374 n_rd=68472 n_write=33024 bw_util=0.1478
n_activity=346690 dram_eff=0.5855
bk0: 4528a 1323364i bk1: 4528a 1325129i bk2: 4500a 1323805i bk3: 4500a 1323824i bk4: 4304a 1328797i bk5: 4304a 1327737i bk6: 4032a 1330068i bk7: 4032a 1329636i bk8: 3980a 1330302i bk9: 3980a 1329657i bk10: 4068a 1328021i bk11: 4068a 1327507i bk12: 4276a 1325667i bk13: 4276a 1325121i bk14: 4548a 1321506i bk15: 4548a 1322447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31897
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373177 n_nop=1264349 n_act=3734 n_pre=3718 n_req=25344 n_rd=68400 n_write=32976 bw_util=0.1477
n_activity=348900 dram_eff=0.5811
bk0: 4528a 1324821i bk1: 4528a 1324878i bk2: 4500a 1325179i bk3: 4500a 1325120i bk4: 4272a 1329560i bk5: 4272a 1329427i bk6: 4028a 1330507i bk7: 4028a 1330215i bk8: 3980a 1330960i bk9: 3980a 1331229i bk10: 4068a 1328041i bk11: 4068a 1328528i bk12: 4276a 1326077i bk13: 4276a 1325557i bk14: 4548a 1322260i bk15: 4548a 1322837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32217
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373177 n_nop=1264411 n_act=3695 n_pre=3679 n_req=25348 n_rd=68416 n_write=32976 bw_util=0.1477
n_activity=347757 dram_eff=0.5831
bk0: 4604a 1323590i bk1: 4604a 1323856i bk2: 4500a 1325108i bk3: 4500a 1324738i bk4: 4276a 1329298i bk5: 4276a 1330023i bk6: 4028a 1332081i bk7: 4028a 1330773i bk8: 3984a 1330932i bk9: 3984a 1330163i bk10: 4068a 1328257i bk11: 4068a 1327684i bk12: 4276a 1326060i bk13: 4276a 1325930i bk14: 4472a 1324111i bk15: 4472a 1325126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31847
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fdb3152a190 :  mf: uid=3857308, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (2072422), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373177 n_nop=1264195 n_act=3752 n_pre=3736 n_req=25374 n_rd=68470 n_write=33024 bw_util=0.1478
n_activity=348930 dram_eff=0.5817
bk0: 4604a 1323887i bk1: 4604a 1323944i bk2: 4496a 1324913i bk3: 4496a 1325415i bk4: 4288a 1328880i bk5: 4286a 1330440i bk6: 4024a 1330589i bk7: 4024a 1330787i bk8: 3984a 1331154i bk9: 3984a 1330856i bk10: 4020a 1328506i bk11: 4020a 1329708i bk12: 4348a 1325849i bk13: 4348a 1324448i bk14: 4472a 1323359i bk15: 4472a 1324310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33417

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12734, Miss = 8553, Miss_rate = 0.672, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[1]: Access = 12700, Miss = 8552, Miss_rate = 0.673, Pending_hits = 1148, Reservation_fails = 0
L2_cache_bank[2]: Access = 12706, Miss = 8554, Miss_rate = 0.673, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[3]: Access = 12684, Miss = 8553, Miss_rate = 0.674, Pending_hits = 1149, Reservation_fails = 0
L2_cache_bank[4]: Access = 12690, Miss = 8557, Miss_rate = 0.674, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[5]: Access = 12687, Miss = 8557, Miss_rate = 0.674, Pending_hits = 1144, Reservation_fails = 0
L2_cache_bank[6]: Access = 12675, Miss = 8553, Miss_rate = 0.675, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[7]: Access = 12675, Miss = 8553, Miss_rate = 0.675, Pending_hits = 1156, Reservation_fails = 0
L2_cache_bank[8]: Access = 12715, Miss = 8558, Miss_rate = 0.673, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[9]: Access = 12718, Miss = 8558, Miss_rate = 0.673, Pending_hits = 1180, Reservation_fails = 0
L2_cache_bank[10]: Access = 12712, Miss = 8556, Miss_rate = 0.673, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[11]: Access = 12706, Miss = 8556, Miss_rate = 0.673, Pending_hits = 1183, Reservation_fails = 0
L2_cache_bank[12]: Access = 12700, Miss = 8551, Miss_rate = 0.673, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[13]: Access = 12706, Miss = 8550, Miss_rate = 0.673, Pending_hits = 1203, Reservation_fails = 0
L2_cache_bank[14]: Access = 12724, Miss = 8559, Miss_rate = 0.673, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 12724, Miss = 8559, Miss_rate = 0.673, Pending_hits = 1171, Reservation_fails = 0
L2_cache_bank[16]: Access = 12709, Miss = 8550, Miss_rate = 0.673, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[17]: Access = 12703, Miss = 8550, Miss_rate = 0.673, Pending_hits = 1176, Reservation_fails = 0
L2_cache_bank[18]: Access = 12703, Miss = 8552, Miss_rate = 0.673, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[19]: Access = 12709, Miss = 8552, Miss_rate = 0.673, Pending_hits = 1155, Reservation_fails = 0
L2_cache_bank[20]: Access = 12724, Miss = 8559, Miss_rate = 0.673, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[21]: Access = 12724, Miss = 8559, Miss_rate = 0.673, Pending_hits = 1149, Reservation_fails = 0
L2_total_cache_accesses = 279528
L2_total_cache_misses = 188201
L2_total_cache_miss_rate = 0.6733
L2_total_cache_pending_hits = 14309
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76842
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 97463
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 90720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 188304
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 90720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.046

icnt_total_pkts_mem_to_simt=898624
icnt_total_pkts_simt_to_mem=642408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55709
	minimum = 6
	maximum = 38
Network latency average = 8.3587
	minimum = 6
	maximum = 37
Slowest packet = 466724
Flit latency average = 6.76303
	minimum = 6
	maximum = 33
Slowest flit = 1286020
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223927
	minimum = 0.01772 (at node 0)
	maximum = 0.02658 (at node 15)
Accepted packet rate average = 0.0223927
	minimum = 0.01772 (at node 0)
	maximum = 0.02658 (at node 15)
Injected flit rate average = 0.0617176
	minimum = 0.040833 (at node 0)
	maximum = 0.0818105 (at node 42)
Accepted flit rate average= 0.0617176
	minimum = 0.0568195 (at node 0)
	maximum = 0.0852293 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6442 (6 samples)
	minimum = 6 (6 samples)
	maximum = 269 (6 samples)
Network latency average = 9.87757 (6 samples)
	minimum = 6 (6 samples)
	maximum = 264.5 (6 samples)
Flit latency average = 8.9723 (6 samples)
	minimum = 6 (6 samples)
	maximum = 260.667 (6 samples)
Fragmentation average = 0.15806 (6 samples)
	minimum = 0 (6 samples)
	maximum = 221.167 (6 samples)
Injected packet rate average = 0.0189697 (6 samples)
	minimum = 0.0150116 (6 samples)
	maximum = 0.022516 (6 samples)
Accepted packet rate average = 0.0189697 (6 samples)
	minimum = 0.0150116 (6 samples)
	maximum = 0.022516 (6 samples)
Injected flit rate average = 0.052284 (6 samples)
	minimum = 0.0345883 (6 samples)
	maximum = 0.0693267 (6 samples)
Accepted flit rate average = 0.052284 (6 samples)
	minimum = 0.0481398 (6 samples)
	maximum = 0.0722028 (6 samples)
Injected packet size average = 2.75618 (6 samples)
Accepted packet size average = 2.75618 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 6 sec (1566 sec)
gpgpu_simulation_rate = 110532 (inst/sec)
gpgpu_simulation_rate = 1323 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 7: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 41408
gpu_sim_insn = 28848876
gpu_ipc =     696.6981
gpu_tot_sim_cycle = 2335981
gpu_tot_sim_insn = 201942132
gpu_tot_ipc =      86.4485
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 5526
partiton_reqs_in_parallel = 910976
partiton_reqs_in_parallel_total    = 16180673
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.3167
partiton_reqs_in_parallel_util = 910976
partiton_reqs_in_parallel_util_total    = 16180673
gpu_sim_cycle_parition_util = 41408
gpu_tot_sim_cycle_parition_util    = 738202
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9233
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 279528
L2_BW  =     106.4489 GB/Sec
L2_BW_total  =      13.2290 GB/Sec
gpu_total_sim_rate=117135

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4054596
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12544
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1301
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4051414
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4054596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
33792, 32470, 32532, 33726, 33798, 32491, 32534, 33722, 9671, 9276, 9317, 6022, 
gpgpu_n_tot_thrd_icount = 233235968
gpgpu_n_tot_w_icount = 7288624
gpgpu_n_stall_shd_mem = 168442
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 219688
gpgpu_n_mem_write_global = 105840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 5363456
gpgpu_n_store_insn = 3333960
gpgpu_n_shmem_insn = 22087016
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 401408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 105
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:208297	W0_Idle:6515915	W0_Scoreboard:29991760	W1:423360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2857260	W32:4008004
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1757504 {8:219688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14394240 {136:105840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24797248 {40:52920,136:166768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 846720 {8:105840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 3923 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 2335980 
mrq_lat_table:154398 	23062 	14816 	32657 	38146 	27270 	12695 	8947 	9878 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	179047 	130832 	939 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	221633 	6772 	36 	0 	82843 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	182489 	36647 	580 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	15120 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	435 	153 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  7.230769  7.122744  7.279851  7.334587  7.224410  7.057693  7.731818  7.875000  7.913242  7.634361  6.836653  6.947369  8.063560  7.929167  7.528517  7.764706 
dram[1]:  7.334572  7.559387  7.395349  7.119403  7.011194  6.857664  7.456141  7.264957  7.437768  7.437768  6.790514  6.899599  7.739837  8.067797  6.600000  6.824138 
dram[2]:  7.724138  7.225806  7.571429  7.282443  6.955555  7.223077  7.657658  7.522124  7.846154  7.706666  6.633204  6.582376  8.278261  8.278261  7.531008  7.649606 
dram[3]:  7.330909  7.550562  7.571429  7.227273  6.663121  6.616197  7.451755  7.079167  6.800000  6.908367  6.927125  6.871486  7.616000  8.136752  7.196296  7.091241 
dram[4]:  7.384615  7.607547  7.395349  7.395349  6.928571  7.088461  8.379807  7.712389  7.775785  6.963855  6.927125  6.983674  7.799181  7.929167  7.691700  7.752988 
dram[5]:  7.617761  7.987854  7.473077  7.304511  6.492958  6.492958  7.922727  7.512931  6.539623  6.639847  6.987755  6.987755  7.995798  7.929167  6.876325  6.780488 
dram[6]:  7.445283  7.617761  7.473077  7.898374  6.906015  6.700730  7.649123  7.649123  6.959839  6.959839  7.103734  7.411255  7.885593  7.754167  7.259124  7.078292 
dram[7]:  7.441509  7.733333  7.476923  7.200000  6.611511  6.517731  8.074074  7.855856  6.634241  6.245421  7.105263  6.724138  7.754167  7.414342  6.906250  6.630000 
dram[8]:  7.555555  7.441509  7.714286  7.476923  7.062016  6.954198  8.144860  7.995413  7.133891  7.133891  6.936759  6.882353  7.384921  7.504032  7.003521  7.103571 
dram[9]:  7.603774  7.490706  7.838710  7.534883  7.410569  7.471312  7.851351  7.712389  7.317596  7.194093  6.882353  6.524164  7.565041  7.444000  7.128205  7.542635 
dram[10]:  8.027888  7.490706  7.196296  7.416030  6.713235  7.246032  7.918182  7.508621  6.902834  6.959184  6.826087  6.719844  7.995798  8.063560  7.025271  6.876325 
average row locality = 325545/44541 = 7.308884
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1323      1322      1311      1311      1251      1251      1162      1162      1173      1173      1162      1162      1279      1279      1323      1323 
dram[1]:      1322      1322      1289      1289      1274      1274      1161      1161      1173      1173      1164      1164      1280      1280      1323      1322 
dram[2]:      1344      1344      1289      1289      1273      1273      1161      1161      1174      1174      1164      1164      1280      1280      1304      1304 
dram[3]:      1344      1344      1289      1289      1274      1274      1160      1160      1174      1174      1160      1160      1280      1280      1304      1304 
dram[4]:      1344      1344      1289      1289      1255      1255      1183      1183      1174      1174      1160      1160      1279      1279      1307      1307 
dram[5]:      1322      1322      1307      1307      1256      1256      1183      1183      1173      1173      1161      1161      1279      1279      1307      1307 
dram[6]:      1322      1322      1307      1307      1249      1248      1184      1184      1173      1173      1161      1161      1258      1258      1329      1329 
dram[7]:      1321      1321      1308      1308      1250      1250      1184      1184      1159      1159      1183      1183      1258      1258      1329      1329 
dram[8]:      1321      1321      1308      1308      1241      1241      1183      1183      1159      1159      1183      1183      1258      1258      1329      1329 
dram[9]:      1343      1343      1308      1308      1242      1242      1183      1183      1159      1159      1183      1183      1258      1258      1307      1307 
dram[10]:      1343      1343      1307      1307      1245      1245      1182      1182      1159      1159      1169      1169      1279      1279      1307      1307 
total reads: 219705
bank skew: 1344/1159 = 1.16
chip skew: 19984/19964 = 1.00
number of total write accesses:
dram[0]:       651       651       640       640       584       584       539       539       560       560       554       554       624       624       657       657 
dram[1]:       651       651       619       619       605       605       539       539       560       560       554       554       624       624       657       657 
dram[2]:       672       672       619       619       605       605       539       539       560       560       554       554       624       624       639       639 
dram[3]:       672       672       619       619       605       605       539       539       560       560       551       551       624       624       639       639 
dram[4]:       672       672       619       619       588       588       560       560       560       560       551       551       624       624       639       639 
dram[5]:       651       651       636       636       588       588       560       560       560       560       551       551       624       624       639       639 
dram[6]:       651       651       636       636       588       588       560       560       560       560       551       551       603       603       660       660 
dram[7]:       651       651       636       636       588       588       560       560       546       546       572       572       603       603       660       660 
dram[8]:       651       651       636       636       581       581       560       560       546       546       572       572       603       603       660       660 
dram[9]:       672       672       636       636       581       581       560       560       546       546       572       572       603       603       639       639 
dram[10]:       672       672       636       636       581       581       560       560       546       546       558       558       624       624       639       639 
total reads: 105840
bank skew: 672/539 = 1.25
chip skew: 9632/9618 = 1.00
average mf latency per bank:
dram[0]:       3833      3614      4139      3490      4050      3017      3381      3178      3959      3416      5890      4273      5142      4029      3876      3694
dram[1]:       3837      3607      4098      3439      4038      3019      3381      3186      3952      3411      5815      4268      5139      4030      3875      3698
dram[2]:       3880      3651      4100      3442      4037      3018      3395      3196      3949      3412      5817      4271      5073      4026      3846      3664
dram[3]:       3875      3652      4127      3466      4036      3019      3397      3201      3948      3407      5858      4335      5082      4028      3842      3664
dram[4]:       3874      3651      4126      3469      4001      3030      3396      3189      3952      3409      5859      4340      5079      4026      3839      3657
dram[5]:       3849      3623      4122      3449      4001      3032      3396      3188      3952      3410      5876      4353      5083      4031      3838      3659
dram[6]:       3848      3623      4120      3446      3988      3014      3393      3188      3953      3409      5871      4352      5032      4056      3867      3683
dram[7]:       3842      3625      4119      3446      3983      3013      3443      3204      3904      3353      5834      4298      5036      4060      3866      3679
dram[8]:       3842      3629      4207      3474      4012      3008      3447      3206      3904      3357      5835      4301      5002      4026      3864      3682
dram[9]:       3871      3656      4209      3476      4008      3005      3427      3202      3907      3357      5835      4300      5003      4028      3824      3637
dram[10]:       3873      3660      4177      3476      4000      2998      3432      3208      3905      3357      6006      4323      5024      4006      3825      3643
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc03ef280, atomic=0 1 entries : 0x7fdb161fa0e0 :  mf: uid=4499949, sid25:w09, part=0, addr=0xc03ef280, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (2335980), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1450064 n_nop=1323794 n_act=3973 n_pre=3957 n_req=29585 n_rd=79868 n_write=38472 bw_util=0.1632
n_activity=404790 dram_eff=0.5847
bk0: 5292a 1394853i bk1: 5288a 1395066i bk2: 5244a 1394891i bk3: 5244a 1395813i bk4: 5004a 1400041i bk5: 5004a 1400647i bk6: 4648a 1402674i bk7: 4648a 1403893i bk8: 4692a 1400905i bk9: 4692a 1400525i bk10: 4648a 1400660i bk11: 4648a 1401668i bk12: 5116a 1394901i bk13: 5116a 1396782i bk14: 5292a 1392131i bk15: 5292a 1394381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31442
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1450064 n_nop=1323524 n_act=4100 n_pre=4084 n_req=29589 n_rd=79884 n_write=38472 bw_util=0.1632
n_activity=405127 dram_eff=0.5843
bk0: 5288a 1394499i bk1: 5288a 1395882i bk2: 5156a 1397011i bk3: 5156a 1396146i bk4: 5096a 1397783i bk5: 5096a 1397538i bk6: 4644a 1401827i bk7: 4644a 1402700i bk8: 4692a 1401553i bk9: 4692a 1400556i bk10: 4656a 1400091i bk11: 4656a 1401754i bk12: 5120a 1395053i bk13: 5120a 1394270i bk14: 5292a 1391546i bk15: 5288a 1394061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32409
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fdb162e19b0 :  mf: uid=4499952, sid25:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (2335980), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1450064 n_nop=1323734 n_act=3970 n_pre=3954 n_req=29602 n_rd=79910 n_write=38496 bw_util=0.1633
n_activity=404156 dram_eff=0.5859
bk0: 5376a 1394169i bk1: 5376a 1393458i bk2: 5156a 1395885i bk3: 5154a 1397246i bk4: 5092a 1397589i bk5: 5092a 1399583i bk6: 4644a 1402193i bk7: 4644a 1402381i bk8: 4696a 1402159i bk9: 4696a 1401495i bk10: 4656a 1400383i bk11: 4656a 1400845i bk12: 5120a 1394908i bk13: 5120a 1396558i bk14: 5216a 1394236i bk15: 5216a 1394970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32413
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1450064 n_nop=1323484 n_act=4122 n_pre=4106 n_req=29588 n_rd=79880 n_write=38472 bw_util=0.1632
n_activity=405498 dram_eff=0.5837
bk0: 5376a 1392602i bk1: 5376a 1393866i bk2: 5156a 1395962i bk3: 5156a 1396423i bk4: 5096a 1398152i bk5: 5096a 1398172i bk6: 4640a 1401886i bk7: 4640a 1401474i bk8: 4696a 1400359i bk9: 4696a 1400946i bk10: 4640a 1400393i bk11: 4640a 1400629i bk12: 5120a 1394251i bk13: 5120a 1394673i bk14: 5216a 1393170i bk15: 5216a 1395194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31254
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fdb16297740 :  mf: uid=4499950, sid25:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (2335976), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1450064 n_nop=1323716 n_act=3966 n_pre=3950 n_req=29608 n_rd=79928 n_write=38504 bw_util=0.1633
n_activity=405518 dram_eff=0.5841
bk0: 5376a 1393926i bk1: 5376a 1394249i bk2: 5156a 1396319i bk3: 5156a 1397292i bk4: 5020a 1399711i bk5: 5020a 1400716i bk6: 4732a 1402088i bk7: 4732a 1400484i bk8: 4696a 1400084i bk9: 4696a 1400932i bk10: 4640a 1400556i bk11: 4640a 1401363i bk12: 5116a 1394596i bk13: 5116a 1395595i bk14: 5228a 1394689i bk15: 5228a 1394990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3194
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1450064 n_nop=1323472 n_act=4116 n_pre=4100 n_req=29594 n_rd=79904 n_write=38472 bw_util=0.1633
n_activity=403551 dram_eff=0.5867
bk0: 5288a 1394240i bk1: 5288a 1395849i bk2: 5228a 1395238i bk3: 5228a 1393863i bk4: 5024a 1398566i bk5: 5024a 1398287i bk6: 4732a 1401143i bk7: 4732a 1401242i bk8: 4692a 1399716i bk9: 4692a 1399479i bk10: 4644a 1399832i bk11: 4644a 1400987i bk12: 5116a 1394384i bk13: 5116a 1394939i bk14: 5228a 1393212i bk15: 5228a 1393808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3078
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1450064 n_nop=1323694 n_act=4027 n_pre=4011 n_req=29583 n_rd=79860 n_write=38472 bw_util=0.1632
n_activity=404649 dram_eff=0.5849
bk0: 5288a 1392882i bk1: 5288a 1394917i bk2: 5228a 1395080i bk3: 5228a 1395616i bk4: 4996a 1398626i bk5: 4992a 1401517i bk6: 4736a 1401490i bk7: 4736a 1401364i bk8: 4692a 1400507i bk9: 4692a 1401194i bk10: 4644a 1400543i bk11: 4644a 1400782i bk12: 5032a 1396871i bk13: 5032a 1396260i bk14: 5316a 1393005i bk15: 5316a 1393954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3144
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1450064 n_nop=1323286 n_act=4165 n_pre=4149 n_req=29616 n_rd=79936 n_write=38528 bw_util=0.1634
n_activity=403537 dram_eff=0.5871
bk0: 5284a 1393577i bk1: 5284a 1395424i bk2: 5232a 1394874i bk3: 5232a 1394712i bk4: 5000a 1399277i bk5: 5000a 1399014i bk6: 4736a 1401182i bk7: 4736a 1400211i bk8: 4636a 1401136i bk9: 4636a 1400284i bk10: 4732a 1398958i bk11: 4732a 1398832i bk12: 5032a 1395390i bk13: 5032a 1395158i bk14: 5316a 1391247i bk15: 5316a 1392807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30574
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1450064 n_nop=1323672 n_act=4040 n_pre=4024 n_req=29582 n_rd=79856 n_write=38472 bw_util=0.1632
n_activity=405999 dram_eff=0.5829
bk0: 5284a 1395233i bk1: 5284a 1395445i bk2: 5232a 1396158i bk3: 5232a 1395921i bk4: 4964a 1400768i bk5: 4964a 1400204i bk6: 4732a 1401091i bk7: 4732a 1401249i bk8: 4636a 1401772i bk9: 4636a 1402200i bk10: 4732a 1398874i bk11: 4732a 1399622i bk12: 5032a 1396737i bk13: 5032a 1395822i bk14: 5316a 1392054i bk15: 5316a 1392743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30808
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fdb163964c0 :  mf: uid=4499951, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (2335978), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1450064 n_nop=1323746 n_act=3999 n_pre=3983 n_req=29584 n_rd=79864 n_write=38472 bw_util=0.1632
n_activity=404585 dram_eff=0.585
bk0: 5372a 1393885i bk1: 5372a 1394045i bk2: 5232a 1395874i bk3: 5232a 1395616i bk4: 4968a 1400391i bk5: 4968a 1401046i bk6: 4732a 1402757i bk7: 4732a 1401761i bk8: 4636a 1401950i bk9: 4636a 1401059i bk10: 4732a 1399043i bk11: 4732a 1398339i bk12: 5032a 1395277i bk13: 5032a 1396123i bk14: 5228a 1394026i bk15: 5228a 1395387i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30572
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1450064 n_nop=1323496 n_act=4064 n_pre=4048 n_req=29614 n_rd=79928 n_write=38528 bw_util=0.1634
n_activity=405818 dram_eff=0.5838
bk0: 5372a 1393649i bk1: 5372a 1393991i bk2: 5228a 1395675i bk3: 5228a 1395870i bk4: 4980a 1400043i bk5: 4980a 1401901i bk6: 4728a 1401476i bk7: 4728a 1401629i bk8: 4636a 1402143i bk9: 4636a 1402010i bk10: 4676a 1399522i bk11: 4676a 1400995i bk12: 5116a 1396090i bk13: 5116a 1394451i bk14: 5228a 1392920i bk15: 5228a 1394287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31934

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14847, Miss = 9984, Miss_rate = 0.672, Pending_hits = 202, Reservation_fails = 0
L2_cache_bank[1]: Access = 14812, Miss = 9983, Miss_rate = 0.674, Pending_hits = 1337, Reservation_fails = 0
L2_cache_bank[2]: Access = 14819, Miss = 9986, Miss_rate = 0.674, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[3]: Access = 14798, Miss = 9985, Miss_rate = 0.675, Pending_hits = 1343, Reservation_fails = 0
L2_cache_bank[4]: Access = 14805, Miss = 9989, Miss_rate = 0.675, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[5]: Access = 14802, Miss = 9989, Miss_rate = 0.675, Pending_hits = 1340, Reservation_fails = 0
L2_cache_bank[6]: Access = 14788, Miss = 9985, Miss_rate = 0.675, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[7]: Access = 14787, Miss = 9985, Miss_rate = 0.675, Pending_hits = 1349, Reservation_fails = 0
L2_cache_bank[8]: Access = 14829, Miss = 9991, Miss_rate = 0.674, Pending_hits = 197, Reservation_fails = 0
L2_cache_bank[9]: Access = 14833, Miss = 9991, Miss_rate = 0.674, Pending_hits = 1378, Reservation_fails = 0
L2_cache_bank[10]: Access = 14826, Miss = 9988, Miss_rate = 0.674, Pending_hits = 197, Reservation_fails = 0
L2_cache_bank[11]: Access = 14819, Miss = 9988, Miss_rate = 0.674, Pending_hits = 1367, Reservation_fails = 0
L2_cache_bank[12]: Access = 14812, Miss = 9983, Miss_rate = 0.674, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[13]: Access = 14819, Miss = 9982, Miss_rate = 0.674, Pending_hits = 1398, Reservation_fails = 0
L2_cache_bank[14]: Access = 14840, Miss = 9992, Miss_rate = 0.673, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[15]: Access = 14840, Miss = 9992, Miss_rate = 0.673, Pending_hits = 1367, Reservation_fails = 0
L2_cache_bank[16]: Access = 14823, Miss = 9982, Miss_rate = 0.673, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[17]: Access = 14816, Miss = 9982, Miss_rate = 0.674, Pending_hits = 1373, Reservation_fails = 0
L2_cache_bank[18]: Access = 14815, Miss = 9983, Miss_rate = 0.674, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[19]: Access = 14822, Miss = 9983, Miss_rate = 0.674, Pending_hits = 1349, Reservation_fails = 0
L2_cache_bank[20]: Access = 14840, Miss = 9991, Miss_rate = 0.673, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[21]: Access = 14840, Miss = 9991, Miss_rate = 0.673, Pending_hits = 1342, Reservation_fails = 0
L2_total_cache_accesses = 326032
L2_total_cache_misses = 219705
L2_total_cache_miss_rate = 0.6739
L2_total_cache_pending_hits = 17002
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 89149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16692
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 113847
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219688
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=1047984
icnt_total_pkts_simt_to_mem=749392
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.62803
	minimum = 6
	maximum = 50
Network latency average = 8.43545
	minimum = 6
	maximum = 49
Slowest packet = 560975
Flit latency average = 6.87307
	minimum = 6
	maximum = 45
Slowest flit = 1546531
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0224619
	minimum = 0.0177748 (at node 1)
	maximum = 0.0266622 (at node 23)
Accepted packet rate average = 0.0224619
	minimum = 0.0177748 (at node 1)
	maximum = 0.0266622 (at node 23)
Injected flit rate average = 0.0619084
	minimum = 0.0409593 (at node 1)
	maximum = 0.0820634 (at node 42)
Accepted flit rate average= 0.0619084
	minimum = 0.0569952 (at node 1)
	maximum = 0.0854928 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3562 (7 samples)
	minimum = 6 (7 samples)
	maximum = 237.714 (7 samples)
Network latency average = 9.67156 (7 samples)
	minimum = 6 (7 samples)
	maximum = 233.714 (7 samples)
Flit latency average = 8.67241 (7 samples)
	minimum = 6 (7 samples)
	maximum = 229.857 (7 samples)
Fragmentation average = 0.13548 (7 samples)
	minimum = 0 (7 samples)
	maximum = 189.571 (7 samples)
Injected packet rate average = 0.0194686 (7 samples)
	minimum = 0.0154064 (7 samples)
	maximum = 0.0231083 (7 samples)
Accepted packet rate average = 0.0194686 (7 samples)
	minimum = 0.0154064 (7 samples)
	maximum = 0.0231083 (7 samples)
Injected flit rate average = 0.0536589 (7 samples)
	minimum = 0.0354984 (7 samples)
	maximum = 0.0711462 (7 samples)
Accepted flit rate average = 0.0536589 (7 samples)
	minimum = 0.0494049 (7 samples)
	maximum = 0.0741014 (7 samples)
Injected packet size average = 2.75618 (7 samples)
Accepted packet size average = 2.75618 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 44 sec (1724 sec)
gpgpu_simulation_rate = 117135 (inst/sec)
gpgpu_simulation_rate = 1354 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 8: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 8 
gpu_sim_cycle = 39361
gpu_sim_insn = 28848876
gpu_ipc =     732.9305
gpu_tot_sim_cycle = 2597492
gpu_tot_sim_insn = 230791008
gpu_tot_ipc =      88.8515
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 6029
partiton_reqs_in_parallel = 865942
partiton_reqs_in_parallel_total    = 17091649
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9134
partiton_reqs_in_parallel_util = 865942
partiton_reqs_in_parallel_util_total    = 17091649
gpu_sim_cycle_parition_util = 39361
gpu_tot_sim_cycle_parition_util    = 779610
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9270
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 326032
L2_BW  =     111.9848 GB/Sec
L2_BW_total  =      13.5941 GB/Sec
gpu_total_sim_rate=122695

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4633824
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1138
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4630642
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4633824
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
38618, 37111, 37178, 38545, 38624, 37132, 37180, 38535, 9671, 9276, 9317, 6022, 
gpgpu_n_tot_thrd_icount = 266555392
gpgpu_n_tot_w_icount = 8329856
gpgpu_n_stall_shd_mem = 168471
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251072
gpgpu_n_mem_write_global = 120960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6129664
gpgpu_n_store_insn = 3810240
gpgpu_n_shmem_insn = 25242304
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238367	W0_Idle:6531401	W0_Scoreboard:31136242	W1:483840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3265440	W32:4580576
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2008576 {8:251072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16450560 {136:120960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28339712 {40:60480,136:190592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 967680 {8:120960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 3461 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 2597491 
mrq_lat_table:174954 	25773 	16938 	38403 	45167 	32093 	15266 	10003 	9896 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	208332 	148034 	956 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	265647 	8739 	43 	0 	83359 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	209123 	41320 	657 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	30240 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	512 	154 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  6.774775  6.651917  7.176282  7.222580  6.819355  6.819355  7.329545  7.274436  7.483019  7.210909  6.431373  6.560000  7.470588  7.419244  7.034268  7.034268 
dram[1]:  7.068965  7.250804  7.064516  6.636364  6.327486  6.182857  7.325758  7.110294  7.007067  7.107527  6.480263  6.437909  7.474049  7.578948  6.378531  6.411932 
dram[2]:  7.268139  6.756598  7.300000  7.156863  6.515060  6.801887  7.270677  7.007246  7.543726  7.267399  6.437909  6.354839  7.578948  7.686833  6.971698  7.015823 
dram[3]:  6.918919  6.918919  7.110390  6.759259  6.147727  6.112994  7.212687  6.903572  6.547855  6.680135  6.625000  6.580537  7.322034  7.686833  6.800613  6.677711 
dram[4]:  7.089231  7.177570  7.156863  7.251656  6.549383  6.509202  7.869048  7.184783  7.267399  6.635451  6.715754  6.625000  7.125412  7.125412  7.047619  7.003155 
dram[5]:  7.158730  7.297735  7.105095  6.885802  6.171512  6.207603  7.568702  7.344444  6.255520  6.295238  6.628378  6.540000  7.628975  7.628975  6.548673  6.587537 
dram[6]:  7.204473  7.345277  7.060127  7.537162  6.527778  6.109827  7.348148  7.294117  6.767918  6.722034  6.628378  7.057554  7.304498  7.304498  6.713018  6.427762 
dram[7]:  7.155556  7.065831  7.246753  6.931677  6.412121  6.223529  7.689922  7.515152  6.313916  5.930091  6.793919  6.363924  7.620939  7.329861  6.557804  6.267956 
dram[8]:  7.247589  7.110410  7.246753  7.108280  6.681529  6.357576  7.869048  7.568702  6.893993  6.893993  6.571896  6.487097  6.966997  7.155932  6.673530  6.557804 
dram[9]:  7.174455  6.833828  7.440000  7.153846  6.996666  6.904605  7.237226  7.133093  6.849123  6.754325  6.658940  6.404459  7.355401  7.355401  6.666667  6.981132 
dram[10]:  7.550820  7.130031  6.719880  6.843558  6.218935  6.527950  7.742188  7.233577  6.662116  6.801394  6.467320  6.302548  7.368601  7.628975  6.626866  6.472303 
average row locality = 372169/53829 = 6.913913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1512      1511      1503      1503      1438      1438      1319      1319      1343      1343      1336      1336      1455      1455      1510      1510 
dram[1]:      1511      1511      1478      1478      1464      1464      1318      1318      1343      1343      1338      1338      1456      1456      1510      1509 
dram[2]:      1536      1536      1478      1478      1463      1463      1318      1318      1344      1344      1338      1338      1456      1456      1489      1489 
dram[3]:      1536      1536      1478      1478      1464      1464      1317      1317      1344      1344      1333      1333      1456      1456      1489      1489 
dram[4]:      1536      1536      1478      1478      1442      1442      1343      1343      1344      1344      1333      1333      1455      1455      1492      1492 
dram[5]:      1511      1511      1499      1499      1443      1443      1343      1343      1343      1343      1334      1334      1455      1455      1492      1492 
dram[6]:      1511      1511      1499      1499      1435      1434      1344      1344      1343      1343      1334      1334      1431      1431      1517      1517 
dram[7]:      1510      1510      1500      1500      1436      1436      1344      1344      1327      1327      1359      1359      1431      1431      1517      1517 
dram[8]:      1510      1510      1500      1500      1426      1426      1343      1343      1327      1327      1359      1359      1431      1431      1517      1517 
dram[9]:      1535      1535      1500      1500      1427      1427      1343      1343      1328      1328      1359      1359      1431      1431      1492      1492 
dram[10]:      1535      1535      1499      1499      1430      1430      1342      1342      1328      1328      1343      1343      1455      1455      1492      1492 
total reads: 251209
bank skew: 1536/1317 = 1.17
chip skew: 22848/22826 = 1.00
number of total write accesses:
dram[0]:       744       744       736       736       676       676       616       616       640       640       632       632       704       704       748       748 
dram[1]:       744       744       712       712       700       700       616       616       640       640       632       632       704       704       748       748 
dram[2]:       768       768       712       712       700       700       616       616       640       640       632       632       704       704       728       728 
dram[3]:       768       768       712       712       700       700       616       616       640       640       628       628       704       704       728       728 
dram[4]:       768       768       712       712       680       680       640       640       640       640       628       628       704       704       728       728 
dram[5]:       744       744       732       732       680       680       640       640       640       640       628       628       704       704       728       728 
dram[6]:       744       744       732       732       680       680       640       640       640       640       628       628       680       680       752       752 
dram[7]:       744       744       732       732       680       680       640       640       624       624       652       652       680       680       752       752 
dram[8]:       744       744       732       732       672       672       640       640       624       624       652       652       680       680       752       752 
dram[9]:       768       768       732       732       672       672       640       640       624       624       652       652       680       680       728       728 
dram[10]:       768       768       732       732       672       672       640       640       624       624       636       636       704       704       728       728 
total reads: 120960
bank skew: 768/616 = 1.25
chip skew: 11008/10992 = 1.00
average mf latency per bank:
dram[0]:       3382      3189      3635      3069      3545      2646      2999      2820      3488      3013      5166      3754      4560      3578      3426      3267
dram[1]:       3385      3184      3599      3024      3535      2649      2998      2826      3483      3008      5101      3750      4558      3579      3425      3270
dram[2]:       3423      3222      3601      3027      3534      2648      3011      2836      3480      3010      5102      3753      4499      3576      3398      3238
dram[3]:       3419      3223      3624      3047      3534      2649      3012      2840      3479      3005      5141      3811      4507      3578      3395      3239
dram[4]:       3418      3223      3623      3050      3503      2660      3011      2829      3483      3007      5142      3815      4505      3575      3393      3233
dram[5]:       3396      3198      3619      3032      3504      2662      3012      2829      3482      3008      5157      3826      4509      3580      3392      3235
dram[6]:       3395      3198      3617      3029      3493      2646      3009      2829      3484      3008      5152      3825      4464      3602      3418      3256
dram[7]:       3389      3199      3616      3029      3489      2645      3053      2843      3441      2959      5121      3780      4467      3607      3417      3253
dram[8]:       3389      3203      3693      3054      3513      2640      3056      2844      3441      2961      5122      3782      4437      3577      3415      3255
dram[9]:       3415      3227      3695      3055      3510      2638      3038      2841      3441      2960      5122      3780      4438      3578      3380      3216
dram[10]:       3417      3230      3666      3055      3503      2632      3042      2846      3440      2960      5271      3801      4456      3558      3381      3221
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1523150 n_nop=1378248 n_act=4813 n_pre=4797 n_req=33823 n_rd=91324 n_write=43968 bw_util=0.1776
n_activity=464723 dram_eff=0.5822
bk0: 6048a 1460669i bk1: 6044a 1461080i bk2: 6012a 1460736i bk3: 6012a 1462054i bk4: 5752a 1465398i bk5: 5752a 1467261i bk6: 5276a 1469826i bk7: 5276a 1471293i bk8: 5372a 1467935i bk9: 5372a 1467458i bk10: 5344a 1466980i bk11: 5344a 1468452i bk12: 5820a 1461074i bk13: 5820a 1463540i bk14: 6040a 1457966i bk15: 6040a 1460177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1523150 n_nop=1377958 n_act=4950 n_pre=4934 n_req=33827 n_rd=91340 n_write=43968 bw_util=0.1777
n_activity=465184 dram_eff=0.5817
bk0: 6044a 1460324i bk1: 6044a 1461398i bk2: 5912a 1462742i bk3: 5912a 1462419i bk4: 5856a 1463191i bk5: 5856a 1463284i bk6: 5272a 1468872i bk7: 5272a 1470132i bk8: 5372a 1468121i bk9: 5372a 1467299i bk10: 5352a 1466640i bk11: 5352a 1468199i bk12: 5824a 1461350i bk13: 5824a 1460817i bk14: 6040a 1457057i bk15: 6036a 1459737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1523150 n_nop=1378174 n_act=4808 n_pre=4792 n_req=33844 n_rd=91376 n_write=44000 bw_util=0.1778
n_activity=463969 dram_eff=0.5836
bk0: 6144a 1459731i bk1: 6144a 1459096i bk2: 5912a 1461612i bk3: 5912a 1463206i bk4: 5852a 1463639i bk5: 5852a 1465496i bk6: 5272a 1469379i bk7: 5272a 1469524i bk8: 5376a 1468897i bk9: 5376a 1468547i bk10: 5352a 1467154i bk11: 5352a 1468054i bk12: 5824a 1460978i bk13: 5824a 1463155i bk14: 5956a 1460188i bk15: 5956a 1460642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35226
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1523150 n_nop=1377902 n_act=4980 n_pre=4964 n_req=33826 n_rd=91336 n_write=43968 bw_util=0.1777
n_activity=465389 dram_eff=0.5815
bk0: 6144a 1458143i bk1: 6144a 1459200i bk2: 5912a 1461667i bk3: 5912a 1462167i bk4: 5856a 1463455i bk5: 5856a 1463619i bk6: 5268a 1468615i bk7: 5268a 1468674i bk8: 5376a 1466982i bk9: 5376a 1467848i bk10: 5332a 1466814i bk11: 5332a 1467664i bk12: 5824a 1460700i bk13: 5824a 1461518i bk14: 5956a 1459152i bk15: 5956a 1461279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fdb169943a0 :  mf: uid=5142596, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2597491), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1523150 n_nop=1378124 n_act=4830 n_pre=4814 n_req=33846 n_rd=91382 n_write=44000 bw_util=0.1778
n_activity=465158 dram_eff=0.5821
bk0: 6144a 1459694i bk1: 6144a 1459667i bk2: 5912a 1462529i bk3: 5912a 1463430i bk4: 5768a 1465303i bk5: 5766a 1466409i bk6: 5372a 1469125i bk7: 5372a 1467286i bk8: 5376a 1466432i bk9: 5376a 1467685i bk10: 5332a 1467055i bk11: 5332a 1468463i bk12: 5820a 1460863i bk13: 5820a 1461962i bk14: 5968a 1460616i bk15: 5968a 1460903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3522
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1523150 n_nop=1377938 n_act=4950 n_pre=4934 n_req=33832 n_rd=91360 n_write=43968 bw_util=0.1777
n_activity=462951 dram_eff=0.5846
bk0: 6044a 1459832i bk1: 6044a 1461611i bk2: 5996a 1461083i bk3: 5996a 1459723i bk4: 5772a 1464649i bk5: 5772a 1464266i bk6: 5372a 1467734i bk7: 5372a 1468496i bk8: 5372a 1466304i bk9: 5372a 1466418i bk10: 5336a 1466419i bk11: 5336a 1468146i bk12: 5820a 1460630i bk13: 5820a 1461811i bk14: 5968a 1458958i bk15: 5968a 1459929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34162
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1523150 n_nop=1378140 n_act=4875 n_pre=4859 n_req=33819 n_rd=91308 n_write=43968 bw_util=0.1776
n_activity=464191 dram_eff=0.5828
bk0: 6044a 1458423i bk1: 6044a 1461062i bk2: 5996a 1460658i bk3: 5996a 1461801i bk4: 5740a 1464733i bk5: 5736a 1467853i bk6: 5376a 1468401i bk7: 5376a 1468280i bk8: 5372a 1467053i bk9: 5372a 1467893i bk10: 5336a 1466948i bk11: 5336a 1467985i bk12: 5724a 1463205i bk13: 5724a 1463221i bk14: 6068a 1458748i bk15: 6068a 1459442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34973
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1523150 n_nop=1377784 n_act=4979 n_pre=4963 n_req=33856 n_rd=91392 n_write=44032 bw_util=0.1778
n_activity=462652 dram_eff=0.5854
bk0: 6040a 1459719i bk1: 6040a 1461200i bk2: 6000a 1460776i bk3: 6000a 1460604i bk4: 5744a 1464966i bk5: 5744a 1464577i bk6: 5376a 1468067i bk7: 5376a 1467190i bk8: 5308a 1467822i bk9: 5308a 1467149i bk10: 5436a 1465390i bk11: 5436a 1465573i bk12: 5724a 1462093i bk13: 5724a 1462111i bk14: 6068a 1457112i bk15: 6068a 1458601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33984
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fdb16af92f0 :  mf: uid=5142594, sid03:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (2597486), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1523150 n_nop=1378146 n_act=4874 n_pre=4858 n_req=33818 n_rd=91304 n_write=43968 bw_util=0.1776
n_activity=465491 dram_eff=0.5812
bk0: 6040a 1460785i bk1: 6040a 1461341i bk2: 6000a 1461819i bk3: 6000a 1461502i bk4: 5704a 1467027i bk5: 5704a 1466515i bk6: 5372a 1468041i bk7: 5372a 1468409i bk8: 5308a 1468400i bk9: 5308a 1469148i bk10: 5436a 1465221i bk11: 5436a 1466467i bk12: 5724a 1463157i bk13: 5724a 1462678i bk14: 6068a 1457786i bk15: 6068a 1458631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34214
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1523150 n_nop=1378196 n_act=4841 n_pre=4825 n_req=33822 n_rd=91320 n_write=43968 bw_util=0.1776
n_activity=464549 dram_eff=0.5824
bk0: 6140a 1459492i bk1: 6140a 1459719i bk2: 6000a 1461664i bk3: 6000a 1461899i bk4: 5708a 1466187i bk5: 5708a 1466778i bk6: 5372a 1469586i bk7: 5372a 1468348i bk8: 5312a 1468583i bk9: 5312a 1467738i bk10: 5436a 1465642i bk11: 5436a 1465523i bk12: 5724a 1461853i bk13: 5724a 1463179i bk14: 5968a 1459924i bk15: 5968a 1461435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3367
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fdb230dd310 :  mf: uid=5142595, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (2597490), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1523150 n_nop=1377882 n_act=4930 n_pre=4914 n_req=33856 n_rd=91392 n_write=44032 bw_util=0.1778
n_activity=465592 dram_eff=0.5817
bk0: 6140a 1459300i bk1: 6140a 1459959i bk2: 5996a 1461195i bk3: 5996a 1461706i bk4: 5720a 1465888i bk5: 5720a 1468221i bk6: 5368a 1468614i bk7: 5368a 1469019i bk8: 5312a 1468948i bk9: 5312a 1468718i bk10: 5372a 1465858i bk11: 5372a 1467785i bk12: 5820a 1462194i bk13: 5820a 1461278i bk14: 5968a 1458775i bk15: 5968a 1460228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34963

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16960, Miss = 11416, Miss_rate = 0.673, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[1]: Access = 16924, Miss = 11415, Miss_rate = 0.674, Pending_hits = 1344, Reservation_fails = 0
L2_cache_bank[2]: Access = 16932, Miss = 11418, Miss_rate = 0.674, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[3]: Access = 16912, Miss = 11417, Miss_rate = 0.675, Pending_hits = 1352, Reservation_fails = 0
L2_cache_bank[4]: Access = 16920, Miss = 11422, Miss_rate = 0.675, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[5]: Access = 16916, Miss = 11422, Miss_rate = 0.675, Pending_hits = 1350, Reservation_fails = 0
L2_cache_bank[6]: Access = 16900, Miss = 11417, Miss_rate = 0.676, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[7]: Access = 16900, Miss = 11417, Miss_rate = 0.676, Pending_hits = 1357, Reservation_fails = 0
L2_cache_bank[8]: Access = 16944, Miss = 11423, Miss_rate = 0.674, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[9]: Access = 16948, Miss = 11423, Miss_rate = 0.674, Pending_hits = 1387, Reservation_fails = 0
L2_cache_bank[10]: Access = 16940, Miss = 11420, Miss_rate = 0.674, Pending_hits = 204, Reservation_fails = 0
L2_cache_bank[11]: Access = 16932, Miss = 11420, Miss_rate = 0.674, Pending_hits = 1379, Reservation_fails = 0
L2_cache_bank[12]: Access = 16924, Miss = 11414, Miss_rate = 0.674, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[13]: Access = 16932, Miss = 11413, Miss_rate = 0.674, Pending_hits = 1406, Reservation_fails = 0
L2_cache_bank[14]: Access = 16956, Miss = 11424, Miss_rate = 0.674, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[15]: Access = 16956, Miss = 11424, Miss_rate = 0.674, Pending_hits = 1378, Reservation_fails = 0
L2_cache_bank[16]: Access = 16936, Miss = 11413, Miss_rate = 0.674, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[17]: Access = 16928, Miss = 11413, Miss_rate = 0.674, Pending_hits = 1378, Reservation_fails = 0
L2_cache_bank[18]: Access = 16928, Miss = 11415, Miss_rate = 0.674, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[19]: Access = 16936, Miss = 11415, Miss_rate = 0.674, Pending_hits = 1356, Reservation_fails = 0
L2_cache_bank[20]: Access = 16956, Miss = 11424, Miss_rate = 0.674, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[21]: Access = 16956, Miss = 11424, Miss_rate = 0.674, Pending_hits = 1353, Reservation_fails = 0
L2_total_cache_accesses = 372536
L2_total_cache_misses = 251209
L2_total_cache_miss_rate = 0.6743
L2_total_cache_pending_hits = 17164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 103987
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16854
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130231
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 120960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 251072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 120960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=1197344
icnt_total_pkts_simt_to_mem=856376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51627
	minimum = 6
	maximum = 59
Network latency average = 8.39038
	minimum = 6
	maximum = 51
Slowest packet = 653098
Flit latency average = 6.83986
	minimum = 6
	maximum = 47
Slowest flit = 1800184
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236301
	minimum = 0.0186992 (at node 0)
	maximum = 0.0280488 (at node 3)
Accepted packet rate average = 0.0236301
	minimum = 0.0186992 (at node 0)
	maximum = 0.0280488 (at node 3)
Injected flit rate average = 0.065128
	minimum = 0.0430894 (at node 0)
	maximum = 0.0863313 (at node 42)
Accepted flit rate average= 0.065128
	minimum = 0.0599593 (at node 0)
	maximum = 0.089939 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1262 (8 samples)
	minimum = 6 (8 samples)
	maximum = 215.375 (8 samples)
Network latency average = 9.51141 (8 samples)
	minimum = 6 (8 samples)
	maximum = 210.875 (8 samples)
Flit latency average = 8.44334 (8 samples)
	minimum = 6 (8 samples)
	maximum = 207 (8 samples)
Fragmentation average = 0.118545 (8 samples)
	minimum = 0 (8 samples)
	maximum = 165.875 (8 samples)
Injected packet rate average = 0.0199888 (8 samples)
	minimum = 0.015818 (8 samples)
	maximum = 0.0237259 (8 samples)
Accepted packet rate average = 0.0199888 (8 samples)
	minimum = 0.015818 (8 samples)
	maximum = 0.0237259 (8 samples)
Injected flit rate average = 0.0550925 (8 samples)
	minimum = 0.0364473 (8 samples)
	maximum = 0.0730444 (8 samples)
Accepted flit rate average = 0.0550925 (8 samples)
	minimum = 0.0507242 (8 samples)
	maximum = 0.0760811 (8 samples)
Injected packet size average = 2.75617 (8 samples)
Accepted packet size average = 2.75617 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 21 sec (1881 sec)
gpgpu_simulation_rate = 122695 (inst/sec)
gpgpu_simulation_rate = 1380 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 9: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 38933
gpu_sim_insn = 28848876
gpu_ipc =     740.9877
gpu_tot_sim_cycle = 2858575
gpu_tot_sim_insn = 259639884
gpu_tot_ipc =      90.8284
gpu_tot_issued_cta = 576
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 6359
partiton_reqs_in_parallel = 856526
partiton_reqs_in_parallel_total    = 17957591
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.5816
partiton_reqs_in_parallel_util = 856526
partiton_reqs_in_parallel_util_total    = 17957591
gpu_sim_cycle_parition_util = 38933
gpu_tot_sim_cycle_parition_util    = 818971
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9303
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 372536
L2_BW  =     113.2159 GB/Sec
L2_BW_total  =      13.8944 GB/Sec
gpu_total_sim_rate=127399

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5213052
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 16128
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5209870
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5213052
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
43444, 41752, 41824, 43362, 43450, 41776, 41827, 43345, 9671, 9276, 9317, 6022, 
gpgpu_n_tot_thrd_icount = 299874816
gpgpu_n_tot_w_icount = 9371088
gpgpu_n_stall_shd_mem = 168510
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 282456
gpgpu_n_mem_write_global = 136080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6895872
gpgpu_n_store_insn = 4286520
gpgpu_n_shmem_insn = 28397592
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 516096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 173
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:268563	W0_Idle:6546553	W0_Scoreboard:32264297	W1:544320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3673620	W32:5153148
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2259648 {8:282456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18506880 {136:136080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31882176 {40:68040,136:214416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1088640 {8:136080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 3101 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 2858574 
mrq_lat_table:196111 	29735 	19462 	42957 	50706 	36523 	18295 	11335 	9993 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	240813 	162024 	989 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	309360 	10994 	62 	0 	83875 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	235463 	46297 	724 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	45360 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	587 	156 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  7.356522  7.227920  7.702454  7.750000  7.364486  7.364486  7.945455  7.888087  8.076087  7.793706  6.949686  7.083333  8.129568  8.075908  7.554896  7.554896 
dram[1]:  7.664652  7.854489  7.580247  7.139535  6.855524  6.703601  7.941818  7.717315  7.530406  7.633562  7.003165  6.959119  8.079208  8.187291  6.881081  6.915761 
dram[2]:  7.878419  7.342776  7.821656  7.675000  7.052478  7.352583  7.884477  7.609756  8.138686  7.852113  6.959119  6.872671  8.242424  8.354949  7.482036  7.527109 
dram[3]:  7.513043  7.513043  7.627329  7.266272  6.666667  6.630137  7.824373  7.501718  7.056962  7.147436  7.155844  7.109677  7.973941  8.354949  7.307017  7.222543 
dram[4]:  7.691395  7.783784  7.675000  7.772152  7.086567  7.044510  8.513308  7.801394  7.797203  7.147436  7.250000  7.155844  7.768254  7.768254  7.604863  7.558912 
dram[5]:  7.758410  7.903427  7.625000  7.399408  6.690141  6.728045  8.201466  7.967971  6.754546  6.754546  7.159091  7.067307  8.294915  8.294915  7.087819  7.047887 
dram[6]:  7.806154  7.952978  7.625000  8.067742  7.065671  6.627451  7.971530  7.915195  7.284314  7.237013  7.159091  7.603448  7.897690  7.897690  7.264205  6.967302 
dram[7]:  7.755352  7.661632  7.770186  7.446429  6.944282  6.746439  8.327138  8.145454  6.810559  6.375000  7.337662  6.890244  8.280277  7.976666  7.102778  6.800532 
dram[8]:  7.851393  7.708207  7.818750  7.628049  7.224616  6.885631  8.513308  8.201466  7.359060  7.359060  7.106918  7.018633  7.548896  7.744337  7.223164  7.063536 
dram[9]:  7.780781  7.424069  7.968153  7.674847  7.553055  7.457143  7.856140  7.747405  7.359060  7.213816  7.197452  6.932515  8.003345  8.003345  7.169055  7.491018 
dram[10]:  8.173502  7.734328  7.270349  7.399408  6.739255  7.063063  8.382023  7.852632  7.166667  7.261590  6.993711  6.822086  7.970684  8.239058  7.128205  7.008403 
average row locality = 418793/56047 = 7.472175
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1701      1700      1687      1687      1611      1611      1492      1492      1509      1509      1498      1498      1647      1647      1702      1702 
dram[1]:      1700      1700      1659      1659      1640      1640      1491      1491      1509      1509      1501      1501      1648      1648      1702      1701 
dram[2]:      1728      1728      1659      1659      1639      1639      1491      1491      1510      1510      1501      1501      1648      1648      1678      1678 
dram[3]:      1728      1728      1659      1659      1640      1640      1490      1490      1510      1510      1496      1496      1648      1648      1678      1678 
dram[4]:      1728      1728      1659      1659      1616      1616      1519      1519      1510      1510      1496      1496      1647      1647      1681      1681 
dram[5]:      1700      1700      1682      1682      1617      1617      1519      1519      1509      1509      1497      1497      1647      1647      1681      1681 
dram[6]:      1700      1700      1682      1682      1609      1608      1520      1520      1509      1509      1497      1497      1620      1620      1709      1709 
dram[7]:      1699      1699      1683      1683      1610      1610      1520      1520      1491      1491      1525      1525      1620      1620      1709      1709 
dram[8]:      1699      1699      1683      1683      1599      1599      1519      1519      1491      1491      1525      1525      1620      1620      1709      1709 
dram[9]:      1727      1727      1683      1683      1600      1600      1519      1519      1491      1491      1525      1525      1620      1620      1681      1681 
dram[10]:      1727      1727      1682      1682      1603      1603      1518      1518      1491      1491      1507      1507      1647      1647      1681      1681 
total reads: 282713
bank skew: 1728/1490 = 1.16
chip skew: 25714/25690 = 1.00
number of total write accesses:
dram[0]:       837       837       824       824       753       753       693       693       720       720       712       712       800       800       844       844 
dram[1]:       837       837       797       797       780       780       693       693       720       720       712       712       800       800       844       844 
dram[2]:       864       864       797       797       780       780       693       693       720       720       712       712       800       800       821       821 
dram[3]:       864       864       797       797       780       780       693       693       720       720       708       708       800       800       821       821 
dram[4]:       864       864       797       797       758       758       720       720       720       720       708       708       800       800       821       821 
dram[5]:       837       837       819       819       758       758       720       720       720       720       708       708       800       800       821       821 
dram[6]:       837       837       819       819       758       758       720       720       720       720       708       708       773       773       848       848 
dram[7]:       837       837       819       819       758       758       720       720       702       702       735       735       773       773       848       848 
dram[8]:       837       837       819       819       749       749       720       720       702       702       735       735       773       773       848       848 
dram[9]:       864       864       819       819       749       749       720       720       702       702       735       735       773       773       821       821 
dram[10]:       864       864       819       819       749       749       720       720       702       702       717       717       800       800       821       821 
total reads: 136080
bank skew: 864/693 = 1.25
chip skew: 12384/12366 = 1.00
average mf latency per bank:
dram[0]:       3031      2859      3266      2761      3194      2391      2682      2522      3128      2705      4624      3367      4050      3182      3064      2922
dram[1]:       3034      2854      3234      2721      3185      2393      2681      2528      3123      2700      4565      3362      4048      3184      3063      2924
dram[2]:       3067      2889      3236      2724      3184      2392      2693      2536      3120      2701      4566      3364      3996      3181      3039      2897
dram[3]:       3064      2890      3256      2742      3184      2393      2693      2540      3120      2698      4598      3414      4003      3182      3037      2898
dram[4]:       3063      2889      3256      2744      3156      2401      2693      2531      3123      2699      4599      3418      4001      3180      3035      2893
dram[5]:       3043      2867      3253      2729      3157      2403      2693      2530      3123      2700      4613      3428      4004      3184      3034      2895
dram[6]:       3042      2867      3251      2727      3145      2388      2691      2530      3124      2700      4608      3427      3965      3203      3057      2914
dram[7]:       3037      2868      3251      2726      3142      2388      2731      2543      3085      2656      4581      3387      3967      3207      3057      2911
dram[8]:       3037      2871      3320      2748      3163      2383      2733      2544      3086      2658      4581      3388      3941      3180      3055      2913
dram[9]:       3060      2892      3321      2749      3161      2382      2717      2541      3087      2658      4581      3387      3942      3182      3024      2878
dram[10]:       3062      2895      3295      2749      3155      2376      2720      2545      3087      2659      4714      3406      3958      3165      3025      2883
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1595442 n_nop=1433200 n_act=5011 n_pre=4995 n_req=38059 n_rd=102772 n_write=49464 bw_util=0.1908
n_activity=520525 dram_eff=0.5849
bk0: 6804a 1526517i bk1: 6800a 1527280i bk2: 6748a 1526681i bk3: 6748a 1528039i bk4: 6444a 1532227i bk5: 6444a 1533754i bk6: 5968a 1536346i bk7: 5968a 1538342i bk8: 6036a 1534560i bk9: 6036a 1534359i bk10: 5992a 1533489i bk11: 5992a 1535284i bk12: 6588a 1526443i bk13: 6588a 1529410i bk14: 6808a 1522991i bk15: 6808a 1526082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38722
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fdb17119610 :  mf: uid=5785239, sid11:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2858573), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1595442 n_nop=1432886 n_act=5156 n_pre=5140 n_req=38065 n_rd=102796 n_write=49464 bw_util=0.1909
n_activity=521238 dram_eff=0.5842
bk0: 6800a 1525551i bk1: 6800a 1527295i bk2: 6636a 1528542i bk3: 6636a 1528878i bk4: 6560a 1530071i bk5: 6560a 1530019i bk6: 5964a 1535359i bk7: 5964a 1536952i bk8: 6036a 1534507i bk9: 6036a 1534183i bk10: 6004a 1533435i bk11: 6004a 1535057i bk12: 6592a 1526986i bk13: 6592a 1526618i bk14: 6808a 1522492i bk15: 6804a 1525451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39667
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1595442 n_nop=1433118 n_act=5006 n_pre=4990 n_req=38082 n_rd=102832 n_write=49496 bw_util=0.191
n_activity=519932 dram_eff=0.586
bk0: 6912a 1525185i bk1: 6912a 1525150i bk2: 6636a 1527728i bk3: 6636a 1529429i bk4: 6556a 1530098i bk5: 6556a 1531929i bk6: 5964a 1535738i bk7: 5964a 1536614i bk8: 6040a 1535530i bk9: 6040a 1535277i bk10: 6004a 1533794i bk11: 6004a 1534982i bk12: 6592a 1526586i bk13: 6592a 1529376i bk14: 6712a 1525275i bk15: 6712a 1526145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38477
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc03eea80, atomic=0 1 entries : 0x7fdb171f9aa0 :  mf: uid=5785238, sid11:w09, part=3, addr=0xc03eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (2858570), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1595442 n_nop=1432838 n_act=5182 n_pre=5166 n_req=38064 n_rd=102792 n_write=49464 bw_util=0.1909
n_activity=521082 dram_eff=0.5844
bk0: 6912a 1523586i bk1: 6912a 1525264i bk2: 6636a 1527385i bk3: 6636a 1528270i bk4: 6560a 1529903i bk5: 6560a 1530246i bk6: 5960a 1535076i bk7: 5960a 1535247i bk8: 6040a 1533633i bk9: 6040a 1534648i bk10: 5984a 1533626i bk11: 5984a 1534587i bk12: 6592a 1526439i bk13: 6592a 1527266i bk14: 6712a 1524227i bk15: 6712a 1527135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38504
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1595442 n_nop=1433050 n_act=5028 n_pre=5012 n_req=38088 n_rd=102848 n_write=49504 bw_util=0.191
n_activity=520900 dram_eff=0.585
bk0: 6912a 1525121i bk1: 6912a 1525506i bk2: 6636a 1528669i bk3: 6636a 1529523i bk4: 6464a 1531583i bk5: 6464a 1533426i bk6: 6076a 1535054i bk7: 6076a 1533917i bk8: 6040a 1533019i bk9: 6040a 1534545i bk10: 5984a 1533742i bk11: 5984a 1535054i bk12: 6588a 1526363i bk13: 6588a 1527747i bk14: 6724a 1525878i bk15: 6724a 1526411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38471
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fdb1705fb00 :  mf: uid=5785240, sid11:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (2858574), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1595442 n_nop=1432871 n_act=5154 n_pre=5138 n_req=38070 n_rd=102815 n_write=49464 bw_util=0.1909
n_activity=518900 dram_eff=0.5869
bk0: 6800a 1525293i bk1: 6800a 1527498i bk2: 6728a 1527330i bk3: 6727a 1525487i bk4: 6468a 1531184i bk5: 6468a 1531408i bk6: 6076a 1534798i bk7: 6076a 1534984i bk8: 6036a 1532707i bk9: 6036a 1533344i bk10: 5988a 1533146i bk11: 5988a 1535155i bk12: 6588a 1526084i bk13: 6588a 1527518i bk14: 6724a 1524537i bk15: 6724a 1525841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37703
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1595442 n_nop=1433080 n_act=5075 n_pre=5059 n_req=38057 n_rd=102764 n_write=49464 bw_util=0.1908
n_activity=520130 dram_eff=0.5853
bk0: 6800a 1524132i bk1: 6800a 1526922i bk2: 6728a 1526475i bk3: 6728a 1527606i bk4: 6436a 1531048i bk5: 6432a 1534497i bk6: 6080a 1534440i bk7: 6080a 1534777i bk8: 6036a 1533750i bk9: 6036a 1534567i bk10: 5988a 1533789i bk11: 5988a 1534925i bk12: 6480a 1529255i bk13: 6480a 1529407i bk14: 6836a 1524208i bk15: 6836a 1524785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3848
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1595442 n_nop=1432708 n_act=5179 n_pre=5163 n_req=38098 n_rd=102856 n_write=49536 bw_util=0.191
n_activity=518535 dram_eff=0.5878
bk0: 6796a 1525208i bk1: 6796a 1527290i bk2: 6732a 1526852i bk3: 6732a 1526491i bk4: 6440a 1531679i bk5: 6440a 1531074i bk6: 6080a 1534511i bk7: 6080a 1533817i bk8: 5964a 1534374i bk9: 5964a 1534160i bk10: 6100a 1531896i bk11: 6100a 1532366i bk12: 6480a 1527970i bk13: 6480a 1527834i bk14: 6836a 1522436i bk15: 6836a 1524236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37908
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1595442 n_nop=1433074 n_act=5080 n_pre=5064 n_req=38056 n_rd=102760 n_write=49464 bw_util=0.1908
n_activity=521262 dram_eff=0.5841
bk0: 6796a 1526548i bk1: 6796a 1527188i bk2: 6732a 1527940i bk3: 6732a 1527660i bk4: 6396a 1533442i bk5: 6396a 1532987i bk6: 6076a 1534222i bk7: 6076a 1534910i bk8: 5964a 1534880i bk9: 5964a 1535973i bk10: 6100a 1532138i bk11: 6100a 1533224i bk12: 6480a 1528612i bk13: 6480a 1528514i bk14: 6836a 1522787i bk15: 6836a 1524163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37603
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1595442 n_nop=1433136 n_act=5045 n_pre=5029 n_req=38058 n_rd=102768 n_write=49464 bw_util=0.1908
n_activity=520199 dram_eff=0.5853
bk0: 6908a 1524955i bk1: 6908a 1525820i bk2: 6732a 1527636i bk3: 6732a 1527850i bk4: 6400a 1532553i bk5: 6400a 1533304i bk6: 6076a 1535864i bk7: 6076a 1535134i bk8: 5964a 1535124i bk9: 5964a 1534759i bk10: 6100a 1532096i bk11: 6100a 1532095i bk12: 6480a 1527543i bk13: 6480a 1528879i bk14: 6724a 1525169i bk15: 6724a 1527143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37585
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1595442 n_nop=1432810 n_act=5132 n_pre=5116 n_req=38096 n_rd=102848 n_write=49536 bw_util=0.191
n_activity=521536 dram_eff=0.5844
bk0: 6908a 1524697i bk1: 6908a 1525588i bk2: 6728a 1526875i bk3: 6728a 1528382i bk4: 6412a 1532762i bk5: 6412a 1534489i bk6: 6072a 1535225i bk7: 6072a 1535475i bk8: 5964a 1535936i bk9: 5964a 1535653i bk10: 6028a 1532676i bk11: 6028a 1534266i bk12: 6588a 1527764i bk13: 6588a 1526970i bk14: 6724a 1524507i bk15: 6724a 1525876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38652

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19073, Miss = 12847, Miss_rate = 0.674, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[1]: Access = 19036, Miss = 12846, Miss_rate = 0.675, Pending_hits = 1347, Reservation_fails = 0
L2_cache_bank[2]: Access = 19045, Miss = 12850, Miss_rate = 0.675, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[3]: Access = 19026, Miss = 12849, Miss_rate = 0.675, Pending_hits = 1354, Reservation_fails = 0
L2_cache_bank[4]: Access = 19035, Miss = 12854, Miss_rate = 0.675, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[5]: Access = 19031, Miss = 12854, Miss_rate = 0.675, Pending_hits = 1353, Reservation_fails = 0
L2_cache_bank[6]: Access = 19013, Miss = 12849, Miss_rate = 0.676, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[7]: Access = 19012, Miss = 12849, Miss_rate = 0.676, Pending_hits = 1360, Reservation_fails = 0
L2_cache_bank[8]: Access = 19058, Miss = 12856, Miss_rate = 0.675, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[9]: Access = 19063, Miss = 12856, Miss_rate = 0.674, Pending_hits = 1389, Reservation_fails = 0
L2_cache_bank[10]: Access = 19054, Miss = 12852, Miss_rate = 0.675, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[11]: Access = 19045, Miss = 12852, Miss_rate = 0.675, Pending_hits = 1382, Reservation_fails = 0
L2_cache_bank[12]: Access = 19036, Miss = 12846, Miss_rate = 0.675, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[13]: Access = 19045, Miss = 12845, Miss_rate = 0.674, Pending_hits = 1410, Reservation_fails = 0
L2_cache_bank[14]: Access = 19072, Miss = 12857, Miss_rate = 0.674, Pending_hits = 202, Reservation_fails = 0
L2_cache_bank[15]: Access = 19072, Miss = 12857, Miss_rate = 0.674, Pending_hits = 1380, Reservation_fails = 0
L2_cache_bank[16]: Access = 19050, Miss = 12845, Miss_rate = 0.674, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[17]: Access = 19041, Miss = 12845, Miss_rate = 0.675, Pending_hits = 1380, Reservation_fails = 0
L2_cache_bank[18]: Access = 19040, Miss = 12846, Miss_rate = 0.675, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[19]: Access = 19049, Miss = 12846, Miss_rate = 0.674, Pending_hits = 1359, Reservation_fails = 0
L2_cache_bank[20]: Access = 19072, Miss = 12856, Miss_rate = 0.674, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[21]: Access = 19072, Miss = 12856, Miss_rate = 0.674, Pending_hits = 1355, Reservation_fails = 0
L2_total_cache_accesses = 419040
L2_total_cache_misses = 282713
L2_total_cache_miss_rate = 0.6747
L2_total_cache_pending_hits = 17218
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118933
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 146615
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 282456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.060

icnt_total_pkts_mem_to_simt=1346704
icnt_total_pkts_simt_to_mem=963360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57335
	minimum = 6
	maximum = 50
Network latency average = 8.44929
	minimum = 6
	maximum = 50
Slowest packet = 746154
Flit latency average = 6.91946
	minimum = 6
	maximum = 46
Slowest flit = 2056734
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238899
	minimum = 0.0189048 (at node 0)
	maximum = 0.0283571 (at node 11)
Accepted packet rate average = 0.0238899
	minimum = 0.0189048 (at node 0)
	maximum = 0.0283571 (at node 11)
Injected flit rate average = 0.065844
	minimum = 0.0435631 (at node 0)
	maximum = 0.0872804 (at node 42)
Accepted flit rate average= 0.065844
	minimum = 0.0606185 (at node 0)
	maximum = 0.0909278 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.95366 (9 samples)
	minimum = 6 (9 samples)
	maximum = 197 (9 samples)
Network latency average = 9.3934 (9 samples)
	minimum = 6 (9 samples)
	maximum = 193 (9 samples)
Flit latency average = 8.27402 (9 samples)
	minimum = 6 (9 samples)
	maximum = 189.111 (9 samples)
Fragmentation average = 0.105373 (9 samples)
	minimum = 0 (9 samples)
	maximum = 147.444 (9 samples)
Injected packet rate average = 0.0204222 (9 samples)
	minimum = 0.0161609 (9 samples)
	maximum = 0.0242405 (9 samples)
Accepted packet rate average = 0.0204222 (9 samples)
	minimum = 0.0161609 (9 samples)
	maximum = 0.0242405 (9 samples)
Injected flit rate average = 0.0562871 (9 samples)
	minimum = 0.037238 (9 samples)
	maximum = 0.0746261 (9 samples)
Accepted flit rate average = 0.0562871 (9 samples)
	minimum = 0.0518236 (9 samples)
	maximum = 0.0777307 (9 samples)
Injected packet size average = 2.75617 (9 samples)
Accepted packet size average = 2.75617 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 58 sec (2038 sec)
gpgpu_simulation_rate = 127399 (inst/sec)
gpgpu_simulation_rate = 1402 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 10: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 39165
gpu_sim_insn = 28848876
gpu_ipc =     736.5984
gpu_tot_sim_cycle = 3119890
gpu_tot_sim_insn = 288488760
gpu_tot_ipc =      92.4676
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 6587
partiton_reqs_in_parallel = 861630
partiton_reqs_in_parallel_total    = 18814117
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.3066
partiton_reqs_in_parallel_util = 861630
partiton_reqs_in_parallel_util_total    = 18814117
gpu_sim_cycle_parition_util = 39165
gpu_tot_sim_cycle_parition_util    = 857904
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9334
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 419040
L2_BW  =     112.5453 GB/Sec
L2_BW_total  =      14.1435 GB/Sec
gpu_total_sim_rate=131429

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5792280
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 17920
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0911
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789098
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 17920
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5792280
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
48270, 46392, 46470, 48178, 48277, 46418, 46473, 48161, 9671, 9276, 9317, 6022, 
gpgpu_n_tot_thrd_icount = 333194240
gpgpu_n_tot_w_icount = 10412320
gpgpu_n_stall_shd_mem = 168539
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 313840
gpgpu_n_mem_write_global = 151200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7662080
gpgpu_n_store_insn = 4762800
gpgpu_n_shmem_insn = 31552880
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 573440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 202
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:298322	W0_Idle:6562082	W0_Scoreboard:33411099	W1:604800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4081800	W32:5725720
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2510720 {8:313840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20563200 {136:151200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35424640 {40:75600,136:238240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1209600 {8:151200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 2813 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 3119889 
mrq_lat_table:215573 	32367 	21572 	48571 	57809 	41893 	21279 	12671 	10006 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	269462 	179869 	999 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	353162 	13161 	81 	0 	84391 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	262156 	50926 	786 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	60480 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	664 	157 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  6.962963  6.760192  7.404762  7.483957  7.085791  7.085791  7.443077  7.443077  7.746875  7.377976  6.745205  6.819944  7.857558  7.767241  7.335065  7.335065 
dram[1]:  7.284238  7.681199  7.130208  6.845000  6.486811  6.394799  7.825243  7.532710  7.377976  7.466867  6.608579  6.538462  7.638418  7.815029  6.821256  6.658019 
dram[2]:  7.519582  7.111111  7.734463  7.480875  6.709677  6.915601  7.486068  7.132743  7.848101  7.607362  6.680217  6.608579  7.906433  8.000000  7.110256  7.038071 
dram[3]:  7.076167  7.254408  7.243386  6.879397  6.425178  6.305361  7.624606  7.391438  6.888889  7.045455  6.686648  6.723288  7.595506  8.000000  7.221354  7.002525 
dram[4]:  7.480519  7.480519  7.563536  7.563536  6.785166  6.716455  7.971061  7.356083  7.607362  6.966292  7.031518  6.912676  7.345109  7.227273  7.099744  6.992444 
dram[5]:  7.284238  7.360313  7.263021  7.042929  6.488997  6.457421  7.869841  7.674922  6.558201  6.628342  6.726027  6.726027  7.767241  7.950000  6.922693  6.888338 
dram[6]:  7.639566  7.681199  7.497312  7.923295  6.662468  6.371084  7.537994  7.492447  7.123563  6.963483  6.915493  7.416918  7.301105  7.424157  6.885922  6.675294 
dram[7]:  7.281654  7.134177  7.420213  7.117347  6.698734  6.437956  7.974277  7.974277  6.418421  6.007389  7.087324  6.638523  8.157408  7.889552  6.885922  6.567130 
dram[8]:  7.435356  7.396326  7.707182  7.581522  6.643038  6.479012  8.181519  7.920128  7.173530  7.215976  6.855586  6.709333  7.143243  7.260989  6.852657  6.691038 
dram[9]:  7.215539  6.937349  7.581522  7.342105  7.231405  7.037533  7.489426  7.489426  6.892655  6.892655  7.168091  6.709333  7.728070  7.819527  6.922693  7.191710 
dram[10]:  7.844687  7.516971  7.042929  7.225389  6.272077  6.653164  8.071661  7.531915  7.011494  7.176471  6.710027  6.498688  7.550279  7.857558  6.922693  6.721550 
average row locality = 465417/64981 = 7.162355
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1890      1889      1879      1879      1798      1798      1649      1649      1679      1679      1672      1672      1823      1823      1889      1889 
dram[1]:      1889      1889      1848      1848      1830      1830      1648      1648      1679      1679      1675      1675      1824      1824      1889      1888 
dram[2]:      1920      1920      1848      1848      1829      1829      1648      1648      1680      1680      1675      1675      1824      1824      1863      1863 
dram[3]:      1920      1920      1848      1848      1830      1830      1647      1647      1680      1680      1669      1669      1824      1824      1863      1863 
dram[4]:      1920      1920      1848      1848      1803      1803      1679      1679      1680      1680      1669      1669      1823      1823      1866      1866 
dram[5]:      1889      1889      1874      1874      1804      1804      1679      1679      1679      1679      1670      1670      1823      1823      1866      1866 
dram[6]:      1889      1889      1874      1874      1795      1794      1680      1680      1679      1679      1670      1670      1793      1793      1897      1897 
dram[7]:      1888      1888      1875      1875      1796      1796      1680      1680      1659      1659      1701      1701      1793      1793      1897      1897 
dram[8]:      1888      1888      1875      1875      1784      1784      1679      1679      1659      1659      1701      1701      1793      1793      1897      1897 
dram[9]:      1919      1919      1875      1875      1785      1785      1679      1679      1660      1660      1701      1701      1793      1793      1866      1866 
dram[10]:      1919      1919      1874      1874      1788      1788      1678      1678      1660      1660      1681      1681      1823      1823      1866      1866 
total reads: 314217
bank skew: 1920/1647 = 1.17
chip skew: 28578/28552 = 1.00
number of total write accesses:
dram[0]:       930       930       920       920       845       845       770       770       800       800       790       790       880       880       935       935 
dram[1]:       930       930       890       890       875       875       770       770       800       800       790       790       880       880       935       935 
dram[2]:       960       960       890       890       875       875       770       770       800       800       790       790       880       880       910       910 
dram[3]:       960       960       890       890       875       875       770       770       800       800       785       785       880       880       910       910 
dram[4]:       960       960       890       890       850       850       800       800       800       800       785       785       880       880       910       910 
dram[5]:       930       930       915       915       850       850       800       800       800       800       785       785       880       880       910       910 
dram[6]:       930       930       915       915       850       850       800       800       800       800       785       785       850       850       940       940 
dram[7]:       930       930       915       915       850       850       800       800       780       780       815       815       850       850       940       940 
dram[8]:       930       930       915       915       840       840       800       800       780       780       815       815       850       850       940       940 
dram[9]:       960       960       915       915       840       840       800       800       780       780       815       815       850       850       910       910 
dram[10]:       960       960       915       915       840       840       800       800       780       780       795       795       880       880       910       910 
total reads: 151200
bank skew: 960/770 = 1.25
chip skew: 13760/13740 = 1.00
average mf latency per bank:
dram[0]:       2750      2595      2953      2499      2880      2161      2444      2300      2835      2454      4175      3045      3689      2903      2784      2656
dram[1]:       2753      2591      2924      2463      2873      2163      2443      2305      2832      2450      4122      3041      3687      2904      2784      2658
dram[2]:       2783      2622      2926      2466      2872      2162      2454      2312      2829      2451      4122      3043      3640      2901      2761      2633
dram[3]:       2780      2623      2944      2481      2872      2163      2454      2316      2829      2448      4153      3088      3647      2903      2759      2633
dram[4]:       2779      2623      2943      2484      2847      2171      2454      2307      2832      2450      4154      3092      3644      2901      2758      2629
dram[5]:       2762      2602      2940      2469      2848      2173      2454      2306      2831      2450      4167      3101      3647      2904      2757      2631
dram[6]:       2761      2602      2939      2467      2837      2159      2452      2306      2832      2450      4163      3101      3612      2922      2778      2649
dram[7]:       2756      2603      2938      2467      2835      2159      2488      2318      2797      2410      4139      3065      3614      2926      2777      2645
dram[8]:       2756      2606      3000      2487      2854      2154      2490      2319      2798      2413      4139      3066      3590      2901      2776      2648
dram[9]:       2776      2625      3002      2488      2851      2153      2476      2316      2798      2411      4139      3065      3591      2903      2748      2616
dram[10]:       2778      2628      2978      2488      2847      2149      2479      2320      2798      2412      4258      3082      3606      2887      2749      2620
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1668164 n_nop=1487362 n_act=5815 n_pre=5799 n_req=42297 n_rd=114228 n_write=54960 bw_util=0.2028
n_activity=579495 dram_eff=0.5839
bk0: 7560a 1591729i bk1: 7556a 1592864i bk2: 7516a 1591622i bk3: 7516a 1593313i bk4: 7192a 1597846i bk5: 7192a 1599608i bk6: 6596a 1603032i bk7: 6596a 1605040i bk8: 6716a 1600593i bk9: 6716a 1600924i bk10: 6688a 1599405i bk11: 6688a 1601904i bk12: 7292a 1592290i bk13: 7292a 1595389i bk14: 7556a 1588220i bk15: 7556a 1591836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43038
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fdb1794bb80 :  mf: uid=6427884, sid21:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (3119889), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1668164 n_nop=1487041 n_act=5964 n_pre=5948 n_req=42303 n_rd=114251 n_write=54960 bw_util=0.2029
n_activity=580028 dram_eff=0.5835
bk0: 7556a 1590827i bk1: 7556a 1592925i bk2: 7392a 1593813i bk3: 7392a 1594444i bk4: 7320a 1595263i bk5: 7319a 1595114i bk6: 6592a 1602120i bk7: 6592a 1603938i bk8: 6716a 1600479i bk9: 6716a 1600854i bk10: 6700a 1599537i bk11: 6700a 1601537i bk12: 7296a 1592933i bk13: 7296a 1593044i bk14: 7556a 1587852i bk15: 7552a 1590937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43422
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1668164 n_nop=1487260 n_act=5812 n_pre=5796 n_req=42324 n_rd=114296 n_write=55000 bw_util=0.203
n_activity=578964 dram_eff=0.5848
bk0: 7680a 1590226i bk1: 7680a 1590794i bk2: 7392a 1593076i bk3: 7392a 1594878i bk4: 7316a 1595463i bk5: 7316a 1597533i bk6: 6592a 1602472i bk7: 6592a 1603198i bk8: 6720a 1601745i bk9: 6720a 1601756i bk10: 6700a 1599793i bk11: 6700a 1601551i bk12: 7296a 1592499i bk13: 7296a 1595459i bk14: 7452a 1590845i bk15: 7452a 1591721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7fdb17982460 :  mf: uid=6427883, sid21:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (3119889), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1668164 n_nop=1486988 n_act=5992 n_pre=5976 n_req=42302 n_rd=114248 n_write=54960 bw_util=0.2029
n_activity=580078 dram_eff=0.5834
bk0: 7680a 1588436i bk1: 7680a 1590552i bk2: 7392a 1592562i bk3: 7392a 1594054i bk4: 7320a 1594911i bk5: 7320a 1595477i bk6: 6588a 1601447i bk7: 6588a 1602080i bk8: 6720a 1600084i bk9: 6720a 1601279i bk10: 6676a 1599788i bk11: 6676a 1600941i bk12: 7296a 1592501i bk13: 7296a 1593296i bk14: 7452a 1589628i bk15: 7452a 1592753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42402
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1668164 n_nop=1487188 n_act=5844 n_pre=5828 n_req=42326 n_rd=114304 n_write=55000 bw_util=0.203
n_activity=579830 dram_eff=0.584
bk0: 7680a 1590219i bk1: 7680a 1591080i bk2: 7392a 1593997i bk3: 7392a 1594990i bk4: 7212a 1597148i bk5: 7212a 1599323i bk6: 6716a 1601332i bk7: 6716a 1600477i bk8: 6720a 1599409i bk9: 6720a 1601108i bk10: 6676a 1599983i bk11: 6676a 1601511i bk12: 7292a 1592352i bk13: 7292a 1593393i bk14: 7464a 1591258i bk15: 7464a 1591810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4206
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1668164 n_nop=1486984 n_act=5982 n_pre=5966 n_req=42308 n_rd=114272 n_write=54960 bw_util=0.2029
n_activity=578597 dram_eff=0.585
bk0: 7556a 1590232i bk1: 7556a 1592686i bk2: 7496a 1592923i bk3: 7496a 1590849i bk4: 7216a 1596511i bk5: 7216a 1596745i bk6: 6716a 1601426i bk7: 6716a 1601562i bk8: 6716a 1599129i bk9: 6716a 1599707i bk10: 6680a 1599313i bk11: 6680a 1601681i bk12: 7292a 1592031i bk13: 7292a 1593740i bk14: 7464a 1590163i bk15: 7464a 1591887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4123
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1668164 n_nop=1487254 n_act=5877 n_pre=5861 n_req=42293 n_rd=114212 n_write=54960 bw_util=0.2028
n_activity=579019 dram_eff=0.5843
bk0: 7556a 1589408i bk1: 7556a 1592688i bk2: 7496a 1592136i bk3: 7496a 1593382i bk4: 7180a 1596630i bk5: 7176a 1600264i bk6: 6720a 1600867i bk7: 6720a 1601271i bk8: 6716a 1599963i bk9: 6716a 1600436i bk10: 6680a 1599595i bk11: 6680a 1601929i bk12: 7172a 1594776i bk13: 7172a 1595284i bk14: 7588a 1589222i bk15: 7588a 1589976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42407
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1668164 n_nop=1486826 n_act=6001 n_pre=5985 n_req=42338 n_rd=114312 n_write=55040 bw_util=0.203
n_activity=577317 dram_eff=0.5867
bk0: 7552a 1590285i bk1: 7552a 1592331i bk2: 7500a 1591663i bk3: 7500a 1591877i bk4: 7184a 1597237i bk5: 7184a 1596492i bk6: 6720a 1601143i bk7: 6720a 1600549i bk8: 6636a 1600590i bk9: 6636a 1600299i bk10: 6804a 1597638i bk11: 6804a 1598642i bk12: 7172a 1594040i bk13: 7172a 1594178i bk14: 7588a 1587912i bk15: 7588a 1589684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41563
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1668164 n_nop=1487216 n_act=5898 n_pre=5882 n_req=42292 n_rd=114208 n_write=54960 bw_util=0.2028
n_activity=580606 dram_eff=0.5827
bk0: 7552a 1591733i bk1: 7552a 1592718i bk2: 7500a 1593526i bk3: 7500a 1593271i bk4: 7136a 1598787i bk5: 7136a 1598850i bk6: 6716a 1600669i bk7: 6716a 1601426i bk8: 6636a 1601031i bk9: 6636a 1602364i bk10: 6804a 1598210i bk11: 6804a 1599645i bk12: 7172a 1594417i bk13: 7172a 1594846i bk14: 7588a 1587845i bk15: 7588a 1589545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41271
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1668164 n_nop=1487274 n_act=5861 n_pre=5845 n_req=42296 n_rd=114224 n_write=54960 bw_util=0.2028
n_activity=579298 dram_eff=0.5841
bk0: 7676a 1589655i bk1: 7676a 1590879i bk2: 7500a 1592407i bk3: 7500a 1593284i bk4: 7140a 1598105i bk5: 7140a 1599386i bk6: 6716a 1602537i bk7: 6716a 1601463i bk8: 6640a 1601298i bk9: 6640a 1601625i bk10: 6804a 1598129i bk11: 6804a 1598597i bk12: 7172a 1593563i bk13: 7172a 1594960i bk14: 7464a 1590663i bk15: 7464a 1592660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41564
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1668164 n_nop=1486956 n_act=5936 n_pre=5920 n_req=42338 n_rd=114312 n_write=55040 bw_util=0.203
n_activity=580761 dram_eff=0.5832
bk0: 7676a 1589790i bk1: 7676a 1591101i bk2: 7496a 1591951i bk3: 7496a 1593780i bk4: 7152a 1598115i bk5: 7152a 1600442i bk6: 6712a 1601426i bk7: 6712a 1601636i bk8: 6640a 1602186i bk9: 6640a 1602212i bk10: 6724a 1598952i bk11: 6724a 1600903i bk12: 7292a 1593313i bk13: 7292a 1593394i bk14: 7464a 1590210i bk15: 7464a 1591402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4235

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21186, Miss = 14279, Miss_rate = 0.674, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[1]: Access = 21148, Miss = 14278, Miss_rate = 0.675, Pending_hits = 1354, Reservation_fails = 0
L2_cache_bank[2]: Access = 21158, Miss = 14282, Miss_rate = 0.675, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[3]: Access = 21140, Miss = 14281, Miss_rate = 0.676, Pending_hits = 1362, Reservation_fails = 0
L2_cache_bank[4]: Access = 21150, Miss = 14287, Miss_rate = 0.676, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[5]: Access = 21145, Miss = 14287, Miss_rate = 0.676, Pending_hits = 1361, Reservation_fails = 0
L2_cache_bank[6]: Access = 21125, Miss = 14281, Miss_rate = 0.676, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[7]: Access = 21125, Miss = 14281, Miss_rate = 0.676, Pending_hits = 1369, Reservation_fails = 0
L2_cache_bank[8]: Access = 21173, Miss = 14288, Miss_rate = 0.675, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[9]: Access = 21178, Miss = 14288, Miss_rate = 0.675, Pending_hits = 1397, Reservation_fails = 0
L2_cache_bank[10]: Access = 21168, Miss = 14284, Miss_rate = 0.675, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[11]: Access = 21158, Miss = 14284, Miss_rate = 0.675, Pending_hits = 1387, Reservation_fails = 0
L2_cache_bank[12]: Access = 21148, Miss = 14277, Miss_rate = 0.675, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[13]: Access = 21158, Miss = 14276, Miss_rate = 0.675, Pending_hits = 1413, Reservation_fails = 0
L2_cache_bank[14]: Access = 21188, Miss = 14289, Miss_rate = 0.674, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[15]: Access = 21188, Miss = 14289, Miss_rate = 0.674, Pending_hits = 1385, Reservation_fails = 0
L2_cache_bank[16]: Access = 21163, Miss = 14276, Miss_rate = 0.675, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[17]: Access = 21153, Miss = 14276, Miss_rate = 0.675, Pending_hits = 1385, Reservation_fails = 0
L2_cache_bank[18]: Access = 21153, Miss = 14278, Miss_rate = 0.675, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[19]: Access = 21163, Miss = 14278, Miss_rate = 0.675, Pending_hits = 1364, Reservation_fails = 0
L2_cache_bank[20]: Access = 21188, Miss = 14289, Miss_rate = 0.674, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[21]: Access = 21188, Miss = 14289, Miss_rate = 0.674, Pending_hits = 1361, Reservation_fails = 0
L2_total_cache_accesses = 465544
L2_total_cache_misses = 314217
L2_total_cache_miss_rate = 0.6749
L2_total_cache_pending_hits = 17335
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 133816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17025
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 162999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 313840
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 151200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.064

icnt_total_pkts_mem_to_simt=1496064
icnt_total_pkts_simt_to_mem=1070344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5253
	minimum = 6
	maximum = 56
Network latency average = 8.40276
	minimum = 6
	maximum = 53
Slowest packet = 840960
Flit latency average = 6.85478
	minimum = 6
	maximum = 51
Slowest flit = 2318519
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237483
	minimum = 0.0187928 (at node 0)
	maximum = 0.0281892 (at node 19)
Accepted packet rate average = 0.0237483
	minimum = 0.0187928 (at node 0)
	maximum = 0.0281892 (at node 19)
Injected flit rate average = 0.065454
	minimum = 0.0433051 (at node 0)
	maximum = 0.0867634 (at node 42)
Accepted flit rate average= 0.065454
	minimum = 0.0602594 (at node 0)
	maximum = 0.0903891 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.81082 (10 samples)
	minimum = 6 (10 samples)
	maximum = 182.9 (10 samples)
Network latency average = 9.29433 (10 samples)
	minimum = 6 (10 samples)
	maximum = 179 (10 samples)
Flit latency average = 8.13209 (10 samples)
	minimum = 6 (10 samples)
	maximum = 175.3 (10 samples)
Fragmentation average = 0.094836 (10 samples)
	minimum = 0 (10 samples)
	maximum = 132.7 (10 samples)
Injected packet rate average = 0.0207548 (10 samples)
	minimum = 0.0164241 (10 samples)
	maximum = 0.0246353 (10 samples)
Accepted packet rate average = 0.0207548 (10 samples)
	minimum = 0.0164241 (10 samples)
	maximum = 0.0246353 (10 samples)
Injected flit rate average = 0.0572038 (10 samples)
	minimum = 0.0378447 (10 samples)
	maximum = 0.0758399 (10 samples)
Accepted flit rate average = 0.0572038 (10 samples)
	minimum = 0.0526671 (10 samples)
	maximum = 0.0789966 (10 samples)
Injected packet size average = 2.75617 (10 samples)
Accepted packet size average = 2.75617 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 35 sec (2195 sec)
gpgpu_simulation_rate = 131429 (inst/sec)
gpgpu_simulation_rate = 1421 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 11: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 11 
gpu_sim_cycle = 38926
gpu_sim_insn = 28848876
gpu_ipc =     741.1210
gpu_tot_sim_cycle = 3380966
gpu_tot_sim_insn = 317337636
gpu_tot_ipc =      93.8600
gpu_tot_issued_cta = 704
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 7289
partiton_reqs_in_parallel = 856372
partiton_reqs_in_parallel_total    = 19675747
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.0729
partiton_reqs_in_parallel_util = 856372
partiton_reqs_in_parallel_util_total    = 19675747
gpu_sim_cycle_parition_util = 38926
gpu_tot_sim_cycle_parition_util    = 897069
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9361
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 465544
L2_BW  =     113.2363 GB/Sec
L2_BW_total  =      14.3551 GB/Sec
gpu_total_sim_rate=135267

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6371508
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0828
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6368326
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 19712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6371508
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
53098, 51025, 51117, 52986, 53108, 51058, 51124, 52975, 14516, 13928, 13980, 10851, 
gpgpu_n_tot_thrd_icount = 366513664
gpgpu_n_tot_w_icount = 11453552
gpgpu_n_stall_shd_mem = 168572
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 345224
gpgpu_n_mem_write_global = 166320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 8428288
gpgpu_n_store_insn = 5239080
gpgpu_n_shmem_insn = 34708168
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 630784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 235
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:328784	W0_Idle:6577259	W0_Scoreboard:34540269	W1:665280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4489980	W32:6298292
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2761792 {8:345224,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22619520 {136:166320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38967104 {40:83160,136:262064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1330560 {8:166320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 2578 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 3380965 
mrq_lat_table:236449 	36334 	24001 	52873 	63572 	46573 	24442 	14005 	10116 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	301470 	194322 	1042 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	396858 	15439 	95 	0 	84907 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	288358 	55996 	898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	75600 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	739 	159 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  7.438849  7.228438  7.834184  7.914948  7.533854  7.533854  7.943452  7.943452  8.232629  7.853026  7.172414  7.249330  8.401686  8.308333  7.760599  7.760599 
dram[1]:  7.771930  8.182058  7.547739  7.256039  6.918224  6.822581  8.337500  8.036144  7.853026  7.944606  7.033766  6.961440  8.174864  8.357542  7.203704  7.038462 
dram[2]:  8.020253  7.597122  8.163043  7.905263  7.149758  7.363184  7.988024  7.622857  8.336391  8.089021  7.107612  7.033766  8.451978  8.548572  7.524631  7.451220 
dram[3]:  7.560859  7.745721  7.663265  7.291262  6.854167  6.729546  8.131098  7.890532  7.308311  7.427793  7.116095  7.153846  8.130435  8.500000  7.637500  7.415049 
dram[4]:  7.979849  7.979849  7.989362  7.989362  7.226368  7.155172  8.493789  7.859195  8.041298  7.387534  7.470914  7.348774  7.871053  7.748704  7.550617  7.440389 
dram[5]:  7.771930  7.850633  7.685930  7.460976  6.919048  6.886256  8.389570  8.188622  6.969309  7.041344  7.156499  7.156499  8.308333  8.449153  7.333333  7.298329 
dram[6]:  8.139108  8.182058  7.966146  8.403846  7.100490  6.798122  8.047059  8.000000  7.548476  7.384824  7.351499  7.865889  7.820856  7.948370  7.335681  7.086168 
dram[7]:  7.769423  7.616708  7.846154  7.536946  7.137931  6.867299  8.496895  8.496895  6.821883  6.398568  7.534060  7.071611  8.705358  8.381089  7.301402  6.975446 
dram[8]:  7.928389  7.888041  8.181818  8.052631  7.078818  6.908654  8.710191  8.441358  7.594901  7.638176  7.295515  7.144703  7.657068  7.779255  7.301402  7.102273 
dram[9]:  7.705596  7.416862  8.010471  7.766498  7.687166  7.486979  7.997076  7.997076  7.305177  7.265583  7.617080  7.144703  8.216292  8.309659  7.298329  7.606965 
dram[10]:  8.356200  8.017721  7.497549  7.647500  6.693023  7.088670  8.597485  8.041177  7.426593  7.594901  7.141732  6.923664  8.083784  8.401686  7.333333  7.128205 
average row locality = 512041/67193 = 7.620451
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2079      2078      2063      2063      1971      1971      1822      1822      1845      1845      1834      1834      2015      2015      2081      2081 
dram[1]:      2078      2078      2029      2029      2006      2006      1821      1821      1845      1845      1838      1838      2016      2016      2081      2080 
dram[2]:      2112      2112      2029      2029      2005      2005      1821      1821      1846      1846      1838      1838      2016      2016      2052      2052 
dram[3]:      2112      2112      2029      2029      2006      2006      1820      1820      1846      1846      1832      1832      2016      2016      2052      2052 
dram[4]:      2112      2112      2029      2029      1977      1977      1855      1855      1846      1846      1832      1832      2015      2015      2055      2055 
dram[5]:      2078      2078      2057      2057      1978      1978      1855      1855      1845      1845      1833      1833      2015      2015      2055      2055 
dram[6]:      2078      2078      2057      2057      1969      1968      1856      1856      1845      1845      1833      1833      1982      1982      2089      2089 
dram[7]:      2077      2077      2058      2058      1970      1970      1856      1856      1823      1823      1867      1867      1982      1982      2089      2089 
dram[8]:      2077      2077      2058      2058      1957      1957      1855      1855      1823      1823      1867      1867      1982      1982      2089      2089 
dram[9]:      2111      2111      2058      2058      1958      1958      1855      1855      1823      1823      1867      1867      1982      1982      2055      2055 
dram[10]:      2111      2111      2057      2057      1961      1961      1854      1854      1823      1823      1845      1845      2015      2015      2055      2055 
total reads: 345721
bank skew: 2112/1820 = 1.16
chip skew: 31444/31416 = 1.00
number of total write accesses:
dram[0]:      1023      1023      1008      1008       922       922       847       847       880       880       870       870       976       976      1031      1031 
dram[1]:      1023      1023       975       975       955       955       847       847       880       880       870       870       976       976      1031      1031 
dram[2]:      1056      1056       975       975       955       955       847       847       880       880       870       870       976       976      1003      1003 
dram[3]:      1056      1056       975       975       955       955       847       847       880       880       865       865       976       976      1003      1003 
dram[4]:      1056      1056       975       975       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[5]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[6]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       943       943      1036      1036 
dram[7]:      1023      1023      1002      1002       928       928       880       880       858       858       898       898       943       943      1036      1036 
dram[8]:      1023      1023      1002      1002       917       917       880       880       858       858       898       898       943       943      1036      1036 
dram[9]:      1056      1056      1002      1002       917       917       880       880       858       858       898       898       943       943      1003      1003 
dram[10]:      1056      1056      1002      1002       917       917       880       880       858       858       876       876       976       976      1003      1003 
total reads: 166320
bank skew: 1056/847 = 1.25
chip skew: 15136/15114 = 1.00
average mf latency per bank:
dram[0]:       2521      2379      2712      2298      2651      1994      2237      2105      2599      2252      3821      2792      3355      2644      2547      2430
dram[1]:       2523      2376      2685      2264      2644      1996      2236      2109      2596      2248      3772      2787      3354      2645      2547      2432
dram[2]:       2550      2404      2687      2268      2643      1994      2245      2116      2593      2250      3772      2790      3312      2643      2526      2410
dram[3]:       2548      2405      2704      2281      2644      1995      2246      2119      2594      2247      3798      2829      3317      2644      2524      2410
dram[4]:       2546      2404      2703      2284      2620      2002      2246      2111      2596      2248      3800      2833      3315      2642      2524      2407
dram[5]:       2531      2385      2700      2271      2621      2004      2246      2111      2596      2249      3811      2841      3318      2645      2523      2408
dram[6]:       2530      2386      2699      2270      2610      1990      2244      2111      2597      2248      3808      2841      3286      2661      2542      2425
dram[7]:       2526      2386      2699      2269      2609      1991      2277      2122      2565      2212      3786      2808      3287      2665      2542      2422
dram[8]:       2525      2389      2756      2288      2625      1986      2278      2122      2565      2214      3786      2809      3266      2642      2540      2424
dram[9]:       2544      2406      2757      2289      2623      1986      2265      2120      2566      2214      3786      2808      3267      2644      2515      2394
dram[10]:       2546      2409      2736      2288      2619      1981      2268      2123      2566      2215      3895      2824      3280      2630      2515      2399
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1740443 n_nop=1542301 n_act=6013 n_pre=5997 n_req=46533 n_rd=125676 n_write=60456 bw_util=0.2139
n_activity=634820 dram_eff=0.5864
bk0: 8316a 1656970i bk1: 8312a 1658909i bk2: 8252a 1657395i bk3: 8252a 1659673i bk4: 7884a 1664487i bk5: 7884a 1666376i bk6: 7288a 1669146i bk7: 7288a 1671865i bk8: 7380a 1667191i bk9: 7380a 1667502i bk10: 7336a 1665992i bk11: 7336a 1668856i bk12: 8060a 1657611i bk13: 8060a 1661057i bk14: 8324a 1653541i bk15: 8324a 1657248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46765
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1740443 n_nop=1541963 n_act=6166 n_pre=6150 n_req=46541 n_rd=125708 n_write=60456 bw_util=0.2139
n_activity=635480 dram_eff=0.5859
bk0: 8312a 1656476i bk1: 8312a 1659063i bk2: 8116a 1659467i bk3: 8116a 1660968i bk4: 8024a 1661551i bk5: 8024a 1661480i bk6: 7284a 1668556i bk7: 7284a 1670602i bk8: 7380a 1667069i bk9: 7380a 1668011i bk10: 7352a 1666075i bk11: 7352a 1668355i bk12: 8064a 1658148i bk13: 8064a 1659229i bk14: 8324a 1652972i bk15: 8320a 1656233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4675
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1740443 n_nop=1542191 n_act=6010 n_pre=5994 n_req=46562 n_rd=125752 n_write=60496 bw_util=0.214
n_activity=634047 dram_eff=0.5875
bk0: 8448a 1655339i bk1: 8448a 1656466i bk2: 8116a 1659066i bk3: 8116a 1661206i bk4: 8020a 1661826i bk5: 8020a 1663878i bk6: 7284a 1668538i bk7: 7284a 1669807i bk8: 7384a 1668045i bk9: 7384a 1668583i bk10: 7352a 1666079i bk11: 7352a 1667904i bk12: 8064a 1657966i bk13: 8064a 1661189i bk14: 8208a 1655667i bk15: 8208a 1657296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45326
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1740443 n_nop=1541903 n_act=6198 n_pre=6182 n_req=46540 n_rd=125704 n_write=60456 bw_util=0.2139
n_activity=635592 dram_eff=0.5858
bk0: 8448a 1653841i bk1: 8448a 1656284i bk2: 8116a 1658283i bk3: 8116a 1660348i bk4: 8024a 1661182i bk5: 8024a 1662151i bk6: 7280a 1667948i bk7: 7280a 1668628i bk8: 7384a 1666245i bk9: 7384a 1668207i bk10: 7328a 1666385i bk11: 7328a 1668265i bk12: 8064a 1657758i bk13: 8064a 1659122i bk14: 8208a 1654901i bk15: 8208a 1658027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45512
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fdb1ce781e0 :  mf: uid=7070527, sid01:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (3380965), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1740443 n_nop=1542103 n_act=6042 n_pre=6026 n_req=46568 n_rd=125768 n_write=60504 bw_util=0.2141
n_activity=635139 dram_eff=0.5866
bk0: 8448a 1655418i bk1: 8448a 1656563i bk2: 8116a 1659934i bk3: 8116a 1661411i bk4: 7908a 1663744i bk5: 7908a 1665730i bk6: 7420a 1667597i bk7: 7420a 1667042i bk8: 7384a 1665832i bk9: 7384a 1667748i bk10: 7328a 1666875i bk11: 7328a 1667856i bk12: 8060a 1657683i bk13: 8060a 1659310i bk14: 8220a 1656510i bk15: 8220a 1657085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45002
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1740443 n_nop=1541903 n_act=6186 n_pre=6170 n_req=46546 n_rd=125728 n_write=60456 bw_util=0.214
n_activity=634119 dram_eff=0.5872
bk0: 8312a 1655548i bk1: 8312a 1658655i bk2: 8228a 1659037i bk3: 8228a 1657081i bk4: 7912a 1663011i bk5: 7912a 1663581i bk6: 7420a 1667879i bk7: 7420a 1668191i bk8: 7380a 1665633i bk9: 7380a 1665972i bk10: 7332a 1665644i bk11: 7332a 1668745i bk12: 8060a 1657381i bk13: 8060a 1659514i bk14: 8220a 1655624i bk15: 8220a 1657625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44548
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1740443 n_nop=1542189 n_act=6073 n_pre=6057 n_req=46531 n_rd=125668 n_write=60456 bw_util=0.2139
n_activity=634003 dram_eff=0.5871
bk0: 8312a 1654195i bk1: 8312a 1658367i bk2: 8228a 1658151i bk3: 8228a 1659598i bk4: 7876a 1662723i bk5: 7872a 1667032i bk6: 7424a 1666943i bk7: 7424a 1667722i bk8: 7380a 1666152i bk9: 7380a 1667284i bk10: 7332a 1665953i bk11: 7332a 1668800i bk12: 7928a 1660288i bk13: 7928a 1661209i bk14: 8356a 1654304i bk15: 8356a 1655354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45523
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1740443 n_nop=1541729 n_act=6205 n_pre=6189 n_req=46580 n_rd=125776 n_write=60544 bw_util=0.2141
n_activity=632749 dram_eff=0.5889
bk0: 8308a 1655631i bk1: 8308a 1658424i bk2: 8232a 1657561i bk3: 8232a 1658080i bk4: 7880a 1663650i bk5: 7880a 1663116i bk6: 7424a 1667401i bk7: 7424a 1667397i bk8: 7292a 1667085i bk9: 7292a 1667040i bk10: 7468a 1663734i bk11: 7468a 1665374i bk12: 7928a 1659695i bk13: 7928a 1659821i bk14: 8356a 1653014i bk15: 8356a 1655141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44758
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1740443 n_nop=1542151 n_act=6094 n_pre=6078 n_req=46530 n_rd=125664 n_write=60456 bw_util=0.2139
n_activity=636031 dram_eff=0.5853
bk0: 8308a 1657105i bk1: 8308a 1658440i bk2: 8232a 1659027i bk3: 8232a 1659549i bk4: 7828a 1665224i bk5: 7828a 1665692i bk6: 7420a 1666750i bk7: 7420a 1668014i bk8: 7292a 1667417i bk9: 7292a 1669366i bk10: 7468a 1664395i bk11: 7468a 1666354i bk12: 7928a 1659457i bk13: 7928a 1660684i bk14: 8356a 1652715i bk15: 8356a 1654876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44473
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fdb16a9baf0 :  mf: uid=7070528, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (3380965), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1740443 n_nop=1542190 n_act=6071 n_pre=6055 n_req=46532 n_rd=125671 n_write=60456 bw_util=0.2139
n_activity=635018 dram_eff=0.5862
bk0: 8444a 1655154i bk1: 8444a 1657063i bk2: 8232a 1658041i bk3: 8231a 1659270i bk4: 7832a 1664755i bk5: 7832a 1666323i bk6: 7420a 1668614i bk7: 7420a 1668088i bk8: 7292a 1667723i bk9: 7292a 1668315i bk10: 7468a 1664720i bk11: 7468a 1665412i bk12: 7928a 1659130i bk13: 7928a 1660582i bk14: 8220a 1655987i bk15: 8220a 1658419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44968
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1740443 n_nop=1541875 n_act=6136 n_pre=6120 n_req=46578 n_rd=125768 n_write=60544 bw_util=0.2141
n_activity=636414 dram_eff=0.5855
bk0: 8444a 1655242i bk1: 8444a 1657109i bk2: 8228a 1657685i bk3: 8228a 1659998i bk4: 7844a 1664492i bk5: 7844a 1666914i bk6: 7416a 1667615i bk7: 7416a 1667942i bk8: 7292a 1668689i bk9: 7292a 1668887i bk10: 7380a 1665617i bk11: 7380a 1667200i bk12: 8060a 1658542i bk13: 8060a 1658955i bk14: 8220a 1655786i bk15: 8220a 1656861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45719

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23299, Miss = 15710, Miss_rate = 0.674, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[1]: Access = 23260, Miss = 15709, Miss_rate = 0.675, Pending_hits = 1356, Reservation_fails = 0
L2_cache_bank[2]: Access = 23271, Miss = 15714, Miss_rate = 0.675, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[3]: Access = 23254, Miss = 15713, Miss_rate = 0.676, Pending_hits = 1366, Reservation_fails = 0
L2_cache_bank[4]: Access = 23265, Miss = 15719, Miss_rate = 0.676, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[5]: Access = 23260, Miss = 15719, Miss_rate = 0.676, Pending_hits = 1365, Reservation_fails = 0
L2_cache_bank[6]: Access = 23238, Miss = 15713, Miss_rate = 0.676, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[7]: Access = 23237, Miss = 15713, Miss_rate = 0.676, Pending_hits = 1372, Reservation_fails = 0
L2_cache_bank[8]: Access = 23287, Miss = 15721, Miss_rate = 0.675, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[9]: Access = 23293, Miss = 15721, Miss_rate = 0.675, Pending_hits = 1401, Reservation_fails = 0
L2_cache_bank[10]: Access = 23282, Miss = 15716, Miss_rate = 0.675, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[11]: Access = 23271, Miss = 15716, Miss_rate = 0.675, Pending_hits = 1390, Reservation_fails = 0
L2_cache_bank[12]: Access = 23260, Miss = 15709, Miss_rate = 0.675, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[13]: Access = 23271, Miss = 15708, Miss_rate = 0.675, Pending_hits = 1418, Reservation_fails = 0
L2_cache_bank[14]: Access = 23304, Miss = 15722, Miss_rate = 0.675, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[15]: Access = 23304, Miss = 15722, Miss_rate = 0.675, Pending_hits = 1389, Reservation_fails = 0
L2_cache_bank[16]: Access = 23277, Miss = 15708, Miss_rate = 0.675, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[17]: Access = 23266, Miss = 15708, Miss_rate = 0.675, Pending_hits = 1388, Reservation_fails = 0
L2_cache_bank[18]: Access = 23265, Miss = 15709, Miss_rate = 0.675, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[19]: Access = 23276, Miss = 15709, Miss_rate = 0.675, Pending_hits = 1368, Reservation_fails = 0
L2_cache_bank[20]: Access = 23304, Miss = 15721, Miss_rate = 0.675, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[21]: Access = 23304, Miss = 15721, Miss_rate = 0.675, Pending_hits = 1365, Reservation_fails = 0
L2_total_cache_accesses = 512048
L2_total_cache_misses = 345721
L2_total_cache_miss_rate = 0.6752
L2_total_cache_pending_hits = 17414
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 148737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 179383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 166320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 345224
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.067

icnt_total_pkts_mem_to_simt=1645424
icnt_total_pkts_simt_to_mem=1177328
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.6117
	minimum = 6
	maximum = 56
Network latency average = 8.47786
	minimum = 6
	maximum = 47
Slowest packet = 932172
Flit latency average = 6.96126
	minimum = 6
	maximum = 43
Slowest flit = 2569432
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238942
	minimum = 0.0189082 (at node 5)
	maximum = 0.0283622 (at node 0)
Accepted packet rate average = 0.0238942
	minimum = 0.0189082 (at node 5)
	maximum = 0.0283622 (at node 0)
Injected flit rate average = 0.0658559
	minimum = 0.043571 (at node 5)
	maximum = 0.0872961 (at node 42)
Accepted flit rate average= 0.0658559
	minimum = 0.0606294 (at node 5)
	maximum = 0.0909441 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.70181 (11 samples)
	minimum = 6 (11 samples)
	maximum = 171.364 (11 samples)
Network latency average = 9.22011 (11 samples)
	minimum = 6 (11 samples)
	maximum = 167 (11 samples)
Flit latency average = 8.02566 (11 samples)
	minimum = 6 (11 samples)
	maximum = 163.273 (11 samples)
Fragmentation average = 0.0862145 (11 samples)
	minimum = 0 (11 samples)
	maximum = 120.636 (11 samples)
Injected packet rate average = 0.0210402 (11 samples)
	minimum = 0.0166499 (11 samples)
	maximum = 0.0249741 (11 samples)
Accepted packet rate average = 0.0210402 (11 samples)
	minimum = 0.0166499 (11 samples)
	maximum = 0.0249741 (11 samples)
Injected flit rate average = 0.0579904 (11 samples)
	minimum = 0.0383652 (11 samples)
	maximum = 0.0768813 (11 samples)
Accepted flit rate average = 0.0579904 (11 samples)
	minimum = 0.053391 (11 samples)
	maximum = 0.0800827 (11 samples)
Injected packet size average = 2.75617 (11 samples)
Accepted packet size average = 2.75617 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 6 sec (2346 sec)
gpgpu_simulation_rate = 135267 (inst/sec)
gpgpu_simulation_rate = 1441 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 12: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 39528
gpu_sim_insn = 28848876
gpu_ipc =     729.8339
gpu_tot_sim_cycle = 3642644
gpu_tot_sim_insn = 346186512
gpu_tot_ipc =      95.0371
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 7846
partiton_reqs_in_parallel = 869616
partiton_reqs_in_parallel_total    = 20532119
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.8753
partiton_reqs_in_parallel_util = 869616
partiton_reqs_in_parallel_util_total    = 20532119
gpu_sim_cycle_parition_util = 39528
gpu_tot_sim_cycle_parition_util    = 935995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9387
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 512048
L2_BW  =     111.5117 GB/Sec
L2_BW_total  =      14.5339 GB/Sec
gpu_total_sim_rate=138585

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6950736
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21504
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0759
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6947554
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21504
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6950736
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
57924, 55665, 55763, 57800, 57934, 55694, 55770, 57790, 14516, 13928, 13980, 10851, 
gpgpu_n_tot_thrd_icount = 399833088
gpgpu_n_tot_w_icount = 12494784
gpgpu_n_stall_shd_mem = 168596
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 376608
gpgpu_n_mem_write_global = 181440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9194496
gpgpu_n_store_insn = 5715360
gpgpu_n_shmem_insn = 37863456
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 688128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 259
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:358650	W0_Idle:6592311	W0_Scoreboard:35684375	W1:725760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4898160	W32:6870864
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3012864 {8:376608,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24675840 {136:181440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42509568 {40:90720,136:285888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1451520 {8:181440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 2382 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 3642643 
mrq_lat_table:255810 	38819 	26109 	58594 	70780 	51861 	27551 	15333 	10132 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	329951 	212326 	1061 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	12 	440660 	17612 	107 	0 	85423 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	314818 	60830 	988 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	90720 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	817 	160 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  7.154334  6.918200  7.565315  7.668950  7.176471  7.176471  7.720745  7.679894  7.849604  7.382134  7.038095  6.971698  8.057072  8.097257  7.385621  7.385621 
dram[1]:  7.568233  7.922717  7.367713  7.021368  6.518072  6.492000  8.197741  7.759358  7.767624  7.891247  6.788991  6.666667  7.678487  7.826506  6.946721  6.778000 
dram[2]:  7.731544  7.306554  7.975728  7.750000  6.904255  7.085153  7.718085  7.255000  7.936000  7.689922  6.915888  6.820276  8.099751  8.306906  7.236957  7.113248 
dram[3]:  7.337580  7.496746  7.269911  6.991489  6.492000  6.415020  7.926229  7.594241  7.171084  7.312039  6.917840  6.950472  7.678487  7.826506  7.430804  7.205628 
dram[4]:  7.766292  7.662971  7.641860  7.571429  6.832618  6.689075  8.128415  7.550761  7.534177  7.136691  7.258621  7.084135  7.533643  7.464368  7.074310  7.014737 
dram[5]:  7.467991  7.602247  7.339912  7.182404  6.776596  6.663180  8.173077  7.997312  6.746032  6.839080  6.985782  6.952830  7.938875  8.057072  7.196544  7.074310 
dram[6]:  7.960000  7.922717  7.783721  8.163415  6.726695  6.348000  7.709845  7.709845  7.345679  7.168674  7.086538  7.482234  7.577566  7.687651  6.892713  6.796407 
dram[7]:  7.465784  7.400438  7.440000  7.123404  6.874459  6.534979  8.266666  8.220995  6.607224  6.214437  7.297101  6.897260  8.377309  8.058375  7.213983  6.837349 
dram[8]:  7.634312  7.465784  7.971428  7.859155  6.673729  6.562500  8.218232  8.173077  7.410127  7.524422  7.058411  6.897260  7.332563  7.435597  6.948979  6.729249 
dram[9]:  7.366738  7.153209  7.643836  7.342105  7.502381  7.260369  7.747396  7.787958  6.954869  6.921986  7.440886  7.058411  7.957394  7.839506  7.104477  7.243478 
dram[10]:  8.167849  7.764045  7.339912  7.437778  6.410569  6.682203  8.307262  7.867725  7.265509  7.375315  6.881945  6.665919  7.676123  7.824096  6.985325  6.758621 
average row locality = 558665/76187 = 7.332813
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2268      2267      2255      2255      2158      2158      1979      1979      2015      2015      2008      2008      2191      2191      2268      2268 
dram[1]:      2267      2267      2218      2218      2196      2196      1978      1978      2015      2015      2012      2012      2192      2192      2268      2267 
dram[2]:      2304      2304      2218      2218      2195      2195      1978      1978      2016      2016      2012      2012      2192      2192      2237      2237 
dram[3]:      2304      2304      2218      2218      2196      2196      1977      1977      2016      2016      2005      2005      2192      2192      2237      2237 
dram[4]:      2304      2304      2218      2218      2164      2164      2015      2015      2016      2016      2005      2005      2191      2191      2240      2240 
dram[5]:      2267      2267      2249      2249      2165      2165      2015      2015      2015      2015      2006      2006      2191      2191      2240      2240 
dram[6]:      2267      2267      2249      2249      2155      2154      2016      2016      2015      2015      2006      2006      2155      2155      2277      2277 
dram[7]:      2266      2266      2250      2250      2156      2156      2016      2016      1991      1991      2043      2043      2155      2155      2277      2277 
dram[8]:      2266      2266      2250      2250      2142      2142      2015      2015      1991      1991      2043      2043      2155      2155      2277      2277 
dram[9]:      2303      2303      2250      2250      2143      2143      2015      2015      1992      1992      2043      2043      2155      2155      2240      2240 
dram[10]:      2303      2303      2249      2249      2146      2146      2014      2014      1992      1992      2019      2019      2191      2191      2240      2240 
total reads: 377225
bank skew: 2304/1977 = 1.17
chip skew: 34308/34278 = 1.00
number of total write accesses:
dram[0]:      1116      1116      1104      1104      1014      1014       924       924       960       960       948       948      1056      1056      1122      1122 
dram[1]:      1116      1116      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1122      1122 
dram[2]:      1152      1152      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1092      1092 
dram[3]:      1152      1152      1068      1068      1050      1050       924       924       960       960       942       942      1056      1056      1092      1092 
dram[4]:      1152      1152      1068      1068      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[5]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[6]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1020      1020      1128      1128 
dram[7]:      1116      1116      1098      1098      1020      1020       960       960       936       936       978       978      1020      1020      1128      1128 
dram[8]:      1116      1116      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1128      1128 
dram[9]:      1152      1152      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1092      1092 
dram[10]:      1152      1152      1098      1098      1008      1008       960       960       936       936       954       954      1056      1056      1092      1092 
total reads: 181440
bank skew: 1152/924 = 1.25
chip skew: 16512/16488 = 1.00
average mf latency per bank:
dram[0]:       2329      2199      2499      2119      2437      1837      2075      1952      2400      2082      3515      2573      3109      2454      2357      2250
dram[1]:       2332      2196      2474      2089      2432      1839      2073      1957      2397      2078      3471      2568      3108      2455      2357      2251
dram[2]:       2357      2222      2476      2092      2430      1838      2083      1963      2395      2079      3471      2571      3069      2453      2337      2230
dram[3]:       2354      2223      2491      2104      2431      1839      2082      1966      2396      2077      3496      2608      3075      2454      2335      2230
dram[4]:       2353      2222      2491      2107      2409      1845      2083      1959      2398      2078      3497      2612      3073      2452      2335      2227
dram[5]:       2339      2205      2487      2094      2411      1847      2083      1958      2397      2078      3508      2619      3075      2455      2334      2229
dram[6]:       2338      2205      2487      2093      2401      1835      2081      1959      2397      2078      3505      2619      3046      2470      2352      2244
dram[7]:       2334      2206      2486      2093      2400      1836      2111      1968      2369      2045      3485      2589      3047      2473      2351      2241
dram[8]:       2333      2209      2538      2109      2415      1831      2113      1969      2369      2047      3485      2590      3028      2452      2350      2243
dram[9]:       2350      2224      2540      2111      2413      1830      2101      1967      2369      2046      3485      2589      3028      2454      2327      2216
dram[10]:       2352      2226      2520      2110      2410      1827      2103      1969      2369      2047      3584      2603      3040      2441      2327      2220
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1813839 n_nop=1597109 n_act=6831 n_pre=6815 n_req=50771 n_rd=137132 n_write=65952 bw_util=0.2239
n_activity=694367 dram_eff=0.5849
bk0: 9072a 1723215i bk1: 9068a 1725422i bk2: 9020a 1723435i bk3: 9020a 1726261i bk4: 8632a 1730633i bk5: 8632a 1732873i bk6: 7916a 1736655i bk7: 7916a 1739593i bk8: 8060a 1734298i bk9: 8060a 1734349i bk10: 8032a 1732932i bk11: 8032a 1735959i bk12: 8764a 1724114i bk13: 8764a 1728144i bk14: 9072a 1719225i bk15: 9072a 1723394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49643
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1813839 n_nop=1596779 n_act=6980 n_pre=6964 n_req=50779 n_rd=137164 n_write=65952 bw_util=0.224
n_activity=694906 dram_eff=0.5846
bk0: 9068a 1722575i bk1: 9068a 1725324i bk2: 8872a 1725393i bk3: 8872a 1726945i bk4: 8784a 1727338i bk5: 8784a 1727930i bk6: 7912a 1735571i bk7: 7912a 1738205i bk8: 8060a 1734470i bk9: 8060a 1735335i bk10: 8048a 1732980i bk11: 8048a 1735374i bk12: 8768a 1724367i bk13: 8768a 1726123i bk14: 9072a 1718705i bk15: 9068a 1722382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50263
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1813839 n_nop=1597031 n_act=6804 n_pre=6788 n_req=50804 n_rd=137216 n_write=66000 bw_util=0.2241
n_activity=693190 dram_eff=0.5863
bk0: 9216a 1721589i bk1: 9216a 1722713i bk2: 8872a 1725044i bk3: 8872a 1727486i bk4: 8780a 1727953i bk5: 8780a 1730331i bk6: 7912a 1735526i bk7: 7912a 1737315i bk8: 8064a 1735087i bk9: 8064a 1735791i bk10: 8048a 1732645i bk11: 8048a 1735104i bk12: 8768a 1724828i bk13: 8768a 1728026i bk14: 8948a 1722093i bk15: 8948a 1723605i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48593
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1813839 n_nop=1596687 n_act=7028 n_pre=7012 n_req=50778 n_rd=137160 n_write=65952 bw_util=0.224
n_activity=694997 dram_eff=0.5845
bk0: 9216a 1719816i bk1: 9216a 1722749i bk2: 8872a 1724469i bk3: 8872a 1726533i bk4: 8784a 1727044i bk5: 8784a 1728263i bk6: 7908a 1735159i bk7: 7908a 1736062i bk8: 8064a 1733127i bk9: 8064a 1735695i bk10: 8020a 1733630i bk11: 8020a 1735716i bk12: 8768a 1724065i bk13: 8768a 1725623i bk14: 8948a 1720864i bk15: 8948a 1724386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49092
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fdb0c746320 :  mf: uid=7713171, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3642642), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1813839 n_nop=1596815 n_act=6908 n_pre=6892 n_req=50806 n_rd=137224 n_write=66000 bw_util=0.2241
n_activity=693985 dram_eff=0.5857
bk0: 9216a 1721212i bk1: 9216a 1722842i bk2: 8872a 1725817i bk3: 8872a 1727497i bk4: 8656a 1729450i bk5: 8656a 1731717i bk6: 8060a 1734433i bk7: 8060a 1734040i bk8: 8064a 1732319i bk9: 8064a 1735108i bk10: 8020a 1733670i bk11: 8020a 1734885i bk12: 8764a 1724100i bk13: 8764a 1726211i bk14: 8960a 1722124i bk15: 8960a 1722866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48575
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1813839 n_nop=1596775 n_act=6972 n_pre=6956 n_req=50784 n_rd=137184 n_write=65952 bw_util=0.224
n_activity=693352 dram_eff=0.586
bk0: 9068a 1721501i bk1: 9068a 1724727i bk2: 8996a 1725206i bk3: 8996a 1723389i bk4: 8660a 1729213i bk5: 8660a 1729775i bk6: 8060a 1734873i bk7: 8060a 1735607i bk8: 8060a 1732658i bk9: 8060a 1733212i bk10: 8024a 1733122i bk11: 8024a 1735883i bk12: 8764a 1724146i bk13: 8764a 1726533i bk14: 8960a 1722147i bk15: 8960a 1724001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47605
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7fdb0c7aa9b0 :  mf: uid=7713170, sid07:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (3642638), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1813839 n_nop=1597001 n_act=6893 n_pre=6877 n_req=50767 n_rd=137116 n_write=65952 bw_util=0.2239
n_activity=693183 dram_eff=0.5859
bk0: 9068a 1720186i bk1: 9068a 1724957i bk2: 8996a 1724370i bk3: 8996a 1725533i bk4: 8620a 1728737i bk5: 8616a 1733297i bk6: 8064a 1734113i bk7: 8064a 1734782i bk8: 8060a 1733176i bk9: 8060a 1734202i bk10: 8024a 1732633i bk11: 8024a 1735939i bk12: 8620a 1726795i bk13: 8620a 1728343i bk14: 9108a 1720163i bk15: 9108a 1721462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49047
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1813839 n_nop=1596557 n_act=7009 n_pre=6993 n_req=50820 n_rd=137232 n_write=66048 bw_util=0.2241
n_activity=691558 dram_eff=0.5879
bk0: 9064a 1721938i bk1: 9064a 1724666i bk2: 9000a 1723441i bk3: 9000a 1724168i bk4: 8624a 1729423i bk5: 8624a 1729259i bk6: 8064a 1734600i bk7: 8064a 1734758i bk8: 7964a 1734183i bk9: 7964a 1733671i bk10: 8172a 1730530i bk11: 8172a 1732288i bk12: 8620a 1726404i bk13: 8620a 1726853i bk14: 9108a 1719214i bk15: 9108a 1721833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48225
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1813839 n_nop=1596939 n_act=6926 n_pre=6910 n_req=50766 n_rd=137112 n_write=65952 bw_util=0.2239
n_activity=695670 dram_eff=0.5838
bk0: 9064a 1723033i bk1: 9064a 1724750i bk2: 9000a 1725363i bk3: 9000a 1725896i bk4: 8568a 1731144i bk5: 8568a 1732253i bk6: 8060a 1733960i bk7: 8060a 1735367i bk8: 7964a 1734423i bk9: 7964a 1736719i bk10: 8172a 1731146i bk11: 8172a 1733489i bk12: 8620a 1725743i bk13: 8620a 1727813i bk14: 9108a 1718716i bk15: 9108a 1720956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47865
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1813839 n_nop=1597021 n_act=6877 n_pre=6861 n_req=50770 n_rd=137128 n_write=65952 bw_util=0.2239
n_activity=693808 dram_eff=0.5854
bk0: 9212a 1721266i bk1: 9212a 1723350i bk2: 9000a 1723979i bk3: 9000a 1725127i bk4: 8572a 1731241i bk5: 8572a 1733000i bk6: 8060a 1735844i bk7: 8060a 1735431i bk8: 7968a 1734515i bk9: 7968a 1735401i bk10: 8172a 1731546i bk11: 8172a 1732673i bk12: 8620a 1725978i bk13: 8620a 1727484i bk14: 8960a 1722212i bk15: 8960a 1724768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48057
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fdb32a00b50 :  mf: uid=7713172, sid07:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (3642643), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1813839 n_nop=1596657 n_act=6960 n_pre=6944 n_req=50820 n_rd=137230 n_write=66048 bw_util=0.2241
n_activity=695712 dram_eff=0.5844
bk0: 9212a 1721491i bk1: 9212a 1723683i bk2: 8996a 1724143i bk3: 8996a 1726386i bk4: 8584a 1730378i bk5: 8582a 1733116i bk6: 8056a 1734786i bk7: 8056a 1735242i bk8: 7968a 1735847i bk9: 7968a 1735750i bk10: 8076a 1732535i bk11: 8076a 1734265i bk12: 8764a 1724988i bk13: 8764a 1725651i bk14: 8960a 1721638i bk15: 8960a 1722725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48566

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25412, Miss = 17142, Miss_rate = 0.675, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[1]: Access = 25372, Miss = 17141, Miss_rate = 0.676, Pending_hits = 1362, Reservation_fails = 0
L2_cache_bank[2]: Access = 25384, Miss = 17146, Miss_rate = 0.675, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[3]: Access = 25368, Miss = 17145, Miss_rate = 0.676, Pending_hits = 1373, Reservation_fails = 0
L2_cache_bank[4]: Access = 25380, Miss = 17152, Miss_rate = 0.676, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[5]: Access = 25374, Miss = 17152, Miss_rate = 0.676, Pending_hits = 1373, Reservation_fails = 0
L2_cache_bank[6]: Access = 25350, Miss = 17145, Miss_rate = 0.676, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[7]: Access = 25350, Miss = 17145, Miss_rate = 0.676, Pending_hits = 1377, Reservation_fails = 0
L2_cache_bank[8]: Access = 25402, Miss = 17153, Miss_rate = 0.675, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[9]: Access = 25408, Miss = 17153, Miss_rate = 0.675, Pending_hits = 1409, Reservation_fails = 0
L2_cache_bank[10]: Access = 25396, Miss = 17148, Miss_rate = 0.675, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[11]: Access = 25384, Miss = 17148, Miss_rate = 0.676, Pending_hits = 1396, Reservation_fails = 0
L2_cache_bank[12]: Access = 25372, Miss = 17140, Miss_rate = 0.676, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[13]: Access = 25384, Miss = 17139, Miss_rate = 0.675, Pending_hits = 1423, Reservation_fails = 0
L2_cache_bank[14]: Access = 25420, Miss = 17154, Miss_rate = 0.675, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[15]: Access = 25420, Miss = 17154, Miss_rate = 0.675, Pending_hits = 1395, Reservation_fails = 0
L2_cache_bank[16]: Access = 25390, Miss = 17139, Miss_rate = 0.675, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[17]: Access = 25378, Miss = 17139, Miss_rate = 0.675, Pending_hits = 1393, Reservation_fails = 0
L2_cache_bank[18]: Access = 25378, Miss = 17141, Miss_rate = 0.675, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[19]: Access = 25390, Miss = 17141, Miss_rate = 0.675, Pending_hits = 1374, Reservation_fails = 0
L2_cache_bank[20]: Access = 25420, Miss = 17154, Miss_rate = 0.675, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[21]: Access = 25420, Miss = 17154, Miss_rate = 0.675, Pending_hits = 1371, Reservation_fails = 0
L2_total_cache_accesses = 558552
L2_total_cache_misses = 377225
L2_total_cache_miss_rate = 0.6754
L2_total_cache_pending_hits = 17539
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 163612
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 195767
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 181440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376608
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.070

icnt_total_pkts_mem_to_simt=1794784
icnt_total_pkts_simt_to_mem=1284312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55037
	minimum = 6
	maximum = 50
Network latency average = 8.42434
	minimum = 6
	maximum = 46
Slowest packet = 1024835
Flit latency average = 6.89942
	minimum = 6
	maximum = 42
Slowest flit = 3014513
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235302
	minimum = 0.0186202 (at node 0)
	maximum = 0.0279303 (at node 7)
Accepted packet rate average = 0.0235302
	minimum = 0.0186202 (at node 0)
	maximum = 0.0279303 (at node 7)
Injected flit rate average = 0.0648529
	minimum = 0.0429074 (at node 0)
	maximum = 0.0859666 (at node 42)
Accepted flit rate average= 0.0648529
	minimum = 0.059706 (at node 0)
	maximum = 0.089559 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.60586 (12 samples)
	minimum = 6 (12 samples)
	maximum = 161.25 (12 samples)
Network latency average = 9.15379 (12 samples)
	minimum = 6 (12 samples)
	maximum = 156.917 (12 samples)
Flit latency average = 7.9318 (12 samples)
	minimum = 6 (12 samples)
	maximum = 153.167 (12 samples)
Fragmentation average = 0.07903 (12 samples)
	minimum = 0 (12 samples)
	maximum = 110.583 (12 samples)
Injected packet rate average = 0.0212477 (12 samples)
	minimum = 0.0168141 (12 samples)
	maximum = 0.0252205 (12 samples)
Accepted packet rate average = 0.0212477 (12 samples)
	minimum = 0.0168141 (12 samples)
	maximum = 0.0252205 (12 samples)
Injected flit rate average = 0.0585622 (12 samples)
	minimum = 0.0387438 (12 samples)
	maximum = 0.0776384 (12 samples)
Accepted flit rate average = 0.0585622 (12 samples)
	minimum = 0.0539172 (12 samples)
	maximum = 0.0808724 (12 samples)
Injected packet size average = 2.75616 (12 samples)
Accepted packet size average = 2.75616 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 38 sec (2498 sec)
gpgpu_simulation_rate = 138585 (inst/sec)
gpgpu_simulation_rate = 1458 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 13: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 39187
gpu_sim_insn = 28848876
gpu_ipc =     736.1849
gpu_tot_sim_cycle = 3903981
gpu_tot_sim_insn = 375035388
gpu_tot_ipc =      96.0649
gpu_tot_issued_cta = 832
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 8182
partiton_reqs_in_parallel = 862114
partiton_reqs_in_parallel_total    = 21401735
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.7029
partiton_reqs_in_parallel_util = 862114
partiton_reqs_in_parallel_util_total    = 21401735
gpu_sim_cycle_parition_util = 39187
gpu_tot_sim_cycle_parition_util    = 975523
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9411
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 558552
L2_BW  =     112.4821 GB/Sec
L2_BW_total  =      14.6900 GB/Sec
gpu_total_sim_rate=141469

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7529964
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23296
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0701
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7526782
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7529964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
62750, 60306, 60409, 62617, 62760, 60343, 60416, 62599, 14516, 13928, 13980, 10851, 
gpgpu_n_tot_thrd_icount = 433152512
gpgpu_n_tot_w_icount = 13536016
gpgpu_n_stall_shd_mem = 168626
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 407992
gpgpu_n_mem_write_global = 196560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9960704
gpgpu_n_store_insn = 6191640
gpgpu_n_shmem_insn = 41018744
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 745472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 289
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:388817	W0_Idle:6607155	W0_Scoreboard:36813642	W1:786240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5306340	W32:7443436
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3263936 {8:407992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26732160 {136:196560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46052032 {40:98280,136:309712,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572480 {8:196560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 2216 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 3903980 
mrq_lat_table:277263 	42816 	28666 	63113 	76220 	56177 	30624 	16518 	10216 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	362555 	226193 	1094 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	12 	484489 	19759 	119 	0 	85939 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	341121 	65798 	1101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	105840 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	893 	162 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  7.558763  7.315369  7.927948  8.033186  7.554084  7.554084  8.147286  8.105398  8.258974  7.780193  7.402778  7.334862  8.518072  8.559322  7.743158  7.775898 
dram[1]:  7.984749  8.348519  7.721739  7.369295  6.880157  6.853229  8.588556  8.144703  8.133839  8.258974  7.149554  7.024123  8.128736  8.281031  7.297619  7.098455 
dram[2]:  8.156863  7.719588  8.338028  8.109589  7.278586  7.464819  8.144703  7.669100  8.347150  8.095477  7.279545  7.181614  8.561744  8.774194  7.586134  7.460744 
dram[3]:  7.751553  7.915433  7.622318  7.338843  6.853229  6.773695  8.313984  7.977215  7.528038  7.671429  7.283105  7.316514  8.091533  8.242424  7.782328  7.554393 
dram[4]:  8.192560  8.086393  8.000000  7.928571  7.203354  7.055441  8.570292  7.977778  7.935961  7.493023  7.631579  7.453271  7.979684  7.908278  7.451546  7.360489 
dram[5]:  7.881721  8.019693  7.695745  7.535417  7.145530  7.028630  8.616000  8.436031  7.094714  7.189732  7.352535  7.318807  8.356974  8.477219  7.544885  7.420945 
dram[6]:  8.386727  8.348519  8.183258  8.571090  7.095238  6.704501  8.141058  8.141058  7.742788  7.490698  7.455607  7.859606  8.020882  8.134118  7.269685  7.170874 
dram[7]:  7.879570  7.812367  7.797414  7.475206  7.247357  6.897384  8.711591  8.664880  6.949562  6.547521  7.676056  7.266667  8.796437  8.473040  7.567623  7.184825 
dram[8]:  8.052748  7.879570  8.375000  8.260274  7.039338  6.924644  8.616000  8.570292  7.767157  7.883085  7.431818  7.266667  7.768539  7.874715  7.327381  7.074713 
dram[9]:  7.781705  7.561616  8.004425  7.697872  7.890951  7.642697  8.179747  8.221375  7.301843  7.268349  7.822967  7.431818  8.370461  8.250597  7.451546  7.592437 
dram[10]:  8.604598  8.190372  7.728632  7.829004  6.767395  7.047619  8.753387  8.303342  7.617788  7.729268  7.247748  7.026201  8.126437  8.278688  7.330629  7.100196 
average row locality = 605289/78407 = 7.719834
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2457      2456      2439      2439      2331      2331      2152      2152      2181      2181      2170      2170      2383      2383      2460      2460 
dram[1]:      2456      2456      2399      2399      2372      2372      2151      2151      2181      2181      2175      2175      2384      2384      2460      2459 
dram[2]:      2496      2496      2399      2399      2371      2371      2151      2151      2182      2182      2175      2175      2384      2384      2426      2426 
dram[3]:      2496      2496      2399      2399      2372      2372      2150      2150      2182      2182      2168      2168      2384      2384      2426      2426 
dram[4]:      2496      2496      2399      2399      2338      2338      2191      2191      2182      2182      2168      2168      2383      2383      2429      2429 
dram[5]:      2456      2456      2432      2432      2339      2339      2191      2191      2181      2181      2169      2169      2383      2383      2429      2429 
dram[6]:      2456      2456      2432      2432      2329      2328      2192      2192      2181      2181      2169      2169      2344      2344      2469      2469 
dram[7]:      2455      2455      2433      2433      2330      2330      2192      2192      2155      2155      2209      2209      2344      2344      2469      2469 
dram[8]:      2455      2455      2433      2433      2315      2315      2191      2191      2155      2155      2209      2209      2344      2344      2469      2469 
dram[9]:      2495      2495      2433      2433      2316      2316      2191      2191      2155      2155      2209      2209      2344      2344      2429      2429 
dram[10]:      2495      2495      2432      2432      2319      2319      2190      2190      2155      2155      2183      2183      2383      2383      2429      2429 
total reads: 408729
bank skew: 2496/2150 = 1.16
chip skew: 37174/37142 = 1.00
number of total write accesses:
dram[0]:      1209      1209      1192      1192      1091      1091      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[1]:      1209      1209      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[2]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1185      1185 
dram[3]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1022      1022      1152      1152      1185      1185 
dram[4]:      1248      1248      1153      1153      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[5]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[6]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1113      1113      1224      1224 
dram[7]:      1209      1209      1185      1185      1098      1098      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[8]:      1209      1209      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[9]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1185      1185 
dram[10]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1035      1035      1152      1152      1185      1185 
total reads: 196560
bank skew: 1248/1001 = 1.25
chip skew: 17888/17862 = 1.00
average mf latency per bank:
dram[0]:       2168      2047      2329      1977      2276      1719      1928      1815      2234      1940      3265      2394      2874      2272      2189      2090
dram[1]:       2170      2044      2306      1949      2271      1721      1927      1819      2232      1936      3224      2390      2873      2272      2189      2092
dram[2]:       2192      2068      2307      1952      2269      1720      1936      1824      2229      1937      3224      2392      2838      2270      2171      2073
dram[3]:       2190      2069      2322      1964      2270      1721      1935      1828      2230      1935      3246      2425      2843      2272      2170      2073
dram[4]:       2189      2068      2321      1966      2250      1726      1936      1821      2232      1936      3247      2429      2841      2270      2170      2070
dram[5]:       2176      2052      2318      1955      2251      1728      1936      1821      2231      1936      3257      2436      2842      2273      2169      2071
dram[6]:       2176      2052      2318      1954      2241      1716      1934      1821      2231      1936      3255      2436      2816      2286      2185      2086
dram[7]:       2171      2053      2318      1953      2240      1717      1962      1830      2205      1905      3236      2408      2817      2289      2185      2083
dram[8]:       2171      2055      2366      1969      2254      1712      1963      1830      2205      1907      3236      2409      2800      2270      2184      2085
dram[9]:       2187      2070      2367      1970      2252      1712      1952      1828      2206      1907      3236      2408      2799      2272      2163      2060
dram[10]:       2188      2072      2348      1969      2250      1709      1954      1830      2206      1908      3328      2421      2811      2259      2163      2064
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc03ef280, atomic=0 1 entries : 0x7fdb0cd7a430 :  mf: uid=8355815, sid17:w09, part=0, addr=0xc03ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (3903979), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1886602 n_nop=1652536 n_act=7027 n_pre=7011 n_req=55007 n_rd=148580 n_write=71448 bw_util=0.2333
n_activity=750170 dram_eff=0.5866
bk0: 9828a 1789243i bk1: 9824a 1792314i bk2: 9756a 1789886i bk3: 9756a 1792905i bk4: 9324a 1797858i bk5: 9324a 1800074i bk6: 8608a 1803699i bk7: 8608a 1807032i bk8: 8724a 1801316i bk9: 8724a 1801059i bk10: 8680a 1799854i bk11: 8680a 1803348i bk12: 9532a 1789967i bk13: 9532a 1794127i bk14: 9840a 1785265i bk15: 9840a 1789548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51889
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1886602 n_nop=1652174 n_act=7188 n_pre=7172 n_req=55017 n_rd=148620 n_write=71448 bw_util=0.2333
n_activity=750768 dram_eff=0.5862
bk0: 9824a 1788838i bk1: 9824a 1791689i bk2: 9596a 1792036i bk3: 9596a 1793755i bk4: 9488a 1794455i bk5: 9488a 1794878i bk6: 8604a 1802915i bk7: 8604a 1805584i bk8: 8724a 1801694i bk9: 8724a 1802548i bk10: 8700a 1800104i bk11: 8700a 1802595i bk12: 9536a 1790552i bk13: 9536a 1792303i bk14: 9840a 1784578i bk15: 9836a 1788239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52344
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fdb0cf07670 :  mf: uid=8355816, sid17:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (3903980), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1886602 n_nop=1652448 n_act=7002 n_pre=6986 n_req=55042 n_rd=148670 n_write=71496 bw_util=0.2334
n_activity=749071 dram_eff=0.5878
bk0: 9984a 1787342i bk1: 9984a 1789016i bk2: 9596a 1791332i bk3: 9594a 1794096i bk4: 9484a 1794886i bk5: 9484a 1797373i bk6: 8604a 1802519i bk7: 8604a 1804698i bk8: 8728a 1802100i bk9: 8728a 1802981i bk10: 8700a 1799491i bk11: 8700a 1802469i bk12: 9536a 1790830i bk13: 9536a 1794309i bk14: 9704a 1787877i bk15: 9704a 1789256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50223
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1886602 n_nop=1652078 n_act=7238 n_pre=7222 n_req=55016 n_rd=148616 n_write=71448 bw_util=0.2333
n_activity=750912 dram_eff=0.5861
bk0: 9984a 1785799i bk1: 9984a 1789147i bk2: 9596a 1791102i bk3: 9596a 1793277i bk4: 9488a 1794020i bk5: 9488a 1795078i bk6: 8600a 1802034i bk7: 8600a 1803452i bk8: 8728a 1800008i bk9: 8728a 1802775i bk10: 8672a 1800913i bk11: 8672a 1803237i bk12: 9536a 1789462i bk13: 9536a 1791592i bk14: 9704a 1786778i bk15: 9704a 1790419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51628
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1886602 n_nop=1652214 n_act=7106 n_pre=7090 n_req=55048 n_rd=148688 n_write=71504 bw_util=0.2334
n_activity=749956 dram_eff=0.5872
bk0: 9984a 1787141i bk1: 9984a 1789227i bk2: 9596a 1792572i bk3: 9596a 1794205i bk4: 9352a 1796336i bk5: 9352a 1798831i bk6: 8764a 1801278i bk7: 8764a 1801013i bk8: 8728a 1799073i bk9: 8728a 1801836i bk10: 8672a 1800701i bk11: 8672a 1802428i bk12: 9532a 1789789i bk13: 9532a 1792504i bk14: 9716a 1788303i bk15: 9716a 1788895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50613
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1886602 n_nop=1652174 n_act=7178 n_pre=7162 n_req=55022 n_rd=148640 n_write=71448 bw_util=0.2333
n_activity=749098 dram_eff=0.5876
bk0: 9824a 1787483i bk1: 9824a 1791204i bk2: 9728a 1791832i bk3: 9728a 1789775i bk4: 9356a 1796325i bk5: 9356a 1796865i bk6: 8764a 1802047i bk7: 8764a 1802770i bk8: 8724a 1799478i bk9: 8724a 1800280i bk10: 8676a 1799882i bk11: 8676a 1803542i bk12: 9532a 1790147i bk13: 9532a 1792527i bk14: 9716a 1787932i bk15: 9716a 1790449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49972
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1886602 n_nop=1652424 n_act=7087 n_pre=7071 n_req=55005 n_rd=148572 n_write=71448 bw_util=0.2332
n_activity=748669 dram_eff=0.5878
bk0: 9824a 1786331i bk1: 9824a 1791808i bk2: 9728a 1790606i bk3: 9728a 1791794i bk4: 9316a 1795692i bk5: 9312a 1800223i bk6: 8768a 1800952i bk7: 8768a 1802189i bk8: 8724a 1800281i bk9: 8724a 1801178i bk10: 8676a 1799780i bk11: 8676a 1803440i bk12: 9376a 1792366i bk13: 9376a 1794545i bk14: 9876a 1785852i bk15: 9876a 1787076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51391
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1886602 n_nop=1651940 n_act=7215 n_pre=7199 n_req=55062 n_rd=148696 n_write=71552 bw_util=0.2335
n_activity=747519 dram_eff=0.5893
bk0: 9820a 1788048i bk1: 9820a 1791546i bk2: 9732a 1789779i bk3: 9732a 1790399i bk4: 9320a 1796274i bk5: 9320a 1796486i bk6: 8768a 1801744i bk7: 8768a 1802060i bk8: 8620a 1801326i bk9: 8620a 1800535i bk10: 8836a 1797677i bk11: 8836a 1799514i bk12: 9376a 1792573i bk13: 9376a 1793028i bk14: 9876a 1785064i bk15: 9876a 1787725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50029
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1886602 n_nop=1652350 n_act=7126 n_pre=7110 n_req=55004 n_rd=148568 n_write=71448 bw_util=0.2332
n_activity=751392 dram_eff=0.5856
bk0: 9820a 1788951i bk1: 9820a 1791271i bk2: 9732a 1791718i bk3: 9732a 1792651i bk4: 9260a 1798366i bk5: 9260a 1799324i bk6: 8764a 1800663i bk7: 8764a 1802418i bk8: 8620a 1801505i bk9: 8620a 1803864i bk10: 8836a 1798268i bk11: 8836a 1800781i bk12: 9376a 1791202i bk13: 9376a 1794090i bk14: 9876a 1784134i bk15: 9876a 1786899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50172
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fdb0cf1d970 :  mf: uid=8355814, sid17:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (3903976), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1886602 n_nop=1652428 n_act=7083 n_pre=7067 n_req=55006 n_rd=148576 n_write=71448 bw_util=0.2332
n_activity=749483 dram_eff=0.5871
bk0: 9980a 1787268i bk1: 9980a 1789935i bk2: 9732a 1790354i bk3: 9732a 1791866i bk4: 9264a 1798379i bk5: 9264a 1800080i bk6: 8764a 1802464i bk7: 8764a 1802820i bk8: 8620a 1801658i bk9: 8620a 1802546i bk10: 8836a 1798418i bk11: 8836a 1800111i bk12: 9376a 1792061i bk13: 9376a 1793606i bk14: 9716a 1788022i bk15: 9716a 1790952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5048
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1886602 n_nop=1652062 n_act=7158 n_pre=7142 n_req=55060 n_rd=148688 n_write=71552 bw_util=0.2335
n_activity=751618 dram_eff=0.586
bk0: 9980a 1787634i bk1: 9980a 1790346i bk2: 9728a 1790870i bk3: 9728a 1793254i bk4: 9276a 1797512i bk5: 9276a 1800180i bk6: 8760a 1801569i bk7: 8760a 1802410i bk8: 8620a 1802611i bk9: 8620a 1803007i bk10: 8732a 1799532i bk11: 8732a 1801586i bk12: 9532a 1790621i bk13: 9532a 1791914i bk14: 9716a 1787230i bk15: 9716a 1788653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50611

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27525, Miss = 18573, Miss_rate = 0.675, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[1]: Access = 27484, Miss = 18572, Miss_rate = 0.676, Pending_hits = 1366, Reservation_fails = 0
L2_cache_bank[2]: Access = 27497, Miss = 18578, Miss_rate = 0.676, Pending_hits = 197, Reservation_fails = 0
L2_cache_bank[3]: Access = 27482, Miss = 18577, Miss_rate = 0.676, Pending_hits = 1377, Reservation_fails = 0
L2_cache_bank[4]: Access = 27495, Miss = 18584, Miss_rate = 0.676, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[5]: Access = 27489, Miss = 18584, Miss_rate = 0.676, Pending_hits = 1376, Reservation_fails = 0
L2_cache_bank[6]: Access = 27463, Miss = 18577, Miss_rate = 0.676, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[7]: Access = 27462, Miss = 18577, Miss_rate = 0.676, Pending_hits = 1382, Reservation_fails = 0
L2_cache_bank[8]: Access = 27516, Miss = 18586, Miss_rate = 0.675, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[9]: Access = 27523, Miss = 18586, Miss_rate = 0.675, Pending_hits = 1411, Reservation_fails = 0
L2_cache_bank[10]: Access = 27510, Miss = 18580, Miss_rate = 0.675, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[11]: Access = 27497, Miss = 18580, Miss_rate = 0.676, Pending_hits = 1400, Reservation_fails = 0
L2_cache_bank[12]: Access = 27484, Miss = 18572, Miss_rate = 0.676, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[13]: Access = 27497, Miss = 18571, Miss_rate = 0.675, Pending_hits = 1427, Reservation_fails = 0
L2_cache_bank[14]: Access = 27536, Miss = 18587, Miss_rate = 0.675, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[15]: Access = 27536, Miss = 18587, Miss_rate = 0.675, Pending_hits = 1398, Reservation_fails = 0
L2_cache_bank[16]: Access = 27504, Miss = 18571, Miss_rate = 0.675, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[17]: Access = 27491, Miss = 18571, Miss_rate = 0.676, Pending_hits = 1396, Reservation_fails = 0
L2_cache_bank[18]: Access = 27490, Miss = 18572, Miss_rate = 0.676, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[19]: Access = 27503, Miss = 18572, Miss_rate = 0.675, Pending_hits = 1377, Reservation_fails = 0
L2_cache_bank[20]: Access = 27536, Miss = 18586, Miss_rate = 0.675, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[21]: Access = 27536, Miss = 18586, Miss_rate = 0.675, Pending_hits = 1374, Reservation_fails = 0
L2_total_cache_accesses = 605056
L2_total_cache_misses = 408729
L2_total_cache_miss_rate = 0.6755
L2_total_cache_pending_hits = 17605
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 178546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17295
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 407992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.073

icnt_total_pkts_mem_to_simt=1944144
icnt_total_pkts_simt_to_mem=1391296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57796
	minimum = 6
	maximum = 55
Network latency average = 8.45546
	minimum = 6
	maximum = 45
Slowest packet = 1118140
Flit latency average = 6.93256
	minimum = 6
	maximum = 41
Slowest flit = 3081944
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023735
	minimum = 0.0187822 (at node 0)
	maximum = 0.0281733 (at node 15)
Accepted packet rate average = 0.023735
	minimum = 0.0187822 (at node 0)
	maximum = 0.0281733 (at node 15)
Injected flit rate average = 0.0654172
	minimum = 0.0432808 (at node 0)
	maximum = 0.0867146 (at node 42)
Accepted flit rate average= 0.0654172
	minimum = 0.0602256 (at node 0)
	maximum = 0.0903384 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.52679 (13 samples)
	minimum = 6 (13 samples)
	maximum = 153.077 (13 samples)
Network latency average = 9.10008 (13 samples)
	minimum = 6 (13 samples)
	maximum = 148.308 (13 samples)
Flit latency average = 7.85494 (13 samples)
	minimum = 6 (13 samples)
	maximum = 144.538 (13 samples)
Fragmentation average = 0.0729508 (13 samples)
	minimum = 0 (13 samples)
	maximum = 102.077 (13 samples)
Injected packet rate average = 0.0214391 (13 samples)
	minimum = 0.0169655 (13 samples)
	maximum = 0.0254476 (13 samples)
Accepted packet rate average = 0.0214391 (13 samples)
	minimum = 0.0169655 (13 samples)
	maximum = 0.0254476 (13 samples)
Injected flit rate average = 0.0590896 (13 samples)
	minimum = 0.0390928 (13 samples)
	maximum = 0.0783366 (13 samples)
Accepted flit rate average = 0.0590896 (13 samples)
	minimum = 0.0544025 (13 samples)
	maximum = 0.0816006 (13 samples)
Injected packet size average = 2.75616 (13 samples)
Accepted packet size average = 2.75616 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 44 min, 11 sec (2651 sec)
gpgpu_simulation_rate = 141469 (inst/sec)
gpgpu_simulation_rate = 1472 (cycle/sec)
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 14: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 39296
gpu_sim_insn = 28848876
gpu_ipc =     734.1428
gpu_tot_sim_cycle = 4165427
gpu_tot_sim_insn = 403884264
gpu_tot_ipc =      96.9611
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 8482
partiton_reqs_in_parallel = 864512
partiton_reqs_in_parallel_total    = 22263849
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.5525
partiton_reqs_in_parallel_util = 864512
partiton_reqs_in_parallel_util_total    = 22263849
gpu_sim_cycle_parition_util = 39296
gpu_tot_sim_cycle_parition_util    = 1014710
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9433
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 605056
L2_BW  =     112.1701 GB/Sec
L2_BW_total  =      14.8262 GB/Sec
gpu_total_sim_rate=143987

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8109192
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25088
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0651
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23456
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8106010
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25088
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8109192
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
67576, 64943, 65057, 67428, 67587, 64978, 65063, 67412, 19349, 18561, 18634, 12049, 
gpgpu_n_tot_thrd_icount = 466471936
gpgpu_n_tot_w_icount = 14577248
gpgpu_n_stall_shd_mem = 168658
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 439376
gpgpu_n_mem_write_global = 211680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10726912
gpgpu_n_store_insn = 6667920
gpgpu_n_shmem_insn = 44174032
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 802816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 321
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:419112	W0_Idle:6622374	W0_Scoreboard:37957031	W1:846720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5714520	W32:8016008
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3515008 {8:439376,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28788480 {136:211680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49594496 {40:105840,136:333536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1693440 {8:211680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 2073 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 4165426 
mrq_lat_table:296663 	45356 	30703 	68800 	83405 	61500 	33684 	17903 	10223 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	391062 	244185 	1099 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	528330 	21896 	128 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	367642 	70590 	1172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	970 	163 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  7.435028  7.215722  7.745059  7.838000  7.186408  7.186408  7.822171  7.858469  8.072093  7.578603  7.142857  7.084189  8.387168  8.350221  7.450094  7.422139 
dram[1]:  7.634429  7.973737  7.488281  7.126394  6.655536  6.518072  8.198547  7.783908  7.997696  8.109813  6.841584  6.657033  8.033898  8.068085  7.115108  6.938597 
dram[2]:  7.921414  7.564728  8.192307  7.921488  7.024119  7.184061  7.967059  7.474614  8.150235  7.926940  7.153209  6.923848  8.315789  8.426666  7.275281  7.038043 
dram[3]:  7.452865  7.621928  7.547244  7.233962  6.702655  6.632224  8.002364  7.505543  7.355932  7.515152  6.949495  6.921529  7.802469  7.966386  7.529070  7.302631 
dram[4]:  7.921414  7.890411  7.888889  7.761134  6.918063  6.766849  8.404358  7.870749  7.647577  7.233333  7.429806  7.181628  7.768443  7.612450  7.186691  7.056262 
dram[5]:  7.605010  7.634429  7.567830  7.423954  6.843462  6.744102  8.363855  8.205674  6.914342  6.997984  7.124224  7.065709  7.997890  8.170259  7.294559  7.160221 
dram[6]:  8.104723  7.973737  8.068182  8.415948  6.773309  6.419411  8.055684  8.055684  7.545652  7.292017  7.183716  7.464208  7.787815  7.853814  7.019434  6.861831 
dram[7]:  7.603083  7.516191  7.658823  7.342105  6.927103  6.677477  8.366265  8.406779  6.775794  6.300738  7.330561  7.009940  8.425000  8.147253  7.357408  6.921603 
dram[8]:  7.722114  7.516191  8.137500  8.037037  6.647378  6.552585  8.363855  8.363855  7.656950  7.726244  7.123232  6.927309  7.534553  7.659091  7.145683  6.897570 
dram[9]:  7.534579  7.289331  7.688976  7.454198  7.581443  7.310139  7.906606  7.942792  7.116667  6.943089  7.648590  7.270103  8.093886  7.920940  7.133945  7.226766 
dram[10]:  8.243354  7.827185  7.567830  7.656863  6.513274  6.802218  8.484108  8.088578  7.491228  7.524229  7.010101  6.737864  7.832644  7.964286  7.081967  6.881416 
average row locality = 651913/87289 = 7.468444
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2646      2645      2631      2631      2518      2518      2309      2309      2351      2351      2344      2344      2559      2559      2647      2647 
dram[1]:      2645      2645      2588      2588      2562      2562      2308      2308      2351      2351      2349      2349      2560      2560      2647      2646 
dram[2]:      2688      2688      2588      2588      2561      2561      2308      2308      2352      2352      2349      2349      2560      2560      2611      2611 
dram[3]:      2688      2688      2588      2588      2562      2562      2307      2307      2352      2352      2341      2341      2560      2560      2611      2611 
dram[4]:      2688      2688      2588      2588      2525      2525      2351      2351      2352      2352      2341      2341      2559      2559      2614      2614 
dram[5]:      2645      2645      2624      2624      2526      2526      2351      2351      2351      2351      2342      2342      2559      2559      2614      2614 
dram[6]:      2645      2645      2624      2624      2515      2514      2352      2352      2351      2351      2342      2342      2517      2517      2657      2657 
dram[7]:      2644      2644      2625      2625      2516      2516      2352      2352      2323      2323      2385      2385      2517      2517      2657      2657 
dram[8]:      2644      2644      2625      2625      2500      2500      2351      2351      2323      2323      2385      2385      2517      2517      2657      2657 
dram[9]:      2687      2687      2625      2625      2501      2501      2351      2351      2324      2324      2385      2385      2517      2517      2614      2614 
dram[10]:      2687      2687      2624      2624      2504      2504      2350      2350      2324      2324      2357      2357      2559      2559      2614      2614 
total reads: 440233
bank skew: 2688/2307 = 1.17
chip skew: 40038/40004 = 1.00
number of total write accesses:
dram[0]:      1302      1302      1288      1288      1183      1183      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[1]:      1302      1302      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[2]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1274      1274 
dram[3]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1099      1099      1232      1232      1274      1274 
dram[4]:      1344      1344      1246      1246      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[5]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[6]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1190      1190      1316      1316 
dram[7]:      1302      1302      1281      1281      1190      1190      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[8]:      1302      1302      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[9]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1274      1274 
dram[10]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1113      1113      1232      1232      1274      1274 
total reads: 211680
bank skew: 1344/1078 = 1.25
chip skew: 19264/19236 = 1.00
average mf latency per bank:
dram[0]:       2029      1916      2174      1848      2121      1605      1810      1704      2089      1816      3044      2235      2696      2134      2052      1959
dram[1]:       2031      1914      2153      1822      2116      1607      1809      1709      2087      1812      3006      2232      2695      2135      2051      1961
dram[2]:       2052      1937      2154      1824      2115      1606      1817      1713      2085      1813      3006      2234      2662      2133      2034      1942
dram[3]:       2050      1937      2168      1835      2116      1607      1817      1717      2086      1812      3027      2265      2667      2135      2033      1943
dram[4]:       2049      1936      2167      1837      2097      1612      1817      1710      2087      1812      3028      2269      2665      2132      2033      1940
dram[5]:       2037      1921      2164      1827      2099      1614      1817      1710      2087      1813      3038      2275      2666      2135      2032      1941
dram[6]:       2036      1922      2164      1826      2090      1603      1816      1710      2087      1812      3035      2275      2642      2147      2047      1955
dram[7]:       2032      1922      2163      1826      2089      1604      1842      1719      2062      1784      3018      2249      2643      2150      2047      1952
dram[8]:       2031      1924      2208      1840      2101      1600      1843      1719      2063      1786      3018      2250      2627      2133      2046      1954
dram[9]:       2047      1938      2210      1841      2100      1599      1833      1717      2063      1785      3018      2249      2626      2134      2026      1930
dram[10]:       2048      1940      2192      1840      2097      1597      1834      1719      2063      1786      3103      2262      2637      2122      2026      1934
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959568 n_nop=1706990 n_act=7807 n_pre=7791 n_req=59245 n_rd=160036 n_write=76944 bw_util=0.2419
n_activity=809175 dram_eff=0.5857
bk0: 10584a 1854605i bk1: 10580a 1858529i bk2: 10524a 1855656i bk3: 10524a 1858683i bk4: 10072a 1863874i bk5: 10072a 1865967i bk6: 9236a 1870774i bk7: 9236a 1874302i bk8: 9404a 1868330i bk9: 9404a 1867605i bk10: 9376a 1866060i bk11: 9376a 1870368i bk12: 10236a 1856482i bk13: 10236a 1860725i bk14: 10588a 1850445i bk15: 10588a 1855002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54543
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959568 n_nop=1706536 n_act=8014 n_pre=7998 n_req=59255 n_rd=160076 n_write=76944 bw_util=0.2419
n_activity=810121 dram_eff=0.5851
bk0: 10580a 1854392i bk1: 10580a 1857414i bk2: 10352a 1857654i bk3: 10352a 1859642i bk4: 10248a 1859687i bk5: 10248a 1860695i bk6: 9232a 1869632i bk7: 9232a 1872560i bk8: 9404a 1868504i bk9: 9404a 1869914i bk10: 9396a 1866522i bk11: 9396a 1869188i bk12: 10240a 1856648i bk13: 10240a 1858848i bk14: 10588a 1850064i bk15: 10584a 1854051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55119
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959568 n_nop=1706896 n_act=7776 n_pre=7760 n_req=59284 n_rd=160136 n_write=77000 bw_util=0.242
n_activity=808700 dram_eff=0.5865
bk0: 10752a 1852570i bk1: 10752a 1854990i bk2: 10352a 1857052i bk3: 10352a 1860107i bk4: 10244a 1860954i bk5: 10244a 1863500i bk6: 9232a 1869507i bk7: 9232a 1871581i bk8: 9408a 1868955i bk9: 9408a 1869972i bk10: 9396a 1866354i bk11: 9396a 1869395i bk12: 10240a 1857246i bk13: 10240a 1860791i bk14: 10444a 1853254i bk15: 10444a 1854819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5302
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959568 n_nop=1706460 n_act=8054 n_pre=8038 n_req=59254 n_rd=160072 n_write=76944 bw_util=0.2419
n_activity=809830 dram_eff=0.5853
bk0: 10752a 1851460i bk1: 10752a 1854796i bk2: 10352a 1856403i bk3: 10352a 1859307i bk4: 10248a 1859729i bk5: 10248a 1860960i bk6: 9228a 1868887i bk7: 9228a 1870167i bk8: 9408a 1866354i bk9: 9408a 1869637i bk10: 9364a 1867145i bk11: 9364a 1870039i bk12: 10240a 1855366i bk13: 10240a 1857906i bk14: 10444a 1852490i bk15: 10444a 1856190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54627
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fdb0d6b6630 :  mf: uid=8998459, sid23:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4165423), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959568 n_nop=1706652 n_act=7894 n_pre=7878 n_req=59286 n_rd=160144 n_write=77000 bw_util=0.242
n_activity=808886 dram_eff=0.5863
bk0: 10752a 1852548i bk1: 10752a 1855173i bk2: 10352a 1858442i bk3: 10352a 1859964i bk4: 10100a 1861811i bk5: 10100a 1864588i bk6: 9404a 1867841i bk7: 9404a 1868198i bk8: 9408a 1865601i bk9: 9408a 1868518i bk10: 9364a 1867458i bk11: 9364a 1869343i bk12: 10236a 1856004i bk13: 10236a 1859159i bk14: 10456a 1854194i bk15: 10456a 1854524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53366
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959568 n_nop=1706560 n_act=7992 n_pre=7976 n_req=59260 n_rd=160096 n_write=76944 bw_util=0.2419
n_activity=808140 dram_eff=0.5866
bk0: 10580a 1852702i bk1: 10580a 1856834i bk2: 10496a 1857745i bk3: 10496a 1855732i bk4: 10104a 1861531i bk5: 10104a 1862894i bk6: 9404a 1868854i bk7: 9404a 1869489i bk8: 9404a 1865681i bk9: 9404a 1866926i bk10: 9368a 1866486i bk11: 9368a 1870260i bk12: 10236a 1856351i bk13: 10236a 1859170i bk14: 10456a 1853919i bk15: 10456a 1856370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52963
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959568 n_nop=1706850 n_act=7885 n_pre=7869 n_req=59241 n_rd=160020 n_write=76944 bw_util=0.2419
n_activity=807446 dram_eff=0.5869
bk0: 10580a 1851583i bk1: 10580a 1857354i bk2: 10496a 1856161i bk3: 10496a 1857854i bk4: 10060a 1861247i bk5: 10056a 1866120i bk6: 9408a 1867555i bk7: 9408a 1869286i bk8: 9404a 1867215i bk9: 9404a 1867755i bk10: 9368a 1866398i bk11: 9368a 1870205i bk12: 10068a 1858805i bk13: 10068a 1861233i bk14: 10628a 1851016i bk15: 10628a 1852456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54191
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959568 n_nop=1706290 n_act=8043 n_pre=8027 n_req=59302 n_rd=160152 n_write=77056 bw_util=0.2421
n_activity=806517 dram_eff=0.5882
bk0: 10576a 1853301i bk1: 10576a 1857273i bk2: 10500a 1855125i bk3: 10500a 1856053i bk4: 10064a 1861696i bk5: 10064a 1862898i bk6: 9408a 1868558i bk7: 9408a 1868786i bk8: 9292a 1867593i bk9: 9292a 1866930i bk10: 9540a 1863687i bk11: 9540a 1866025i bk12: 10068a 1859028i bk13: 10068a 1860046i bk14: 10628a 1850741i bk15: 10628a 1853404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53115
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fdb0d351550 :  mf: uid=8998460, sid23:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (4165426), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959568 n_nop=1706733 n_act=7946 n_pre=7930 n_req=59240 n_rd=160015 n_write=76944 bw_util=0.2418
n_activity=810506 dram_eff=0.5847
bk0: 10576a 1854904i bk1: 10576a 1857195i bk2: 10500a 1857274i bk3: 10500a 1858569i bk4: 10000a 1864166i bk5: 9999a 1865207i bk6: 9404a 1867274i bk7: 9404a 1869153i bk8: 9292a 1868772i bk9: 9292a 1870771i bk10: 9540a 1864605i bk11: 9540a 1867313i bk12: 10068a 1857298i bk13: 10068a 1860550i bk14: 10628a 1849773i bk15: 10628a 1852364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959568 n_nop=1706786 n_act=7911 n_pre=7895 n_req=59244 n_rd=160032 n_write=76944 bw_util=0.2419
n_activity=808838 dram_eff=0.586
bk0: 10748a 1852639i bk1: 10748a 1855255i bk2: 10500a 1855722i bk3: 10500a 1857530i bk4: 10004a 1864523i bk5: 10004a 1866104i bk6: 9404a 1869014i bk7: 9404a 1869672i bk8: 9296a 1868102i bk9: 9296a 1869239i bk10: 9540a 1864901i bk11: 9540a 1867103i bk12: 10068a 1858404i bk13: 10068a 1860313i bk14: 10456a 1853399i bk15: 10456a 1856873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5336
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fdb0d5a43f0 :  mf: uid=8998458, sid23:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (4165426), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959568 n_nop=1706440 n_act=7968 n_pre=7952 n_req=59302 n_rd=160152 n_write=77056 bw_util=0.2421
n_activity=810556 dram_eff=0.5853
bk0: 10748a 1853103i bk1: 10748a 1855849i bk2: 10496a 1856355i bk3: 10496a 1858820i bk4: 10016a 1863265i bk5: 10016a 1866374i bk6: 9400a 1868152i bk7: 9400a 1869408i bk8: 9296a 1869767i bk9: 9296a 1870170i bk10: 9428a 1866025i bk11: 9428a 1868064i bk12: 10236a 1856512i bk13: 10236a 1857822i bk14: 10456a 1853001i bk15: 10456a 1854389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53526

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29638, Miss = 20005, Miss_rate = 0.675, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[1]: Access = 29596, Miss = 20004, Miss_rate = 0.676, Pending_hits = 1376, Reservation_fails = 0
L2_cache_bank[2]: Access = 29610, Miss = 20010, Miss_rate = 0.676, Pending_hits = 204, Reservation_fails = 1
L2_cache_bank[3]: Access = 29596, Miss = 20009, Miss_rate = 0.676, Pending_hits = 1387, Reservation_fails = 0
L2_cache_bank[4]: Access = 29610, Miss = 20017, Miss_rate = 0.676, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[5]: Access = 29603, Miss = 20017, Miss_rate = 0.676, Pending_hits = 1384, Reservation_fails = 0
L2_cache_bank[6]: Access = 29575, Miss = 20009, Miss_rate = 0.677, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[7]: Access = 29575, Miss = 20009, Miss_rate = 0.677, Pending_hits = 1390, Reservation_fails = 0
L2_cache_bank[8]: Access = 29631, Miss = 20018, Miss_rate = 0.676, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[9]: Access = 29638, Miss = 20018, Miss_rate = 0.675, Pending_hits = 1421, Reservation_fails = 0
L2_cache_bank[10]: Access = 29624, Miss = 20012, Miss_rate = 0.676, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[11]: Access = 29610, Miss = 20012, Miss_rate = 0.676, Pending_hits = 1411, Reservation_fails = 0
L2_cache_bank[12]: Access = 29596, Miss = 20003, Miss_rate = 0.676, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[13]: Access = 29610, Miss = 20002, Miss_rate = 0.676, Pending_hits = 1435, Reservation_fails = 0
L2_cache_bank[14]: Access = 29652, Miss = 20019, Miss_rate = 0.675, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[15]: Access = 29652, Miss = 20019, Miss_rate = 0.675, Pending_hits = 1407, Reservation_fails = 0
L2_cache_bank[16]: Access = 29617, Miss = 20002, Miss_rate = 0.675, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[17]: Access = 29603, Miss = 20002, Miss_rate = 0.676, Pending_hits = 1405, Reservation_fails = 0
L2_cache_bank[18]: Access = 29603, Miss = 20004, Miss_rate = 0.676, Pending_hits = 197, Reservation_fails = 0
L2_cache_bank[19]: Access = 29617, Miss = 20004, Miss_rate = 0.675, Pending_hits = 1385, Reservation_fails = 0
L2_cache_bank[20]: Access = 29652, Miss = 20019, Miss_rate = 0.675, Pending_hits = 202, Reservation_fails = 0
L2_cache_bank[21]: Access = 29652, Miss = 20019, Miss_rate = 0.675, Pending_hits = 1383, Reservation_fails = 0
L2_total_cache_accesses = 651560
L2_total_cache_misses = 440233
L2_total_cache_miss_rate = 0.6757
L2_total_cache_pending_hits = 17772
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17462
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 228535
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 211680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 439376
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 211680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.076

icnt_total_pkts_mem_to_simt=2093504
icnt_total_pkts_simt_to_mem=1498280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54206
	minimum = 6
	maximum = 47
Network latency average = 8.41722
	minimum = 6
	maximum = 43
Slowest packet = 1211213
Flit latency average = 6.87432
	minimum = 6
	maximum = 43
Slowest flit = 3576240
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236692
	minimum = 0.0187301 (at node 1)
	maximum = 0.0280952 (at node 23)
Accepted packet rate average = 0.0236692
	minimum = 0.0187301 (at node 1)
	maximum = 0.0280952 (at node 23)
Injected flit rate average = 0.0652358
	minimum = 0.0431607 (at node 1)
	maximum = 0.0864741 (at node 42)
Accepted flit rate average= 0.0652358
	minimum = 0.0600585 (at node 1)
	maximum = 0.0900878 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.45645 (14 samples)
	minimum = 6 (14 samples)
	maximum = 145.5 (14 samples)
Network latency average = 9.0513 (14 samples)
	minimum = 6 (14 samples)
	maximum = 140.786 (14 samples)
Flit latency average = 7.78489 (14 samples)
	minimum = 6 (14 samples)
	maximum = 137.286 (14 samples)
Fragmentation average = 0.06774 (14 samples)
	minimum = 0 (14 samples)
	maximum = 94.7857 (14 samples)
Injected packet rate average = 0.0215984 (14 samples)
	minimum = 0.0170916 (14 samples)
	maximum = 0.0256367 (14 samples)
Accepted packet rate average = 0.0215984 (14 samples)
	minimum = 0.0170916 (14 samples)
	maximum = 0.0256367 (14 samples)
Injected flit rate average = 0.0595286 (14 samples)
	minimum = 0.0393833 (14 samples)
	maximum = 0.0789179 (14 samples)
Accepted flit rate average = 0.0595286 (14 samples)
	minimum = 0.0548065 (14 samples)
	maximum = 0.0822068 (14 samples)
Injected packet size average = 2.75616 (14 samples)
Accepted packet size average = 2.75616 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 45 sec (2805 sec)
gpgpu_simulation_rate = 143987 (inst/sec)
gpgpu_simulation_rate = 1485 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 15: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 38821
gpu_sim_insn = 28848876
gpu_ipc =     743.1255
gpu_tot_sim_cycle = 4426398
gpu_tot_sim_insn = 432733140
gpu_tot_ipc =      97.7619
gpu_tot_issued_cta = 960
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 9095
partiton_reqs_in_parallel = 854062
partiton_reqs_in_parallel_total    = 23128361
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.4180
partiton_reqs_in_parallel_util = 854062
partiton_reqs_in_parallel_util_total    = 23128361
gpu_sim_cycle_parition_util = 38821
gpu_tot_sim_cycle_parition_util    = 1054006
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9453
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 651560
L2_BW  =     113.5425 GB/Sec
L2_BW_total  =      14.9479 GB/Sec
gpu_total_sim_rate=146193

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8688420
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 26880
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0607
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8685238
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 26880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8688420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
72403, 69584, 69704, 72244, 72414, 69624, 69710, 72227, 19349, 18561, 18634, 12049, 
gpgpu_n_tot_thrd_icount = 499791360
gpgpu_n_tot_w_icount = 15618480
gpgpu_n_stall_shd_mem = 168690
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 470760
gpgpu_n_mem_write_global = 226800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 11493120
gpgpu_n_store_insn = 7144200
gpgpu_n_shmem_insn = 47329320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 860160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 353
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:449589	W0_Idle:6637844	W0_Scoreboard:39080461	W1:907200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6122700	W32:8588580
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3766080 {8:470760,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30844800 {136:226800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53136960 {40:113400,136:357360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1814400 {8:226800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 1950 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 4426397 
mrq_lat_table:317675 	49180 	33238 	73279 	88950 	66167 	36746 	19284 	10342 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	423630 	258083 	1137 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	15 	572547 	24165 	144 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	393898 	75651 	1239 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	15120 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1044 	166 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  7.790055  7.565295  8.059615  8.153696  7.511407  7.511407  8.191442  8.228507  8.428572  7.925373  7.458586  7.398798  8.790948  8.753219  7.758684  7.730419 
dram[1]:  7.994329  8.341223  7.794677  7.427536  6.970690  6.829392  8.575472  8.152467  8.315436  8.428572  7.152805  6.964219  8.395061  8.429752  7.419580  7.215986 
dram[2]:  8.291747  7.926606  8.506224  8.232932  7.349091  7.513011  8.339450  7.836207  8.508009  8.280623  7.470707  7.236791  8.717949  8.831169  7.576364  7.336267 
dram[3]:  7.811935  7.985213  7.854406  7.536765  7.019097  6.946735  8.375576  7.867965  7.634497  7.794549  7.264300  7.235756  8.160000  8.326530  7.862264  7.604014 
dram[4]:  8.291747  8.260038  8.200000  8.039216  7.239051  7.083929  8.790094  8.245575  7.961456  7.541582  7.753684  7.501019  8.158000  7.998039  7.513514  7.380531 
dram[5]:  7.964219  7.994329  7.877358  7.731482  7.162455  7.060498  8.748826  8.587558  7.189555  7.273973  7.442424  7.382765  8.358606  8.533473  7.623400  7.459750 
dram[6]:  8.474950  8.341223  8.417338  8.734309  7.091398  6.727891  8.434389  8.434389  7.858351  7.601227  7.503055  7.788583  8.140817  8.207819  7.346552  7.185497 
dram[7]:  7.962335  7.873371  7.969466  7.648352  7.249084  6.992933  8.751174  8.792453  7.046243  6.565530  7.657201  7.330097  8.786344  8.505330  7.691336  7.246599 
dram[8]:  8.084130  7.873371  8.487804  8.352000  6.960993  6.863636  8.748826  8.748826  7.932755  8.002188  7.445759  7.245681  7.883399  8.010040  7.475439  7.222034 
dram[9]:  7.895795  7.644248  8.000000  7.762082  7.917339  7.640078  8.282222  8.319197  7.387879  7.213018  7.980972  7.595573  8.451271  8.275933  7.433155  7.554348 
dram[10]:  8.620758  8.195446  7.907197  7.967557  6.822917  7.119565  8.871428  8.468182  7.764331  7.797441  7.327416  7.049336  8.190763  8.324490  7.380531  7.177280 
average row locality = 698537/89535 = 7.801832
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2835      2834      2815      2815      2691      2691      2482      2482      2517      2517      2506      2506      2751      2751      2839      2839 
dram[1]:      2834      2834      2769      2769      2738      2738      2481      2481      2517      2517      2512      2512      2752      2752      2839      2838 
dram[2]:      2880      2880      2769      2769      2737      2737      2481      2481      2518      2518      2512      2512      2752      2752      2800      2800 
dram[3]:      2880      2880      2769      2769      2738      2738      2480      2480      2518      2518      2504      2504      2752      2752      2800      2800 
dram[4]:      2880      2880      2769      2769      2699      2699      2527      2527      2518      2518      2504      2504      2751      2751      2803      2803 
dram[5]:      2834      2834      2807      2807      2700      2700      2527      2527      2517      2517      2505      2505      2751      2751      2803      2803 
dram[6]:      2834      2834      2807      2807      2689      2688      2528      2528      2517      2517      2505      2505      2706      2706      2849      2849 
dram[7]:      2833      2833      2808      2808      2690      2690      2528      2528      2487      2487      2551      2551      2706      2706      2849      2849 
dram[8]:      2833      2833      2808      2808      2673      2673      2527      2527      2487      2487      2551      2551      2706      2706      2849      2849 
dram[9]:      2879      2879      2808      2808      2674      2674      2527      2527      2487      2487      2551      2551      2706      2706      2803      2803 
dram[10]:      2879      2879      2807      2807      2677      2677      2526      2526      2487      2487      2521      2521      2751      2751      2803      2803 
total reads: 471737
bank skew: 2880/2480 = 1.16
chip skew: 42904/42868 = 1.00
number of total write accesses:
dram[0]:      1395      1395      1376      1376      1260      1260      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[1]:      1395      1395      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[2]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1367      1367 
dram[3]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1179      1179      1328      1328      1367      1367 
dram[4]:      1440      1440      1331      1331      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[5]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[6]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1283      1283      1412      1412 
dram[7]:      1395      1395      1368      1368      1268      1268      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[8]:      1395      1395      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[9]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1367      1367 
dram[10]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1194      1194      1328      1328      1367      1367 
total reads: 226800
bank skew: 1440/1155 = 1.25
chip skew: 20640/20610 = 1.00
average mf latency per bank:
dram[0]:       1909      1803      2048      1743      2001      1518      1701      1602      1966      1710      2859      2103      2521      1999      1927      1841
dram[1]:       1910      1801      2028      1718      1997      1520      1700      1606      1964      1707      2823      2099      2520      1999      1927      1843
dram[2]:       1930      1822      2029      1720      1995      1519      1708      1610      1962      1708      2822      2101      2489      1997      1912      1825
dram[3]:       1928      1822      2042      1730      1996      1519      1707      1614      1963      1706      2842      2130      2494      1999      1910      1826
dram[4]:       1927      1822      2041      1733      1978      1524      1708      1607      1964      1707      2843      2133      2492      1997      1911      1824
dram[5]:       1916      1808      2038      1723      1980      1526      1708      1607      1964      1707      2852      2139      2494      1999      1909      1824
dram[6]:       1915      1808      2039      1722      1971      1515      1707      1607      1963      1707      2849      2139      2470      2010      1924      1837
dram[7]:       1912      1809      2038      1722      1970      1516      1730      1615      1940      1680      2833      2115      2471      2013      1923      1835
dram[8]:       1911      1811      2080      1735      1982      1512      1732      1616      1941      1682      2833      2116      2457      1997      1923      1836
dram[9]:       1925      1823      2082      1736      1981      1512      1722      1614      1942      1681      2833      2115      2456      1999      1904      1814
dram[10]:       1927      1825      2065      1736      1978      1509      1724      1616      1942      1682      2913      2126      2466      1988      1904      1818
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031652 n_nop=1761734 n_act=8005 n_pre=7989 n_req=63481 n_rd=171484 n_write=82440 bw_util=0.25
n_activity=864914 dram_eff=0.5872
bk0: 11340a 1919808i bk1: 11336a 1924246i bk2: 11260a 1921051i bk3: 11260a 1924608i bk4: 10764a 1930251i bk5: 10764a 1932436i bk6: 9928a 1937250i bk7: 9928a 1941093i bk8: 10068a 1934851i bk9: 10068a 1933927i bk10: 10024a 1932567i bk11: 10024a 1937163i bk12: 11004a 1921552i bk13: 11004a 1926576i bk14: 11356a 1915380i bk15: 11356a 1919867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57253
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fdb0dd59e80 :  mf: uid=9641103, sid03:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4426393), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031652 n_nop=1761252 n_act=8222 n_pre=8206 n_req=63493 n_rd=171532 n_write=82440 bw_util=0.25
n_activity=866420 dram_eff=0.5863
bk0: 11336a 1920038i bk1: 11336a 1923310i bk2: 11076a 1923470i bk3: 11076a 1926010i bk4: 10952a 1925772i bk5: 10952a 1926737i bk6: 9924a 1936053i bk7: 9924a 1939271i bk8: 10068a 1934738i bk9: 10068a 1936553i bk10: 10048a 1933163i bk11: 10048a 1936022i bk12: 11008a 1922059i bk13: 11008a 1924298i bk14: 11356a 1915248i bk15: 11352a 1919863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57837
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031652 n_nop=1761632 n_act=7974 n_pre=7958 n_req=63522 n_rd=171592 n_write=82496 bw_util=0.2501
n_activity=864472 dram_eff=0.5878
bk0: 11520a 1917586i bk1: 11520a 1920711i bk2: 11076a 1922611i bk3: 11076a 1926372i bk4: 10948a 1927006i bk5: 10948a 1929789i bk6: 9924a 1935581i bk7: 9924a 1938393i bk8: 10072a 1935121i bk9: 10072a 1936244i bk10: 10048a 1932894i bk11: 10048a 1936426i bk12: 11008a 1922563i bk13: 11008a 1926623i bk14: 11200a 1918346i bk15: 11200a 1920162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55178
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031652 n_nop=1761176 n_act=8262 n_pre=8246 n_req=63492 n_rd=171528 n_write=82440 bw_util=0.25
n_activity=865428 dram_eff=0.5869
bk0: 11520a 1916713i bk1: 11520a 1920578i bk2: 11076a 1922279i bk3: 11076a 1925573i bk4: 10952a 1925988i bk5: 10952a 1927128i bk6: 9920a 1935451i bk7: 9920a 1936678i bk8: 10072a 1932428i bk9: 10072a 1936085i bk10: 10016a 1933581i bk11: 10016a 1936488i bk12: 11008a 1920329i bk13: 11008a 1923461i bk14: 11200a 1917731i bk15: 11200a 1921402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56756
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031652 n_nop=1761368 n_act=8094 n_pre=8078 n_req=63528 n_rd=171608 n_write=82504 bw_util=0.2502
n_activity=864626 dram_eff=0.5878
bk0: 11520a 1918088i bk1: 11520a 1920886i bk2: 11076a 1924418i bk3: 11076a 1926186i bk4: 10796a 1927911i bk5: 10796a 1931159i bk6: 10108a 1934020i bk7: 10108a 1934691i bk8: 10072a 1931882i bk9: 10072a 1935203i bk10: 10016a 1933823i bk11: 10016a 1936013i bk12: 11004a 1921004i bk13: 11004a 1924993i bk14: 11212a 1919262i bk15: 11212a 1919953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55593
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031652 n_nop=1761276 n_act=8200 n_pre=8184 n_req=63498 n_rd=171552 n_write=82440 bw_util=0.25
n_activity=864161 dram_eff=0.5878
bk0: 11336a 1918245i bk1: 11336a 1922586i bk2: 11228a 1923389i bk3: 11228a 1921634i bk4: 10800a 1928022i bk5: 10800a 1929488i bk6: 10108a 1934996i bk7: 10108a 1936204i bk8: 10068a 1931805i bk9: 10068a 1933168i bk10: 10020a 1933016i bk11: 10020a 1937140i bk12: 11004a 1921714i bk13: 11004a 1925036i bk14: 11212a 1919117i bk15: 11212a 1922012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55467
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031652 n_nop=1761582 n_act=8085 n_pre=8069 n_req=63479 n_rd=171476 n_write=82440 bw_util=0.25
n_activity=863009 dram_eff=0.5884
bk0: 11336a 1916925i bk1: 11336a 1923171i bk2: 11228a 1922035i bk3: 11228a 1923684i bk4: 10756a 1927507i bk5: 10752a 1932299i bk6: 10112a 1933415i bk7: 10112a 1935876i bk8: 10068a 1933376i bk9: 10068a 1933712i bk10: 10020a 1932867i bk11: 10020a 1936885i bk12: 10824a 1924356i bk13: 10824a 1927390i bk14: 11396a 1915872i bk15: 11396a 1917524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56388
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031652 n_nop=1760994 n_act=8249 n_pre=8233 n_req=63544 n_rd=171616 n_write=82560 bw_util=0.2502
n_activity=862719 dram_eff=0.5892
bk0: 11332a 1918740i bk1: 11332a 1923310i bk2: 11232a 1920838i bk3: 11232a 1922052i bk4: 10760a 1928101i bk5: 10760a 1929808i bk6: 10112a 1935105i bk7: 10112a 1935834i bk8: 9948a 1933839i bk9: 9948a 1933585i bk10: 10204a 1929893i bk11: 10204a 1932669i bk12: 10824a 1924849i bk13: 10824a 1925632i bk14: 11396a 1916080i bk15: 11396a 1918864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55299
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031652 n_nop=1761456 n_act=8150 n_pre=8134 n_req=63478 n_rd=171472 n_write=82440 bw_util=0.25
n_activity=866286 dram_eff=0.5862
bk0: 11332a 1920465i bk1: 11332a 1922843i bk2: 11232a 1923151i bk3: 11232a 1924535i bk4: 10692a 1930501i bk5: 10692a 1931622i bk6: 10108a 1933161i bk7: 10108a 1935158i bk8: 9948a 1935176i bk9: 9948a 1937484i bk10: 10204a 1930917i bk11: 10204a 1933743i bk12: 10824a 1922476i bk13: 10824a 1926289i bk14: 11396a 1914470i bk15: 11396a 1917498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55449
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fdb0dd78300 :  mf: uid=9641104, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4426397), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031652 n_nop=1761511 n_act=8119 n_pre=8103 n_req=63480 n_rd=171479 n_write=82440 bw_util=0.25
n_activity=864613 dram_eff=0.5874
bk0: 11516a 1917642i bk1: 11516a 1921346i bk2: 11232a 1921406i bk3: 11231a 1923837i bk4: 10696a 1930830i bk5: 10696a 1932323i bk6: 10108a 1935113i bk7: 10108a 1936120i bk8: 9948a 1934199i bk9: 9948a 1935483i bk10: 10204a 1931526i bk11: 10204a 1933722i bk12: 10824a 1923892i bk13: 10824a 1926147i bk14: 11212a 1918442i bk15: 11212a 1922460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55612
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031652 n_nop=1761148 n_act=8176 n_pre=8160 n_req=63542 n_rd=171608 n_write=82560 bw_util=0.2502
n_activity=866627 dram_eff=0.5866
bk0: 11516a 1918668i bk1: 11516a 1921686i bk2: 11228a 1922213i bk3: 11228a 1924736i bk4: 10708a 1930294i bk5: 10708a 1932663i bk6: 10104a 1934336i bk7: 10104a 1935578i bk8: 9948a 1936179i bk9: 9948a 1936826i bk10: 10084a 1932628i bk11: 10084a 1934711i bk12: 11004a 1921730i bk13: 11004a 1923501i bk14: 11212a 1918474i bk15: 11212a 1919885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55998

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31751, Miss = 21436, Miss_rate = 0.675, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[1]: Access = 31708, Miss = 21435, Miss_rate = 0.676, Pending_hits = 1380, Reservation_fails = 0
L2_cache_bank[2]: Access = 31723, Miss = 21442, Miss_rate = 0.676, Pending_hits = 207, Reservation_fails = 1
L2_cache_bank[3]: Access = 31710, Miss = 21441, Miss_rate = 0.676, Pending_hits = 1390, Reservation_fails = 0
L2_cache_bank[4]: Access = 31725, Miss = 21449, Miss_rate = 0.676, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[5]: Access = 31718, Miss = 21449, Miss_rate = 0.676, Pending_hits = 1387, Reservation_fails = 0
L2_cache_bank[6]: Access = 31688, Miss = 21441, Miss_rate = 0.677, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[7]: Access = 31687, Miss = 21441, Miss_rate = 0.677, Pending_hits = 1393, Reservation_fails = 0
L2_cache_bank[8]: Access = 31745, Miss = 21451, Miss_rate = 0.676, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[9]: Access = 31753, Miss = 21451, Miss_rate = 0.676, Pending_hits = 1424, Reservation_fails = 0
L2_cache_bank[10]: Access = 31738, Miss = 21444, Miss_rate = 0.676, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[11]: Access = 31723, Miss = 21444, Miss_rate = 0.676, Pending_hits = 1416, Reservation_fails = 0
L2_cache_bank[12]: Access = 31708, Miss = 21435, Miss_rate = 0.676, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[13]: Access = 31723, Miss = 21434, Miss_rate = 0.676, Pending_hits = 1439, Reservation_fails = 0
L2_cache_bank[14]: Access = 31768, Miss = 21452, Miss_rate = 0.675, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[15]: Access = 31768, Miss = 21452, Miss_rate = 0.675, Pending_hits = 1410, Reservation_fails = 0
L2_cache_bank[16]: Access = 31731, Miss = 21434, Miss_rate = 0.675, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[17]: Access = 31716, Miss = 21434, Miss_rate = 0.676, Pending_hits = 1408, Reservation_fails = 0
L2_cache_bank[18]: Access = 31715, Miss = 21435, Miss_rate = 0.676, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[19]: Access = 31730, Miss = 21435, Miss_rate = 0.676, Pending_hits = 1388, Reservation_fails = 0
L2_cache_bank[20]: Access = 31768, Miss = 21451, Miss_rate = 0.675, Pending_hits = 204, Reservation_fails = 0
L2_cache_bank[21]: Access = 31768, Miss = 21451, Miss_rate = 0.675, Pending_hits = 1385, Reservation_fails = 0
L2_total_cache_accesses = 698064
L2_total_cache_misses = 471737
L2_total_cache_miss_rate = 0.6758
L2_total_cache_pending_hits = 17839
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 208312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 244919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470760
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 226800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.078

icnt_total_pkts_mem_to_simt=2242864
icnt_total_pkts_simt_to_mem=1605264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59878
	minimum = 6
	maximum = 54
Network latency average = 8.467
	minimum = 6
	maximum = 51
Slowest packet = 1304021
Flit latency average = 6.942
	minimum = 6
	maximum = 47
Slowest flit = 3594221
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239588
	minimum = 0.0189593 (at node 0)
	maximum = 0.0284389 (at node 3)
Accepted packet rate average = 0.0239588
	minimum = 0.0189593 (at node 0)
	maximum = 0.0284389 (at node 3)
Injected flit rate average = 0.066034
	minimum = 0.0436888 (at node 0)
	maximum = 0.0875322 (at node 42)
Accepted flit rate average= 0.066034
	minimum = 0.0607934 (at node 0)
	maximum = 0.0911901 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.39927 (15 samples)
	minimum = 6 (15 samples)
	maximum = 139.4 (15 samples)
Network latency average = 9.01235 (15 samples)
	minimum = 6 (15 samples)
	maximum = 134.8 (15 samples)
Flit latency average = 7.7287 (15 samples)
	minimum = 6 (15 samples)
	maximum = 131.267 (15 samples)
Fragmentation average = 0.063224 (15 samples)
	minimum = 0 (15 samples)
	maximum = 88.4667 (15 samples)
Injected packet rate average = 0.0217557 (15 samples)
	minimum = 0.0172161 (15 samples)
	maximum = 0.0258236 (15 samples)
Accepted packet rate average = 0.0217557 (15 samples)
	minimum = 0.0172161 (15 samples)
	maximum = 0.0258236 (15 samples)
Injected flit rate average = 0.0599623 (15 samples)
	minimum = 0.0396704 (15 samples)
	maximum = 0.0794921 (15 samples)
Accepted flit rate average = 0.0599623 (15 samples)
	minimum = 0.0552056 (15 samples)
	maximum = 0.0828057 (15 samples)
Injected packet size average = 2.75616 (15 samples)
Accepted packet size average = 2.75616 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 20 sec (2960 sec)
gpgpu_simulation_rate = 146193 (inst/sec)
gpgpu_simulation_rate = 1495 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 16: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 39251
gpu_sim_insn = 28848876
gpu_ipc =     734.9845
gpu_tot_sim_cycle = 4687799
gpu_tot_sim_insn = 461582016
gpu_tot_ipc =      98.4645
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 9608
partiton_reqs_in_parallel = 863522
partiton_reqs_in_parallel_total    = 23982423
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.3001
partiton_reqs_in_parallel_util = 863522
partiton_reqs_in_parallel_util_total    = 23982423
gpu_sim_cycle_parition_util = 39251
gpu_tot_sim_cycle_parition_util    = 1092827
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9472
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 698064
L2_BW  =     112.2987 GB/Sec
L2_BW_total  =      15.0546 GB/Sec
gpu_total_sim_rate=148180

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9267648
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0569
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9264466
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9267648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
77230, 74221, 74350, 77059, 77241, 74268, 74357, 77033, 19349, 18561, 18634, 12049, 
gpgpu_n_tot_thrd_icount = 533110784
gpgpu_n_tot_w_icount = 16659712
gpgpu_n_stall_shd_mem = 168724
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 502144
gpgpu_n_mem_write_global = 241920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12259328
gpgpu_n_store_insn = 7620480
gpgpu_n_shmem_insn = 50484608
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 387
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:479685	W0_Idle:6653718	W0_Scoreboard:40223878	W1:967680	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6530880	W32:9161152
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4017152 {8:502144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32901120 {136:241920,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56679424 {40:120960,136:381184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1935360 {8:241920,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 1842 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 4687798 
mrq_lat_table:336338 	51610 	35283 	78801 	95964 	71786 	40363 	20971 	10369 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	451911 	276286 	1157 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	16 	616892 	26313 	154 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	420355 	80503 	1314 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	30240 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1120 	168 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  7.686542  7.382979  7.857895  7.969751  7.243151  7.243151  7.997934  7.932377  8.179381  7.702913  7.330855  7.276753  8.550296  8.450293  7.549249  7.499171 
dram[1]:  7.684838  8.069767  7.687719  7.303333  6.805031  6.699690  8.413043  7.962963  8.179381  8.281837  6.954226  6.740614  8.165725  8.165725  7.246795  7.042056 
dram[2]:  8.126985  7.744538  8.330798  8.114815  7.093442  7.235786  8.130252  7.618110  8.389007  8.081467  7.314815  7.053571  8.419417  8.386847  7.328383  7.094249 
dram[3]:  7.591433  7.718593  7.714789  7.352349  6.805031  6.699690  8.231915  7.616142  7.500945  7.645472  7.177007  7.099278  7.985267  8.135084  7.683391  7.377077 
dram[4]:  8.155752  8.070052  8.055147  7.881295  6.937909  6.826366  8.512876  8.030364  7.795678  7.416822  7.477186  7.256457  7.925045  7.727273  7.297208  7.087719 
dram[5]:  7.737564  7.658744  7.694828  7.564407  6.962295  6.827974  8.586580  8.334034  7.096601  7.173599  7.285185  7.231617  8.163842  8.194707  7.443886  7.226016 
dram[6]:  8.307550  8.157324  8.204044  8.420754  6.852751  6.513846  8.266666  8.198347  7.763209  7.499055  7.258303  7.536398  7.893855  7.953096  7.162461  6.996918 
dram[7]:  7.683135  7.554439  7.750000  7.440000  6.990099  6.723810  8.515021  8.515021  6.907965  6.451240  7.577068  7.250000  8.563637  8.279297  7.543190  7.095313 
dram[8]:  7.926186  7.657046  8.266666  8.086957  6.755627  6.606918  8.512876  8.549569  7.728713  7.916836  7.276173  7.096831  7.721312  7.835490  7.300643  7.051242 
dram[9]:  7.716918  7.466775  7.696552  7.489933  7.641818  7.322299  7.997984  8.030364  7.189687  7.034234  7.842412  7.437269  8.167630  8.013232  7.179321  7.309210 
dram[10]:  8.361161  7.956822  7.721453  7.721453  6.551402  6.762058  8.697369  8.367088  7.639922  7.639922  7.186594  6.911150  7.954128  8.133208  7.179321  6.976452 
average row locality = 745161/98113 = 7.594926
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3024      3023      3007      3007      2878      2878      2639      2639      2687      2687      2680      2680      2927      2927      3026      3026 
dram[1]:      3023      3023      2958      2958      2928      2928      2638      2638      2687      2687      2686      2686      2928      2928      3026      3025 
dram[2]:      3072      3072      2958      2958      2927      2927      2638      2638      2688      2688      2686      2686      2928      2928      2985      2985 
dram[3]:      3072      3072      2958      2958      2928      2928      2637      2637      2688      2688      2677      2677      2928      2928      2985      2985 
dram[4]:      3072      3072      2958      2958      2886      2886      2687      2687      2688      2688      2677      2677      2927      2927      2988      2988 
dram[5]:      3023      3023      2999      2999      2887      2887      2687      2687      2687      2687      2678      2678      2927      2927      2988      2988 
dram[6]:      3023      3023      2999      2999      2875      2874      2688      2688      2687      2687      2678      2678      2879      2879      3037      3037 
dram[7]:      3022      3022      3000      3000      2876      2876      2688      2688      2655      2655      2727      2727      2879      2879      3037      3037 
dram[8]:      3022      3022      3000      3000      2858      2858      2687      2687      2655      2655      2727      2727      2879      2879      3037      3037 
dram[9]:      3071      3071      3000      3000      2859      2859      2687      2687      2656      2656      2727      2727      2879      2879      2988      2988 
dram[10]:      3071      3071      2999      2999      2862      2862      2686      2686      2656      2656      2695      2695      2927      2927      2988      2988 
total reads: 503241
bank skew: 3072/2637 = 1.16
chip skew: 45768/45730 = 1.00
number of total write accesses:
dram[0]:      1488      1488      1472      1472      1352      1352      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[1]:      1488      1488      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[2]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1456      1456 
dram[3]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1256      1256      1408      1408      1456      1456 
dram[4]:      1536      1536      1424      1424      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[5]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[6]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1360      1360      1504      1504 
dram[7]:      1488      1488      1464      1464      1360      1360      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[8]:      1488      1488      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[9]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1456      1456 
dram[10]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1272      1272      1408      1408      1456      1456 
total reads: 241920
bank skew: 1536/1232 = 1.25
chip skew: 22016/21984 = 1.00
average mf latency per bank:
dram[0]:       1803      1704      1931      1645      1883      1432      1612      1518      1856      1617      2691      1983      2386      1894      1823      1742
dram[1]:       1805      1702      1912      1621      1880      1434      1611      1523      1854      1613      2657      1979      2386      1895      1823      1743
dram[2]:       1824      1722      1913      1624      1878      1433      1618      1527      1852      1614      2657      1982      2356      1893      1808      1727
dram[3]:       1822      1722      1925      1633      1879      1434      1617      1529      1853      1613      2676      2009      2361      1895      1806      1727
dram[4]:       1821      1722      1924      1635      1863      1438      1618      1524      1855      1614      2677      2011      2359      1893      1807      1725
dram[5]:       1810      1709      1921      1626      1864      1440      1618      1524      1854      1614      2685      2017      2361      1895      1806      1726
dram[6]:       1810      1709      1922      1625      1856      1430      1617      1524      1854      1613      2683      2017      2339      1905      1819      1738
dram[7]:       1807      1709      1921      1625      1855      1431      1639      1531      1832      1588      2668      1995      2340      1909      1819      1735
dram[8]:       1805      1712      1961      1637      1866      1427      1641      1532      1833      1590      2668      1996      2326      1893      1818      1737
dram[9]:       1819      1723      1962      1638      1865      1427      1631      1530      1834      1589      2668      1995      2325      1895      1801      1716
dram[10]:       1820      1725      1946      1638      1863      1424      1633      1531      1833      1590      2743      2006      2334      1884      1801      1720
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104534 n_nop=1816128 n_act=8773 n_pre=8757 n_req=67719 n_rd=182940 n_write=87936 bw_util=0.2574
n_activity=923799 dram_eff=0.5864
bk0: 12096a 1985539i bk1: 12092a 1989928i bk2: 12028a 1986307i bk3: 12028a 1990162i bk4: 11512a 1995671i bk5: 11512a 1998106i bk6: 10556a 2003796i bk7: 10556a 2008215i bk8: 10748a 2001142i bk9: 10748a 2000330i bk10: 10720a 1998904i bk11: 10720a 2003971i bk12: 11708a 1987844i bk13: 11708a 1993053i bk14: 12104a 1980751i bk15: 12104a 1985286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60344
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fdb0e37b260 :  mf: uid=10283748, sid13:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4687798), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104534 n_nop=1815648 n_act=8990 n_pre=8974 n_req=67731 n_rd=182986 n_write=87936 bw_util=0.2575
n_activity=925381 dram_eff=0.5855
bk0: 12092a 1984845i bk1: 12092a 1988668i bk2: 11832a 1989023i bk3: 11832a 1991634i bk4: 11712a 1991201i bk5: 11710a 1992707i bk6: 10552a 2002469i bk7: 10552a 2006325i bk8: 10748a 2001186i bk9: 10748a 2003505i bk10: 10744a 1999428i bk11: 10744a 2002403i bk12: 11712a 1988472i bk13: 11712a 1990743i bk14: 12104a 1980555i bk15: 12100a 1985041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61495
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104534 n_nop=1815998 n_act=8748 n_pre=8732 n_req=67764 n_rd=183056 n_write=88000 bw_util=0.2576
n_activity=922745 dram_eff=0.5875
bk0: 12288a 1983005i bk1: 12288a 1986298i bk2: 11832a 1987954i bk3: 11832a 1992190i bk4: 11708a 1992185i bk5: 11708a 1995265i bk6: 10552a 2002218i bk7: 10552a 2005045i bk8: 10752a 2001737i bk9: 10752a 2002617i bk10: 10744a 1998939i bk11: 10744a 2002832i bk12: 11712a 1988454i bk13: 11712a 1992871i bk14: 11940a 1983471i bk15: 11940a 1985321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58884
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104534 n_nop=1815562 n_act=9034 n_pre=9018 n_req=67730 n_rd=182984 n_write=87936 bw_util=0.2575
n_activity=924315 dram_eff=0.5862
bk0: 12288a 1981736i bk1: 12288a 1986070i bk2: 11832a 1988023i bk3: 11832a 1991281i bk4: 11712a 1991605i bk5: 11712a 1992580i bk6: 10548a 2002009i bk7: 10548a 2003607i bk8: 10752a 1998847i bk9: 10752a 2003061i bk10: 10708a 1999959i bk11: 10708a 2003342i bk12: 11712a 1986372i bk13: 11712a 1989983i bk14: 11940a 1983309i bk15: 11940a 1986795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.604
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104534 n_nop=1815714 n_act=8886 n_pre=8870 n_req=67766 n_rd=183064 n_write=88000 bw_util=0.2576
n_activity=923209 dram_eff=0.5872
bk0: 12288a 1983656i bk1: 12288a 1986594i bk2: 11832a 1989618i bk3: 11832a 1991718i bk4: 11544a 1993190i bk5: 11544a 1996814i bk6: 10748a 2000757i bk7: 10748a 2001284i bk8: 10752a 1998114i bk9: 10752a 2001573i bk10: 10708a 2000263i bk11: 10708a 2002825i bk12: 11708a 1987142i bk13: 11708a 1991347i bk14: 11952a 1984580i bk15: 11952a 1985224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59189
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104534 n_nop=1815646 n_act=8980 n_pre=8964 n_req=67736 n_rd=183008 n_write=87936 bw_util=0.2575
n_activity=922921 dram_eff=0.5871
bk0: 12092a 1983597i bk1: 12092a 1988376i bk2: 11996a 1988902i bk3: 11996a 1987268i bk4: 11548a 1993768i bk5: 11548a 1995088i bk6: 10748a 2001379i bk7: 10748a 2003034i bk8: 10748a 1998208i bk9: 10748a 1999826i bk10: 10712a 1999478i bk11: 10712a 2003863i bk12: 11708a 1987700i bk13: 11708a 1990998i bk14: 11952a 1984875i bk15: 11952a 1987391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58513
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104534 n_nop=1815972 n_act=8859 n_pre=8843 n_req=67715 n_rd=182924 n_write=87936 bw_util=0.2574
n_activity=921477 dram_eff=0.5879
bk0: 12092a 1982242i bk1: 12092a 1989137i bk2: 11996a 1987168i bk3: 11996a 1989308i bk4: 11500a 1992762i bk5: 11496a 1998065i bk6: 10752a 1999686i bk7: 10752a 2002460i bk8: 10748a 1999519i bk9: 10748a 2000190i bk10: 10712a 1999147i bk11: 10712a 2003342i bk12: 11516a 1990253i bk13: 11516a 1994032i bk14: 12148a 1980985i bk15: 12148a 1982912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60029
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104534 n_nop=1815344 n_act=9035 n_pre=9019 n_req=67784 n_rd=183072 n_write=88064 bw_util=0.2577
n_activity=921718 dram_eff=0.5883
bk0: 12088a 1983879i bk1: 12088a 1988654i bk2: 12000a 1986171i bk3: 12000a 1987594i bk4: 11504a 1993244i bk5: 11504a 1995424i bk6: 10752a 2001594i bk7: 10752a 2002488i bk8: 10620a 2000309i bk9: 10620a 2000026i bk10: 10908a 1996680i bk11: 10908a 1998783i bk12: 11516a 1991003i bk13: 11516a 1991754i bk14: 12148a 1981704i bk15: 12148a 1984255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58751
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104534 n_nop=1815866 n_act=8914 n_pre=8898 n_req=67714 n_rd=182920 n_write=87936 bw_util=0.2574
n_activity=924850 dram_eff=0.5857
bk0: 12088a 1986030i bk1: 12088a 1988608i bk2: 12000a 1988769i bk3: 12000a 1990043i bk4: 11432a 1996050i bk5: 11432a 1997334i bk6: 10748a 1999540i bk7: 10748a 2002044i bk8: 10620a 2001293i bk9: 10620a 2003898i bk10: 10908a 1997261i bk11: 10908a 2000120i bk12: 11516a 1988586i bk13: 11516a 1992936i bk14: 12148a 1979725i bk15: 12148a 1982758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58938
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104534 n_nop=1815812 n_act=8933 n_pre=8917 n_req=67718 n_rd=182936 n_write=87936 bw_util=0.2574
n_activity=923029 dram_eff=0.5869
bk0: 12284a 1982570i bk1: 12284a 1987066i bk2: 12000a 1986622i bk3: 12000a 1989303i bk4: 11436a 1996371i bk5: 11436a 1997935i bk6: 10748a 2001808i bk7: 10748a 2002261i bk8: 10624a 2000469i bk9: 10624a 2002000i bk10: 10908a 1997717i bk11: 10908a 2000332i bk12: 11516a 1989552i bk13: 11516a 1992225i bk14: 11952a 1983963i bk15: 11952a 1988186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59212
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104534 n_nop=1815490 n_act=8962 n_pre=8946 n_req=67784 n_rd=183072 n_write=88064 bw_util=0.2577
n_activity=925259 dram_eff=0.5861
bk0: 12284a 1983894i bk1: 12284a 1987301i bk2: 11996a 1987546i bk3: 11996a 1990056i bk4: 11448a 1995727i bk5: 11448a 1998283i bk6: 10744a 2000679i bk7: 10744a 2002536i bk8: 10624a 2002616i bk9: 10624a 2003317i bk10: 10780a 1998760i bk11: 10780a 2000923i bk12: 11708a 1987877i bk13: 11708a 1989940i bk14: 11952a 1983813i bk15: 11952a 1985356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59516

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33864, Miss = 22868, Miss_rate = 0.675, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[1]: Access = 33820, Miss = 22867, Miss_rate = 0.676, Pending_hits = 1389, Reservation_fails = 0
L2_cache_bank[2]: Access = 33836, Miss = 22874, Miss_rate = 0.676, Pending_hits = 212, Reservation_fails = 1
L2_cache_bank[3]: Access = 33824, Miss = 22873, Miss_rate = 0.676, Pending_hits = 1401, Reservation_fails = 0
L2_cache_bank[4]: Access = 33840, Miss = 22882, Miss_rate = 0.676, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[5]: Access = 33832, Miss = 22882, Miss_rate = 0.676, Pending_hits = 1398, Reservation_fails = 0
L2_cache_bank[6]: Access = 33800, Miss = 22873, Miss_rate = 0.677, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[7]: Access = 33800, Miss = 22873, Miss_rate = 0.677, Pending_hits = 1400, Reservation_fails = 0
L2_cache_bank[8]: Access = 33860, Miss = 22883, Miss_rate = 0.676, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[9]: Access = 33868, Miss = 22883, Miss_rate = 0.676, Pending_hits = 1434, Reservation_fails = 0
L2_cache_bank[10]: Access = 33852, Miss = 22876, Miss_rate = 0.676, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[11]: Access = 33836, Miss = 22876, Miss_rate = 0.676, Pending_hits = 1424, Reservation_fails = 0
L2_cache_bank[12]: Access = 33820, Miss = 22866, Miss_rate = 0.676, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[13]: Access = 33836, Miss = 22865, Miss_rate = 0.676, Pending_hits = 1445, Reservation_fails = 0
L2_cache_bank[14]: Access = 33884, Miss = 22884, Miss_rate = 0.675, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[15]: Access = 33884, Miss = 22884, Miss_rate = 0.675, Pending_hits = 1420, Reservation_fails = 0
L2_cache_bank[16]: Access = 33844, Miss = 22865, Miss_rate = 0.676, Pending_hits = 244, Reservation_fails = 0
L2_cache_bank[17]: Access = 33828, Miss = 22865, Miss_rate = 0.676, Pending_hits = 1419, Reservation_fails = 0
L2_cache_bank[18]: Access = 33828, Miss = 22867, Miss_rate = 0.676, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[19]: Access = 33844, Miss = 22867, Miss_rate = 0.676, Pending_hits = 1393, Reservation_fails = 0
L2_cache_bank[20]: Access = 33884, Miss = 22884, Miss_rate = 0.675, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[21]: Access = 33884, Miss = 22884, Miss_rate = 0.675, Pending_hits = 1394, Reservation_fails = 0
L2_total_cache_accesses = 744568
L2_total_cache_misses = 503241
L2_total_cache_miss_rate = 0.6759
L2_total_cache_pending_hits = 17993
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 223158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17683
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 261303
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 502144
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 241920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=2392224
icnt_total_pkts_simt_to_mem=1712248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54381
	minimum = 6
	maximum = 44
Network latency average = 8.41564
	minimum = 6
	maximum = 43
Slowest packet = 1455284
Flit latency average = 6.88709
	minimum = 6
	maximum = 39
Slowest flit = 4011226
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236963
	minimum = 0.0187516 (at node 0)
	maximum = 0.0281274 (at node 11)
Accepted packet rate average = 0.0236963
	minimum = 0.0187516 (at node 0)
	maximum = 0.0281274 (at node 11)
Injected flit rate average = 0.0653106
	minimum = 0.0432102 (at node 0)
	maximum = 0.0865732 (at node 42)
Accepted flit rate average= 0.0653106
	minimum = 0.0601274 (at node 0)
	maximum = 0.0901911 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.34581 (16 samples)
	minimum = 6 (16 samples)
	maximum = 133.438 (16 samples)
Network latency average = 8.97505 (16 samples)
	minimum = 6 (16 samples)
	maximum = 129.062 (16 samples)
Flit latency average = 7.6761 (16 samples)
	minimum = 6 (16 samples)
	maximum = 125.5 (16 samples)
Fragmentation average = 0.0592725 (16 samples)
	minimum = 0 (16 samples)
	maximum = 82.9375 (16 samples)
Injected packet rate average = 0.021877 (16 samples)
	minimum = 0.017312 (16 samples)
	maximum = 0.0259675 (16 samples)
Accepted packet rate average = 0.021877 (16 samples)
	minimum = 0.017312 (16 samples)
	maximum = 0.0259675 (16 samples)
Injected flit rate average = 0.0602965 (16 samples)
	minimum = 0.0398916 (16 samples)
	maximum = 0.0799347 (16 samples)
Accepted flit rate average = 0.0602965 (16 samples)
	minimum = 0.0555132 (16 samples)
	maximum = 0.0832673 (16 samples)
Injected packet size average = 2.75616 (16 samples)
Accepted packet size average = 2.75616 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 55 sec (3115 sec)
gpgpu_simulation_rate = 148180 (inst/sec)
gpgpu_simulation_rate = 1504 (cycle/sec)
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 17: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 17 
gpu_sim_cycle = 38937
gpu_sim_insn = 28848876
gpu_ipc =     740.9116
gpu_tot_sim_cycle = 4948886
gpu_tot_sim_insn = 490430892
gpu_tot_ipc =      99.0993
gpu_tot_issued_cta = 1088
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 10089
partiton_reqs_in_parallel = 856614
partiton_reqs_in_parallel_total    = 24845945
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.1936
partiton_reqs_in_parallel_util = 856614
partiton_reqs_in_parallel_util_total    = 24845945
gpu_sim_cycle_parition_util = 38937
gpu_tot_sim_cycle_parition_util    = 1132078
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9490
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 744568
L2_BW  =     113.2043 GB/Sec
L2_BW_total  =      15.1511 GB/Sec
gpu_total_sim_rate=149978

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9846876
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30464
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0536
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9843694
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30464
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9846876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
82057, 78861, 78997, 81874, 82068, 78910, 79004, 81848, 19349, 18561, 18634, 12049, 
gpgpu_n_tot_thrd_icount = 566430208
gpgpu_n_tot_w_icount = 17700944
gpgpu_n_stall_shd_mem = 168767
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 533528
gpgpu_n_mem_write_global = 257040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13025536
gpgpu_n_store_insn = 8096760
gpgpu_n_shmem_insn = 53639896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 974848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 430
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:509982	W0_Idle:6669045	W0_Scoreboard:41347664	W1:1028160	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6939060	W32:9733724
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4268224 {8:533528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34957440 {136:257040,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60221888 {40:128520,136:405008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2056320 {8:257040,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 1747 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 4948885 
mrq_lat_table:357442 	55504 	37807 	83288 	101542 	76595 	43254 	22216 	10461 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	484497 	290172 	1189 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17 	661085 	28608 	169 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	446579 	85571 	1406 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	45360 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1195 	170 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.003339  7.693419  8.135274  8.248264  7.529412  7.529412  8.325253  8.258517  8.493952  8.009505  7.610909  7.555957  8.907515  8.805715  7.821138  7.770598 
dram[1]:  8.001670  8.394046  7.958904  7.570033  7.085008  6.977169  8.747346  8.289739  8.493952  8.563008  7.229311  7.011706  8.484404  8.484404  7.515625  7.286364 
dram[2]:  8.455958  8.065898  8.607408  8.389892  7.380032  7.525452  8.425358  7.907869  8.706612  8.394423  7.596014  7.330420  8.774194  8.741021  7.593247  7.356698 
dram[3]:  7.909532  8.039409  7.986254  7.619672  7.085008  6.977169  8.563410  7.936416  7.746324  7.891386  7.457143  7.378092  8.301616  8.453382  7.978041  7.617742 
dram[4]:  8.485269  8.397942  8.329749  8.154386  7.219903  7.105845  8.853250  8.329389  8.072797  7.689781  7.762082  7.537906  8.270125  8.068063  7.585875  7.349922 
dram[5]:  8.055462  7.975041  7.968013  7.836093  7.244767  7.107425  8.928119  8.671458  7.339721  7.417253  7.567029  7.512590  8.482569  8.513812  7.709625  7.489699 
dram[6]:  8.636036  8.483186  8.512589  8.732472  7.133545  6.786687  8.602851  8.498994  8.040076  7.773063  7.539711  7.822097  8.205082  8.265082  7.452160  7.283560 
dram[7]:  8.000000  7.868637  8.023728  7.710098  7.273906  7.001560  8.855346  8.855346  7.146552  6.685484  7.867647  7.535211  8.882122  8.595057  7.813916  7.361280 
dram[8]:  8.247849  7.973378  8.576087  8.363957  7.033175  6.880989  8.853250  8.890527  8.001930  8.191700  7.561838  7.379310  8.030195  8.145946  7.592767  7.316667 
dram[9]:  8.037766  7.782194  7.969697  7.760656  7.937612  7.611966  8.329389  8.362376  7.428316  7.271930  8.136882  7.725632  8.482177  8.325967  7.419152  7.573718 
dram[10]:  8.694494  8.282572  8.022034  7.994933  6.823890  7.039495  9.040686  8.705154  7.910306  7.880228  7.468085  7.187713  8.270125  8.451554  7.442520  7.237366 
average row locality = 791785/100371 = 7.888583
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3213      3212      3191      3191      3051      3051      2812      2812      2853      2853      2842      2842      3119      3119      3218      3218 
dram[1]:      3212      3212      3139      3139      3104      3104      2811      2811      2853      2853      2849      2849      3120      3120      3218      3217 
dram[2]:      3264      3264      3139      3139      3103      3103      2811      2811      2854      2854      2849      2849      3120      3120      3174      3174 
dram[3]:      3264      3264      3139      3139      3104      3104      2810      2810      2854      2854      2840      2840      3120      3120      3174      3174 
dram[4]:      3264      3264      3139      3139      3060      3060      2863      2863      2854      2854      2840      2840      3119      3119      3177      3177 
dram[5]:      3212      3212      3182      3182      3061      3061      2863      2863      2853      2853      2841      2841      3119      3119      3177      3177 
dram[6]:      3212      3212      3182      3182      3049      3048      2864      2864      2853      2853      2841      2841      3068      3068      3229      3229 
dram[7]:      3211      3211      3183      3183      3050      3050      2864      2864      2819      2819      2893      2893      3068      3068      3229      3229 
dram[8]:      3211      3211      3183      3183      3031      3031      2863      2863      2819      2819      2893      2893      3068      3068      3229      3229 
dram[9]:      3263      3263      3183      3183      3032      3032      2863      2863      2819      2819      2893      2893      3068      3068      3177      3177 
dram[10]:      3263      3263      3182      3182      3035      3035      2862      2862      2819      2819      2859      2859      3119      3119      3177      3177 
total reads: 534745
bank skew: 3264/2810 = 1.16
chip skew: 48634/48594 = 1.00
number of total write accesses:
dram[0]:      1581      1581      1560      1560      1429      1429      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[1]:      1581      1581      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[2]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1549      1549 
dram[3]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1336      1336      1504      1504      1549      1549 
dram[4]:      1632      1632      1509      1509      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[5]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[6]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1453      1453      1600      1600 
dram[7]:      1581      1581      1551      1551      1438      1438      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[8]:      1581      1581      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[9]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1549      1549 
dram[10]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1353      1353      1504      1504      1549      1549 
total reads: 257040
bank skew: 1632/1309 = 1.25
chip skew: 23392/23358 = 1.00
average mf latency per bank:
dram[0]:       1711      1617      1833      1563      1791      1365      1528      1440      1760      1535      2548      1880      2251      1790      1727      1650
dram[1]:       1712      1615      1816      1541      1788      1366      1526      1443      1759      1532      2516      1877      2251      1790      1727      1652
dram[2]:       1730      1634      1817      1544      1786      1365      1534      1447      1757      1533      2516      1879      2223      1788      1713      1637
dram[3]:       1728      1634      1828      1552      1787      1366      1532      1450      1758      1531      2533      1904      2228      1790      1711      1637
dram[4]:       1727      1634      1827      1555      1771      1370      1533      1444      1759      1532      2534      1907      2225      1788      1712      1635
dram[5]:       1717      1621      1825      1546      1773      1372      1533      1444      1759      1532      2541      1912      2227      1790      1711      1636
dram[6]:       1716      1622      1825      1545      1765      1362      1533      1445      1759      1532      2539      1912      2206      1800      1724      1647
dram[7]:       1713      1622      1825      1545      1764      1363      1553      1451      1738      1508      2525      1891      2208      1803      1723      1645
dram[8]:       1712      1624      1862      1557      1774      1359      1555      1452      1739      1510      2525      1892      2195      1788      1723      1646
dram[9]:       1725      1635      1863      1558      1773      1359      1546      1450      1740      1509      2525      1891      2194      1790      1707      1627
dram[10]:       1726      1636      1848      1557      1771      1357      1547      1452      1740      1510      2596      1901      2203      1780      1707      1630
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176833 n_nop=1871087 n_act=8971 n_pre=8955 n_req=71955 n_rd=194388 n_write=93432 bw_util=0.2644
n_activity=979552 dram_eff=0.5877
bk0: 12852a 2051312i bk1: 12848a 2055920i bk2: 12764a 2052311i bk3: 12764a 2056074i bk4: 12204a 2062293i bk5: 12204a 2064687i bk6: 11248a 2070480i bk7: 11248a 2074850i bk8: 11412a 2067789i bk9: 11412a 2066971i bk10: 11368a 2065543i bk11: 11368a 2071107i bk12: 12476a 2053479i bk13: 12476a 2058991i bk14: 12872a 2046127i bk15: 12872a 2050869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62425
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fdb332a6aa0 :  mf: uid=10926392, sid19:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4948885), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176833 n_nop=1870583 n_act=9196 n_pre=9180 n_req=71969 n_rd=194442 n_write=93432 bw_util=0.2645
n_activity=981445 dram_eff=0.5866
bk0: 12848a 2050623i bk1: 12848a 2054984i bk2: 12556a 2055287i bk3: 12554a 2058290i bk4: 12416a 2057689i bk5: 12416a 2058994i bk6: 11244a 2069074i bk7: 11244a 2073307i bk8: 11412a 2067678i bk9: 11412a 2070517i bk10: 11396a 2066025i bk11: 11396a 2069155i bk12: 12480a 2054094i bk13: 12480a 2056648i bk14: 12872a 2045963i bk15: 12868a 2050648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63107
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176833 n_nop=1870941 n_act=8950 n_pre=8934 n_req=72002 n_rd=194512 n_write=93496 bw_util=0.2646
n_activity=978550 dram_eff=0.5886
bk0: 13056a 2048484i bk1: 13056a 2052338i bk2: 12556a 2054019i bk3: 12556a 2058332i bk4: 12412a 2058896i bk5: 12412a 2062213i bk6: 11244a 2068718i bk7: 11244a 2071776i bk8: 11416a 2068079i bk9: 11416a 2069115i bk10: 11396a 2065560i bk11: 11396a 2069913i bk12: 12480a 2054067i bk13: 12480a 2058632i bk14: 12696a 2048670i bk15: 12696a 2050775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60502
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176833 n_nop=1870489 n_act=9244 n_pre=9228 n_req=71968 n_rd=194440 n_write=93432 bw_util=0.2645
n_activity=980116 dram_eff=0.5874
bk0: 13056a 2047337i bk1: 13056a 2051956i bk2: 12556a 2054141i bk3: 12556a 2058001i bk4: 12416a 2058392i bk5: 12416a 2059133i bk6: 11240a 2069010i bk7: 11240a 2069834i bk8: 11416a 2065217i bk9: 11416a 2069931i bk10: 11360a 2067084i bk11: 11360a 2070324i bk12: 12480a 2051698i bk13: 12480a 2055788i bk14: 12696a 2048879i bk15: 12696a 2052308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61995
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176833 n_nop=1870641 n_act=9088 n_pre=9072 n_req=72008 n_rd=194528 n_write=93504 bw_util=0.2646
n_activity=979051 dram_eff=0.5884
bk0: 13056a 2049260i bk1: 13056a 2052365i bk2: 12556a 2055534i bk3: 12556a 2058066i bk4: 12240a 2060036i bk5: 12240a 2063587i bk6: 11452a 2067247i bk7: 11452a 2067683i bk8: 11416a 2064645i bk9: 11416a 2068096i bk10: 11360a 2066989i bk11: 11360a 2069780i bk12: 12476a 2052631i bk13: 12476a 2057239i bk14: 12708a 2049798i bk15: 12708a 2051157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60823
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176833 n_nop=1870573 n_act=9190 n_pre=9174 n_req=71974 n_rd=194464 n_write=93432 bw_util=0.2645
n_activity=978979 dram_eff=0.5882
bk0: 12848a 2049566i bk1: 12848a 2054549i bk2: 12728a 2055077i bk3: 12728a 2053395i bk4: 12244a 2060547i bk5: 12244a 2061992i bk6: 11452a 2068156i bk7: 11452a 2069845i bk8: 11412a 2064720i bk9: 11412a 2066389i bk10: 11364a 2066743i bk11: 11364a 2070822i bk12: 12476a 2053208i bk13: 12476a 2056398i bk14: 12708a 2050196i bk15: 12708a 2053245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60158
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176833 n_nop=1870919 n_act=9059 n_pre=9043 n_req=71953 n_rd=194380 n_write=93432 bw_util=0.2644
n_activity=977457 dram_eff=0.5889
bk0: 12848a 2048232i bk1: 12848a 2055189i bk2: 12728a 2053066i bk3: 12728a 2055685i bk4: 12196a 2059332i bk5: 12192a 2064795i bk6: 11456a 2065900i bk7: 11456a 2069134i bk8: 11412a 2065968i bk9: 11412a 2066928i bk10: 11364a 2065446i bk11: 11364a 2070129i bk12: 12272a 2056159i bk13: 12272a 2059963i bk14: 12916a 2046308i bk15: 12916a 2048642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61764
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176833 n_nop=1870255 n_act=9245 n_pre=9229 n_req=72026 n_rd=194536 n_write=93568 bw_util=0.2647
n_activity=977539 dram_eff=0.5894
bk0: 12844a 2049517i bk1: 12844a 2054664i bk2: 12732a 2052309i bk3: 12732a 2053790i bk4: 12200a 2059843i bk5: 12200a 2062237i bk6: 11456a 2068354i bk7: 11456a 2069047i bk8: 11276a 2066780i bk9: 11276a 2066877i bk10: 11572a 2063436i bk11: 11572a 2065455i bk12: 12272a 2056772i bk13: 12272a 2057353i bk14: 12916a 2047023i bk15: 12916a 2049880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60451
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176833 n_nop=1870809 n_act=9116 n_pre=9100 n_req=71952 n_rd=194376 n_write=93432 bw_util=0.2644
n_activity=980546 dram_eff=0.587
bk0: 12844a 2051879i bk1: 12844a 2054666i bk2: 12732a 2054741i bk3: 12732a 2056266i bk4: 12124a 2062709i bk5: 12124a 2063415i bk6: 11452a 2065949i bk7: 11452a 2068569i bk8: 11276a 2067859i bk9: 11276a 2070904i bk10: 11572a 2063840i bk11: 11572a 2066973i bk12: 12272a 2054342i bk13: 12272a 2058412i bk14: 12916a 2045155i bk15: 12916a 2048237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60534
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176833 n_nop=1870743 n_act=9145 n_pre=9129 n_req=71954 n_rd=194384 n_write=93432 bw_util=0.2644
n_activity=978900 dram_eff=0.588
bk0: 13052a 2048272i bk1: 13052a 2053198i bk2: 12732a 2052708i bk3: 12732a 2055365i bk4: 12128a 2063495i bk5: 12128a 2064975i bk6: 11452a 2068410i bk7: 11452a 2068580i bk8: 11276a 2067040i bk9: 11276a 2068772i bk10: 11572a 2064359i bk11: 11572a 2067016i bk12: 12272a 2055027i bk13: 12272a 2057911i bk14: 12708a 2049159i bk15: 12708a 2053481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61026
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176833 n_nop=1870417 n_act=9168 n_pre=9152 n_req=72024 n_rd=194528 n_write=93568 bw_util=0.2647
n_activity=981043 dram_eff=0.5873
bk0: 13052a 2049449i bk1: 13052a 2053405i bk2: 12728a 2053694i bk3: 12728a 2056369i bk4: 12140a 2062252i bk5: 12140a 2065032i bk6: 11448a 2066913i bk7: 11448a 2069446i bk8: 11276a 2069133i bk9: 11276a 2070246i bk10: 11436a 2065488i bk11: 11436a 2067717i bk12: 12476a 2053133i bk13: 12476a 2055054i bk14: 12708a 2049298i bk15: 12708a 2050642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6127

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35977, Miss = 24299, Miss_rate = 0.675, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[1]: Access = 35932, Miss = 24298, Miss_rate = 0.676, Pending_hits = 1392, Reservation_fails = 0
L2_cache_bank[2]: Access = 35949, Miss = 24306, Miss_rate = 0.676, Pending_hits = 214, Reservation_fails = 1
L2_cache_bank[3]: Access = 35938, Miss = 24305, Miss_rate = 0.676, Pending_hits = 1403, Reservation_fails = 0
L2_cache_bank[4]: Access = 35955, Miss = 24314, Miss_rate = 0.676, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[5]: Access = 35947, Miss = 24314, Miss_rate = 0.676, Pending_hits = 1401, Reservation_fails = 0
L2_cache_bank[6]: Access = 35913, Miss = 24305, Miss_rate = 0.677, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[7]: Access = 35912, Miss = 24305, Miss_rate = 0.677, Pending_hits = 1402, Reservation_fails = 0
L2_cache_bank[8]: Access = 35974, Miss = 24316, Miss_rate = 0.676, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[9]: Access = 35983, Miss = 24316, Miss_rate = 0.676, Pending_hits = 1436, Reservation_fails = 0
L2_cache_bank[10]: Access = 35966, Miss = 24308, Miss_rate = 0.676, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[11]: Access = 35949, Miss = 24308, Miss_rate = 0.676, Pending_hits = 1427, Reservation_fails = 0
L2_cache_bank[12]: Access = 35932, Miss = 24298, Miss_rate = 0.676, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[13]: Access = 35949, Miss = 24297, Miss_rate = 0.676, Pending_hits = 1447, Reservation_fails = 0
L2_cache_bank[14]: Access = 36000, Miss = 24317, Miss_rate = 0.675, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[15]: Access = 36000, Miss = 24317, Miss_rate = 0.675, Pending_hits = 1422, Reservation_fails = 0
L2_cache_bank[16]: Access = 35958, Miss = 24297, Miss_rate = 0.676, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[17]: Access = 35941, Miss = 24297, Miss_rate = 0.676, Pending_hits = 1422, Reservation_fails = 0
L2_cache_bank[18]: Access = 35940, Miss = 24298, Miss_rate = 0.676, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[19]: Access = 35957, Miss = 24298, Miss_rate = 0.676, Pending_hits = 1394, Reservation_fails = 0
L2_cache_bank[20]: Access = 36000, Miss = 24316, Miss_rate = 0.675, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[21]: Access = 36000, Miss = 24316, Miss_rate = 0.675, Pending_hits = 1397, Reservation_fails = 0
L2_total_cache_accesses = 791072
L2_total_cache_misses = 534745
L2_total_cache_miss_rate = 0.6760
L2_total_cache_pending_hits = 18045
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 238106
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17735
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 277687
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 257040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 533528
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 257040
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=2541584
icnt_total_pkts_simt_to_mem=1819232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60357
	minimum = 6
	maximum = 46
Network latency average = 8.4712
	minimum = 6
	maximum = 46
Slowest packet = 1490040
Flit latency average = 6.96134
	minimum = 6
	maximum = 42
Slowest flit = 4356787
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238874
	minimum = 0.0189028 (at node 0)
	maximum = 0.0283542 (at node 19)
Accepted packet rate average = 0.0238874
	minimum = 0.0189028 (at node 0)
	maximum = 0.0283542 (at node 19)
Injected flit rate average = 0.0658373
	minimum = 0.0435587 (at node 0)
	maximum = 0.0872714 (at node 42)
Accepted flit rate average= 0.0658373
	minimum = 0.0606123 (at node 0)
	maximum = 0.0909184 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.30215 (17 samples)
	minimum = 6 (17 samples)
	maximum = 128.294 (17 samples)
Network latency average = 8.94541 (17 samples)
	minimum = 6 (17 samples)
	maximum = 124.176 (17 samples)
Flit latency average = 7.63406 (17 samples)
	minimum = 6 (17 samples)
	maximum = 120.588 (17 samples)
Fragmentation average = 0.0557859 (17 samples)
	minimum = 0 (17 samples)
	maximum = 78.0588 (17 samples)
Injected packet rate average = 0.0219953 (17 samples)
	minimum = 0.0174056 (17 samples)
	maximum = 0.0261079 (17 samples)
Accepted packet rate average = 0.0219953 (17 samples)
	minimum = 0.0174056 (17 samples)
	maximum = 0.0261079 (17 samples)
Injected flit rate average = 0.0606225 (17 samples)
	minimum = 0.0401073 (17 samples)
	maximum = 0.0803663 (17 samples)
Accepted flit rate average = 0.0606225 (17 samples)
	minimum = 0.0558132 (17 samples)
	maximum = 0.0837173 (17 samples)
Injected packet size average = 2.75616 (17 samples)
Accepted packet size average = 2.75616 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 54 min, 30 sec (3270 sec)
gpgpu_simulation_rate = 149978 (inst/sec)
gpgpu_simulation_rate = 1513 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 18: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 39472
gpu_sim_insn = 28848876
gpu_ipc =     730.8694
gpu_tot_sim_cycle = 5210508
gpu_tot_sim_insn = 519279768
gpu_tot_ipc =      99.6601
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 10573
partiton_reqs_in_parallel = 868384
partiton_reqs_in_parallel_total    = 25702559
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.0995
partiton_reqs_in_parallel_util = 868384
partiton_reqs_in_parallel_util_total    = 25702559
gpu_sim_cycle_parition_util = 39472
gpu_tot_sim_cycle_parition_util    = 1171015
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9506
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 791072
L2_BW  =     111.6699 GB/Sec
L2_BW_total  =      15.2363 GB/Sec
gpu_total_sim_rate=151526

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10426104
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 32256
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0506
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30624
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10422922
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32256
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10426104
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
86885, 83495, 83643, 86681, 86896, 83544, 83651, 86662, 24184, 23209, 23294, 16882, 
gpgpu_n_tot_thrd_icount = 599749632
gpgpu_n_tot_w_icount = 18742176
gpgpu_n_stall_shd_mem = 168810
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 564912
gpgpu_n_mem_write_global = 272160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13791744
gpgpu_n_store_insn = 8573040
gpgpu_n_shmem_insn = 56795184
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1032192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 473
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:539759	W0_Idle:6684815	W0_Scoreboard:42493349	W1:1088640	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7347240	W32:10306296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4519296 {8:564912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37013760 {136:272160,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63764352 {40:136080,136:428832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2177280 {8:272160,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 1662 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 5210507 
mrq_lat_table:376198 	57961 	39849 	88702 	108366 	82467 	46879 	23821 	10490 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	512764 	308388 	1210 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	18 	705303 	30873 	189 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	473068 	90383 	1489 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	60480 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1271 	172 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  7.845440  7.496307  8.049520  8.049520  7.378294  7.378294  8.020258  7.903811  8.173993  7.775261  7.458824  7.335537  8.775180  8.559649  7.537778  7.560178 
dram[1]:  7.892691  8.306056  7.655280  7.314540  6.867419  6.753121  8.656064  8.108007  8.357677  8.420754  7.022117  6.912908  8.243243  8.187920  7.460411  7.164789 
dram[2]:  8.294400  7.963134  8.500000  8.216666  7.190547  7.342383  8.138318  7.652021  8.486692  8.205882  7.495784  7.112000  8.561403  8.472222  7.326980  7.057909 
dram[3]:  7.795489  7.987673  7.703125  7.402402  6.906383  6.771905  8.452427  7.787120  7.617747  7.723183  7.220228  7.220228  8.160535  8.133333  7.856918  7.392012 
dram[4]:  8.321028  8.138147  8.299664  8.029316  7.056130  6.913169  8.500953  8.012568  8.000000  7.591837  7.670711  7.438655  8.051155  7.769108  7.320644  7.052186 
dram[5]:  7.868217  7.748092  7.724616  7.584592  7.036819  6.894661  8.802761  8.468691  7.198387  7.292484  7.415411  7.293245  8.297619  8.297619  7.587254  7.320644 
dram[6]:  8.500837  8.252032  8.396321  8.510169  6.976574  6.625869  8.343925  8.251387  8.026978  7.748264  7.415411  7.780316  7.899007  7.925249  7.257102  7.066390 
dram[7]:  7.866667  7.653092  7.846875  7.473214  7.102831  6.818312  8.667961  8.701755  6.925868  6.534226  7.753846  7.399674  8.706204  8.414462  7.602679  7.175562 
dram[8]:  8.092504  7.866667  8.259869  8.126214  6.763948  6.649789  8.599229  8.599229  7.897482  8.071692  7.375610  7.375610  7.795752  7.847040  7.404348  7.095833 
dram[9]:  7.817496  7.544396  7.822430  7.586102  7.790774  7.400626  8.129326  8.159049  7.153094  7.015975  7.971880  7.522388  8.399648  8.113946  7.194244  7.331378 
dram[10]:  8.510674  8.187994  7.724616  7.724616  6.636746  6.769671  8.800789  8.466793  7.842857  7.732394  7.354201  7.074485  8.051155  8.186241  7.342144  7.132668 
average row locality = 838409/108907 = 7.698394
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3402      3401      3383      3383      3238      3238      2969      2969      3023      3023      3016      3016      3295      3295      3405      3405 
dram[1]:      3401      3401      3328      3328      3294      3294      2968      2968      3023      3023      3023      3023      3296      3296      3405      3404 
dram[2]:      3456      3456      3328      3328      3293      3293      2968      2968      3024      3024      3023      3023      3296      3296      3359      3359 
dram[3]:      3456      3456      3328      3328      3294      3294      2967      2967      3024      3024      3013      3013      3296      3296      3359      3359 
dram[4]:      3456      3456      3328      3328      3247      3247      3023      3023      3024      3024      3013      3013      3295      3295      3362      3362 
dram[5]:      3401      3401      3374      3374      3248      3248      3023      3023      3023      3023      3014      3014      3295      3295      3362      3362 
dram[6]:      3401      3401      3374      3374      3235      3234      3024      3024      3023      3023      3014      3014      3241      3241      3417      3417 
dram[7]:      3400      3400      3375      3375      3236      3236      3024      3024      2987      2987      3069      3069      3241      3241      3417      3417 
dram[8]:      3400      3400      3375      3375      3216      3216      3023      3023      2987      2987      3069      3069      3241      3241      3417      3417 
dram[9]:      3455      3455      3375      3375      3217      3217      3023      3023      2988      2988      3069      3069      3241      3241      3362      3362 
dram[10]:      3455      3455      3374      3374      3220      3220      3022      3022      2988      2988      3033      3033      3295      3295      3362      3362 
total reads: 566249
bank skew: 3456/2967 = 1.16
chip skew: 51498/51456 = 1.00
number of total write accesses:
dram[0]:      1674      1674      1656      1656      1521      1521      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[1]:      1674      1674      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[2]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1638      1638 
dram[3]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1413      1413      1584      1584      1638      1638 
dram[4]:      1728      1728      1602      1602      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[5]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[6]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1530      1530      1692      1692 
dram[7]:      1674      1674      1647      1647      1530      1530      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[8]:      1674      1674      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[9]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1638      1638 
dram[10]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1431      1431      1584      1584      1638      1638 
total reads: 272160
bank skew: 1728/1386 = 1.25
chip skew: 24768/24732 = 1.00
average mf latency per bank:
dram[0]:       1628      1540      1741      1486      1699      1297      1458      1374      1675      1461      2416      1786      2146      1708      1645      1573
dram[1]:       1630      1538      1725      1466      1696      1299      1456      1378      1673      1458      2386      1784      2145      1709      1645      1574
dram[2]:       1646      1556      1726      1468      1694      1298      1463      1381      1671      1459      2386      1785      2119      1707      1632      1559
dram[3]:       1645      1556      1736      1476      1695      1298      1462      1384      1672      1458      2402      1809      2123      1708      1630      1560
dram[4]:       1643      1555      1735      1478      1680      1302      1463      1379      1674      1459      2403      1812      2121      1706      1631      1558
dram[5]:       1634      1543      1733      1470      1682      1304      1463      1379      1673      1459      2410      1816      2123      1708      1629      1558
dram[6]:       1634      1544      1733      1469      1675      1295      1462      1379      1673      1458      2409      1817      2103      1718      1642      1569
dram[7]:       1631      1544      1733      1469      1674      1296      1482      1385      1654      1436      2396      1797      2104      1721      1641      1567
dram[8]:       1629      1546      1768      1480      1683      1292      1483      1386      1654      1438      2396      1798      2092      1707      1641      1569
dram[9]:       1641      1556      1769      1481      1682      1292      1475      1384      1655      1437      2396      1797      2091      1709      1626      1550
dram[10]:       1643      1558      1755      1481      1681      1290      1476      1386      1654      1438      2462      1807      2099      1699      1625      1553
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2250125 n_nop=1925859 n_act=9755 n_pre=9739 n_req=76193 n_rd=205844 n_write=98928 bw_util=0.2709
n_activity=1038969 dram_eff=0.5867
bk0: 13608a 2117178i bk1: 13604a 2122325i bk2: 13532a 2118345i bk3: 13532a 2122209i bk4: 12952a 2128416i bk5: 12952a 2131044i bk6: 11876a 2137270i bk7: 11876a 2141409i bk8: 12092a 2134475i bk9: 12092a 2133940i bk10: 12064a 2132639i bk11: 12064a 2138196i bk12: 13180a 2119972i bk13: 13180a 2125858i bk14: 13620a 2111940i bk15: 13620a 2116728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65451
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2250125 n_nop=1925389 n_act=9962 n_pre=9946 n_req=76207 n_rd=205900 n_write=98928 bw_util=0.2709
n_activity=1040614 dram_eff=0.5859
bk0: 13604a 2116495i bk1: 13604a 2121330i bk2: 13312a 2120980i bk3: 13312a 2123902i bk4: 13176a 2123239i bk5: 13176a 2125298i bk6: 11872a 2136329i bk7: 11872a 2140515i bk8: 12092a 2134518i bk9: 12092a 2137454i bk10: 12092a 2132731i bk11: 12092a 2135879i bk12: 13184a 2120620i bk13: 13184a 2123436i bk14: 13620a 2111851i bk15: 13616a 2116973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66005
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2250125 n_nop=1925717 n_act=9724 n_pre=9708 n_req=76244 n_rd=205976 n_write=99000 bw_util=0.2711
n_activity=1037561 dram_eff=0.5879
bk0: 13824a 2114739i bk1: 13824a 2118795i bk2: 13312a 2120111i bk3: 13312a 2124235i bk4: 13172a 2125048i bk5: 13172a 2128388i bk6: 11872a 2135785i bk7: 11872a 2138629i bk8: 12096a 2135075i bk9: 12096a 2136059i bk10: 12092a 2132493i bk11: 12092a 2136695i bk12: 13184a 2120192i bk13: 13184a 2125276i bk14: 13436a 2114161i bk15: 13436a 2116465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63507
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2250125 n_nop=1925281 n_act=10018 n_pre=10002 n_req=76206 n_rd=205896 n_write=98928 bw_util=0.2709
n_activity=1039382 dram_eff=0.5865
bk0: 13824a 2113186i bk1: 13824a 2118068i bk2: 13312a 2119856i bk3: 13312a 2124193i bk4: 13176a 2124120i bk5: 13176a 2125392i bk6: 11868a 2136035i bk7: 11868a 2136845i bk8: 12096a 2132162i bk9: 12096a 2136455i bk10: 12052a 2133549i bk11: 12052a 2137309i bk12: 13184a 2118319i bk13: 13184a 2121940i bk14: 13436a 2115190i bk15: 13436a 2118818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65101
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fdb0f232d20 :  mf: uid=11569035, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5210505), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2250125 n_nop=1925433 n_act=9862 n_pre=9846 n_req=76246 n_rd=205984 n_write=99000 bw_util=0.2711
n_activity=1037518 dram_eff=0.5879
bk0: 13824a 2115219i bk1: 13824a 2118533i bk2: 13312a 2121148i bk3: 13312a 2124329i bk4: 12988a 2125760i bk5: 12988a 2129789i bk6: 12092a 2134012i bk7: 12092a 2134653i bk8: 12096a 2131599i bk9: 12096a 2135253i bk10: 12052a 2134022i bk11: 12052a 2137154i bk12: 13180a 2118882i bk13: 13180a 2123570i bk14: 13448a 2115304i bk15: 13448a 2116959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63818
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2250125 n_nop=1925349 n_act=9972 n_pre=9956 n_req=76212 n_rd=205920 n_write=98928 bw_util=0.271
n_activity=1037604 dram_eff=0.5876
bk0: 13604a 2115220i bk1: 13604a 2120508i bk2: 13496a 2120674i bk3: 13496a 2119190i bk4: 12992a 2126813i bk5: 12992a 2128057i bk6: 12092a 2134800i bk7: 12092a 2136590i bk8: 12092a 2131538i bk9: 12092a 2132935i bk10: 12056a 2133870i bk11: 12056a 2137817i bk12: 13180a 2119469i bk13: 13180a 2123108i bk14: 13448a 2116717i bk15: 13448a 2119169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63009
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7fdb0f2be310 :  mf: uid=11569034, sid27:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (5210501), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2250125 n_nop=1925767 n_act=9809 n_pre=9793 n_req=76189 n_rd=205828 n_write=98928 bw_util=0.2709
n_activity=1035990 dram_eff=0.5883
bk0: 13604a 2114220i bk1: 13604a 2121485i bk2: 13496a 2118393i bk3: 13496a 2121713i bk4: 12940a 2125267i bk5: 12936a 2131115i bk6: 12096a 2132792i bk7: 12096a 2136141i bk8: 12092a 2132792i bk9: 12092a 2134191i bk10: 12056a 2132455i bk11: 12056a 2137422i bk12: 12964a 2122605i bk13: 12964a 2126471i bk14: 13668a 2111855i bk15: 13668a 2114750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64687
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2250125 n_nop=1925035 n_act=10021 n_pre=10005 n_req=76266 n_rd=205992 n_write=99072 bw_util=0.2712
n_activity=1036182 dram_eff=0.5888
bk0: 13600a 2115402i bk1: 13600a 2120785i bk2: 13500a 2117843i bk3: 13500a 2119356i bk4: 12944a 2125420i bk5: 12944a 2128051i bk6: 12096a 2135004i bk7: 12096a 2135808i bk8: 11948a 2133641i bk9: 11948a 2133615i bk10: 12276a 2130005i bk11: 12276a 2132378i bk12: 12964a 2123458i bk13: 12964a 2124474i bk14: 13668a 2113222i bk15: 13668a 2115911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63798
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2250125 n_nop=1925577 n_act=9906 n_pre=9890 n_req=76188 n_rd=205824 n_write=98928 bw_util=0.2709
n_activity=1039278 dram_eff=0.5865
bk0: 13600a 2118120i bk1: 13600a 2121161i bk2: 13500a 2120382i bk3: 13500a 2122131i bk4: 12864a 2128626i bk5: 12864a 2129462i bk6: 12092a 2132786i bk7: 12092a 2135628i bk8: 11948a 2134372i bk9: 11948a 2137834i bk10: 12276a 2130328i bk11: 12276a 2134117i bk12: 12964a 2121120i bk13: 12964a 2125041i bk14: 13668a 2110865i bk15: 13668a 2114134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6368
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2250125 n_nop=1925491 n_act=9941 n_pre=9925 n_req=76192 n_rd=205840 n_write=98928 bw_util=0.2709
n_activity=1038156 dram_eff=0.5871
bk0: 13820a 2113836i bk1: 13820a 2119117i bk2: 13500a 2118549i bk3: 13500a 2121294i bk4: 12868a 2129952i bk5: 12868a 2131213i bk6: 12092a 2135312i bk7: 12092a 2135260i bk8: 11952a 2133820i bk9: 11952a 2135675i bk10: 12276a 2131010i bk11: 12276a 2133842i bk12: 12964a 2121855i bk13: 12964a 2124515i bk14: 13448a 2115091i bk15: 13448a 2119697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64175
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fdb0f2392e0 :  mf: uid=11569036, sid27:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5210507), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2250125 n_nop=1925202 n_act=9938 n_pre=9922 n_req=76266 n_rd=205991 n_write=99072 bw_util=0.2712
n_activity=1040103 dram_eff=0.5866
bk0: 13820a 2115471i bk1: 13820a 2119721i bk2: 13496a 2119500i bk3: 13496a 2122276i bk4: 12880a 2128423i bk5: 12879a 2131079i bk6: 12088a 2134107i bk7: 12088a 2136586i bk8: 11952a 2136062i bk9: 11952a 2136997i bk10: 12132a 2132474i bk11: 12132a 2134380i bk12: 13180a 2119663i bk13: 13180a 2121657i bk14: 13448a 2115586i bk15: 13448a 2116806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63971

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38090, Miss = 25731, Miss_rate = 0.676, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[1]: Access = 38044, Miss = 25730, Miss_rate = 0.676, Pending_hits = 1404, Reservation_fails = 0
L2_cache_bank[2]: Access = 38062, Miss = 25738, Miss_rate = 0.676, Pending_hits = 218, Reservation_fails = 2
L2_cache_bank[3]: Access = 38052, Miss = 25737, Miss_rate = 0.676, Pending_hits = 1412, Reservation_fails = 0
L2_cache_bank[4]: Access = 38070, Miss = 25747, Miss_rate = 0.676, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[5]: Access = 38061, Miss = 25747, Miss_rate = 0.676, Pending_hits = 1412, Reservation_fails = 0
L2_cache_bank[6]: Access = 38025, Miss = 25737, Miss_rate = 0.677, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[7]: Access = 38025, Miss = 25737, Miss_rate = 0.677, Pending_hits = 1410, Reservation_fails = 0
L2_cache_bank[8]: Access = 38089, Miss = 25748, Miss_rate = 0.676, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[9]: Access = 38098, Miss = 25748, Miss_rate = 0.676, Pending_hits = 1444, Reservation_fails = 0
L2_cache_bank[10]: Access = 38080, Miss = 25740, Miss_rate = 0.676, Pending_hits = 248, Reservation_fails = 0
L2_cache_bank[11]: Access = 38062, Miss = 25740, Miss_rate = 0.676, Pending_hits = 1440, Reservation_fails = 0
L2_cache_bank[12]: Access = 38044, Miss = 25729, Miss_rate = 0.676, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[13]: Access = 38062, Miss = 25728, Miss_rate = 0.676, Pending_hits = 1452, Reservation_fails = 0
L2_cache_bank[14]: Access = 38116, Miss = 25749, Miss_rate = 0.676, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[15]: Access = 38116, Miss = 25749, Miss_rate = 0.676, Pending_hits = 1431, Reservation_fails = 0
L2_cache_bank[16]: Access = 38071, Miss = 25728, Miss_rate = 0.676, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[17]: Access = 38053, Miss = 25728, Miss_rate = 0.676, Pending_hits = 1432, Reservation_fails = 0
L2_cache_bank[18]: Access = 38053, Miss = 25730, Miss_rate = 0.676, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[19]: Access = 38071, Miss = 25730, Miss_rate = 0.676, Pending_hits = 1401, Reservation_fails = 0
L2_cache_bank[20]: Access = 38116, Miss = 25749, Miss_rate = 0.676, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[21]: Access = 38116, Miss = 25749, Miss_rate = 0.676, Pending_hits = 1413, Reservation_fails = 0
L2_total_cache_accesses = 837576
L2_total_cache_misses = 566249
L2_total_cache_miss_rate = 0.6761
L2_total_cache_pending_hits = 18205
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252946
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 294071
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 272160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 564912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 272160
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.085

icnt_total_pkts_mem_to_simt=2690944
icnt_total_pkts_simt_to_mem=1926216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56089
	minimum = 6
	maximum = 54
Network latency average = 8.42704
	minimum = 6
	maximum = 54
Slowest packet = 1618924
Flit latency average = 6.89946
	minimum = 6
	maximum = 50
Slowest flit = 4462440
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235636
	minimum = 0.0186466 (at node 5)
	maximum = 0.0279699 (at node 0)
Accepted packet rate average = 0.0235636
	minimum = 0.0186466 (at node 5)
	maximum = 0.0279699 (at node 0)
Injected flit rate average = 0.0649449
	minimum = 0.0429683 (at node 5)
	maximum = 0.0860885 (at node 42)
Accepted flit rate average= 0.0649449
	minimum = 0.0597907 (at node 5)
	maximum = 0.0896861 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.26096 (18 samples)
	minimum = 6 (18 samples)
	maximum = 124.167 (18 samples)
Network latency average = 8.91662 (18 samples)
	minimum = 6 (18 samples)
	maximum = 120.278 (18 samples)
Flit latency average = 7.59324 (18 samples)
	minimum = 6 (18 samples)
	maximum = 116.667 (18 samples)
Fragmentation average = 0.0526867 (18 samples)
	minimum = 0 (18 samples)
	maximum = 73.7222 (18 samples)
Injected packet rate average = 0.0220824 (18 samples)
	minimum = 0.0174746 (18 samples)
	maximum = 0.0262114 (18 samples)
Accepted packet rate average = 0.0220824 (18 samples)
	minimum = 0.0174746 (18 samples)
	maximum = 0.0262114 (18 samples)
Injected flit rate average = 0.0608626 (18 samples)
	minimum = 0.0402662 (18 samples)
	maximum = 0.0806842 (18 samples)
Accepted flit rate average = 0.0608626 (18 samples)
	minimum = 0.0560342 (18 samples)
	maximum = 0.0840489 (18 samples)
Injected packet size average = 2.75616 (18 samples)
Accepted packet size average = 2.75616 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 57 min, 7 sec (3427 sec)
gpgpu_simulation_rate = 151526 (inst/sec)
gpgpu_simulation_rate = 1520 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 19: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 19 
gpu_sim_cycle = 38842
gpu_sim_insn = 28848876
gpu_ipc =     742.7238
gpu_tot_sim_cycle = 5471500
gpu_tot_sim_insn = 548128644
gpu_tot_ipc =     100.1789
gpu_tot_issued_cta = 1216
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 11206
partiton_reqs_in_parallel = 854524
partiton_reqs_in_parallel_total    = 26570943
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.0124
partiton_reqs_in_parallel_util = 854524
partiton_reqs_in_parallel_util_total    = 26570943
gpu_sim_cycle_parition_util = 38842
gpu_tot_sim_cycle_parition_util    = 1210487
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9522
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 837576
L2_BW  =     113.4812 GB/Sec
L2_BW_total  =      15.3151 GB/Sec
gpu_total_sim_rate=152980

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11005332
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 34048
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0479
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11002150
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 34048
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11005332
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
91712, 88142, 88290, 91496, 91723, 88185, 88298, 91480, 24184, 23209, 23294, 16882, 
gpgpu_n_tot_thrd_icount = 633069056
gpgpu_n_tot_w_icount = 19783408
gpgpu_n_stall_shd_mem = 168859
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 596296
gpgpu_n_mem_write_global = 287280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 14557952
gpgpu_n_store_insn = 9049320
gpgpu_n_shmem_insn = 59950472
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1089536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 522
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:569979	W0_Idle:6699876	W0_Scoreboard:43617671	W1:1149120	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7755420	W32:10878868
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4770368 {8:596296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39070080 {136:287280,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67306816 {40:143640,136:452656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2298240 {8:287280,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 1586 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 5471499 
mrq_lat_table:397033 	61844 	42441 	93164 	113897 	87369 	49843 	25171 	10595 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	545217 	322401 	1248 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	23 	749362 	33284 	218 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	499165 	95596 	1563 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	75600 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1346 	174 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.130501  7.775036  8.298437  8.298437  7.635671  7.635671  8.312274  8.193951  8.454219  8.049573  7.710050  7.585089  9.096831  8.878007  7.780029  7.802612 
dram[1]:  8.178626  8.598716  7.896657  7.552326  7.118055  7.001366  8.957198  8.401460  8.608775  8.672192  7.268217  7.157252  8.528052  8.472131  7.680000  7.383242 
dram[2]:  8.590267  8.253394  8.747475  8.462541  7.447674  7.602374  8.432235  7.937931  8.770949  8.486486  7.748760  7.359498  8.879725  8.789116  7.563037  7.291437 
dram[3]:  8.082718  8.278366  7.944954  7.641177  7.157821  7.020548  8.750951  8.075438  7.836938  7.942665  7.470400  7.470400  8.444445  8.416938  8.096625  7.628613 
dram[4]:  8.617323  8.431433  8.546053  8.273886  7.309593  7.163818  8.804105  8.308099  8.248687  7.836938  7.926995  7.691927  8.360842  8.073438  7.578192  7.305671 
dram[5]:  8.153729  8.031485  7.968373  7.826923  7.289855  7.144886  9.110039  8.771376  7.415748  7.510367  7.668309  7.544426  8.583056  8.583056  7.825185  7.556509 
dram[6]:  8.796388  8.543859  8.673771  8.759933  7.229106  6.871233  8.644689  8.550725  8.275923  7.994906  7.668309  8.037866  8.176375  8.202922  7.516713  7.322931 
dram[7]:  8.152207  7.934815  8.091743  7.714286  7.357771  7.067605  8.973384  9.007633  7.138675  6.743814  8.015076  7.656000  8.991103  8.697074  7.844477  7.413462 
dram[8]:  8.381846  8.152207  8.535484  8.373418  7.011268  6.894737  8.903773  8.903773  8.142355  8.288014  7.631579  7.631579  8.071885  8.123795  7.666193  7.352861 
dram[9]:  8.105186  7.826896  8.067073  7.828403  8.056634  7.660000  8.426785  8.456989  7.365660  7.227769  8.235801  7.780488  8.682131  8.393687  7.428973  7.567335 
dram[10]:  8.809984  8.482170  7.992447  7.992447  6.881216  7.016901  9.108109  8.769517  8.085515  7.946827  7.607431  7.323483  8.333871  8.470491  7.578192  7.366806 
average row locality = 885033/111157 = 7.962008
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3591      3590      3567      3567      3411      3411      3142      3142      3189      3189      3178      3178      3487      3487      3597      3597 
dram[1]:      3590      3590      3509      3509      3470      3470      3141      3141      3189      3189      3186      3186      3488      3488      3597      3596 
dram[2]:      3648      3648      3509      3509      3469      3469      3141      3141      3190      3190      3186      3186      3488      3488      3548      3548 
dram[3]:      3648      3648      3509      3509      3470      3470      3140      3140      3190      3190      3176      3176      3488      3488      3548      3548 
dram[4]:      3648      3648      3509      3509      3421      3421      3199      3199      3190      3190      3176      3176      3487      3487      3551      3551 
dram[5]:      3590      3590      3557      3557      3422      3422      3199      3199      3189      3189      3177      3177      3487      3487      3551      3551 
dram[6]:      3590      3590      3557      3557      3409      3408      3200      3200      3189      3189      3177      3177      3430      3430      3609      3609 
dram[7]:      3589      3589      3558      3558      3410      3410      3200      3200      3151      3151      3235      3235      3430      3430      3609      3609 
dram[8]:      3589      3589      3558      3558      3389      3389      3199      3199      3151      3151      3235      3235      3430      3430      3609      3609 
dram[9]:      3647      3647      3558      3558      3390      3390      3199      3199      3151      3151      3235      3235      3430      3430      3551      3551 
dram[10]:      3647      3647      3557      3557      3393      3393      3198      3198      3151      3151      3197      3197      3487      3487      3551      3551 
total reads: 597753
bank skew: 3648/3140 = 1.16
chip skew: 54364/54320 = 1.00
number of total write accesses:
dram[0]:      1767      1767      1744      1744      1598      1598      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[1]:      1767      1767      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[2]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1731      1731 
dram[3]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1493      1493      1680      1680      1731      1731 
dram[4]:      1824      1824      1687      1687      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[5]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[6]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1623      1623      1788      1788 
dram[7]:      1767      1767      1734      1734      1608      1608      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[8]:      1767      1767      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[9]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1731      1731 
dram[10]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1512      1512      1680      1680      1731      1731 
total reads: 287280
bank skew: 1824/1463 = 1.25
chip skew: 26144/26106 = 1.00
average mf latency per bank:
dram[0]:       1555      1470      1663      1422      1625      1244      1391      1311      1599      1396      2302      1705      2038      1625      1569      1500
dram[1]:       1556      1468      1648      1402      1622      1245      1389      1315      1597      1393      2274      1702      2038      1625      1568      1501
dram[2]:       1572      1485      1649      1404      1620      1244      1396      1318      1596      1394      2273      1704      2013      1624      1556      1488
dram[3]:       1570      1486      1659      1412      1621      1245      1394      1321      1597      1393      2289      1726      2017      1625      1555      1488
dram[4]:       1569      1485      1658      1414      1607      1248      1395      1316      1598      1394      2290      1728      2015      1623      1556      1486
dram[5]:       1560      1473      1656      1407      1609      1250      1396      1316      1597      1394      2296      1733      2017      1625      1554      1487
dram[6]:       1560      1474      1656      1406      1602      1241      1395      1316      1597      1394      2295      1733      1998      1634      1566      1497
dram[7]:       1557      1474      1656      1406      1601      1242      1414      1322      1579      1373      2282      1715      1999      1637      1565      1495
dram[8]:       1555      1476      1689      1416      1610      1239      1415      1322      1580      1374      2282      1715      1988      1624      1565      1496
dram[9]:       1567      1486      1691      1417      1609      1239      1407      1321      1580      1373      2282      1715      1987      1625      1550      1479
dram[10]:       1568      1487      1677      1417      1608      1237      1408      1322      1580      1374      2345      1724      1994      1616      1550      1482
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2322248 n_nop=1980642 n_act=9953 n_pre=9937 n_req=80429 n_rd=217292 n_write=104424 bw_util=0.2771
n_activity=1094809 dram_eff=0.5877
bk0: 14364a 2182864i bk1: 14360a 2188511i bk2: 14268a 2184094i bk3: 14268a 2187995i bk4: 13644a 2194933i bk5: 13644a 2197496i bk6: 12568a 2203473i bk7: 12568a 2207880i bk8: 12756a 2200538i bk9: 12756a 2200580i bk10: 12712a 2198996i bk11: 12712a 2204823i bk12: 13948a 2185531i bk13: 13948a 2191666i bk14: 14388a 2177184i bk15: 14388a 2182225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6751
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fdb1df1a7b0 :  mf: uid=12211680, sid07:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5471499), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2322248 n_nop=1980141 n_act=10172 n_pre=10156 n_req=80445 n_rd=217355 n_write=104424 bw_util=0.2771
n_activity=1096452 dram_eff=0.5869
bk0: 14360a 2181942i bk1: 14360a 2187197i bk2: 14036a 2186657i bk3: 14035a 2190267i bk4: 13880a 2189121i bk5: 13880a 2192076i bk6: 12564a 2203074i bk7: 12564a 2207081i bk8: 12756a 2200929i bk9: 12756a 2204083i bk10: 12744a 2199272i bk11: 12744a 2202728i bk12: 13952a 2186075i bk13: 13952a 2188758i bk14: 14388a 2176741i bk15: 14384a 2182166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6754
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2322248 n_nop=1980492 n_act=9922 n_pre=9906 n_req=80482 n_rd=217432 n_write=104496 bw_util=0.2773
n_activity=1093599 dram_eff=0.5887
bk0: 14592a 2179944i bk1: 14592a 2184484i bk2: 14036a 2185725i bk3: 14036a 2190758i bk4: 13876a 2191542i bk5: 13876a 2194702i bk6: 12564a 2202281i bk7: 12564a 2205239i bk8: 12760a 2201731i bk9: 12760a 2202678i bk10: 12744a 2198787i bk11: 12744a 2203486i bk12: 13952a 2185821i bk13: 13952a 2191214i bk14: 14192a 2179149i bk15: 14192a 2182094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65034
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2322248 n_nop=1980032 n_act=10228 n_pre=10212 n_req=80444 n_rd=217352 n_write=104424 bw_util=0.2771
n_activity=1094960 dram_eff=0.5877
bk0: 14592a 2178564i bk1: 14592a 2183784i bk2: 14036a 2185608i bk3: 14036a 2190302i bk4: 13880a 2190302i bk5: 13880a 2192060i bk6: 12560a 2202263i bk7: 12560a 2203474i bk8: 12760a 2198300i bk9: 12760a 2203133i bk10: 12704a 2200338i bk11: 12704a 2203962i bk12: 13952a 2183500i bk13: 13952a 2187184i bk14: 14192a 2180590i bk15: 14192a 2184086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66867
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2322248 n_nop=1980192 n_act=10060 n_pre=10044 n_req=80488 n_rd=217448 n_write=104504 bw_util=0.2773
n_activity=1093024 dram_eff=0.5891
bk0: 14592a 2180367i bk1: 14592a 2184223i bk2: 14036a 2186913i bk3: 14036a 2190092i bk4: 13684a 2192214i bk5: 13684a 2196502i bk6: 12796a 2199834i bk7: 12796a 2201359i bk8: 12760a 2197976i bk9: 12760a 2201728i bk10: 12704a 2200626i bk11: 12704a 2203761i bk12: 13948a 2183850i bk13: 13948a 2189493i bk14: 14204a 2180688i bk15: 14204a 2182431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6523
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2322248 n_nop=1980100 n_act=10182 n_pre=10166 n_req=80450 n_rd=217376 n_write=104424 bw_util=0.2771
n_activity=1093554 dram_eff=0.5885
bk0: 14360a 2180826i bk1: 14360a 2186474i bk2: 14228a 2186614i bk3: 14228a 2185117i bk4: 13688a 2193479i bk5: 13688a 2194525i bk6: 12796a 2201298i bk7: 12796a 2202984i bk8: 12756a 2197556i bk9: 12756a 2199328i bk10: 12708a 2200674i bk11: 12708a 2204969i bk12: 13948a 2184936i bk13: 13948a 2188644i bk14: 14204a 2182017i bk15: 14204a 2184974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.649
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2322248 n_nop=1980538 n_act=10009 n_pre=9993 n_req=80427 n_rd=217284 n_write=104424 bw_util=0.2771
n_activity=1091416 dram_eff=0.5895
bk0: 14360a 2179398i bk1: 14360a 2187518i bk2: 14228a 2184429i bk3: 14228a 2187706i bk4: 13636a 2191533i bk5: 13632a 2197478i bk6: 12800a 2198782i bk7: 12800a 2202848i bk8: 12756a 2199259i bk9: 12756a 2200775i bk10: 12708a 2198989i bk11: 12708a 2204295i bk12: 13720a 2188036i bk13: 13720a 2192261i bk14: 14436a 2177048i bk15: 14436a 2180091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66247
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2322248 n_nop=1979770 n_act=10231 n_pre=10215 n_req=80508 n_rd=217456 n_write=104576 bw_util=0.2773
n_activity=1091941 dram_eff=0.5898
bk0: 14356a 2181005i bk1: 14356a 2186846i bk2: 14232a 2183908i bk3: 14232a 2185590i bk4: 13640a 2192075i bk5: 13640a 2194694i bk6: 12800a 2201028i bk7: 12800a 2202180i bk8: 12604a 2199880i bk9: 12604a 2199997i bk10: 12940a 2196361i bk11: 12940a 2199018i bk12: 13720a 2188974i bk13: 13720a 2189935i bk14: 14436a 2178454i bk15: 14436a 2181401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65391
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2322248 n_nop=1980344 n_act=10108 n_pre=10092 n_req=80426 n_rd=217280 n_write=104424 bw_util=0.2771
n_activity=1094535 dram_eff=0.5878
bk0: 14356a 2183468i bk1: 14356a 2187021i bk2: 14232a 2186073i bk3: 14232a 2188162i bk4: 13556a 2195016i bk5: 13556a 2196255i bk6: 12796a 2198648i bk7: 12796a 2202040i bk8: 12604a 2200656i bk9: 12604a 2204203i bk10: 12940a 2196795i bk11: 12940a 2200738i bk12: 13720a 2186100i bk13: 13720a 2190322i bk14: 14436a 2176118i bk15: 14436a 2179434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65504
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2322248 n_nop=1980250 n_act=10151 n_pre=10135 n_req=80428 n_rd=217288 n_write=104424 bw_util=0.2771
n_activity=1093800 dram_eff=0.5882
bk0: 14588a 2179206i bk1: 14588a 2184782i bk2: 14232a 2184172i bk3: 14232a 2187295i bk4: 13560a 2196664i bk5: 13560a 2197507i bk6: 12796a 2201647i bk7: 12796a 2201759i bk8: 12604a 2200325i bk9: 12604a 2202203i bk10: 12940a 2197566i bk11: 12940a 2200594i bk12: 13720a 2187265i bk13: 13720a 2190448i bk14: 14204a 2180591i bk15: 14204a 2185356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65833
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2322248 n_nop=1979956 n_act=10142 n_pre=10126 n_req=80506 n_rd=217448 n_write=104576 bw_util=0.2773
n_activity=1095956 dram_eff=0.5877
bk0: 14588a 2180718i bk1: 14588a 2185719i bk2: 14228a 2185301i bk3: 14228a 2188187i bk4: 13572a 2194870i bk5: 13572a 2197847i bk6: 12792a 2200405i bk7: 12792a 2202958i bk8: 12604a 2202362i bk9: 12604a 2203844i bk10: 12788a 2198905i bk11: 12788a 2200825i bk12: 13948a 2184798i bk13: 13948a 2187184i bk14: 14204a 2181281i bk15: 14204a 2182215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65625

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40203, Miss = 27162, Miss_rate = 0.676, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[1]: Access = 40156, Miss = 27161, Miss_rate = 0.676, Pending_hits = 1407, Reservation_fails = 0
L2_cache_bank[2]: Access = 40175, Miss = 27170, Miss_rate = 0.676, Pending_hits = 220, Reservation_fails = 2
L2_cache_bank[3]: Access = 40166, Miss = 27169, Miss_rate = 0.676, Pending_hits = 1414, Reservation_fails = 0
L2_cache_bank[4]: Access = 40185, Miss = 27179, Miss_rate = 0.676, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[5]: Access = 40176, Miss = 27179, Miss_rate = 0.676, Pending_hits = 1415, Reservation_fails = 0
L2_cache_bank[6]: Access = 40138, Miss = 27169, Miss_rate = 0.677, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[7]: Access = 40137, Miss = 27169, Miss_rate = 0.677, Pending_hits = 1414, Reservation_fails = 0
L2_cache_bank[8]: Access = 40203, Miss = 27181, Miss_rate = 0.676, Pending_hits = 248, Reservation_fails = 0
L2_cache_bank[9]: Access = 40213, Miss = 27181, Miss_rate = 0.676, Pending_hits = 1446, Reservation_fails = 0
L2_cache_bank[10]: Access = 40194, Miss = 27172, Miss_rate = 0.676, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[11]: Access = 40175, Miss = 27172, Miss_rate = 0.676, Pending_hits = 1445, Reservation_fails = 0
L2_cache_bank[12]: Access = 40156, Miss = 27161, Miss_rate = 0.676, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[13]: Access = 40175, Miss = 27160, Miss_rate = 0.676, Pending_hits = 1455, Reservation_fails = 0
L2_cache_bank[14]: Access = 40232, Miss = 27182, Miss_rate = 0.676, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[15]: Access = 40232, Miss = 27182, Miss_rate = 0.676, Pending_hits = 1433, Reservation_fails = 0
L2_cache_bank[16]: Access = 40185, Miss = 27160, Miss_rate = 0.676, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[17]: Access = 40166, Miss = 27160, Miss_rate = 0.676, Pending_hits = 1435, Reservation_fails = 0
L2_cache_bank[18]: Access = 40165, Miss = 27161, Miss_rate = 0.676, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[19]: Access = 40184, Miss = 27161, Miss_rate = 0.676, Pending_hits = 1403, Reservation_fails = 0
L2_cache_bank[20]: Access = 40232, Miss = 27181, Miss_rate = 0.676, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[21]: Access = 40232, Miss = 27181, Miss_rate = 0.676, Pending_hits = 1416, Reservation_fails = 0
L2_total_cache_accesses = 884080
L2_total_cache_misses = 597753
L2_total_cache_miss_rate = 0.6761
L2_total_cache_pending_hits = 18268
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 267883
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17958
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 310455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 287280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 596296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 287280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.087

icnt_total_pkts_mem_to_simt=2840304
icnt_total_pkts_simt_to_mem=2033200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.62887
	minimum = 6
	maximum = 50
Network latency average = 8.49344
	minimum = 6
	maximum = 50
Slowest packet = 1754792
Flit latency average = 6.98112
	minimum = 6
	maximum = 46
Slowest flit = 4836700
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239458
	minimum = 0.018949 (at node 0)
	maximum = 0.0284236 (at node 7)
Accepted packet rate average = 0.0239458
	minimum = 0.018949 (at node 0)
	maximum = 0.0284236 (at node 7)
Injected flit rate average = 0.0659983
	minimum = 0.0436652 (at node 0)
	maximum = 0.0874849 (at node 42)
Accepted flit rate average= 0.0659983
	minimum = 0.0607605 (at node 0)
	maximum = 0.0911408 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.2277 (19 samples)
	minimum = 6 (19 samples)
	maximum = 120.263 (19 samples)
Network latency average = 8.89434 (19 samples)
	minimum = 6 (19 samples)
	maximum = 116.579 (19 samples)
Flit latency average = 7.56103 (19 samples)
	minimum = 6 (19 samples)
	maximum = 112.947 (19 samples)
Fragmentation average = 0.0499137 (19 samples)
	minimum = 0 (19 samples)
	maximum = 69.8421 (19 samples)
Injected packet rate average = 0.0221805 (19 samples)
	minimum = 0.0175522 (19 samples)
	maximum = 0.0263278 (19 samples)
Accepted packet rate average = 0.0221805 (19 samples)
	minimum = 0.0175522 (19 samples)
	maximum = 0.0263278 (19 samples)
Injected flit rate average = 0.0611329 (19 samples)
	minimum = 0.0404451 (19 samples)
	maximum = 0.0810421 (19 samples)
Accepted flit rate average = 0.0611329 (19 samples)
	minimum = 0.0562829 (19 samples)
	maximum = 0.0844222 (19 samples)
Injected packet size average = 2.75616 (19 samples)
Accepted packet size average = 2.75616 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 43 sec (3583 sec)
gpgpu_simulation_rate = 152980 (inst/sec)
gpgpu_simulation_rate = 1527 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 20: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 20 
gpu_sim_cycle = 39473
gpu_sim_insn = 28848876
gpu_ipc =     730.8508
gpu_tot_sim_cycle = 5733123
gpu_tot_sim_insn = 576977520
gpu_tot_ipc =     100.6393
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 11458
partiton_reqs_in_parallel = 868406
partiton_reqs_in_parallel_total    = 27425467
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.9352
partiton_reqs_in_parallel_util = 868406
partiton_reqs_in_parallel_util_total    = 27425467
gpu_sim_cycle_parition_util = 39473
gpu_tot_sim_cycle_parition_util    = 1249329
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9536
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 884080
L2_BW  =     111.6671 GB/Sec
L2_BW_total  =      15.3851 GB/Sec
gpu_total_sim_rate=154230

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11584560
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 35840
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0455
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11581378
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 35840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11584560
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
96539, 92793, 92937, 96310, 96550, 92825, 92945, 96300, 24184, 23209, 23294, 16882, 
gpgpu_n_tot_thrd_icount = 666388480
gpgpu_n_tot_w_icount = 20824640
gpgpu_n_stall_shd_mem = 168884
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 627680
gpgpu_n_mem_write_global = 302400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15324160
gpgpu_n_store_insn = 9525600
gpgpu_n_shmem_insn = 63105760
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1146880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 547
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:600048	W0_Idle:6715868	W0_Scoreboard:44767803	W1:1209600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8163600	W32:11451440
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5021440 {8:627680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41126400 {136:302400,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70849280 {40:151200,136:476480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2419200 {8:302400,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 1518 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 5733122 
mrq_lat_table:415780 	64228 	44539 	98612 	120992 	93118 	53357 	26724 	10631 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	573305 	340790 	1275 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24 	793676 	35466 	225 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	525711 	100372 	1625 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	90720 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1422 	176 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.022759  7.630582  8.114492  8.021490  7.344444  7.364902  8.038206  7.855519  8.223881  7.883943  7.518293  7.450151  8.817886  8.621622  7.609691  7.589262 
dram[1]:  8.021338  8.403874  7.693820  7.402703  6.953728  6.830808  8.796364  8.172297  8.362563  8.448041  7.118155  7.057143  8.280916  8.156391  7.538667  7.228900 
dram[2]:  8.433382  8.078542  8.506211  8.250000  7.135884  7.289757  8.172297  7.606918  8.566494  8.252912  7.553517  7.180233  8.595880  8.514914  7.423797  7.119231 
dram[3]:  7.922971  8.101266  7.781250  7.463215  7.007772  6.865482  8.456294  7.852273  7.689922  7.762128  7.385886  7.385886  8.180996  8.156391  7.910256  7.463710 
dram[4]:  8.458150  8.263988  8.300000  8.055882  7.039788  6.965879  8.579585  8.076548  8.065041  7.642527  7.734277  7.591049  8.154887  7.848046  7.378486  7.132221 
dram[5]:  7.908836  7.842837  7.813725  7.705801  7.078667  6.930809  8.855357  8.520618  7.303387  7.368499  7.592593  7.432024  8.330261  8.355932  7.642366  7.398136 
dram[6]:  8.715611  8.304860  8.453031  8.530581  7.041224  6.718274  8.435374  8.350168  8.142858  7.834123  7.500000  7.834395  7.856296  7.903130  7.353627  7.158890 
dram[7]:  7.929677  7.670748  7.837079  7.540541  7.080214  6.824742  8.701755  8.641115  7.040404  6.620081  7.901254  7.569069  8.736408  8.525723  7.589572  7.222646 
dram[8]:  8.254759  7.974540  8.303572  8.205882  6.841146  6.684478  8.609375  8.639373  8.037891  8.118136  7.501488  7.501488  7.856296  7.856296  7.469737  7.186076 
dram[9]:  7.965422  7.668442  7.815126  7.602180  7.773669  7.443343  8.237541  8.183168  7.229630  7.103348  8.104502  7.684451  8.484800  8.196291  7.206226  7.368700 
dram[10]:  8.634183  8.310246  7.835674  7.770195  6.689568  6.758355  8.885304  8.518900  7.960848  7.808000  7.448949  7.169075  8.204236  8.279389  7.398136  7.150579 
average row locality = 931657/119969 = 7.765814
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3780      3779      3759      3759      3598      3598      3299      3299      3359      3359      3352      3352      3663      3663      3784      3784 
dram[1]:      3779      3779      3698      3698      3660      3660      3298      3298      3359      3359      3360      3360      3664      3664      3784      3783 
dram[2]:      3840      3840      3698      3698      3659      3659      3298      3298      3360      3360      3360      3360      3664      3664      3733      3733 
dram[3]:      3840      3840      3698      3698      3660      3660      3297      3297      3360      3360      3349      3349      3664      3664      3733      3733 
dram[4]:      3840      3840      3698      3698      3608      3608      3359      3359      3360      3360      3349      3349      3663      3663      3736      3736 
dram[5]:      3779      3779      3749      3749      3609      3609      3359      3359      3359      3359      3350      3350      3663      3663      3736      3736 
dram[6]:      3779      3779      3749      3749      3595      3594      3360      3360      3359      3359      3350      3350      3603      3603      3797      3797 
dram[7]:      3778      3778      3750      3750      3596      3596      3360      3360      3319      3319      3411      3411      3603      3603      3797      3797 
dram[8]:      3778      3778      3750      3750      3574      3574      3359      3359      3319      3319      3411      3411      3603      3603      3797      3797 
dram[9]:      3839      3839      3750      3750      3575      3575      3359      3359      3320      3320      3411      3411      3603      3603      3736      3736 
dram[10]:      3839      3839      3749      3749      3578      3578      3358      3358      3320      3320      3371      3371      3663      3663      3736      3736 
total reads: 629257
bank skew: 3840/3297 = 1.16
chip skew: 57228/57182 = 1.00
number of total write accesses:
dram[0]:      1860      1860      1840      1840      1690      1690      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[1]:      1860      1860      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[2]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1820      1820 
dram[3]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1570      1570      1760      1760      1820      1820 
dram[4]:      1920      1920      1780      1780      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[5]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[6]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1700      1700      1880      1880 
dram[7]:      1860      1860      1830      1830      1700      1700      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[8]:      1860      1860      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[9]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1820      1820 
dram[10]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1590      1590      1760      1760      1820      1820 
total reads: 302400
bank skew: 1920/1540 = 1.25
chip skew: 27520/27480 = 1.00
average mf latency per bank:
dram[0]:       1488      1408      1589      1360      1551      1189      1334      1259      1529      1337      2196      1629      1953      1559      1503      1437
dram[1]:       1489      1406      1575      1341      1549      1191      1333      1262      1528      1334      2169      1627      1953      1560      1503      1438
dram[2]:       1504      1422      1576      1344      1546      1190      1339      1265      1527      1335      2169      1628      1929      1558      1491      1425
dram[3]:       1503      1423      1586      1351      1547      1190      1338      1268      1528      1334      2184      1650      1933      1560      1489      1426
dram[4]:       1502      1422      1584      1353      1535      1194      1339      1263      1529      1335      2185      1652      1931      1558      1490      1424
dram[5]:       1494      1411      1582      1346      1536      1196      1339      1263      1529      1335      2191      1656      1933      1560      1489      1424
dram[6]:       1493      1412      1582      1345      1530      1187      1338      1263      1528      1335      2190      1657      1915      1568      1500      1434
dram[7]:       1490      1412      1582      1344      1528      1188      1356      1269      1510      1315      2178      1639      1916      1571      1500      1432
dram[8]:       1489      1413      1614      1355      1537      1185      1357      1269      1511      1316      2178      1640      1905      1558      1499      1434
dram[9]:       1500      1423      1615      1355      1536      1185      1350      1268      1512      1315      2178      1639      1904      1560      1485      1417
dram[10]:       1501      1424      1602      1355      1535      1183      1351      1269      1511      1316      2238      1648      1911      1551      1485      1420
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395542 n_nop=2035352 n_act=10769 n_pre=10753 n_req=84667 n_rd=228748 n_write=109920 bw_util=0.2827
n_activity=1153726 dram_eff=0.5871
bk0: 15120a 2249051i bk1: 15116a 2254480i bk2: 15036a 2249868i bk3: 15036a 2253774i bk4: 14392a 2261053i bk5: 14392a 2263605i bk6: 13196a 2270324i bk7: 13196a 2274888i bk8: 13436a 2266989i bk9: 13436a 2267454i bk10: 13408a 2265691i bk11: 13408a 2271937i bk12: 14652a 2251784i bk13: 14652a 2258367i bk14: 15136a 2243010i bk15: 15136a 2248127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69934
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395542 n_nop=2034898 n_act=10964 n_pre=10948 n_req=84683 n_rd=228812 n_write=109920 bw_util=0.2828
n_activity=1155441 dram_eff=0.5863
bk0: 15116a 2247803i bk1: 15116a 2253029i bk2: 14792a 2251899i bk3: 14792a 2255929i bk4: 14640a 2254742i bk5: 14640a 2258340i bk6: 13192a 2269999i bk7: 13192a 2273995i bk8: 13436a 2267901i bk9: 13436a 2270864i bk10: 13440a 2265995i bk11: 13440a 2269728i bk12: 14656a 2252299i bk13: 14656a 2255426i bk14: 15136a 2242485i bk15: 15132a 2248436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69921
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395542 n_nop=2035162 n_act=10750 n_pre=10734 n_req=84724 n_rd=228896 n_write=110000 bw_util=0.2829
n_activity=1152448 dram_eff=0.5881
bk0: 15360a 2245715i bk1: 15360a 2250480i bk2: 14792a 2251439i bk3: 14792a 2256371i bk4: 14636a 2256906i bk5: 14636a 2260304i bk6: 13192a 2268828i bk7: 13192a 2272242i bk8: 13440a 2268422i bk9: 13440a 2269491i bk10: 13440a 2265406i bk11: 13440a 2270036i bk12: 14656a 2252484i bk13: 14656a 2257737i bk14: 14932a 2244926i bk15: 14932a 2248180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6786
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395542 n_nop=2034802 n_act=11014 n_pre=10998 n_req=84682 n_rd=228808 n_write=109920 bw_util=0.2828
n_activity=1153442 dram_eff=0.5873
bk0: 15360a 2244147i bk1: 15360a 2249653i bk2: 14792a 2251070i bk3: 14792a 2256103i bk4: 14640a 2256508i bk5: 14640a 2258128i bk6: 13188a 2269098i bk7: 13188a 2270347i bk8: 13440a 2264954i bk9: 13440a 2270125i bk10: 13396a 2267297i bk11: 13396a 2271402i bk12: 14656a 2249680i bk13: 14656a 2253347i bk14: 14932a 2246401i bk15: 14932a 2250160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69894
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fdb0419dc20 :  mf: uid=12854324, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5733122), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395542 n_nop=2034931 n_act=10862 n_pre=10846 n_req=84726 n_rd=228903 n_write=110000 bw_util=0.2829
n_activity=1151271 dram_eff=0.5887
bk0: 15360a 2246199i bk1: 15360a 2250343i bk2: 14792a 2253038i bk3: 14792a 2255896i bk4: 14432a 2257867i bk5: 14431a 2262557i bk6: 13436a 2266778i bk7: 13436a 2268408i bk8: 13440a 2264651i bk9: 13440a 2269134i bk10: 13396a 2267626i bk11: 13396a 2270719i bk12: 14652a 2250079i bk13: 14652a 2255432i bk14: 14944a 2246667i bk15: 14944a 2248329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67824
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395542 n_nop=2034870 n_act=10968 n_pre=10952 n_req=84688 n_rd=228832 n_write=109920 bw_util=0.2828
n_activity=1152022 dram_eff=0.5881
bk0: 15116a 2246494i bk1: 15116a 2252993i bk2: 14996a 2251859i bk3: 14996a 2250891i bk4: 14436a 2259031i bk5: 14436a 2260466i bk6: 13436a 2268139i bk7: 13436a 2269913i bk8: 13436a 2264124i bk9: 13436a 2265929i bk10: 13400a 2268048i bk11: 13400a 2272899i bk12: 14652a 2251142i bk13: 14652a 2255516i bk14: 14944a 2247859i bk15: 14944a 2251126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6732
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395542 n_nop=2035308 n_act=10799 n_pre=10783 n_req=84663 n_rd=228732 n_write=109920 bw_util=0.2827
n_activity=1150206 dram_eff=0.5889
bk0: 15116a 2245343i bk1: 15116a 2253781i bk2: 14996a 2250319i bk3: 14996a 2253579i bk4: 14380a 2257338i bk5: 14376a 2263625i bk6: 13440a 2265696i bk7: 13440a 2269741i bk8: 13436a 2266131i bk9: 13436a 2267714i bk10: 13400a 2265871i bk11: 13400a 2271339i bk12: 14412a 2254370i bk13: 14412a 2258460i bk14: 15188a 2242508i bk15: 15188a 2246109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69165
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395542 n_nop=2034440 n_act=11063 n_pre=11047 n_req=84748 n_rd=228912 n_write=110080 bw_util=0.283
n_activity=1150310 dram_eff=0.5894
bk0: 15112a 2246724i bk1: 15112a 2252929i bk2: 15000a 2249428i bk3: 15000a 2251698i bk4: 14384a 2257742i bk5: 14384a 2260354i bk6: 13440a 2267953i bk7: 13440a 2268785i bk8: 13276a 2266679i bk9: 13276a 2266743i bk10: 13644a 2263428i bk11: 13644a 2266478i bk12: 14412a 2255199i bk13: 14412a 2256842i bk14: 15188a 2243820i bk15: 15188a 2247019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67712
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fdb042382c0 :  mf: uid=12854322, sid15:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (5733116), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395542 n_nop=2035114 n_act=10898 n_pre=10882 n_req=84662 n_rd=228728 n_write=109920 bw_util=0.2827
n_activity=1153040 dram_eff=0.5874
bk0: 15112a 2249604i bk1: 15112a 2253139i bk2: 15000a 2251595i bk3: 15000a 2254356i bk4: 14296a 2261359i bk5: 14296a 2262441i bk6: 13436a 2265278i bk7: 13436a 2268750i bk8: 13276a 2267612i bk9: 13276a 2271137i bk10: 13644a 2263684i bk11: 13644a 2267751i bk12: 14412a 2252451i bk13: 14412a 2256683i bk14: 15188a 2241859i bk15: 15188a 2245381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68056
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395542 n_nop=2034996 n_act=10949 n_pre=10933 n_req=84666 n_rd=228744 n_write=109920 bw_util=0.2827
n_activity=1152030 dram_eff=0.5879
bk0: 15356a 2244958i bk1: 15356a 2250544i bk2: 15000a 2249760i bk3: 15000a 2253100i bk4: 14300a 2262310i bk5: 14300a 2263906i bk6: 13436a 2268630i bk7: 13436a 2268357i bk8: 13280a 2266729i bk9: 13280a 2269383i bk10: 13644a 2264613i bk11: 13644a 2267766i bk12: 14412a 2254037i bk13: 14412a 2257366i bk14: 14944a 2246181i bk15: 14944a 2250945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68299
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fdb04191560 :  mf: uid=12854323, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5733120), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395542 n_nop=2034698 n_act=10934 n_pre=10918 n_req=84748 n_rd=228912 n_write=110080 bw_util=0.283
n_activity=1154485 dram_eff=0.5873
bk0: 15356a 2246206i bk1: 15356a 2251181i bk2: 14996a 2250905i bk3: 14996a 2254040i bk4: 14312a 2260731i bk5: 14312a 2264136i bk6: 13432a 2267097i bk7: 13432a 2270100i bk8: 13280a 2268787i bk9: 13280a 2270891i bk10: 13484a 2265461i bk11: 13484a 2268304i bk12: 14652a 2251311i bk13: 14652a 2253917i bk14: 14944a 2247308i bk15: 14944a 2248377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68277

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42316, Miss = 28594, Miss_rate = 0.676, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[1]: Access = 42268, Miss = 28593, Miss_rate = 0.676, Pending_hits = 1424, Reservation_fails = 0
L2_cache_bank[2]: Access = 42288, Miss = 28602, Miss_rate = 0.676, Pending_hits = 226, Reservation_fails = 2
L2_cache_bank[3]: Access = 42280, Miss = 28601, Miss_rate = 0.676, Pending_hits = 1431, Reservation_fails = 0
L2_cache_bank[4]: Access = 42300, Miss = 28612, Miss_rate = 0.676, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[5]: Access = 42290, Miss = 28612, Miss_rate = 0.677, Pending_hits = 1432, Reservation_fails = 0
L2_cache_bank[6]: Access = 42250, Miss = 28601, Miss_rate = 0.677, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[7]: Access = 42250, Miss = 28601, Miss_rate = 0.677, Pending_hits = 1430, Reservation_fails = 0
L2_cache_bank[8]: Access = 42318, Miss = 28613, Miss_rate = 0.676, Pending_hits = 256, Reservation_fails = 0
L2_cache_bank[9]: Access = 42328, Miss = 28613, Miss_rate = 0.676, Pending_hits = 1468, Reservation_fails = 0
L2_cache_bank[10]: Access = 42308, Miss = 28604, Miss_rate = 0.676, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[11]: Access = 42288, Miss = 28604, Miss_rate = 0.676, Pending_hits = 1460, Reservation_fails = 0
L2_cache_bank[12]: Access = 42268, Miss = 28592, Miss_rate = 0.676, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[13]: Access = 42288, Miss = 28591, Miss_rate = 0.676, Pending_hits = 1474, Reservation_fails = 0
L2_cache_bank[14]: Access = 42348, Miss = 28614, Miss_rate = 0.676, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[15]: Access = 42348, Miss = 28614, Miss_rate = 0.676, Pending_hits = 1449, Reservation_fails = 0
L2_cache_bank[16]: Access = 42298, Miss = 28591, Miss_rate = 0.676, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[17]: Access = 42278, Miss = 28591, Miss_rate = 0.676, Pending_hits = 1450, Reservation_fails = 0
L2_cache_bank[18]: Access = 42278, Miss = 28593, Miss_rate = 0.676, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[19]: Access = 42298, Miss = 28593, Miss_rate = 0.676, Pending_hits = 1421, Reservation_fails = 0
L2_cache_bank[20]: Access = 42348, Miss = 28614, Miss_rate = 0.676, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[21]: Access = 42348, Miss = 28614, Miss_rate = 0.676, Pending_hits = 1435, Reservation_fails = 0
L2_total_cache_accesses = 930584
L2_total_cache_misses = 629257
L2_total_cache_miss_rate = 0.6762
L2_total_cache_pending_hits = 18519
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 282632
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18209
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 326839
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 302400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 627680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 302400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.089

icnt_total_pkts_mem_to_simt=2989664
icnt_total_pkts_simt_to_mem=2140184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5483
	minimum = 6
	maximum = 40
Network latency average = 8.41793
	minimum = 6
	maximum = 36
Slowest packet = 1776568
Flit latency average = 6.87586
	minimum = 6
	maximum = 36
Slowest flit = 5067248
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023563
	minimum = 0.0186461 (at node 0)
	maximum = 0.0279692 (at node 15)
Accepted packet rate average = 0.023563
	minimum = 0.0186461 (at node 0)
	maximum = 0.0279692 (at node 15)
Injected flit rate average = 0.0649433
	minimum = 0.0429672 (at node 0)
	maximum = 0.0860863 (at node 42)
Accepted flit rate average= 0.0649433
	minimum = 0.0597892 (at node 0)
	maximum = 0.0896838 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.19373 (20 samples)
	minimum = 6 (20 samples)
	maximum = 116.25 (20 samples)
Network latency average = 8.87052 (20 samples)
	minimum = 6 (20 samples)
	maximum = 112.55 (20 samples)
Flit latency average = 7.52677 (20 samples)
	minimum = 6 (20 samples)
	maximum = 109.1 (20 samples)
Fragmentation average = 0.047418 (20 samples)
	minimum = 0 (20 samples)
	maximum = 66.35 (20 samples)
Injected packet rate average = 0.0222496 (20 samples)
	minimum = 0.0176069 (20 samples)
	maximum = 0.0264099 (20 samples)
Accepted packet rate average = 0.0222496 (20 samples)
	minimum = 0.0176069 (20 samples)
	maximum = 0.0264099 (20 samples)
Injected flit rate average = 0.0613234 (20 samples)
	minimum = 0.0405712 (20 samples)
	maximum = 0.0812943 (20 samples)
Accepted flit rate average = 0.0613234 (20 samples)
	minimum = 0.0564582 (20 samples)
	maximum = 0.0846853 (20 samples)
Injected packet size average = 2.75616 (20 samples)
Accepted packet size average = 2.75616 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 2 min, 21 sec (3741 sec)
gpgpu_simulation_rate = 154230 (inst/sec)
gpgpu_simulation_rate = 1532 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 21: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 21 
gpu_sim_cycle = 38815
gpu_sim_insn = 28848876
gpu_ipc =     743.2404
gpu_tot_sim_cycle = 5994088
gpu_tot_sim_insn = 605826396
gpu_tot_ipc =     101.0706
gpu_tot_issued_cta = 1344
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 12019
partiton_reqs_in_parallel = 853930
partiton_reqs_in_parallel_total    = 28293873
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.8628
partiton_reqs_in_parallel_util = 853930
partiton_reqs_in_parallel_util_total    = 28293873
gpu_sim_cycle_parition_util = 38815
gpu_tot_sim_cycle_parition_util    = 1288802
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9550
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 930584
L2_BW  =     113.5601 GB/Sec
L2_BW_total  =      15.4506 GB/Sec
gpu_total_sim_rate=155459

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12163788
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 37632
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0434
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 36000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12160606
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 37632
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12163788
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
101367, 97424, 97584, 101121, 101381, 97465, 97595, 101123, 29024, 27842, 27953, 18080, 
gpgpu_n_tot_thrd_icount = 699707904
gpgpu_n_tot_w_icount = 21865872
gpgpu_n_stall_shd_mem = 168918
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 659064
gpgpu_n_mem_write_global = 317520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16090368
gpgpu_n_store_insn = 10001880
gpgpu_n_shmem_insn = 66261048
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1204224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 581
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:630196	W0_Idle:6730919	W0_Scoreboard:45891460	W1:1270080	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8571780	W32:12024012
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5272512 {8:659064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43182720 {136:317520,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 74391744 {40:158760,136:500304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2540160 {8:317520,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 1457 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 5994087 
mrq_lat_table:438127 	68388 	47042 	102926 	126230 	97512 	55875 	27801 	10704 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	606585 	353994 	1295 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	27 	838132 	37497 	239 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	552113 	105270 	1709 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	105840 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1496 	179 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.282517  7.884154  8.339489  8.245787  7.575923  7.596708  8.301794  8.116427  8.477199  8.132812  7.745509  7.676558  9.108453  8.909516  7.828722  7.808147 
dram[1]:  8.281119  8.669106  7.911846  7.618037  7.181242  7.056040  9.069519  8.409918  8.617550  8.675000  7.341360  7.279494  8.538116  8.412371  7.757180  7.444862 
dram[2]:  8.702158  8.342069  8.729484  8.471976  7.366710  7.523241  8.437811  7.863987  8.823729  8.506536  7.782282  7.404286  8.883359  8.801232  7.637434  7.330402 
dram[3]:  8.184032  8.365146  8.000000  7.679144  7.236271  7.091364  8.725557  8.113237  7.887879  7.960245  7.613569  7.613569  8.437223  8.412371  8.126741  7.677631 
dram[4]:  8.727273  8.530324  8.522255  8.276657  7.267974  7.192756  8.853990  8.344000  8.289809  7.864048  7.966049  7.821212  8.435746  8.123755  7.611473  7.361917 
dram[5]:  8.166897  8.099863  8.034341  7.925474  7.307490  7.157014  9.133100  8.794267  7.500000  7.565407  7.822727  7.660237  8.587970  8.613876  7.857335  7.611473 
dram[6]:  8.984825  8.568741  8.678041  8.755988  7.269987  6.941176  8.707847  8.621488  8.341346  8.032408  7.729042  8.067187  8.105950  8.153285  7.589058  7.391574 
dram[7]:  8.188106  7.925034  8.057851  7.758621  7.309618  7.049555  8.977625  8.916240  7.233051  6.809840  8.138461  7.802360  8.993559  8.781446  7.828084  7.456250 
dram[8]:  8.517985  8.233658  8.527697  8.429395  7.065468  6.905897  8.884157  8.914530  8.206731  8.313312  7.733918  7.733918  8.129549  8.105950  7.706718  7.419154 
dram[9]:  8.227211  7.925295  8.035714  7.820856  8.013101  7.677824  8.507341  8.452188  7.443314  7.294872  8.343848  7.919162  8.740219  8.449319  7.418043  7.581818 
dram[10]:  8.905744  8.577305  8.078730  8.012329  6.910916  6.980989  9.163445  8.792580  8.128572  8.001562  7.678466  7.394886  8.485884  8.536622  7.611473  7.380531 
average row locality = 978281/122219 = 8.004329
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3969      3968      3943      3943      3771      3771      3472      3472      3525      3525      3514      3514      3855      3855      3976      3976 
dram[1]:      3968      3968      3879      3879      3836      3836      3471      3471      3525      3525      3523      3523      3856      3856      3976      3975 
dram[2]:      4032      4032      3879      3879      3835      3835      3471      3471      3526      3526      3523      3523      3856      3856      3922      3922 
dram[3]:      4032      4032      3879      3879      3836      3836      3470      3470      3526      3526      3512      3512      3856      3856      3922      3922 
dram[4]:      4032      4032      3879      3879      3782      3782      3535      3535      3526      3526      3512      3512      3855      3855      3925      3925 
dram[5]:      3968      3968      3932      3932      3783      3783      3535      3535      3525      3525      3513      3513      3855      3855      3925      3925 
dram[6]:      3968      3968      3932      3932      3769      3768      3536      3536      3525      3525      3513      3513      3792      3792      3989      3989 
dram[7]:      3967      3967      3933      3933      3770      3770      3536      3536      3483      3483      3577      3577      3792      3792      3989      3989 
dram[8]:      3967      3967      3933      3933      3747      3747      3535      3535      3483      3483      3577      3577      3792      3792      3989      3989 
dram[9]:      4031      4031      3933      3933      3748      3748      3535      3535      3483      3483      3577      3577      3792      3792      3925      3925 
dram[10]:      4031      4031      3932      3932      3751      3751      3534      3534      3483      3483      3535      3535      3855      3855      3925      3925 
total reads: 660761
bank skew: 4032/3470 = 1.16
chip skew: 60094/60046 = 1.00
number of total write accesses:
dram[0]:      1953      1953      1928      1928      1767      1767      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[1]:      1953      1953      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[2]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1913      1913 
dram[3]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1650      1650      1856      1856      1913      1913 
dram[4]:      2016      2016      1865      1865      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[5]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[6]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1793      1793      1976      1976 
dram[7]:      1953      1953      1917      1917      1778      1778      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[8]:      1953      1953      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[9]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1913      1913 
dram[10]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1671      1671      1856      1856      1913      1913 
total reads: 317520
bank skew: 2016/1617 = 1.25
chip skew: 28896/28854 = 1.00
average mf latency per bank:
dram[0]:       1428      1351      1526      1307      1491      1146      1280      1208      1468      1284      2104      1563      1866      1491      1441      1378
dram[1]:       1429      1350      1512      1289      1489      1147      1278      1211      1466      1282      2078      1560      1865      1492      1440      1379
dram[2]:       1443      1365      1513      1292      1487      1146      1284      1214      1465      1282      2077      1562      1843      1490      1429      1367
dram[3]:       1442      1366      1523      1299      1488      1147      1283      1216      1466      1282      2091      1582      1847      1492      1428      1367
dram[4]:       1441      1365      1521      1301      1475      1150      1284      1211      1467      1282      2092      1584      1845      1490      1429      1365
dram[5]:       1433      1354      1520      1294      1476      1152      1284      1211      1467      1282      2098      1588      1846      1492      1427      1366
dram[6]:       1432      1355      1520      1293      1471      1144      1283      1212      1466      1282      2097      1589      1830      1500      1438      1375
dram[7]:       1430      1355      1520      1293      1469      1145      1301      1217      1449      1263      2085      1572      1830      1502      1438      1373
dram[8]:       1428      1357      1550      1302      1477      1141      1301      1218      1450      1264      2086      1572      1820      1491      1437      1375
dram[9]:       1439      1365      1551      1303      1476      1141      1294      1216      1451      1263      2086      1572      1819      1492      1424      1359
dram[10]:       1440      1366      1538      1303      1475      1140      1295      1217      1451      1264      2143      1580      1826      1484      1424      1362
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2467614 n_nop=2090084 n_act=10967 n_pre=10951 n_req=88903 n_rd=240196 n_write=115416 bw_util=0.2882
n_activity=1209582 dram_eff=0.588
bk0: 15876a 2314338i bk1: 15872a 2320515i bk2: 15772a 2315516i bk3: 15772a 2319617i bk4: 15084a 2327165i bk5: 15084a 2329965i bk6: 13888a 2336535i bk7: 13888a 2341360i bk8: 14100a 2333210i bk9: 14100a 2333584i bk10: 14056a 2332270i bk11: 14056a 2338425i bk12: 15420a 2317015i bk13: 15420a 2323894i bk14: 15904a 2308231i bk15: 15904a 2313653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70571
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fdb04893cf0 :  mf: uid=13496968, sid23:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5994087), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2467614 n_nop=2089608 n_act=11170 n_pre=11154 n_req=88921 n_rd=240266 n_write=115416 bw_util=0.2883
n_activity=1211176 dram_eff=0.5873
bk0: 15872a 2313008i bk1: 15872a 2318442i bk2: 15516a 2317589i bk3: 15514a 2322249i bk4: 15344a 2320859i bk5: 15344a 2324527i bk6: 13884a 2336790i bk7: 13884a 2340470i bk8: 14100a 2334391i bk9: 14100a 2336900i bk10: 14092a 2332317i bk11: 14092a 2336069i bk12: 15424a 2317769i bk13: 15424a 2320726i bk14: 15904a 2307710i bk15: 15900a 2313714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70623
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2467614 n_nop=2089886 n_act=10948 n_pre=10932 n_req=88962 n_rd=240352 n_write=115496 bw_util=0.2884
n_activity=1208050 dram_eff=0.5891
bk0: 16128a 2310943i bk1: 16128a 2316221i bk2: 15516a 2317140i bk3: 15516a 2322436i bk4: 15340a 2323064i bk5: 15340a 2326384i bk6: 13884a 2335128i bk7: 13884a 2338907i bk8: 14104a 2334639i bk9: 14104a 2336045i bk10: 14092a 2331741i bk11: 14092a 2336808i bk12: 15424a 2317930i bk13: 15424a 2323252i bk14: 15688a 2310079i bk15: 15688a 2313517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68454
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2467614 n_nop=2089502 n_act=11224 n_pre=11208 n_req=88920 n_rd=240264 n_write=115416 bw_util=0.2883
n_activity=1208526 dram_eff=0.5886
bk0: 16128a 2309573i bk1: 16128a 2315238i bk2: 15516a 2316598i bk3: 15516a 2322199i bk4: 15344a 2322569i bk5: 15344a 2324425i bk6: 13880a 2335261i bk7: 13880a 2336579i bk8: 14104a 2330861i bk9: 14104a 2336236i bk10: 14048a 2333332i bk11: 14048a 2338271i bk12: 15424a 2314609i bk13: 15424a 2317964i bk14: 15688a 2311288i bk15: 15688a 2316027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70659
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2467614 n_nop=2089638 n_act=11060 n_pre=11044 n_req=88968 n_rd=240368 n_write=115504 bw_util=0.2884
n_activity=1206918 dram_eff=0.5897
bk0: 16128a 2311351i bk1: 16128a 2316460i bk2: 15516a 2318775i bk3: 15516a 2321786i bk4: 15128a 2324503i bk5: 15128a 2328723i bk6: 14140a 2332825i bk7: 14140a 2334123i bk8: 14104a 2330451i bk9: 14104a 2335287i bk10: 14048a 2334084i bk11: 14048a 2337394i bk12: 15420a 2315383i bk13: 15420a 2320692i bk14: 15700a 2311731i bk15: 15700a 2313505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68339
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fdb0e432920 :  mf: uid=13496965, sid23:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (5994087), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2467614 n_nop=2089570 n_act=11178 n_pre=11162 n_req=88926 n_rd=240288 n_write=115416 bw_util=0.2883
n_activity=1207659 dram_eff=0.5891
bk0: 15872a 2312035i bk1: 15872a 2318999i bk2: 15728a 2317869i bk3: 15728a 2316701i bk4: 15132a 2324924i bk5: 15132a 2326783i bk6: 14140a 2334482i bk7: 14140a 2336350i bk8: 14100a 2330539i bk9: 14100a 2332254i bk10: 14052a 2334217i bk11: 14052a 2339412i bk12: 15420a 2316231i bk13: 15420a 2320811i bk14: 15700a 2312909i bk15: 15700a 2316857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68098
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2467614 n_nop=2090016 n_act=11005 n_pre=10989 n_req=88901 n_rd=240188 n_write=115416 bw_util=0.2882
n_activity=1206073 dram_eff=0.5897
bk0: 15872a 2310645i bk1: 15872a 2319708i bk2: 15728a 2316282i bk3: 15728a 2319457i bk4: 15076a 2323629i bk5: 15072a 2329843i bk6: 14144a 2331877i bk7: 14144a 2336009i bk8: 14100a 2332285i bk9: 14100a 2333870i bk10: 14052a 2332021i bk11: 14052a 2338120i bk12: 15168a 2319815i bk13: 15168a 2323942i bk14: 15956a 2307487i bk15: 15956a 2311359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69574
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fdb047aa120 :  mf: uid=13496966, sid23:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5994084), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2467614 n_nop=2089132 n_act=11269 n_pre=11253 n_req=88990 n_rd=240376 n_write=115584 bw_util=0.2885
n_activity=1206005 dram_eff=0.5903
bk0: 15868a 2312403i bk1: 15868a 2319183i bk2: 15732a 2315373i bk3: 15732a 2317461i bk4: 15080a 2323943i bk5: 15080a 2326918i bk6: 14144a 2334094i bk7: 14144a 2334752i bk8: 13932a 2332886i bk9: 13932a 2333091i bk10: 14308a 2329854i bk11: 14308a 2332922i bk12: 15168a 2320754i bk13: 15168a 2322100i bk14: 15956a 2308674i bk15: 15956a 2312660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68357
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2467614 n_nop=2089822 n_act=11104 n_pre=11088 n_req=88900 n_rd=240184 n_write=115416 bw_util=0.2882
n_activity=1208899 dram_eff=0.5883
bk0: 15868a 2315262i bk1: 15868a 2318869i bk2: 15732a 2317605i bk3: 15732a 2320381i bk4: 14988a 2327903i bk5: 14988a 2328886i bk6: 14140a 2331373i bk7: 14140a 2334730i bk8: 13932a 2333454i bk9: 13932a 2337119i bk10: 14308a 2330417i bk11: 14308a 2334359i bk12: 15168a 2318047i bk13: 15168a 2322088i bk14: 15956a 2307193i bk15: 15956a 2310743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68738
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fdb047e7f60 :  mf: uid=13496967, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (5994085), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2467614 n_nop=2089708 n_act=11157 n_pre=11141 n_req=88902 n_rd=240192 n_write=115416 bw_util=0.2882
n_activity=1207813 dram_eff=0.5888
bk0: 16124a 2310397i bk1: 16124a 2316258i bk2: 15732a 2315967i bk3: 15732a 2319189i bk4: 14992a 2328562i bk5: 14992a 2330328i bk6: 14140a 2334987i bk7: 14140a 2334823i bk8: 13932a 2333188i bk9: 13932a 2335679i bk10: 14308a 2330875i bk11: 14308a 2334283i bk12: 15168a 2319587i bk13: 15168a 2322657i bk14: 15700a 2311114i bk15: 15700a 2316465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68613
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2467614 n_nop=2089402 n_act=11138 n_pre=11122 n_req=88988 n_rd=240368 n_write=115584 bw_util=0.2885
n_activity=1210323 dram_eff=0.5882
bk0: 16124a 2311395i bk1: 16124a 2317096i bk2: 15728a 2316890i bk3: 15728a 2320277i bk4: 15004a 2327253i bk5: 15004a 2330656i bk6: 14136a 2333613i bk7: 14136a 2336674i bk8: 13932a 2335088i bk9: 13932a 2337552i bk10: 14140a 2331800i bk11: 14140a 2334865i bk12: 15420a 2316717i bk13: 15420a 2319555i bk14: 15700a 2312654i bk15: 15700a 2314310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68904

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44429, Miss = 30025, Miss_rate = 0.676, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[1]: Access = 44380, Miss = 30024, Miss_rate = 0.677, Pending_hits = 1426, Reservation_fails = 0
L2_cache_bank[2]: Access = 44401, Miss = 30034, Miss_rate = 0.676, Pending_hits = 229, Reservation_fails = 2
L2_cache_bank[3]: Access = 44394, Miss = 30033, Miss_rate = 0.677, Pending_hits = 1434, Reservation_fails = 0
L2_cache_bank[4]: Access = 44415, Miss = 30044, Miss_rate = 0.676, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[5]: Access = 44405, Miss = 30044, Miss_rate = 0.677, Pending_hits = 1435, Reservation_fails = 0
L2_cache_bank[6]: Access = 44363, Miss = 30033, Miss_rate = 0.677, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[7]: Access = 44362, Miss = 30033, Miss_rate = 0.677, Pending_hits = 1433, Reservation_fails = 0
L2_cache_bank[8]: Access = 44432, Miss = 30046, Miss_rate = 0.676, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[9]: Access = 44443, Miss = 30046, Miss_rate = 0.676, Pending_hits = 1471, Reservation_fails = 0
L2_cache_bank[10]: Access = 44422, Miss = 30036, Miss_rate = 0.676, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[11]: Access = 44401, Miss = 30036, Miss_rate = 0.676, Pending_hits = 1463, Reservation_fails = 0
L2_cache_bank[12]: Access = 44380, Miss = 30024, Miss_rate = 0.677, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[13]: Access = 44401, Miss = 30023, Miss_rate = 0.676, Pending_hits = 1477, Reservation_fails = 0
L2_cache_bank[14]: Access = 44464, Miss = 30047, Miss_rate = 0.676, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[15]: Access = 44464, Miss = 30047, Miss_rate = 0.676, Pending_hits = 1452, Reservation_fails = 0
L2_cache_bank[16]: Access = 44412, Miss = 30023, Miss_rate = 0.676, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[17]: Access = 44391, Miss = 30023, Miss_rate = 0.676, Pending_hits = 1453, Reservation_fails = 0
L2_cache_bank[18]: Access = 44390, Miss = 30024, Miss_rate = 0.676, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[19]: Access = 44411, Miss = 30024, Miss_rate = 0.676, Pending_hits = 1424, Reservation_fails = 0
L2_cache_bank[20]: Access = 44464, Miss = 30046, Miss_rate = 0.676, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[21]: Access = 44464, Miss = 30046, Miss_rate = 0.676, Pending_hits = 1438, Reservation_fails = 0
L2_total_cache_accesses = 977088
L2_total_cache_misses = 660761
L2_total_cache_miss_rate = 0.6763
L2_total_cache_pending_hits = 18584
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 297567
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 343223
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 659064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.090

icnt_total_pkts_mem_to_simt=3139024
icnt_total_pkts_simt_to_mem=2247168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55566
	minimum = 6
	maximum = 46
Network latency average = 8.43177
	minimum = 6
	maximum = 42
Slowest packet = 1862076
Flit latency average = 6.89745
	minimum = 6
	maximum = 38
Slowest flit = 5312837
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239625
	minimum = 0.0189622 (at node 1)
	maximum = 0.0284433 (at node 23)
Accepted packet rate average = 0.0239625
	minimum = 0.0189622 (at node 1)
	maximum = 0.0284433 (at node 23)
Injected flit rate average = 0.0660442
	minimum = 0.0436956 (at node 1)
	maximum = 0.0875457 (at node 42)
Accepted flit rate average= 0.0660442
	minimum = 0.0608028 (at node 1)
	maximum = 0.0912042 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.16334 (21 samples)
	minimum = 6 (21 samples)
	maximum = 112.905 (21 samples)
Network latency average = 8.84963 (21 samples)
	minimum = 6 (21 samples)
	maximum = 109.19 (21 samples)
Flit latency average = 7.4968 (21 samples)
	minimum = 6 (21 samples)
	maximum = 105.714 (21 samples)
Fragmentation average = 0.04516 (21 samples)
	minimum = 0 (21 samples)
	maximum = 63.1905 (21 samples)
Injected packet rate average = 0.0223312 (21 samples)
	minimum = 0.0176714 (21 samples)
	maximum = 0.0265067 (21 samples)
Accepted packet rate average = 0.0223312 (21 samples)
	minimum = 0.0176714 (21 samples)
	maximum = 0.0265067 (21 samples)
Injected flit rate average = 0.0615482 (21 samples)
	minimum = 0.04072 (21 samples)
	maximum = 0.081592 (21 samples)
Accepted flit rate average = 0.0615482 (21 samples)
	minimum = 0.0566651 (21 samples)
	maximum = 0.0849957 (21 samples)
Injected packet size average = 2.75616 (21 samples)
Accepted packet size average = 2.75616 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 4 min, 57 sec (3897 sec)
gpgpu_simulation_rate = 155459 (inst/sec)
gpgpu_simulation_rate = 1538 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 22: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 22 
gpu_sim_cycle = 39325
gpu_sim_insn = 28848876
gpu_ipc =     733.6014
gpu_tot_sim_cycle = 6255563
gpu_tot_sim_insn = 634675272
gpu_tot_ipc =     101.4577
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 12374
partiton_reqs_in_parallel = 865150
partiton_reqs_in_parallel_total    = 29147803
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.7978
partiton_reqs_in_parallel_util = 865150
partiton_reqs_in_parallel_util_total    = 29147803
gpu_sim_cycle_parition_util = 39325
gpu_tot_sim_cycle_parition_util    = 1327617
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9563
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 977088
L2_BW  =     112.0874 GB/Sec
L2_BW_total  =      15.5094 GB/Sec
gpu_total_sim_rate=156516

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12743016
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 39424
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0414
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12739834
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 39424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12743016
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
106194, 102063, 102231, 105936, 106208, 102108, 102243, 105934, 29024, 27842, 27953, 18080, 
gpgpu_n_tot_thrd_icount = 733027328
gpgpu_n_tot_w_icount = 22907104
gpgpu_n_stall_shd_mem = 168938
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 690448
gpgpu_n_mem_write_global = 332640
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16856576
gpgpu_n_store_insn = 10478160
gpgpu_n_shmem_insn = 69416336
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1261568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 601
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:659806	W0_Idle:6746102	W0_Scoreboard:47034266	W1:1330560	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8979960	W32:12596584
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5523584 {8:690448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45239040 {136:332640,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77934208 {40:166320,136:524128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2661120 {8:332640,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 1401 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 6255562 
mrq_lat_table:457913 	70979 	49170 	108547 	133011 	102751 	58897 	29237 	10724 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	635607 	371464 	1307 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29 	882675 	39441 	254 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	578841 	109870 	1765 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	120960 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1572 	181 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.109804  7.686493  8.168435  8.061519  7.262172  7.335435  8.077390  7.862629  8.290274  7.998534  7.610098  7.504841  8.879464  8.622832  7.631902  7.613219 
dram[1]:  8.087354  8.439456  7.705883  7.457921  7.009423  6.863898  8.914573  8.225657  8.418210  8.523438  7.217795  7.123198  8.288889  8.086720  7.566910  7.316471 
dram[2]:  8.481928  8.133505  8.608571  8.392757  7.091776  7.229648  8.150077  7.657554  8.578616  8.241692  7.665726  7.275770  8.624277  8.525714  7.450000  7.187059 
dram[3]:  7.989912  8.154440  7.825974  7.532500  7.042603  6.911731  8.540931  7.953662  7.706215  7.750000  7.423868  7.485477  8.265928  8.108696  7.954427  7.523399 
dram[4]:  8.573749  8.369881  8.323204  8.034667  7.026474  6.910059  8.563580  8.081482  8.143284  7.728045  7.832128  7.654880  8.173972  7.872032  7.390568  7.182138 
dram[5]:  7.922094  7.841972  7.847826  7.768354  7.165644  7.010804  8.957307  8.617694  7.312333  7.411685  7.570630  7.445667  8.404225  8.310585  7.630462  7.408485 
dram[6]:  8.848787  8.416553  8.361035  8.523611  7.026538  6.748551  8.432767  8.406779  8.265152  7.928779  7.570630  7.902190  7.800802  7.842742  7.452267  7.219653 
dram[7]:  8.002581  7.704348  7.809160  7.503667  7.166052  6.894675  8.871545  8.729600  7.043307  6.675373  7.956958  7.628611  8.814199  8.568282  7.615854  7.278555 
dram[8]:  8.347240  8.065020  8.227882  8.140584  6.856465  6.744457  8.700159  8.728000  8.156535  8.181402  7.586867  7.566166  7.906504  7.842742  7.506010  7.161697 
dram[9]:  8.049555  7.773006  7.849105  7.615385  7.780619  7.440155  8.353752  8.252647  7.313352  7.157333  8.143906  7.778401  8.555718  8.241526  7.199058  7.363855 
dram[10]:  8.689986  8.368560  7.847826  7.827806  6.655926  6.733411  8.985173  8.670906  8.011940  7.802326  7.549101  7.267643  8.264543  8.241713  7.426488  7.199058 
average row locality = 1024905/131281 = 7.806956
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4158      4157      4135      4135      3958      3958      3629      3629      3695      3695      3688      3688      4031      4031      4163      4163 
dram[1]:      4157      4157      4068      4068      4026      4026      3628      3628      3695      3695      3697      3697      4032      4032      4163      4162 
dram[2]:      4224      4224      4068      4068      4025      4025      3628      3628      3696      3696      3697      3697      4032      4032      4107      4107 
dram[3]:      4224      4224      4068      4068      4026      4026      3627      3627      3696      3696      3685      3685      4032      4032      4107      4107 
dram[4]:      4224      4224      4068      4068      3969      3969      3695      3695      3696      3696      3685      3685      4031      4031      4110      4110 
dram[5]:      4157      4157      4124      4124      3970      3970      3695      3695      3695      3695      3686      3686      4031      4031      4110      4110 
dram[6]:      4157      4157      4124      4124      3955      3954      3696      3696      3695      3695      3686      3686      3965      3965      4177      4177 
dram[7]:      4156      4156      4125      4125      3956      3956      3696      3696      3651      3651      3753      3753      3965      3965      4177      4177 
dram[8]:      4156      4156      4125      4125      3932      3932      3695      3695      3651      3651      3753      3753      3965      3965      4177      4177 
dram[9]:      4223      4223      4125      4125      3933      3933      3695      3695      3652      3652      3753      3753      3965      3965      4110      4110 
dram[10]:      4223      4223      4124      4124      3936      3936      3694      3694      3652      3652      3709      3709      4031      4031      4110      4110 
total reads: 692265
bank skew: 4224/3627 = 1.16
chip skew: 62958/62908 = 1.00
number of total write accesses:
dram[0]:      2046      2046      2024      2024      1859      1859      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[1]:      2046      2046      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[2]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2002      2002 
dram[3]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1727      1727      1936      1936      2002      2002 
dram[4]:      2112      2112      1958      1958      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[5]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[6]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1870      1870      2068      2068 
dram[7]:      2046      2046      2013      2013      1870      1870      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[8]:      2046      2046      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[9]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2002      2002 
dram[10]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1749      1749      1936      1936      2002      2002 
total reads: 332640
bank skew: 2112/1694 = 1.25
chip skew: 30272/30228 = 1.00
average mf latency per bank:
dram[0]:       1373      1300      1465      1257      1430      1101      1233      1164      1411      1236      2016      1501      1796      1437      1386      1327
dram[1]:       1374      1299      1452      1239      1428      1102      1232      1167      1409      1233      1992      1498      1795      1438      1386      1328
dram[2]:       1388      1313      1453      1242      1426      1101      1238      1170      1408      1234      1992      1500      1774      1436      1375      1315
dram[3]:       1387      1314      1462      1248      1427      1102      1236      1172      1409      1233      2005      1519      1778      1438      1374      1316
dram[4]:       1386      1313      1461      1250      1415      1105      1237      1168      1410      1234      2006      1521      1776      1436      1375      1314
dram[5]:       1378      1302      1459      1243      1416      1107      1237      1168      1410      1234      2012      1525      1777      1437      1373      1315
dram[6]:       1377      1303      1459      1243      1411      1099      1237      1168      1409      1233      2010      1525      1761      1445      1384      1324
dram[7]:       1375      1303      1459      1242      1410      1100      1253      1174      1393      1215      2000      1510      1762      1448      1383      1322
dram[8]:       1373      1305      1488      1252      1417      1097      1254      1174      1394      1216      2000      1510      1752      1437      1383      1323
dram[9]:       1384      1313      1489      1252      1416      1097      1247      1173      1395      1215      2000      1510      1751      1438      1371      1308
dram[10]:       1385      1314      1477      1252      1415      1095      1248      1173      1394      1216      2054      1517      1758      1430      1370      1311
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540633 n_nop=2144499 n_act=11793 n_pre=11777 n_req=93141 n_rd=251652 n_write=120912 bw_util=0.2933
n_activity=1269126 dram_eff=0.5871
bk0: 16632a 2380335i bk1: 16628a 2386077i bk2: 16540a 2381136i bk3: 16540a 2385320i bk4: 15832a 2393029i bk5: 15832a 2396069i bk6: 14516a 2403354i bk7: 14516a 2408085i bk8: 14780a 2399485i bk9: 14780a 2400537i bk10: 14752a 2399026i bk11: 14752a 2405446i bk12: 16124a 2383437i bk13: 16124a 2390633i bk14: 16652a 2373878i bk15: 16652a 2379156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72149
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540633 n_nop=2144041 n_act=11986 n_pre=11970 n_req=93159 n_rd=251724 n_write=120912 bw_util=0.2933
n_activity=1270183 dram_eff=0.5867
bk0: 16628a 2378915i bk1: 16628a 2384461i bk2: 16272a 2382919i bk3: 16272a 2388120i bk4: 16104a 2386463i bk5: 16104a 2390075i bk6: 14512a 2403364i bk7: 14512a 2407349i bk8: 14780a 2401159i bk9: 14780a 2403633i bk10: 14788a 2398914i bk11: 14788a 2402932i bk12: 16128a 2384020i bk13: 16128a 2387036i bk14: 16652a 2373308i bk15: 16648a 2379175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72417
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540633 n_nop=2144293 n_act=11770 n_pre=11754 n_req=93204 n_rd=251816 n_write=121000 bw_util=0.2935
n_activity=1267571 dram_eff=0.5882
bk0: 16896a 2376571i bk1: 16896a 2381987i bk2: 16272a 2382833i bk3: 16272a 2388230i bk4: 16100a 2388762i bk5: 16100a 2392092i bk6: 14512a 2401766i bk7: 14512a 2405693i bk8: 14784a 2401160i bk9: 14784a 2402951i bk10: 14788a 2398661i bk11: 14788a 2403700i bk12: 16128a 2384321i bk13: 16128a 2390173i bk14: 16428a 2375822i bk15: 16428a 2379173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70374
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540633 n_nop=2143937 n_act=12040 n_pre=12024 n_req=93158 n_rd=251720 n_write=120912 bw_util=0.2933
n_activity=1267605 dram_eff=0.5879
bk0: 16896a 2375164i bk1: 16896a 2381193i bk2: 16272a 2382413i bk3: 16272a 2388439i bk4: 16104a 2388130i bk5: 16104a 2390244i bk6: 14508a 2402154i bk7: 14508a 2403773i bk8: 14784a 2397131i bk9: 14784a 2402970i bk10: 14740a 2399982i bk11: 14740a 2405037i bk12: 16128a 2380864i bk13: 16128a 2384232i bk14: 16428a 2377022i bk15: 16428a 2381777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72132
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fdb04fa5560 :  mf: uid=14139612, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6255562), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540633 n_nop=2144030 n_act=11898 n_pre=11882 n_req=93206 n_rd=251823 n_write=121000 bw_util=0.2935
n_activity=1266065 dram_eff=0.5889
bk0: 16896a 2376723i bk1: 16896a 2382206i bk2: 16272a 2384427i bk3: 16272a 2387610i bk4: 15876a 2389814i bk5: 15875a 2394276i bk6: 14780a 2399094i bk7: 14780a 2400674i bk8: 14784a 2397194i bk9: 14784a 2402022i bk10: 14740a 2400733i bk11: 14740a 2404349i bk12: 16124a 2381351i bk13: 16124a 2386985i bk14: 16440a 2377460i bk15: 16440a 2379383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70139
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540633 n_nop=2143965 n_act=12014 n_pre=11998 n_req=93164 n_rd=251744 n_write=120912 bw_util=0.2934
n_activity=1267145 dram_eff=0.5882
bk0: 16628a 2377802i bk1: 16628a 2384650i bk2: 16496a 2383560i bk3: 16496a 2382574i bk4: 15880a 2390768i bk5: 15880a 2392634i bk6: 14780a 2401355i bk7: 14780a 2403535i bk8: 14780a 2397399i bk9: 14780a 2399098i bk10: 14744a 2400758i bk11: 14744a 2406283i bk12: 16124a 2382698i bk13: 16124a 2387043i bk14: 16440a 2378685i bk15: 16440a 2382496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69514
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540633 n_nop=2144455 n_act=11823 n_pre=11807 n_req=93137 n_rd=251636 n_write=120912 bw_util=0.2933
n_activity=1265492 dram_eff=0.5888
bk0: 16628a 2376532i bk1: 16628a 2385869i bk2: 16496a 2381460i bk3: 16496a 2384871i bk4: 15820a 2389268i bk5: 15816a 2395967i bk6: 14784a 2398191i bk7: 14784a 2402976i bk8: 14780a 2399184i bk9: 14780a 2401078i bk10: 14744a 2399202i bk11: 14744a 2405168i bk12: 15860a 2386092i bk13: 15860a 2390342i bk14: 16708a 2373426i bk15: 16708a 2377023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71286
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540633 n_nop=2143543 n_act=12093 n_pre=12077 n_req=93230 n_rd=251832 n_write=121088 bw_util=0.2936
n_activity=1264656 dram_eff=0.5898
bk0: 16624a 2378531i bk1: 16624a 2384907i bk2: 16500a 2380625i bk3: 16500a 2382991i bk4: 15824a 2389473i bk5: 15824a 2392987i bk6: 14784a 2401077i bk7: 14784a 2401542i bk8: 14604a 2399358i bk9: 14604a 2399723i bk10: 15012a 2396398i bk11: 15012a 2399390i bk12: 15860a 2386986i bk13: 15860a 2388403i bk14: 16708a 2374688i bk15: 16708a 2378627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70455
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540633 n_nop=2144249 n_act=11928 n_pre=11912 n_req=93136 n_rd=251632 n_write=120912 bw_util=0.2933
n_activity=1268307 dram_eff=0.5875
bk0: 16624a 2381331i bk1: 16624a 2385148i bk2: 16500a 2383078i bk3: 16500a 2386077i bk4: 15728a 2393606i bk5: 15728a 2395205i bk6: 14780a 2397985i bk7: 14780a 2401364i bk8: 14604a 2400477i bk9: 14604a 2404133i bk10: 15012a 2397356i bk11: 15012a 2400993i bk12: 15860a 2384365i bk13: 15860a 2388628i bk14: 16708a 2372884i bk15: 16708a 2376022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70439
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540633 n_nop=2144147 n_act=11971 n_pre=11955 n_req=93140 n_rd=251648 n_write=120912 bw_util=0.2933
n_activity=1266911 dram_eff=0.5881
bk0: 16892a 2375910i bk1: 16892a 2382033i bk2: 16500a 2381405i bk3: 16500a 2384665i bk4: 15732a 2394354i bk5: 15732a 2396536i bk6: 14780a 2401505i bk7: 14780a 2401536i bk8: 14608a 2399277i bk9: 14608a 2402834i bk10: 15012a 2397731i bk11: 15012a 2401226i bk12: 15860a 2386062i bk13: 15860a 2389377i bk14: 16440a 2376989i bk15: 16440a 2382273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70435
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fdb04eefe10 :  mf: uid=14139611, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (6255562), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2540633 n_nop=2143797 n_act=11966 n_pre=11950 n_req=93230 n_rd=251832 n_write=121088 bw_util=0.2936
n_activity=1269338 dram_eff=0.5876
bk0: 16892a 2377194i bk1: 16892a 2382781i bk2: 16496a 2382455i bk3: 16496a 2386085i bk4: 15744a 2392922i bk5: 15744a 2396493i bk6: 14776a 2400385i bk7: 14776a 2403819i bk8: 14608a 2401790i bk9: 14608a 2404067i bk10: 14836a 2398681i bk11: 14836a 2401492i bk12: 16124a 2382952i bk13: 16124a 2385640i bk14: 16440a 2378506i bk15: 16440a 2379890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70486

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46542, Miss = 31457, Miss_rate = 0.676, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[1]: Access = 46492, Miss = 31456, Miss_rate = 0.677, Pending_hits = 1435, Reservation_fails = 0
L2_cache_bank[2]: Access = 46514, Miss = 31466, Miss_rate = 0.676, Pending_hits = 234, Reservation_fails = 2
L2_cache_bank[3]: Access = 46508, Miss = 31465, Miss_rate = 0.677, Pending_hits = 1445, Reservation_fails = 0
L2_cache_bank[4]: Access = 46530, Miss = 31477, Miss_rate = 0.676, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[5]: Access = 46519, Miss = 31477, Miss_rate = 0.677, Pending_hits = 1443, Reservation_fails = 0
L2_cache_bank[6]: Access = 46475, Miss = 31465, Miss_rate = 0.677, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[7]: Access = 46475, Miss = 31465, Miss_rate = 0.677, Pending_hits = 1440, Reservation_fails = 0
L2_cache_bank[8]: Access = 46547, Miss = 31478, Miss_rate = 0.676, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[9]: Access = 46558, Miss = 31478, Miss_rate = 0.676, Pending_hits = 1479, Reservation_fails = 0
L2_cache_bank[10]: Access = 46536, Miss = 31468, Miss_rate = 0.676, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[11]: Access = 46514, Miss = 31468, Miss_rate = 0.677, Pending_hits = 1471, Reservation_fails = 0
L2_cache_bank[12]: Access = 46492, Miss = 31455, Miss_rate = 0.677, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[13]: Access = 46514, Miss = 31454, Miss_rate = 0.676, Pending_hits = 1484, Reservation_fails = 0
L2_cache_bank[14]: Access = 46580, Miss = 31479, Miss_rate = 0.676, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[15]: Access = 46580, Miss = 31479, Miss_rate = 0.676, Pending_hits = 1460, Reservation_fails = 0
L2_cache_bank[16]: Access = 46525, Miss = 31454, Miss_rate = 0.676, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[17]: Access = 46503, Miss = 31454, Miss_rate = 0.676, Pending_hits = 1461, Reservation_fails = 0
L2_cache_bank[18]: Access = 46503, Miss = 31456, Miss_rate = 0.676, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[19]: Access = 46525, Miss = 31456, Miss_rate = 0.676, Pending_hits = 1432, Reservation_fails = 0
L2_cache_bank[20]: Access = 46580, Miss = 31479, Miss_rate = 0.676, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[21]: Access = 46580, Miss = 31479, Miss_rate = 0.676, Pending_hits = 1447, Reservation_fails = 0
L2_total_cache_accesses = 1023592
L2_total_cache_misses = 692265
L2_total_cache_miss_rate = 0.6763
L2_total_cache_pending_hits = 18729
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 312422
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 359607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 332640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 690448
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332640
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.092

icnt_total_pkts_mem_to_simt=3288384
icnt_total_pkts_simt_to_mem=2354152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.49272
	minimum = 6
	maximum = 44
Network latency average = 8.37275
	minimum = 6
	maximum = 44
Slowest packet = 2039597
Flit latency average = 6.82455
	minimum = 6
	maximum = 40
Slowest flit = 5621588
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236517
	minimum = 0.0187163 (at node 0)
	maximum = 0.0280745 (at node 3)
Accepted packet rate average = 0.0236517
	minimum = 0.0187163 (at node 0)
	maximum = 0.0280745 (at node 3)
Injected flit rate average = 0.0651877
	minimum = 0.0431289 (at node 0)
	maximum = 0.0864103 (at node 42)
Accepted flit rate average= 0.0651877
	minimum = 0.0600142 (at node 0)
	maximum = 0.0900214 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.13286 (22 samples)
	minimum = 6 (22 samples)
	maximum = 109.773 (22 samples)
Network latency average = 8.82795 (22 samples)
	minimum = 6 (22 samples)
	maximum = 106.227 (22 samples)
Flit latency average = 7.46624 (22 samples)
	minimum = 6 (22 samples)
	maximum = 102.727 (22 samples)
Fragmentation average = 0.0431073 (22 samples)
	minimum = 0 (22 samples)
	maximum = 60.3182 (22 samples)
Injected packet rate average = 0.0223912 (22 samples)
	minimum = 0.0177189 (22 samples)
	maximum = 0.026578 (22 samples)
Accepted packet rate average = 0.0223912 (22 samples)
	minimum = 0.0177189 (22 samples)
	maximum = 0.026578 (22 samples)
Injected flit rate average = 0.0617136 (22 samples)
	minimum = 0.0408295 (22 samples)
	maximum = 0.081811 (22 samples)
Accepted flit rate average = 0.0617136 (22 samples)
	minimum = 0.0568173 (22 samples)
	maximum = 0.0852241 (22 samples)
Injected packet size average = 2.75616 (22 samples)
Accepted packet size average = 2.75616 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 7 min, 35 sec (4055 sec)
gpgpu_simulation_rate = 156516 (inst/sec)
gpgpu_simulation_rate = 1542 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 23: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 23 
gpu_sim_cycle = 38905
gpu_sim_insn = 28848876
gpu_ipc =     741.5211
gpu_tot_sim_cycle = 6516618
gpu_tot_sim_insn = 663524148
gpu_tot_ipc =     101.8203
gpu_tot_issued_cta = 1472
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 13158
partiton_reqs_in_parallel = 855910
partiton_reqs_in_parallel_total    = 30012953
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.7369
partiton_reqs_in_parallel_util = 855910
partiton_reqs_in_parallel_util_total    = 30012953
gpu_sim_cycle_parition_util = 38905
gpu_tot_sim_cycle_parition_util    = 1366942
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9575
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1023592
L2_BW  =     113.2974 GB/Sec
L2_BW_total  =      15.5645 GB/Sec
gpu_total_sim_rate=157569

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13322244
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 41216
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0396
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39584
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13319062
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 41216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13322244
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
111021, 106705, 106878, 110751, 111035, 106753, 106891, 110749, 29024, 27842, 27953, 18080, 
gpgpu_n_tot_thrd_icount = 766346752
gpgpu_n_tot_w_icount = 23948336
gpgpu_n_stall_shd_mem = 168979
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 721832
gpgpu_n_mem_write_global = 347760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 17622784
gpgpu_n_store_insn = 10954440
gpgpu_n_shmem_insn = 72571624
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1318912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 642
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:690230	W0_Idle:6760891	W0_Scoreboard:48159262	W1:1391040	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9388140	W32:13169156
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5774656 {8:721832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47295360 {136:347760,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81476672 {40:173880,136:547952,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2782080 {8:347760,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 1349 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 6516617 
mrq_lat_table:479163 	75077 	51660 	113025 	138423 	107280 	61957 	30443 	10825 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	668298 	385243 	1341 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29 	926825 	41780 	269 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	604989 	115010 	1861 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	136080 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1647 	183 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.347490  7.918193  8.373698  8.266067  7.471675  7.546020  8.317910  8.100290  8.521674  8.226551  7.817931  7.711565  9.144737  8.884943  7.831528  7.812725 
dram[1]:  8.324776  8.681393  7.904522  7.654501  7.217442  7.069476  9.164474  8.468085  8.624811  8.730474  7.422222  7.326452  8.523161  8.319149  7.766110  7.496544 
dram[2]:  8.727273  8.374209  8.812325  8.595629  7.301177  7.441247  8.391566  7.892351  8.812983  8.472511  7.875174  7.480896  8.886364  8.786517  7.644737  7.379908 
dram[3]:  8.228572  8.395437  8.025510  7.729730  7.251168  7.118119  8.787066  8.192647  7.886584  7.930459  7.631579  7.693878  8.500000  8.341333  8.172634  7.737288 
dram[4]:  8.820240  8.613784  8.525745  8.235602  7.233967  7.115654  8.813272  8.325073  8.348463  7.930459  8.044097  7.865090  8.429919  8.123377  7.602854  7.374856 
dram[5]:  8.157232  8.075965  8.048995  7.968905  7.375303  7.218009  9.211290  8.868012  7.491458  7.591212  7.779917  7.653586  8.639503  8.545082  7.845399  7.602854 
dram[6]:  9.095371  8.658211  8.588471  8.728883  7.234524  6.951945  8.680851  8.654546  8.471025  8.132668  7.779917  8.114778  8.027559  8.069921  7.667840  7.415437 
dram[7]:  8.238882  7.936353  8.010000  7.701923  7.376214  7.100467  9.124600  8.981133  7.218790  6.848596  8.173484  7.841678  9.048817  8.801439  7.833333  7.491972 
dram[8]:  8.588079  8.302176  8.453826  8.343750  7.060890  6.947005  8.951410  8.979560  8.334324  8.359165  7.799462  7.778523  8.134309  8.069921  7.722222  7.356982 
dram[9]:  8.289111  8.008464  8.050251  7.814634  7.998674  7.653553  8.600904  8.498512  7.488652  7.332026  8.362193  7.993104  8.788794  8.472300  7.391908  7.557920 
dram[10]:  8.937922  8.612484  8.069269  8.048995  6.856818  6.935632  9.239482  8.921875  8.212298  7.978663  7.759184  7.474443  8.498641  8.475610  7.620977  7.391908 
average row locality = 1071529/133527 = 8.024812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4347      4346      4319      4319      4131      4131      3802      3802      3861      3861      3850      3850      4223      4223      4355      4355 
dram[1]:      4346      4346      4249      4249      4202      4202      3801      3801      3861      3861      3860      3860      4224      4224      4355      4354 
dram[2]:      4416      4416      4249      4249      4201      4201      3801      3801      3862      3862      3860      3860      4224      4224      4296      4296 
dram[3]:      4416      4416      4249      4249      4202      4202      3800      3800      3862      3862      3848      3848      4224      4224      4296      4296 
dram[4]:      4416      4416      4249      4249      4143      4143      3871      3871      3862      3862      3848      3848      4223      4223      4299      4299 
dram[5]:      4346      4346      4307      4307      4144      4144      3871      3871      3861      3861      3849      3849      4223      4223      4299      4299 
dram[6]:      4346      4346      4307      4307      4129      4128      3872      3872      3861      3861      3849      3849      4154      4154      4369      4369 
dram[7]:      4345      4345      4308      4308      4130      4130      3872      3872      3815      3815      3919      3919      4154      4154      4369      4369 
dram[8]:      4345      4345      4308      4308      4105      4105      3871      3871      3815      3815      3919      3919      4154      4154      4369      4369 
dram[9]:      4415      4415      4308      4308      4106      4106      3871      3871      3815      3815      3919      3919      4154      4154      4299      4299 
dram[10]:      4415      4415      4307      4307      4109      4109      3870      3870      3815      3815      3873      3873      4223      4223      4299      4299 
total reads: 723769
bank skew: 4416/3800 = 1.16
chip skew: 65824/65772 = 1.00
number of total write accesses:
dram[0]:      2139      2139      2112      2112      1936      1936      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[1]:      2139      2139      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[2]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2095      2095 
dram[3]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1807      1807      2032      2032      2095      2095 
dram[4]:      2208      2208      2043      2043      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[5]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[6]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      1963      1963      2164      2164 
dram[7]:      2139      2139      2100      2100      1948      1948      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[8]:      2139      2139      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[9]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2095      2095 
dram[10]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1830      1830      2032      2032      2095      2095 
total reads: 347760
bank skew: 2208/1771 = 1.25
chip skew: 31648/31602 = 1.00
average mf latency per bank:
dram[0]:       1323      1253      1413      1213      1380      1065      1188      1122      1359      1192      1940      1446      1723      1381      1335      1277
dram[1]:       1324      1252      1400      1196      1378      1066      1186      1125      1358      1189      1916      1443      1723      1381      1335      1278
dram[2]:       1337      1266      1401      1199      1376      1065      1192      1127      1357      1190      1916      1445      1703      1380      1324      1267
dram[3]:       1336      1266      1410      1205      1377      1066      1191      1130      1358      1189      1928      1463      1706      1381      1323      1267
dram[4]:       1335      1265      1409      1207      1366      1068      1192      1125      1359      1190      1929      1465      1704      1380      1324      1266
dram[5]:       1328      1255      1407      1200      1367      1070      1192      1125      1358      1190      1934      1468      1705      1381      1323      1266
dram[6]:       1327      1256      1407      1200      1362      1063      1191      1125      1358      1189      1933      1469      1690      1388      1332      1275
dram[7]:       1325      1256      1407      1199      1361      1064      1207      1131      1343      1172      1923      1454      1691      1391      1332      1273
dram[8]:       1323      1258      1435      1208      1368      1060      1208      1131      1343      1173      1923      1454      1681      1380      1331      1274
dram[9]:       1333      1266      1436      1209      1367      1060      1201      1130      1344      1172      1923      1454      1680      1382      1320      1260
dram[10]:       1334      1267      1424      1208      1366      1059      1202      1131      1344      1173      1975      1461      1687      1374      1320      1263
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc03ef280, atomic=0 1 entries : 0x7fdb055deef0 :  mf: uid=14782254, sid13:w09, part=0, addr=0xc03ef280, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (6516617), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2612873 n_nop=2199399 n_act=11991 n_pre=11975 n_req=97377 n_rd=263100 n_write=126408 bw_util=0.2981
n_activity=1324706 dram_eff=0.5881
bk0: 17388a 2445964i bk1: 17384a 2451995i bk2: 17276a 2447024i bk3: 17276a 2451346i bk4: 16524a 2460030i bk5: 16524a 2462581i bk6: 15208a 2469770i bk7: 15208a 2474709i bk8: 15444a 2466016i bk9: 15444a 2467003i bk10: 15400a 2465277i bk11: 15400a 2472175i bk12: 16892a 2448822i bk13: 16892a 2456197i bk14: 17420a 2438897i bk15: 17420a 2445239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73565
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2612873 n_nop=2198913 n_act=12194 n_pre=12178 n_req=97397 n_rd=263180 n_write=126408 bw_util=0.2982
n_activity=1326049 dram_eff=0.5876
bk0: 17384a 2444405i bk1: 17384a 2450454i bk2: 16996a 2448824i bk3: 16996a 2454687i bk4: 16808a 2452703i bk5: 16808a 2456631i bk6: 15204a 2469971i bk7: 15204a 2474096i bk8: 15444a 2467559i bk9: 15444a 2470510i bk10: 15440a 2465649i bk11: 15440a 2470079i bk12: 16896a 2449448i bk13: 16896a 2452669i bk14: 17420a 2438487i bk15: 17416a 2444259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73713
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fdb1f813b60 :  mf: uid=14782255, sid13:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (6516613), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2612873 n_nop=2199185 n_act=11968 n_pre=11952 n_req=97442 n_rd=263272 n_write=126496 bw_util=0.2983
n_activity=1323223 dram_eff=0.5891
bk0: 17664a 2441829i bk1: 17664a 2447966i bk2: 16996a 2448726i bk3: 16996a 2454461i bk4: 16804a 2455511i bk5: 16804a 2458239i bk6: 15204a 2468241i bk7: 15204a 2472707i bk8: 15448a 2467461i bk9: 15448a 2469301i bk10: 15440a 2464928i bk11: 15440a 2470587i bk12: 16896a 2449745i bk13: 16896a 2455869i bk14: 17184a 2441288i bk15: 17184a 2444959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71456
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2612873 n_nop=2198813 n_act=12246 n_pre=12230 n_req=97396 n_rd=263176 n_write=126408 bw_util=0.2982
n_activity=1323033 dram_eff=0.5889
bk0: 17664a 2440632i bk1: 17664a 2447163i bk2: 16996a 2448109i bk3: 16996a 2454798i bk4: 16808a 2454334i bk5: 16808a 2457018i bk6: 15200a 2468457i bk7: 15200a 2470385i bk8: 15448a 2463349i bk9: 15448a 2469461i bk10: 15392a 2466502i bk11: 15392a 2471883i bk12: 16896a 2446044i bk13: 16896a 2449484i bk14: 17184a 2442453i bk15: 17184a 2447297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73214
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2612873 n_nop=2198901 n_act=12098 n_pre=12082 n_req=97448 n_rd=263288 n_write=126504 bw_util=0.2984
n_activity=1321515 dram_eff=0.5899
bk0: 17664a 2442015i bk1: 17664a 2448025i bk2: 16996a 2450536i bk3: 16996a 2453658i bk4: 16572a 2456424i bk5: 16572a 2461022i bk6: 15484a 2464959i bk7: 15484a 2467501i bk8: 15448a 2463710i bk9: 15448a 2468277i bk10: 15392a 2467354i bk11: 15392a 2471415i bk12: 16892a 2446725i bk13: 16892a 2452863i bk14: 17196a 2442908i bk15: 17196a 2444984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.711
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2612873 n_nop=2198837 n_act=12222 n_pre=12206 n_req=97402 n_rd=263200 n_write=126408 bw_util=0.2982
n_activity=1322993 dram_eff=0.589
bk0: 17384a 2443666i bk1: 17384a 2450845i bk2: 17228a 2449589i bk3: 17228a 2448391i bk4: 16576a 2457130i bk5: 16576a 2459716i bk6: 15484a 2467747i bk7: 15484a 2469814i bk8: 15444a 2464007i bk9: 15444a 2465342i bk10: 15396a 2467159i bk11: 15396a 2473036i bk12: 16892a 2447948i bk13: 16892a 2452516i bk14: 17196a 2444153i bk15: 17196a 2448463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70611
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2612873 n_nop=2199339 n_act=12025 n_pre=12009 n_req=97375 n_rd=263092 n_write=126408 bw_util=0.2981
n_activity=1321089 dram_eff=0.5897
bk0: 17384a 2441717i bk1: 17384a 2451984i bk2: 17228a 2447532i bk3: 17228a 2450974i bk4: 16516a 2455802i bk5: 16512a 2462716i bk6: 15488a 2464503i bk7: 15488a 2469751i bk8: 15444a 2465907i bk9: 15444a 2467279i bk10: 15396a 2465533i bk11: 15396a 2472223i bk12: 16616a 2451683i bk13: 16616a 2456518i bk14: 17476a 2438733i bk15: 17476a 2442162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72218
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2612873 n_nop=2198403 n_act=12299 n_pre=12283 n_req=97472 n_rd=263296 n_write=126592 bw_util=0.2984
n_activity=1320367 dram_eff=0.5906
bk0: 17380a 2444155i bk1: 17380a 2450974i bk2: 17232a 2446369i bk3: 17232a 2449199i bk4: 16520a 2456027i bk5: 16520a 2459713i bk6: 15488a 2467520i bk7: 15488a 2468335i bk8: 15260a 2465966i bk9: 15260a 2466357i bk10: 15676a 2462308i bk11: 15676a 2465876i bk12: 16616a 2452379i bk13: 16616a 2454200i bk14: 17476a 2440131i bk15: 17476a 2444620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71581
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2612873 n_nop=2199125 n_act=12134 n_pre=12118 n_req=97374 n_rd=263088 n_write=126408 bw_util=0.2981
n_activity=1323667 dram_eff=0.5885
bk0: 17380a 2447035i bk1: 17380a 2451424i bk2: 17232a 2449196i bk3: 17232a 2452132i bk4: 16420a 2460362i bk5: 16420a 2461859i bk6: 15484a 2463862i bk7: 15484a 2467717i bk8: 15260a 2466922i bk9: 15260a 2470570i bk10: 15676a 2463907i bk11: 15676a 2467593i bk12: 16616a 2449885i bk13: 16616a 2454610i bk14: 17476a 2437902i bk15: 17476a 2441158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71317
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fdb056d37d0 :  mf: uid=14782256, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (6516617), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2612873 n_nop=2199024 n_act=12181 n_pre=12165 n_req=97376 n_rd=263095 n_write=126408 bw_util=0.2981
n_activity=1322579 dram_eff=0.589
bk0: 17660a 2441262i bk1: 17660a 2448113i bk2: 17232a 2447240i bk3: 17231a 2450835i bk4: 16424a 2461014i bk5: 16424a 2463192i bk6: 15484a 2467627i bk7: 15484a 2468280i bk8: 15260a 2465599i bk9: 15260a 2469710i bk10: 15676a 2464087i bk11: 15676a 2467548i bk12: 16616a 2451577i bk13: 16616a 2454933i bk14: 17196a 2442273i bk15: 17196a 2448049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71575
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2612873 n_nop=2198669 n_act=12170 n_pre=12154 n_req=97470 n_rd=263288 n_write=126592 bw_util=0.2984
n_activity=1324893 dram_eff=0.5885
bk0: 17660a 2442782i bk1: 17660a 2448764i bk2: 17228a 2448733i bk3: 17228a 2452245i bk4: 16436a 2459246i bk5: 16436a 2463275i bk6: 15480a 2466146i bk7: 15480a 2470160i bk8: 15260a 2468292i bk9: 15260a 2470532i bk10: 15492a 2465285i bk11: 15492a 2468793i bk12: 16892a 2448359i bk13: 16892a 2451629i bk14: 17196a 2444169i bk15: 17196a 2445619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71584

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48655, Miss = 32888, Miss_rate = 0.676, Pending_hits = 256, Reservation_fails = 0
L2_cache_bank[1]: Access = 48604, Miss = 32887, Miss_rate = 0.677, Pending_hits = 1438, Reservation_fails = 0
L2_cache_bank[2]: Access = 48627, Miss = 32898, Miss_rate = 0.677, Pending_hits = 235, Reservation_fails = 2
L2_cache_bank[3]: Access = 48622, Miss = 32897, Miss_rate = 0.677, Pending_hits = 1447, Reservation_fails = 0
L2_cache_bank[4]: Access = 48645, Miss = 32909, Miss_rate = 0.677, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[5]: Access = 48634, Miss = 32909, Miss_rate = 0.677, Pending_hits = 1446, Reservation_fails = 0
L2_cache_bank[6]: Access = 48588, Miss = 32897, Miss_rate = 0.677, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[7]: Access = 48587, Miss = 32897, Miss_rate = 0.677, Pending_hits = 1442, Reservation_fails = 0
L2_cache_bank[8]: Access = 48661, Miss = 32911, Miss_rate = 0.676, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[9]: Access = 48673, Miss = 32911, Miss_rate = 0.676, Pending_hits = 1482, Reservation_fails = 0
L2_cache_bank[10]: Access = 48650, Miss = 32900, Miss_rate = 0.676, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[11]: Access = 48627, Miss = 32900, Miss_rate = 0.677, Pending_hits = 1475, Reservation_fails = 0
L2_cache_bank[12]: Access = 48604, Miss = 32887, Miss_rate = 0.677, Pending_hits = 256, Reservation_fails = 0
L2_cache_bank[13]: Access = 48627, Miss = 32886, Miss_rate = 0.676, Pending_hits = 1487, Reservation_fails = 0
L2_cache_bank[14]: Access = 48696, Miss = 32912, Miss_rate = 0.676, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[15]: Access = 48696, Miss = 32912, Miss_rate = 0.676, Pending_hits = 1462, Reservation_fails = 0
L2_cache_bank[16]: Access = 48639, Miss = 32886, Miss_rate = 0.676, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[17]: Access = 48616, Miss = 32886, Miss_rate = 0.676, Pending_hits = 1464, Reservation_fails = 0
L2_cache_bank[18]: Access = 48615, Miss = 32887, Miss_rate = 0.676, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[19]: Access = 48638, Miss = 32887, Miss_rate = 0.676, Pending_hits = 1434, Reservation_fails = 0
L2_cache_bank[20]: Access = 48696, Miss = 32911, Miss_rate = 0.676, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[21]: Access = 48696, Miss = 32911, Miss_rate = 0.676, Pending_hits = 1450, Reservation_fails = 0
L2_total_cache_accesses = 1070096
L2_total_cache_misses = 723769
L2_total_cache_miss_rate = 0.6764
L2_total_cache_pending_hits = 18785
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 327366
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18475
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 375991
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 347760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 721832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 347760
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.094

icnt_total_pkts_mem_to_simt=3437744
icnt_total_pkts_simt_to_mem=2461136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.62058
	minimum = 6
	maximum = 47
Network latency average = 8.48414
	minimum = 6
	maximum = 43
Slowest packet = 2048082
Flit latency average = 6.96347
	minimum = 6
	maximum = 39
Slowest flit = 5814047
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239071
	minimum = 0.0189184 (at node 0)
	maximum = 0.0283775 (at node 11)
Accepted packet rate average = 0.0239071
	minimum = 0.0189184 (at node 0)
	maximum = 0.0283775 (at node 11)
Injected flit rate average = 0.0658914
	minimum = 0.0435945 (at node 0)
	maximum = 0.0873432 (at node 42)
Accepted flit rate average= 0.0658914
	minimum = 0.0606621 (at node 0)
	maximum = 0.0909932 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.11059 (23 samples)
	minimum = 6 (23 samples)
	maximum = 107.043 (23 samples)
Network latency average = 8.81301 (23 samples)
	minimum = 6 (23 samples)
	maximum = 103.478 (23 samples)
Flit latency average = 7.44438 (23 samples)
	minimum = 6 (23 samples)
	maximum = 99.9565 (23 samples)
Fragmentation average = 0.041233 (23 samples)
	minimum = 0 (23 samples)
	maximum = 57.6957 (23 samples)
Injected packet rate average = 0.0224571 (23 samples)
	minimum = 0.0177711 (23 samples)
	maximum = 0.0266562 (23 samples)
Accepted packet rate average = 0.0224571 (23 samples)
	minimum = 0.0177711 (23 samples)
	maximum = 0.0266562 (23 samples)
Injected flit rate average = 0.0618953 (23 samples)
	minimum = 0.0409497 (23 samples)
	maximum = 0.0820516 (23 samples)
Accepted flit rate average = 0.0618953 (23 samples)
	minimum = 0.0569845 (23 samples)
	maximum = 0.085475 (23 samples)
Injected packet size average = 2.75616 (23 samples)
Accepted packet size average = 2.75616 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 10 min, 11 sec (4211 sec)
gpgpu_simulation_rate = 157569 (inst/sec)
gpgpu_simulation_rate = 1547 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 24: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 39061
gpu_sim_insn = 28848876
gpu_ipc =     738.5596
gpu_tot_sim_cycle = 6777829
gpu_tot_sim_insn = 692373024
gpu_tot_ipc =     102.1526
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 13661
partiton_reqs_in_parallel = 859342
partiton_reqs_in_parallel_total    = 30868863
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6812
partiton_reqs_in_parallel_util = 859342
partiton_reqs_in_parallel_util_total    = 30868863
gpu_sim_cycle_parition_util = 39061
gpu_tot_sim_cycle_parition_util    = 1405847
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9586
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1070096
L2_BW  =     112.8449 GB/Sec
L2_BW_total  =      15.6150 GB/Sec
gpu_total_sim_rate=158546

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13901472
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 43008
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0379
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 41376
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13898290
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 43008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13901472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
115848, 111343, 111525, 115564, 115862, 111395, 111538, 115563, 29024, 27842, 27953, 18080, 
gpgpu_n_tot_thrd_icount = 799666176
gpgpu_n_tot_w_icount = 24989568
gpgpu_n_stall_shd_mem = 169009
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 753216
gpgpu_n_mem_write_global = 362880
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18388992
gpgpu_n_store_insn = 11430720
gpgpu_n_shmem_insn = 75726912
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 672
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:720167	W0_Idle:6776801	W0_Scoreboard:49305419	W1:1451520	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9796320	W32:13741728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6025728 {8:753216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49351680 {136:362880,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 85019136 {40:181440,136:571776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2903040 {8:362880,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 1302 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 6777828 
mrq_lat_table:497907 	77575 	53682 	118525 	145269 	112956 	65480 	32223 	10860 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	696708 	403321 	1357 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	30 	971114 	43973 	290 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	631443 	119853 	1948 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	151200 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1723 	185 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.203636  7.823122  8.274631  8.193902  7.344907  7.396270  8.178873  7.954794  8.323077  8.096599  7.668394  7.609254  8.955983  8.692924  7.650507  7.633296 
dram[1]:  8.202424  8.554994  7.734118  7.556322  7.056522  6.921109  8.904908  8.341954  8.513591  8.562590  7.267157  7.179177  8.295542  8.089441  7.693878  7.439693 
dram[2]:  8.565056  8.160566  8.695767  8.493540  7.148678  7.260626  8.247159  7.782842  8.663755  8.324475  7.741514  7.339109  8.648074  8.534731  7.455257  7.197624 
dram[3]:  8.103166  8.218787  7.882494  7.608796  7.071896  6.935897  8.690120  8.107542  7.800786  7.800786  7.418342  7.551151  8.380953  8.211854  8.010818  7.556689 
dram[4]:  8.672522  8.460220  8.449871  8.096059  7.093541  6.969366  8.674927  8.152055  8.232366  7.800786  7.894385  7.729058  8.231353  7.949939  7.483726  7.287432 
dram[5]:  8.065555  7.951821  7.876471  7.766821  7.207014  7.047566  9.071647  8.751471  7.410959  7.504414  7.650259  7.475949  8.511111  8.358151  7.690888  7.450279 
dram[6]:  8.986720  8.511950  8.431990  8.561381  7.124439  6.861771  8.551724  8.454545  8.393512  8.031039  7.630491  8.002710  7.831488  7.870210  7.536504  7.333692 
dram[7]:  8.122449  7.785961  7.896226  7.591837  7.255708  6.969298  9.018182  8.830860  7.079806  6.737629  8.003968  7.678934  8.880055  8.674387  7.655056  7.325807 
dram[8]:  8.489335  8.201212  8.266666  8.205882  6.884279  6.780645  8.674927  8.725806  8.258110  8.211782  7.544888  7.544888  7.988708  7.870210  7.536504  7.201903 
dram[9]:  8.121034  7.862344  7.952494  7.696552  7.729167  7.420000  8.453125  8.334734  7.366038  7.202952  8.177027  7.817830  8.686221  8.410832  7.255713  7.392461 
dram[10]:  8.803822  8.479754  7.895047  7.932465  6.770386  6.843818  8.987915  8.698831  8.144646  7.839357  7.615089  7.333744  8.252218  8.210592  7.483726  7.239956 
average row locality = 1118153/141973 = 7.875814
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4536      4535      4511      4511      4318      4318      3959      3959      4031      4031      4024      4024      4399      4399      4542      4542 
dram[1]:      4535      4535      4438      4438      4392      4392      3958      3958      4031      4031      4034      4034      4400      4400      4542      4541 
dram[2]:      4608      4608      4438      4438      4391      4391      3958      3958      4032      4032      4034      4034      4400      4400      4481      4481 
dram[3]:      4608      4608      4438      4438      4392      4392      3957      3957      4032      4032      4021      4021      4400      4400      4481      4481 
dram[4]:      4608      4608      4438      4438      4330      4330      4031      4031      4032      4032      4021      4021      4399      4399      4484      4484 
dram[5]:      4535      4535      4499      4499      4331      4331      4031      4031      4031      4031      4022      4022      4399      4399      4484      4484 
dram[6]:      4535      4535      4499      4499      4315      4314      4032      4032      4031      4031      4022      4022      4327      4327      4557      4557 
dram[7]:      4534      4534      4500      4500      4316      4316      4032      4032      3983      3983      4095      4095      4327      4327      4557      4557 
dram[8]:      4534      4534      4500      4500      4290      4290      4031      4031      3983      3983      4095      4095      4327      4327      4557      4557 
dram[9]:      4607      4607      4500      4500      4291      4291      4031      4031      3984      3984      4095      4095      4327      4327      4484      4484 
dram[10]:      4607      4607      4499      4499      4294      4294      4030      4030      3984      3984      4047      4047      4399      4399      4484      4484 
total reads: 755273
bank skew: 4608/3957 = 1.16
chip skew: 68688/68634 = 1.00
number of total write accesses:
dram[0]:      2232      2232      2208      2208      2028      2028      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[1]:      2232      2232      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[2]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2184      2184 
dram[3]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1884      1884      2112      2112      2184      2184 
dram[4]:      2304      2304      2136      2136      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[5]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[6]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2040      2040      2256      2256 
dram[7]:      2232      2232      2196      2196      2040      2040      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[8]:      2232      2232      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[9]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2184      2184 
dram[10]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1908      1908      2112      2112      2184      2184 
total reads: 362880
bank skew: 2304/1848 = 1.25
chip skew: 33024/32976 = 1.00
average mf latency per bank:
dram[0]:       1278      1210      1362      1170      1329      1027      1149      1085      1312      1151      1867      1394      1665      1336      1289      1234
dram[1]:       1278      1209      1350      1154      1327      1029      1148      1089      1310      1148      1844      1391      1664      1336      1289      1235
dram[2]:       1291      1222      1351      1157      1325      1028      1153      1091      1309      1149      1844      1393      1645      1335      1279      1224
dram[3]:       1290      1223      1359      1162      1326      1028      1152      1093      1310      1149      1856      1410      1648      1336      1278      1225
dram[4]:       1289      1222      1358      1165      1316      1031      1153      1089      1311      1149      1857      1413      1646      1335      1279      1223
dram[5]:       1282      1212      1356      1158      1317      1033      1153      1089      1311      1149      1862      1416      1648      1336      1278      1224
dram[6]:       1281      1213      1356      1158      1312      1026      1152      1089      1310      1149      1861      1416      1633      1343      1287      1232
dram[7]:       1279      1213      1356      1157      1311      1027      1167      1094      1296      1132      1852      1402      1634      1346      1287      1230
dram[8]:       1278      1215      1383      1166      1317      1023      1168      1094      1296      1133      1851      1402      1625      1335      1286      1231
dram[9]:       1287      1222      1384      1166      1317      1023      1162      1093      1297      1132      1851      1402      1624      1337      1275      1217
dram[10]:       1288      1223      1373      1166      1316      1022      1163      1094      1297      1133      1901      1409      1630      1330      1275      1220
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2685402 n_nop=2253484 n_act=12737 n_pre=12721 n_req=101615 n_rd=274556 n_write=131904 bw_util=0.3027
n_activity=1383941 dram_eff=0.5874
bk0: 18144a 2510903i bk1: 18140a 2516891i bk2: 18044a 2511647i bk3: 18044a 2516854i bk4: 17272a 2525208i bk5: 17272a 2527908i bk6: 15836a 2536165i bk7: 15836a 2541186i bk8: 16124a 2532070i bk9: 16124a 2533613i bk10: 16096a 2530926i bk11: 16096a 2538816i bk12: 17596a 2514892i bk13: 17596a 2522535i bk14: 18168a 2503651i bk15: 18168a 2510341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75915
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2685402 n_nop=2252954 n_act=12962 n_pre=12946 n_req=101635 n_rd=274636 n_write=131904 bw_util=0.3028
n_activity=1385097 dram_eff=0.587
bk0: 18140a 2509571i bk1: 18140a 2515984i bk2: 17752a 2513540i bk3: 17752a 2519955i bk4: 17568a 2517648i bk5: 17568a 2522252i bk6: 15832a 2536313i bk7: 15832a 2540657i bk8: 16124a 2533716i bk9: 16124a 2537085i bk10: 16136a 2531787i bk11: 16136a 2536443i bk12: 17600a 2515251i bk13: 17600a 2518758i bk14: 18168a 2503757i bk15: 18164a 2509691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75861
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2685402 n_nop=2253186 n_act=12748 n_pre=12732 n_req=101684 n_rd=274736 n_write=132000 bw_util=0.3029
n_activity=1382057 dram_eff=0.5886
bk0: 18432a 2506791i bk1: 18432a 2513148i bk2: 17752a 2513727i bk3: 17752a 2519984i bk4: 17564a 2520842i bk5: 17564a 2523462i bk6: 15832a 2534573i bk7: 15832a 2539374i bk8: 16128a 2533597i bk9: 16128a 2535450i bk10: 16136a 2530631i bk11: 16136a 2536861i bk12: 17600a 2515603i bk13: 17600a 2521926i bk14: 17924a 2506361i bk15: 17924a 2510203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73833
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2685402 n_nop=2252846 n_act=13018 n_pre=13002 n_req=101634 n_rd=274632 n_write=131904 bw_util=0.3028
n_activity=1382177 dram_eff=0.5883
bk0: 18432a 2505275i bk1: 18432a 2512721i bk2: 17752a 2512682i bk3: 17752a 2520071i bk4: 17568a 2519269i bk5: 17568a 2522231i bk6: 15828a 2534770i bk7: 15828a 2537112i bk8: 16128a 2529643i bk9: 16128a 2535773i bk10: 16084a 2532466i bk11: 16084a 2538325i bk12: 17600a 2512085i bk13: 17600a 2515504i bk14: 17924a 2507380i bk15: 17924a 2512517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75305
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fdb05ea8f00 :  mf: uid=15424900, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6777824), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2685402 n_nop=2252982 n_act=12846 n_pre=12830 n_req=101686 n_rd=274744 n_write=132000 bw_util=0.3029
n_activity=1379717 dram_eff=0.5896
bk0: 18432a 2506780i bk1: 18432a 2512874i bk2: 17752a 2515150i bk3: 17752a 2518803i bk4: 17320a 2521541i bk5: 17320a 2526445i bk6: 16124a 2531025i bk7: 16124a 2533939i bk8: 16128a 2529793i bk9: 16128a 2534221i bk10: 16084a 2533308i bk11: 16084a 2537871i bk12: 17596a 2512578i bk13: 17596a 2518600i bk14: 17936a 2508120i bk15: 17936a 2510481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73627
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2685402 n_nop=2252878 n_act=12990 n_pre=12974 n_req=101640 n_rd=274656 n_write=131904 bw_util=0.3028
n_activity=1381948 dram_eff=0.5884
bk0: 18140a 2508977i bk1: 18140a 2516590i bk2: 17996a 2514311i bk3: 17996a 2513543i bk4: 17324a 2522036i bk5: 17324a 2524945i bk6: 16124a 2533719i bk7: 16124a 2536280i bk8: 16124a 2530069i bk9: 16124a 2531619i bk10: 16088a 2533686i bk11: 16088a 2539426i bk12: 17596a 2513814i bk13: 17596a 2518359i bk14: 17936a 2509270i bk15: 17936a 2513714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73018
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2685402 n_nop=2253456 n_act=12759 n_pre=12743 n_req=101611 n_rd=274540 n_write=131904 bw_util=0.3027
n_activity=1379254 dram_eff=0.5894
bk0: 18140a 2506876i bk1: 18140a 2517341i bk2: 17996a 2512287i bk3: 17996a 2516383i bk4: 17260a 2520801i bk5: 17256a 2528381i bk6: 16128a 2530610i bk7: 16128a 2536178i bk8: 16124a 2531753i bk9: 16124a 2533268i bk10: 16088a 2531342i bk11: 16088a 2538782i bk12: 17308a 2517600i bk13: 17308a 2522795i bk14: 18228a 2503540i bk15: 18228a 2507286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7478
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2685402 n_nop=2252440 n_act=13065 n_pre=13049 n_req=101712 n_rd=274752 n_write=132096 bw_util=0.303
n_activity=1379069 dram_eff=0.59
bk0: 18136a 2509080i bk1: 18136a 2516335i bk2: 18000a 2511121i bk3: 18000a 2514382i bk4: 17264a 2521175i bk5: 17264a 2524921i bk6: 16128a 2533663i bk7: 16128a 2534817i bk8: 15932a 2531854i bk9: 15932a 2532424i bk10: 16380a 2528154i bk11: 16380a 2532243i bk12: 17308a 2518363i bk13: 17308a 2520674i bk14: 18228a 2505227i bk15: 18228a 2509678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74025
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2685402 n_nop=2253090 n_act=12944 n_pre=12928 n_req=101610 n_rd=274536 n_write=131904 bw_util=0.3027
n_activity=1382699 dram_eff=0.5879
bk0: 18136a 2511993i bk1: 18136a 2516761i bk2: 18000a 2514070i bk3: 18000a 2517492i bk4: 17160a 2525400i bk5: 17160a 2527464i bk6: 16124a 2529813i bk7: 16124a 2533870i bk8: 15932a 2532987i bk9: 15932a 2537163i bk10: 16380a 2529873i bk11: 16380a 2533735i bk12: 17308a 2515920i bk13: 17308a 2520960i bk14: 18228a 2503058i bk15: 18228a 2506189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73851
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2685402 n_nop=2253044 n_act=12959 n_pre=12943 n_req=101614 n_rd=274552 n_write=131904 bw_util=0.3027
n_activity=1380945 dram_eff=0.5887
bk0: 18428a 2506085i bk1: 18428a 2513108i bk2: 18000a 2512281i bk3: 18000a 2516314i bk4: 17164a 2526183i bk5: 17164a 2528524i bk6: 16124a 2533723i bk7: 16124a 2534802i bk8: 15936a 2531700i bk9: 15936a 2536130i bk10: 16380a 2529995i bk11: 16380a 2533789i bk12: 17308a 2517537i bk13: 17308a 2521238i bk14: 17936a 2507410i bk15: 17936a 2512875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74125
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fdb1f40bb70 :  mf: uid=15424899, sid19:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (6777828), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2685402 n_nop=2252680 n_act=12946 n_pre=12930 n_req=101712 n_rd=274750 n_write=132096 bw_util=0.303
n_activity=1383662 dram_eff=0.5881
bk0: 18428a 2507969i bk1: 18428a 2513995i bk2: 17996a 2513203i bk3: 17996a 2517685i bk4: 17176a 2524807i bk5: 17174a 2529256i bk6: 16120a 2532018i bk7: 16120a 2536490i bk8: 15936a 2534319i bk9: 15936a 2537082i bk10: 16188a 2531530i bk11: 16188a 2535172i bk12: 17596a 2514117i bk13: 17596a 2517463i bk14: 17936a 2509510i bk15: 17936a 2510950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73948

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50768, Miss = 34320, Miss_rate = 0.676, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[1]: Access = 50716, Miss = 34319, Miss_rate = 0.677, Pending_hits = 1450, Reservation_fails = 0
L2_cache_bank[2]: Access = 50740, Miss = 34330, Miss_rate = 0.677, Pending_hits = 241, Reservation_fails = 2
L2_cache_bank[3]: Access = 50736, Miss = 34329, Miss_rate = 0.677, Pending_hits = 1455, Reservation_fails = 0
L2_cache_bank[4]: Access = 50760, Miss = 34342, Miss_rate = 0.677, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[5]: Access = 50748, Miss = 34342, Miss_rate = 0.677, Pending_hits = 1459, Reservation_fails = 0
L2_cache_bank[6]: Access = 50700, Miss = 34329, Miss_rate = 0.677, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[7]: Access = 50700, Miss = 34329, Miss_rate = 0.677, Pending_hits = 1448, Reservation_fails = 0
L2_cache_bank[8]: Access = 50776, Miss = 34343, Miss_rate = 0.676, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[9]: Access = 50788, Miss = 34343, Miss_rate = 0.676, Pending_hits = 1495, Reservation_fails = 0
L2_cache_bank[10]: Access = 50764, Miss = 34332, Miss_rate = 0.676, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[11]: Access = 50740, Miss = 34332, Miss_rate = 0.677, Pending_hits = 1484, Reservation_fails = 0
L2_cache_bank[12]: Access = 50716, Miss = 34318, Miss_rate = 0.677, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[13]: Access = 50740, Miss = 34317, Miss_rate = 0.676, Pending_hits = 1496, Reservation_fails = 0
L2_cache_bank[14]: Access = 50812, Miss = 34344, Miss_rate = 0.676, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[15]: Access = 50812, Miss = 34344, Miss_rate = 0.676, Pending_hits = 1471, Reservation_fails = 0
L2_cache_bank[16]: Access = 50752, Miss = 34317, Miss_rate = 0.676, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[17]: Access = 50728, Miss = 34317, Miss_rate = 0.676, Pending_hits = 1479, Reservation_fails = 0
L2_cache_bank[18]: Access = 50728, Miss = 34319, Miss_rate = 0.677, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[19]: Access = 50752, Miss = 34319, Miss_rate = 0.676, Pending_hits = 1444, Reservation_fails = 0
L2_cache_bank[20]: Access = 50812, Miss = 34344, Miss_rate = 0.676, Pending_hits = 248, Reservation_fails = 0
L2_cache_bank[21]: Access = 50812, Miss = 34344, Miss_rate = 0.676, Pending_hits = 1460, Reservation_fails = 0
L2_total_cache_accesses = 1116600
L2_total_cache_misses = 755273
L2_total_cache_miss_rate = 0.6764
L2_total_cache_pending_hits = 18974
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 342177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 392375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 362880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 753216
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362880
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.095

icnt_total_pkts_mem_to_simt=3587104
icnt_total_pkts_simt_to_mem=2568120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55483
	minimum = 6
	maximum = 50
Network latency average = 8.42165
	minimum = 6
	maximum = 49
Slowest packet = 2172784
Flit latency average = 6.89492
	minimum = 6
	maximum = 45
Slowest flit = 5988915
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238116
	minimum = 0.0188428 (at node 0)
	maximum = 0.0282642 (at node 19)
Accepted packet rate average = 0.0238116
	minimum = 0.0188428 (at node 0)
	maximum = 0.0282642 (at node 19)
Injected flit rate average = 0.0656283
	minimum = 0.0434204 (at node 0)
	maximum = 0.0869944 (at node 42)
Accepted flit rate average= 0.0656283
	minimum = 0.0604199 (at node 0)
	maximum = 0.0906298 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.08743 (24 samples)
	minimum = 6 (24 samples)
	maximum = 104.667 (24 samples)
Network latency average = 8.7967 (24 samples)
	minimum = 6 (24 samples)
	maximum = 101.208 (24 samples)
Flit latency average = 7.42149 (24 samples)
	minimum = 6 (24 samples)
	maximum = 97.6667 (24 samples)
Fragmentation average = 0.039515 (24 samples)
	minimum = 0 (24 samples)
	maximum = 55.2917 (24 samples)
Injected packet rate average = 0.0225135 (24 samples)
	minimum = 0.0178157 (24 samples)
	maximum = 0.0267232 (24 samples)
Accepted packet rate average = 0.0225135 (24 samples)
	minimum = 0.0178157 (24 samples)
	maximum = 0.0267232 (24 samples)
Injected flit rate average = 0.0620508 (24 samples)
	minimum = 0.0410527 (24 samples)
	maximum = 0.0822575 (24 samples)
Accepted flit rate average = 0.0620508 (24 samples)
	minimum = 0.0571276 (24 samples)
	maximum = 0.0856897 (24 samples)
Injected packet size average = 2.75616 (24 samples)
Accepted packet size average = 2.75616 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 47 sec (4367 sec)
gpgpu_simulation_rate = 158546 (inst/sec)
gpgpu_simulation_rate = 1552 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 25: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 25 
gpu_sim_cycle = 38944
gpu_sim_insn = 28848876
gpu_ipc =     740.7784
gpu_tot_sim_cycle = 7038923
gpu_tot_sim_insn = 721221900
gpu_tot_ipc =     102.4620
gpu_tot_issued_cta = 1600
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 14661
partiton_reqs_in_parallel = 856768
partiton_reqs_in_parallel_total    = 31728205
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6293
partiton_reqs_in_parallel_util = 856768
partiton_reqs_in_parallel_util_total    = 31728205
gpu_sim_cycle_parition_util = 38944
gpu_tot_sim_cycle_parition_util    = 1444908
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9597
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1116600
L2_BW  =     113.1839 GB/Sec
L2_BW_total  =      15.6620 GB/Sec
gpu_total_sim_rate=159456

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14480700
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 44800
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0364
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14477518
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 44800
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14480700
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
120676, 115977, 116174, 120377, 120693, 116028, 116188, 120387, 33863, 32478, 32611, 22914, 
gpgpu_n_tot_thrd_icount = 832985600
gpgpu_n_tot_w_icount = 26030800
gpgpu_n_stall_shd_mem = 169057
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 784600
gpgpu_n_mem_write_global = 378000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19155200
gpgpu_n_store_insn = 11907000
gpgpu_n_shmem_insn = 78882200
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1433600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 720
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:750542	W0_Idle:6791912	W0_Scoreboard:50430482	W1:1512000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10204500	W32:14314300
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6276800 {8:784600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51408000 {136:378000,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 88561600 {40:189000,136:595600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3024000 {8:378000,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 1259 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 7038922 
mrq_lat_table:519143 	81548 	56105 	123022 	150759 	117588 	68578 	33443 	10915 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	729440 	417077 	1373 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	33 	1015401 	46176 	301 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	657610 	124949 	2069 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	166320 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1798 	187 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.422939  8.037628  8.463680  8.382494  7.538286  7.590334  8.400832  8.174089  8.535812  8.306971  7.859694  7.800000  9.200271  8.910878  7.851276  7.833887 
dram[1]:  8.421744  8.778331  7.916667  7.737556  7.248120  7.110643  9.106767  8.541608  8.703651  8.752825  7.455314  7.366348  8.510638  8.302809  7.860000  7.621767 
dram[2]:  8.791209  8.381840  8.860104  8.658228  7.341676  7.455249  8.469930  8.000000  8.879656  8.537190  7.934447  7.528049  8.888889  8.751609  7.650881  7.390426 
dram[3]:  8.323699  8.440797  8.066038  7.790433  7.263724  7.125660  8.891336  8.305899  7.966581  7.966581  7.608911  7.743073  8.596713  8.426270  8.192217  7.736080 
dram[4]:  8.899877  8.685163  8.614610  8.260870  7.284928  7.158919  8.905309  8.376518  8.421196  7.987113  8.089474  7.922680  8.466999  8.162065  7.679558  7.465091 
dram[5]:  8.283196  8.168018  8.061342  7.950913  7.400000  7.238251  9.305847  8.982634  7.575795  7.669554  7.843112  7.667082  8.727857  8.573771  7.870895  7.628979 
dram[6]:  9.214379  8.734820  8.620049  8.750000  7.316722  7.050160  8.780764  8.682517  8.559392  8.218833  7.823155  8.198667  8.039904  8.078979  7.735294  7.514286 
dram[7]:  8.340828  8.000000  8.081206  7.774554  7.449831  7.159263  9.251863  9.062774  7.241093  6.897059  8.203125  7.875000  9.095759  8.889037  7.837749  7.506342 
dram[8]:  8.711990  8.420549  8.453883  8.392771  7.072276  6.967056  8.879828  8.930935  8.421270  8.375000  7.739558  7.739558  8.198521  8.078979  7.735294  7.381497 
dram[9]:  8.341831  8.079686  8.137851  7.880091  7.928658  7.615563  8.681119  8.561379  7.527161  7.363526  8.377660  8.015267  8.900937  8.623865  7.449089  7.587336 
dram[10]:  9.032622  8.704958  8.080047  8.117716  6.956522  7.031083  9.194074  8.903873  8.306540  8.001312  7.808564  7.524272  8.466999  8.425031  7.662624  7.433155 
average row locality = 1164777/144257 = 8.074319
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4725      4724      4695      4695      4491      4491      4132      4132      4197      4197      4186      4186      4591      4591      4734      4734 
dram[1]:      4724      4724      4619      4619      4568      4568      4131      4131      4197      4197      4197      4197      4592      4592      4734      4733 
dram[2]:      4800      4800      4619      4619      4567      4567      4131      4131      4198      4198      4197      4197      4592      4592      4670      4670 
dram[3]:      4800      4800      4619      4619      4568      4568      4130      4130      4198      4198      4184      4184      4592      4592      4670      4670 
dram[4]:      4800      4800      4619      4619      4504      4504      4207      4207      4198      4198      4184      4184      4591      4591      4673      4673 
dram[5]:      4724      4724      4682      4682      4505      4505      4207      4207      4197      4197      4185      4185      4591      4591      4673      4673 
dram[6]:      4724      4724      4682      4682      4489      4488      4208      4208      4197      4197      4185      4185      4516      4516      4749      4749 
dram[7]:      4723      4723      4683      4683      4490      4490      4208      4208      4147      4147      4261      4261      4516      4516      4749      4749 
dram[8]:      4723      4723      4683      4683      4463      4463      4207      4207      4147      4147      4261      4261      4516      4516      4749      4749 
dram[9]:      4799      4799      4683      4683      4464      4464      4207      4207      4147      4147      4261      4261      4516      4516      4673      4673 
dram[10]:      4799      4799      4682      4682      4467      4467      4206      4206      4147      4147      4211      4211      4591      4591      4673      4673 
total reads: 786777
bank skew: 4800/4130 = 1.16
chip skew: 71554/71498 = 1.00
number of total write accesses:
dram[0]:      2325      2325      2296      2296      2105      2105      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[1]:      2325      2325      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[2]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2277      2277 
dram[3]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1964      1964      2208      2208      2277      2277 
dram[4]:      2400      2400      2221      2221      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[5]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[6]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2133      2133      2352      2352 
dram[7]:      2325      2325      2283      2283      2118      2118      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[8]:      2325      2325      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[9]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2277      2277 
dram[10]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      1989      1989      2208      2208      2277      2277 
total reads: 378000
bank skew: 2400/1925 = 1.25
chip skew: 34400/34350 = 1.00
average mf latency per bank:
dram[0]:       1236      1170      1318      1133      1287       997      1111      1049      1268      1114      1802      1347      1603      1289      1246      1193
dram[1]:       1236      1169      1306      1118      1286       998      1109      1053      1267      1112      1780      1345      1603      1289      1246      1194
dram[2]:       1249      1182      1307      1121      1284       997      1115      1055      1266      1112      1780      1346      1584      1287      1236      1183
dram[3]:       1248      1183      1315      1126      1285       998      1113      1057      1267      1112      1791      1363      1588      1289      1235      1184
dram[4]:       1246      1182      1314      1128      1274      1000      1114      1053      1268      1112      1792      1365      1586      1287      1236      1182
dram[5]:       1240      1172      1312      1122      1275      1002      1115      1053      1268      1112      1797      1368      1587      1289      1235      1183
dram[6]:       1239      1174      1313      1122      1270       995      1114      1053      1267      1112      1797      1369      1573      1295      1243      1190
dram[7]:       1237      1173      1312      1121      1269       996      1129      1058      1253      1096      1787      1355      1574      1298      1243      1189
dram[8]:       1235      1175      1338      1129      1276       993      1129      1058      1254      1097      1787      1355      1565      1288      1243      1190
dram[9]:       1245      1182      1339      1130      1275       993      1123      1057      1254      1096      1787      1355      1564      1289      1232      1177
dram[10]:       1246      1183      1328      1129      1275       991      1124      1058      1254      1097      1835      1362      1570      1282      1232      1180
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757714 n_nop=2308460 n_act=12933 n_pre=12917 n_req=105851 n_rd=286004 n_write=137400 bw_util=0.3071
n_activity=1439975 dram_eff=0.5881
bk0: 18900a 2576598i bk1: 18896a 2583200i bk2: 18780a 2577514i bk3: 18780a 2583098i bk4: 17964a 2591945i bk5: 17964a 2594337i bk6: 16528a 2602519i bk7: 16528a 2608146i bk8: 16788a 2598791i bk9: 16788a 2600042i bk10: 16744a 2597565i bk11: 16744a 2606052i bk12: 18364a 2580701i bk13: 18364a 2588298i bk14: 18936a 2568878i bk15: 18936a 2576207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76543
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757714 n_nop=2307890 n_act=13174 n_pre=13158 n_req=105873 n_rd=286092 n_write=137400 bw_util=0.3071
n_activity=1441110 dram_eff=0.5877
bk0: 18896a 2575425i bk1: 18896a 2582137i bk2: 18476a 2579422i bk3: 18476a 2586023i bk4: 18272a 2584179i bk5: 18272a 2588688i bk6: 16524a 2603064i bk7: 16524a 2607747i bk8: 16788a 2600132i bk9: 16788a 2603803i bk10: 16788a 2598594i bk11: 16788a 2603264i bk12: 18368a 2580715i bk13: 18368a 2584713i bk14: 18936a 2568815i bk15: 18932a 2575392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76936
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fdb06595ca0 :  mf: uid=16067542, sid01:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (7038922), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757714 n_nop=2308146 n_act=12948 n_pre=12932 n_req=105922 n_rd=286192 n_write=137496 bw_util=0.3073
n_activity=1437769 dram_eff=0.5894
bk0: 19200a 2571754i bk1: 19200a 2579028i bk2: 18476a 2579651i bk3: 18476a 2586225i bk4: 18268a 2587351i bk5: 18268a 2589882i bk6: 16524a 2600920i bk7: 16524a 2606535i bk8: 16792a 2600157i bk9: 16792a 2602525i bk10: 16788a 2596868i bk11: 16788a 2603732i bk12: 18368a 2581581i bk13: 18368a 2587884i bk14: 18680a 2571734i bk15: 18680a 2575781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74776
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757714 n_nop=2307778 n_act=13232 n_pre=13216 n_req=105872 n_rd=286088 n_write=137400 bw_util=0.3071
n_activity=1437959 dram_eff=0.589
bk0: 19200a 2570528i bk1: 19200a 2578423i bk2: 18476a 2578786i bk3: 18476a 2586231i bk4: 18272a 2585829i bk5: 18272a 2589149i bk6: 16520a 2601064i bk7: 16520a 2603868i bk8: 16792a 2595959i bk9: 16792a 2602069i bk10: 16736a 2599187i bk11: 16736a 2605314i bk12: 18368a 2577539i bk13: 18368a 2581105i bk14: 18680a 2572792i bk15: 18680a 2577845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76323
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fdb064d6280 :  mf: uid=16067543, sid01:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (7038918), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757714 n_nop=2307914 n_act=13052 n_pre=13036 n_req=105928 n_rd=286208 n_write=137504 bw_util=0.3073
n_activity=1435490 dram_eff=0.5903
bk0: 19200a 2572193i bk1: 19200a 2578534i bk2: 18476a 2581164i bk3: 18476a 2584919i bk4: 18016a 2588084i bk5: 18016a 2593316i bk6: 16828a 2597252i bk7: 16828a 2600651i bk8: 16792a 2596311i bk9: 16792a 2601041i bk10: 16736a 2600030i bk11: 16736a 2605277i bk12: 18364a 2578146i bk13: 18364a 2584370i bk14: 18692a 2573549i bk15: 18692a 2576481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74376
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757714 n_nop=2307818 n_act=13200 n_pre=13184 n_req=105878 n_rd=286112 n_write=137400 bw_util=0.3071
n_activity=1437824 dram_eff=0.5891
bk0: 18896a 2574427i bk1: 18896a 2583045i bk2: 18728a 2580529i bk3: 18728a 2579531i bk4: 18020a 2588473i bk5: 18020a 2591725i bk6: 16828a 2600397i bk7: 16828a 2602921i bk8: 16788a 2596439i bk9: 16788a 2598471i bk10: 16740a 2600508i bk11: 16740a 2606684i bk12: 18364a 2579363i bk13: 18364a 2583961i bk14: 18692a 2574707i bk15: 18692a 2579570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73931
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757714 n_nop=2308404 n_act=12965 n_pre=12949 n_req=105849 n_rd=285996 n_write=137400 bw_util=0.3071
n_activity=1435113 dram_eff=0.5901
bk0: 18896a 2572271i bk1: 18896a 2582817i bk2: 18728a 2578312i bk3: 18728a 2582437i bk4: 17956a 2587453i bk5: 17952a 2594942i bk6: 16832a 2597423i bk7: 16832a 2603426i bk8: 16788a 2597802i bk9: 16788a 2599688i bk10: 16740a 2598068i bk11: 16740a 2605547i bk12: 18064a 2583079i bk13: 18064a 2588583i bk14: 18996a 2568904i bk15: 18996a 2572994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75806
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757714 n_nop=2307364 n_act=13275 n_pre=13259 n_req=105954 n_rd=286216 n_write=137600 bw_util=0.3074
n_activity=1435079 dram_eff=0.5907
bk0: 18892a 2574762i bk1: 18892a 2582465i bk2: 18732a 2577419i bk3: 18732a 2580816i bk4: 17960a 2587710i bk5: 17960a 2591636i bk6: 16832a 2600252i bk7: 16832a 2601554i bk8: 16588a 2598445i bk9: 16588a 2599422i bk10: 17044a 2594688i bk11: 17044a 2598713i bk12: 18064a 2583978i bk13: 18064a 2586856i bk14: 18996a 2570720i bk15: 18996a 2575204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74881
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757714 n_nop=2308026 n_act=13156 n_pre=13140 n_req=105848 n_rd=285992 n_write=137400 bw_util=0.3071
n_activity=1438865 dram_eff=0.5885
bk0: 18892a 2577652i bk1: 18892a 2582645i bk2: 18732a 2579992i bk3: 18732a 2583838i bk4: 17852a 2592384i bk5: 17852a 2594116i bk6: 16828a 2596332i bk7: 16828a 2600503i bk8: 16588a 2599215i bk9: 16588a 2603924i bk10: 17044a 2596701i bk11: 17044a 2600467i bk12: 18064a 2581402i bk13: 18064a 2586663i bk14: 18996a 2568601i bk15: 18996a 2571903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74782
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fdb0de220b0 :  mf: uid=16067544, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7038922), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757714 n_nop=2308002 n_act=13165 n_pre=13149 n_req=105850 n_rd=285998 n_write=137400 bw_util=0.3071
n_activity=1436599 dram_eff=0.5894
bk0: 19196a 2571594i bk1: 19196a 2579041i bk2: 18732a 2578358i bk3: 18730a 2582612i bk4: 17856a 2592583i bk5: 17856a 2595244i bk6: 16828a 2600264i bk7: 16828a 2601719i bk8: 16588a 2598075i bk9: 16588a 2602856i bk10: 17044a 2596113i bk11: 17044a 2600557i bk12: 18064a 2582817i bk13: 18064a 2586985i bk14: 18692a 2572317i bk15: 18692a 2578329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75195
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757714 n_nop=2307606 n_act=13158 n_pre=13142 n_req=105952 n_rd=286208 n_write=137600 bw_util=0.3074
n_activity=1439954 dram_eff=0.5886
bk0: 19196a 2573569i bk1: 19196a 2580341i bk2: 18728a 2578989i bk3: 18728a 2583803i bk4: 17868a 2591526i bk5: 17868a 2596262i bk6: 16824a 2598379i bk7: 16824a 2603340i bk8: 16588a 2600767i bk9: 16588a 2603939i bk10: 16844a 2598478i bk11: 16844a 2602200i bk12: 18364a 2579517i bk13: 18364a 2582848i bk14: 18692a 2575278i bk15: 18692a 2576706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7493

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52881, Miss = 35751, Miss_rate = 0.676, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[1]: Access = 52828, Miss = 35750, Miss_rate = 0.677, Pending_hits = 1453, Reservation_fails = 0
L2_cache_bank[2]: Access = 52853, Miss = 35762, Miss_rate = 0.677, Pending_hits = 243, Reservation_fails = 2
L2_cache_bank[3]: Access = 52850, Miss = 35761, Miss_rate = 0.677, Pending_hits = 1457, Reservation_fails = 0
L2_cache_bank[4]: Access = 52875, Miss = 35774, Miss_rate = 0.677, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[5]: Access = 52863, Miss = 35774, Miss_rate = 0.677, Pending_hits = 1462, Reservation_fails = 0
L2_cache_bank[6]: Access = 52813, Miss = 35761, Miss_rate = 0.677, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[7]: Access = 52812, Miss = 35761, Miss_rate = 0.677, Pending_hits = 1451, Reservation_fails = 0
L2_cache_bank[8]: Access = 52890, Miss = 35776, Miss_rate = 0.676, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[9]: Access = 52903, Miss = 35776, Miss_rate = 0.676, Pending_hits = 1497, Reservation_fails = 0
L2_cache_bank[10]: Access = 52878, Miss = 35764, Miss_rate = 0.676, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 52853, Miss = 35764, Miss_rate = 0.677, Pending_hits = 1487, Reservation_fails = 0
L2_cache_bank[12]: Access = 52828, Miss = 35750, Miss_rate = 0.677, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[13]: Access = 52853, Miss = 35749, Miss_rate = 0.676, Pending_hits = 1499, Reservation_fails = 0
L2_cache_bank[14]: Access = 52928, Miss = 35777, Miss_rate = 0.676, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 35777, Miss_rate = 0.676, Pending_hits = 1473, Reservation_fails = 0
L2_cache_bank[16]: Access = 52866, Miss = 35749, Miss_rate = 0.676, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[17]: Access = 52841, Miss = 35749, Miss_rate = 0.677, Pending_hits = 1482, Reservation_fails = 0
L2_cache_bank[18]: Access = 52840, Miss = 35750, Miss_rate = 0.677, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[19]: Access = 52865, Miss = 35750, Miss_rate = 0.676, Pending_hits = 1447, Reservation_fails = 0
L2_cache_bank[20]: Access = 52928, Miss = 35776, Miss_rate = 0.676, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[21]: Access = 52928, Miss = 35776, Miss_rate = 0.676, Pending_hits = 1464, Reservation_fails = 0
L2_total_cache_accesses = 1163104
L2_total_cache_misses = 786777
L2_total_cache_miss_rate = 0.6764
L2_total_cache_pending_hits = 19034
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 357117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18724
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 408759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 378000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 784600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 378000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.096

icnt_total_pkts_mem_to_simt=3736464
icnt_total_pkts_simt_to_mem=2675104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.6093
	minimum = 6
	maximum = 58
Network latency average = 8.47111
	minimum = 6
	maximum = 52
Slowest packet = 2234093
Flit latency average = 6.95766
	minimum = 6
	maximum = 48
Slowest flit = 6157691
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238831
	minimum = 0.0188994 (at node 5)
	maximum = 0.0283491 (at node 0)
Accepted packet rate average = 0.0238831
	minimum = 0.0188994 (at node 5)
	maximum = 0.0283491 (at node 0)
Injected flit rate average = 0.0658254
	minimum = 0.0435508 (at node 5)
	maximum = 0.0872557 (at node 42)
Accepted flit rate average= 0.0658254
	minimum = 0.0606014 (at node 5)
	maximum = 0.0909021 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.06831 (25 samples)
	minimum = 6 (25 samples)
	maximum = 102.8 (25 samples)
Network latency average = 8.78368 (25 samples)
	minimum = 6 (25 samples)
	maximum = 99.24 (25 samples)
Flit latency average = 7.40294 (25 samples)
	minimum = 6 (25 samples)
	maximum = 95.68 (25 samples)
Fragmentation average = 0.0379344 (25 samples)
	minimum = 0 (25 samples)
	maximum = 53.08 (25 samples)
Injected packet rate average = 0.0225683 (25 samples)
	minimum = 0.0178591 (25 samples)
	maximum = 0.0267882 (25 samples)
Accepted packet rate average = 0.0225683 (25 samples)
	minimum = 0.0178591 (25 samples)
	maximum = 0.0267882 (25 samples)
Injected flit rate average = 0.0622018 (25 samples)
	minimum = 0.0411526 (25 samples)
	maximum = 0.0824574 (25 samples)
Accepted flit rate average = 0.0622018 (25 samples)
	minimum = 0.0572666 (25 samples)
	maximum = 0.0858982 (25 samples)
Injected packet size average = 2.75616 (25 samples)
Accepted packet size average = 2.75616 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 15 min, 23 sec (4523 sec)
gpgpu_simulation_rate = 159456 (inst/sec)
gpgpu_simulation_rate = 1556 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 26: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 26 
gpu_sim_cycle = 39451
gpu_sim_insn = 28848876
gpu_ipc =     731.2584
gpu_tot_sim_cycle = 7300524
gpu_tot_sim_insn = 750070776
gpu_tot_ipc =     102.7421
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 14980
partiton_reqs_in_parallel = 867922
partiton_reqs_in_parallel_total    = 32584973
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.5823
partiton_reqs_in_parallel_util = 867922
partiton_reqs_in_parallel_util_total    = 32584973
gpu_sim_cycle_parition_util = 39451
gpu_tot_sim_cycle_parition_util    = 1483852
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9608
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1163104
L2_BW  =     111.7294 GB/Sec
L2_BW_total  =      15.7046 GB/Sec
gpu_total_sim_rate=160271

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15059928
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 46592
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0350
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15056746
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 46592
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15059928
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
125503, 120619, 120821, 125192, 125520, 120664, 120835, 125207, 33863, 32478, 32611, 22914, 
gpgpu_n_tot_thrd_icount = 866305024
gpgpu_n_tot_w_icount = 27072032
gpgpu_n_stall_shd_mem = 169086
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 815984
gpgpu_n_mem_write_global = 393120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19921408
gpgpu_n_store_insn = 12383280
gpgpu_n_shmem_insn = 82037488
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1490944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 749
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:780402	W0_Idle:6807557	W0_Scoreboard:51575527	W1:1572480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10612680	W32:14886872
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6527872 {8:815984,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 53464320 {136:393120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92104064 {40:196560,136:619424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3144960 {8:393120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 1219 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 7300523 
mrq_lat_table:537758 	83979 	58128 	128547 	157823 	123326 	72225 	34992 	10947 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	757485 	435519 	1390 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	33 	1059657 	48415 	310 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	684110 	129783 	2119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	181440 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1874 	189 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.247469  7.874329  8.328375  8.197072  7.337246  7.352941  8.202086  7.973384  8.329457  8.140152  7.737032  7.681437  8.953046  8.688424  7.682341  7.682341 
dram[1]:  8.321226  8.614571  7.741304  7.576596  7.082578  6.956479  9.024390  8.397863  8.618984  8.665322  7.309443  7.210999  8.320755  8.147806  7.690377  7.470529 
dram[2]:  8.636678  8.219539  8.792593  8.498807  7.168196  7.302181  8.309114  7.794300  8.690027  8.330750  7.787879  7.393556  8.711111  8.583941  7.490664  7.221000 
dram[3]:  8.147987  8.255788  7.843612  7.674569  7.125633  6.956479  8.746871  8.093951  7.863415  7.863415  7.465578  7.518214  8.460432  8.242990  8.005544  7.569182 
dram[4]:  8.737456  8.557714  8.519138  8.148742  7.107106  7.020346  8.676985  8.191868  8.287918  7.806295  7.908529  7.736397  8.261124  8.017045  7.517169  7.289607 
dram[5]:  8.064906  7.925406  7.815733  7.765524  7.272919  7.064483  9.118812  8.795362  7.427419  7.513986  7.681873  7.484210  8.603659  8.438995  7.742765  7.486011 
dram[6]:  9.106833  8.554259  8.394676  8.573286  7.119958  6.863410  8.631861  8.540398  8.394531  8.058750  7.645161  7.988764  7.857631  7.839773  7.547035  7.344279 
dram[7]:  8.081588  7.740232  7.936543  7.619748  7.286772  6.962588  9.146099  8.893793  7.063474  6.747872  8.063961  7.703878  8.913437  8.699874  7.672557  7.410643 
dram[8]:  8.573099  8.189944  8.243182  8.243182  6.894046  6.771060  8.747625  8.819426  8.259114  8.195090  7.526980  7.509737  8.022093  7.911697  7.593621  7.250491 
dram[9]:  8.129208  7.823407  8.006622  7.717021  7.738392  7.419110  8.494071  8.427451  7.359629  7.225513  8.288242  7.889290  8.732911  8.433986  7.289607  7.416838 
dram[10]:  8.881376  8.556571  7.900871  7.970330  6.829171  6.842843  9.066104  8.818057  8.217617  7.851485  7.635503  7.373714  8.261124  8.203488  7.548589  7.304348 
average row locality = 1211401/153207 = 7.906956
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4914      4913      4887      4887      4678      4678      4289      4289      4367      4367      4360      4360      4767      4767      4921      4921 
dram[1]:      4913      4913      4808      4808      4758      4758      4288      4288      4367      4367      4371      4371      4768      4768      4921      4920 
dram[2]:      4992      4992      4808      4808      4757      4757      4288      4288      4368      4368      4371      4371      4768      4768      4855      4855 
dram[3]:      4992      4992      4808      4808      4758      4758      4287      4287      4368      4368      4357      4357      4768      4768      4855      4855 
dram[4]:      4992      4992      4808      4808      4691      4691      4367      4367      4368      4368      4357      4357      4767      4767      4858      4858 
dram[5]:      4913      4913      4874      4874      4692      4692      4367      4367      4367      4367      4358      4358      4767      4767      4858      4858 
dram[6]:      4913      4913      4874      4874      4675      4674      4368      4368      4367      4367      4358      4358      4689      4689      4937      4937 
dram[7]:      4912      4912      4875      4875      4676      4676      4368      4368      4315      4315      4437      4437      4689      4689      4937      4937 
dram[8]:      4912      4912      4875      4875      4648      4648      4367      4367      4315      4315      4437      4437      4689      4689      4937      4937 
dram[9]:      4991      4991      4875      4875      4649      4649      4367      4367      4316      4316      4437      4437      4689      4689      4858      4858 
dram[10]:      4991      4991      4874      4874      4652      4652      4366      4366      4316      4316      4385      4385      4767      4767      4858      4858 
total reads: 818281
bank skew: 4992/4287 = 1.16
chip skew: 74418/74360 = 1.00
number of total write accesses:
dram[0]:      2418      2418      2392      2392      2197      2197      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[1]:      2418      2418      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[2]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2366      2366 
dram[3]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2041      2041      2288      2288      2366      2366 
dram[4]:      2496      2496      2314      2314      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[5]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[6]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2210      2210      2444      2444 
dram[7]:      2418      2418      2379      2379      2210      2210      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[8]:      2418      2418      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[9]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2366      2366 
dram[10]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2067      2067      2288      2288      2366      2366 
total reads: 393120
bank skew: 2496/2002 = 1.25
chip skew: 35776/35724 = 1.00
average mf latency per bank:
dram[0]:       1197      1134      1274      1097      1244       965      1078      1018      1228      1079      1740      1303      1554      1250      1207      1156
dram[1]:       1198      1133      1264      1083      1242       966      1077      1022      1227      1077      1720      1301      1554      1250      1207      1157
dram[2]:       1209      1145      1264      1085      1240       965      1082      1024      1226      1078      1719      1302      1536      1249      1198      1147
dram[3]:       1208      1146      1272      1090      1241       966      1080      1026      1227      1077      1730      1318      1539      1251      1197      1147
dram[4]:       1207      1145      1271      1092      1231       968      1081      1022      1228      1078      1731      1321      1537      1249      1198      1146
dram[5]:       1201      1136      1269      1086      1233       970      1081      1022      1227      1078      1736      1323      1538      1250      1196      1146
dram[6]:       1200      1137      1270      1086      1228       963      1081      1022      1227      1077      1735      1324      1525      1257      1205      1154
dram[7]:       1198      1137      1269      1085      1227       965      1095      1027      1213      1062      1726      1311      1525      1259      1205      1152
dram[8]:       1196      1138      1294      1093      1233       961      1095      1027      1214      1063      1726      1311      1517      1250      1204      1154
dram[9]:       1205      1145      1295      1094      1232       962      1090      1026      1214      1062      1726      1311      1516      1251      1194      1140
dram[10]:       1206      1146      1284      1093      1232       960      1090      1026      1214      1063      1772      1317      1522      1244      1194      1143
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830967 n_nop=2363117 n_act=13755 n_pre=13739 n_req=110089 n_rd=297460 n_write=142896 bw_util=0.3111
n_activity=1498969 dram_eff=0.5875
bk0: 19656a 2642442i bk1: 19652a 2649425i bk2: 19548a 2643166i bk3: 19548a 2648791i bk4: 18712a 2657941i bk5: 18712a 2660679i bk6: 17156a 2669226i bk7: 17156a 2675214i bk8: 17468a 2665778i bk9: 17468a 2666909i bk10: 17440a 2664283i bk11: 17440a 2673211i bk12: 19068a 2647043i bk13: 19068a 2655099i bk14: 19684a 2634686i bk15: 19684a 2642202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78503
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830967 n_nop=2362623 n_act=13958 n_pre=13942 n_req=110111 n_rd=297548 n_write=142896 bw_util=0.3112
n_activity=1500012 dram_eff=0.5873
bk0: 19652a 2641101i bk1: 19652a 2648163i bk2: 19232a 2645139i bk3: 19232a 2651551i bk4: 19032a 2649376i bk5: 19032a 2654752i bk6: 17152a 2670006i bk7: 17152a 2675191i bk8: 17468a 2666861i bk9: 17468a 2670971i bk10: 17484a 2665270i bk11: 17484a 2670383i bk12: 19072a 2646716i bk13: 19072a 2651621i bk14: 19684a 2634577i bk15: 19680a 2640963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79193
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830967 n_nop=2362847 n_act=13740 n_pre=13724 n_req=110164 n_rd=297656 n_write=143000 bw_util=0.3113
n_activity=1496827 dram_eff=0.5888
bk0: 19968a 2637341i bk1: 19968a 2645073i bk2: 19232a 2645524i bk3: 19232a 2652512i bk4: 19028a 2652904i bk5: 19028a 2656272i bk6: 17152a 2668174i bk7: 17152a 2673571i bk8: 17472a 2667266i bk9: 17472a 2669105i bk10: 17484a 2663226i bk11: 17484a 2670677i bk12: 19072a 2647938i bk13: 19072a 2654412i bk14: 19420a 2637814i bk15: 19420a 2641834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76824
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830967 n_nop=2362443 n_act=14050 n_pre=14034 n_req=110110 n_rd=297544 n_write=142896 bw_util=0.3112
n_activity=1496293 dram_eff=0.5887
bk0: 19968a 2636278i bk1: 19968a 2644149i bk2: 19232a 2644592i bk3: 19232a 2652172i bk4: 19032a 2651599i bk5: 19032a 2654907i bk6: 17148a 2668063i bk7: 17148a 2671009i bk8: 17472a 2662406i bk9: 17472a 2668774i bk10: 17428a 2666110i bk11: 17428a 2671951i bk12: 19072a 2643959i bk13: 19072a 2647661i bk14: 19420a 2638346i bk15: 19420a 2643344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78603
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fdb06afadb0 :  mf: uid=16710187, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7300521), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830967 n_nop=2362615 n_act=13852 n_pre=13836 n_req=110166 n_rd=297664 n_write=143000 bw_util=0.3113
n_activity=1494029 dram_eff=0.5899
bk0: 19968a 2637535i bk1: 19968a 2644321i bk2: 19232a 2647115i bk3: 19232a 2650902i bk4: 18764a 2653816i bk5: 18764a 2659333i bk6: 17468a 2663888i bk7: 17468a 2667563i bk8: 17472a 2662889i bk9: 17472a 2667730i bk10: 17428a 2666365i bk11: 17428a 2672231i bk12: 19068a 2644281i bk13: 19068a 2651164i bk14: 19432a 2639601i bk15: 19432a 2642725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76561
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830967 n_nop=2362459 n_act=14030 n_pre=14014 n_req=110116 n_rd=297568 n_write=142896 bw_util=0.3112
n_activity=1496483 dram_eff=0.5887
bk0: 19652a 2639904i bk1: 19652a 2648675i bk2: 19496a 2646191i bk3: 19496a 2645228i bk4: 18768a 2654139i bk5: 18768a 2657831i bk6: 17468a 2667037i bk7: 17468a 2670027i bk8: 17468a 2663310i bk9: 17468a 2665135i bk10: 17432a 2667516i bk11: 17432a 2673810i bk12: 19068a 2645612i bk13: 19068a 2650586i bk14: 19432a 2640683i bk15: 19432a 2645366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75991
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7fdb06ba5720 :  mf: uid=16710186, sid07:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (7300517), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830967 n_nop=2363061 n_act=13791 n_pre=13775 n_req=110085 n_rd=297444 n_write=142896 bw_util=0.3111
n_activity=1493793 dram_eff=0.5896
bk0: 19652a 2637999i bk1: 19652a 2648919i bk2: 19496a 2643821i bk3: 19496a 2648253i bk4: 18700a 2653480i bk5: 18696a 2661119i bk6: 17472a 2663747i bk7: 17472a 2670154i bk8: 17468a 2664314i bk9: 17468a 2666585i bk10: 17432a 2664483i bk11: 17432a 2672472i bk12: 18756a 2649218i bk13: 18756a 2654872i bk14: 19748a 2634661i bk15: 19748a 2638859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77937
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830967 n_nop=2361985 n_act=14111 n_pre=14095 n_req=110194 n_rd=297672 n_write=143104 bw_util=0.3114
n_activity=1493816 dram_eff=0.5901
bk0: 19648a 2640260i bk1: 19648a 2647955i bk2: 19500a 2643174i bk3: 19500a 2646757i bk4: 18704a 2653551i bk5: 18704a 2657374i bk6: 17472a 2667379i bk7: 17472a 2668658i bk8: 17260a 2664995i bk9: 17260a 2666386i bk10: 17748a 2661145i bk11: 17748a 2665979i bk12: 18756a 2650366i bk13: 18756a 2653560i bk14: 19748a 2636567i bk15: 19748a 2641213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76638
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830967 n_nop=2362675 n_act=13986 n_pre=13970 n_req=110084 n_rd=297440 n_write=142896 bw_util=0.3111
n_activity=1497812 dram_eff=0.588
bk0: 19648a 2643631i bk1: 19648a 2648525i bk2: 19500a 2645434i bk3: 19500a 2649808i bk4: 18592a 2658185i bk5: 18592a 2660062i bk6: 17468a 2663297i bk7: 17468a 2667845i bk8: 17260a 2665782i bk9: 17260a 2670581i bk10: 17748a 2663254i bk11: 17748a 2667156i bk12: 18756a 2647553i bk13: 18756a 2653297i bk14: 19748a 2634502i bk15: 19748a 2637440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76499
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830967 n_nop=2362657 n_act=13987 n_pre=13971 n_req=110088 n_rd=297456 n_write=142896 bw_util=0.3111
n_activity=1495125 dram_eff=0.5891
bk0: 19964a 2636950i bk1: 19964a 2644435i bk2: 19500a 2643769i bk3: 19500a 2648350i bk4: 18596a 2658445i bk5: 18596a 2661166i bk6: 17468a 2666702i bk7: 17468a 2668548i bk8: 17264a 2664793i bk9: 17264a 2670106i bk10: 17748a 2662558i bk11: 17748a 2667786i bk12: 18756a 2649379i bk13: 18756a 2653804i bk14: 19432a 2638236i bk15: 19432a 2644321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76963
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fdb0cec81c0 :  mf: uid=16710188, sid07:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (7300523), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830967 n_nop=2362312 n_act=13948 n_pre=13932 n_req=110194 n_rd=297671 n_write=143104 bw_util=0.3114
n_activity=1498454 dram_eff=0.5883
bk0: 19964a 2639545i bk1: 19964a 2646377i bk2: 19496a 2644542i bk3: 19496a 2649546i bk4: 18608a 2657288i bk5: 18607a 2662471i bk6: 17464a 2665224i bk7: 17464a 2670374i bk8: 17264a 2667050i bk9: 17264a 2671048i bk10: 17540a 2664978i bk11: 17540a 2668747i bk12: 19068a 2645722i bk13: 19068a 2649359i bk14: 19432a 2641128i bk15: 19432a 2642573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54994, Miss = 37183, Miss_rate = 0.676, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[1]: Access = 54940, Miss = 37182, Miss_rate = 0.677, Pending_hits = 1463, Reservation_fails = 0
L2_cache_bank[2]: Access = 54966, Miss = 37194, Miss_rate = 0.677, Pending_hits = 248, Reservation_fails = 2
L2_cache_bank[3]: Access = 54964, Miss = 37193, Miss_rate = 0.677, Pending_hits = 1468, Reservation_fails = 0
L2_cache_bank[4]: Access = 54990, Miss = 37207, Miss_rate = 0.677, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[5]: Access = 54977, Miss = 37207, Miss_rate = 0.677, Pending_hits = 1473, Reservation_fails = 0
L2_cache_bank[6]: Access = 54925, Miss = 37193, Miss_rate = 0.677, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[7]: Access = 54925, Miss = 37193, Miss_rate = 0.677, Pending_hits = 1458, Reservation_fails = 0
L2_cache_bank[8]: Access = 55005, Miss = 37208, Miss_rate = 0.676, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[9]: Access = 55018, Miss = 37208, Miss_rate = 0.676, Pending_hits = 1504, Reservation_fails = 0
L2_cache_bank[10]: Access = 54992, Miss = 37196, Miss_rate = 0.676, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[11]: Access = 54966, Miss = 37196, Miss_rate = 0.677, Pending_hits = 1495, Reservation_fails = 0
L2_cache_bank[12]: Access = 54940, Miss = 37181, Miss_rate = 0.677, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[13]: Access = 54966, Miss = 37180, Miss_rate = 0.676, Pending_hits = 1508, Reservation_fails = 0
L2_cache_bank[14]: Access = 55044, Miss = 37209, Miss_rate = 0.676, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[15]: Access = 55044, Miss = 37209, Miss_rate = 0.676, Pending_hits = 1482, Reservation_fails = 0
L2_cache_bank[16]: Access = 54979, Miss = 37180, Miss_rate = 0.676, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[17]: Access = 54953, Miss = 37180, Miss_rate = 0.677, Pending_hits = 1494, Reservation_fails = 0
L2_cache_bank[18]: Access = 54953, Miss = 37182, Miss_rate = 0.677, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[19]: Access = 54979, Miss = 37182, Miss_rate = 0.676, Pending_hits = 1455, Reservation_fails = 0
L2_cache_bank[20]: Access = 55044, Miss = 37209, Miss_rate = 0.676, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[21]: Access = 55044, Miss = 37209, Miss_rate = 0.676, Pending_hits = 1475, Reservation_fails = 0
L2_total_cache_accesses = 1209608
L2_total_cache_misses = 818281
L2_total_cache_miss_rate = 0.6765
L2_total_cache_pending_hits = 19195
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 371956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18885
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 393120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 815984
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.098

icnt_total_pkts_mem_to_simt=3885824
icnt_total_pkts_simt_to_mem=2782088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53095
	minimum = 6
	maximum = 40
Network latency average = 8.40366
	minimum = 6
	maximum = 38
Slowest packet = 2328867
Flit latency average = 6.86497
	minimum = 6
	maximum = 34
Slowest flit = 6494660
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235762
	minimum = 0.0186565 (at node 0)
	maximum = 0.0279848 (at node 7)
Accepted packet rate average = 0.0235762
	minimum = 0.0186565 (at node 0)
	maximum = 0.0279848 (at node 7)
Injected flit rate average = 0.0649795
	minimum = 0.0429911 (at node 0)
	maximum = 0.0861343 (at node 42)
Accepted flit rate average= 0.0649795
	minimum = 0.0598226 (at node 0)
	maximum = 0.0897338 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.04764 (26 samples)
	minimum = 6 (26 samples)
	maximum = 100.385 (26 samples)
Network latency average = 8.76906 (26 samples)
	minimum = 6 (26 samples)
	maximum = 96.8846 (26 samples)
Flit latency average = 7.38225 (26 samples)
	minimum = 6 (26 samples)
	maximum = 93.3077 (26 samples)
Fragmentation average = 0.0364754 (26 samples)
	minimum = 0 (26 samples)
	maximum = 51.0385 (26 samples)
Injected packet rate average = 0.0226071 (26 samples)
	minimum = 0.0178897 (26 samples)
	maximum = 0.0268343 (26 samples)
Accepted packet rate average = 0.0226071 (26 samples)
	minimum = 0.0178897 (26 samples)
	maximum = 0.0268343 (26 samples)
Injected flit rate average = 0.0623086 (26 samples)
	minimum = 0.0412233 (26 samples)
	maximum = 0.0825989 (26 samples)
Accepted flit rate average = 0.0623086 (26 samples)
	minimum = 0.0573649 (26 samples)
	maximum = 0.0860458 (26 samples)
Injected packet size average = 2.75616 (26 samples)
Accepted packet size average = 2.75616 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 18 min, 0 sec (4680 sec)
gpgpu_simulation_rate = 160271 (inst/sec)
gpgpu_simulation_rate = 1559 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 27: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 27 
gpu_sim_cycle = 38836
gpu_sim_insn = 28848876
gpu_ipc =     742.8385
gpu_tot_sim_cycle = 7561510
gpu_tot_sim_insn = 778919652
gpu_tot_ipc =     103.0111
gpu_tot_issued_cta = 1728
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 15431
partiton_reqs_in_parallel = 854392
partiton_reqs_in_parallel_total    = 33452895
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.5371
partiton_reqs_in_parallel_util = 854392
partiton_reqs_in_parallel_util_total    = 33452895
gpu_sim_cycle_parition_util = 38836
gpu_tot_sim_cycle_parition_util    = 1523303
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9617
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1209608
L2_BW  =     113.4987 GB/Sec
L2_BW_total  =      15.7454 GB/Sec
gpu_total_sim_rate=161100

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15639156
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 48384
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0337
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 46752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15635974
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 48384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15639156
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
130330, 125261, 125468, 130012, 130347, 125307, 125482, 130022, 33863, 32478, 32611, 22914, 
gpgpu_n_tot_thrd_icount = 899624448
gpgpu_n_tot_w_icount = 28113264
gpgpu_n_stall_shd_mem = 169118
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 847368
gpgpu_n_mem_write_global = 408240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 20687616
gpgpu_n_store_insn = 12859560
gpgpu_n_shmem_insn = 85192776
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1548288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 781
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:810841	W0_Idle:6822947	W0_Scoreboard:52698973	W1:1632960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11020860	W32:15459444
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6778944 {8:847368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 55520640 {136:408240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95646528 {40:204120,136:643248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3265920 {8:408240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 1182 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 7561509 
mrq_lat_table:559244 	88185 	60600 	133089 	163230 	127666 	75157 	36137 	11041 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	790332 	449141 	1425 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	35 	1103907 	50652 	325 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	710321 	134868 	2207 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	196560 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1949 	191 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.450610  8.073171  8.503378  8.371397  7.515823  7.531713  8.407455  8.155860  8.526114  8.334993  7.914388  7.858324  9.178750  8.911407  7.852004  7.852004 
dram[1]:  8.525196  8.821552  7.910064  7.744235  7.259960  7.132094  9.237288  8.605263  8.795007  8.841479  7.483726  7.384274  8.519722  8.345454  7.860082  7.623753 
dram[2]:  8.846416  8.424702  8.966020  8.671362  7.346774  7.482546  8.515625  7.995110  8.889774  8.527389  7.966547  7.568672  8.934306  8.805756  7.656123  7.384842 
dram[3]:  8.352309  8.461371  8.013015  7.842887  7.303607  7.132094  8.957534  8.298223  8.016767  8.016767  7.642118  7.695249  8.660378  8.441380  8.191048  7.751033 
dram[4]:  8.948216  8.766629  8.691765  8.319819  7.284114  7.196177  8.889920  8.378750  8.484158  7.978546  8.088916  7.915375  8.479215  8.232062  7.698462  7.453823 
dram[5]:  8.266015  8.124866  7.986199  7.935654  7.452083  7.240891  9.335654  9.009409  7.579842  7.666667  7.860355  7.660900  8.804556  8.638824  7.926082  7.667007 
dram[6]:  9.318237  8.760644  8.587899  8.768065  7.297546  7.037475  8.844327  8.751958  8.591784  8.232472  7.823321  8.169742  8.050448  8.032438  7.730847  7.526006 
dram[7]:  8.282916  7.937435  8.107759  7.788820  7.466527  7.138000  9.363129  9.108696  7.212486  6.895288  8.248485  7.885284  9.112945  8.898389  7.857582  7.578063 
dram[8]:  8.779700  8.392503  8.434978  8.434978  7.067864  6.943137  8.961230  9.009409  8.431499  8.346007  7.706682  7.689266  8.216248  8.104966  7.777891  7.431201 
dram[9]:  8.333333  8.023736  8.178261  7.886793  7.922819  7.599785  8.705194  8.637887  7.508552  7.374020  8.474471  8.072361  8.931592  8.631010  7.453823  7.581818 
dram[10]:  9.093567  8.765502  8.089248  8.159436  7.001976  7.015841  9.282549  9.032345  8.388535  8.001215  7.814469  7.550169  8.459678  8.401602  7.714286  7.468657 
average row locality = 1258025/155445 = 8.093056
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5103      5102      5071      5071      4851      4851      4462      4462      4533      4533      4522      4522      4959      4959      5113      5113 
dram[1]:      5102      5102      4989      4989      4934      4934      4461      4461      4533      4533      4534      4534      4960      4960      5113      5112 
dram[2]:      5184      5184      4989      4989      4933      4933      4461      4461      4534      4534      4534      4534      4960      4960      5044      5044 
dram[3]:      5184      5184      4989      4989      4934      4934      4460      4460      4534      4534      4520      4520      4960      4960      5044      5044 
dram[4]:      5184      5184      4989      4989      4865      4865      4543      4543      4534      4534      4520      4520      4959      4959      5047      5047 
dram[5]:      5102      5102      5057      5057      4866      4866      4543      4543      4533      4533      4521      4521      4959      4959      5047      5047 
dram[6]:      5102      5102      5057      5057      4849      4848      4544      4544      4533      4533      4521      4521      4878      4878      5129      5129 
dram[7]:      5101      5101      5058      5058      4850      4850      4544      4544      4479      4479      4603      4603      4878      4878      5129      5129 
dram[8]:      5101      5101      5058      5058      4821      4821      4543      4543      4479      4479      4603      4603      4878      4878      5129      5129 
dram[9]:      5183      5183      5058      5058      4822      4822      4543      4543      4479      4479      4603      4603      4878      4878      5047      5047 
dram[10]:      5183      5183      5057      5057      4825      4825      4542      4542      4479      4479      4549      4549      4959      4959      5047      5047 
total reads: 849785
bank skew: 5184/4460 = 1.16
chip skew: 77284/77224 = 1.00
number of total write accesses:
dram[0]:      2511      2511      2480      2480      2274      2274      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[1]:      2511      2511      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[2]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2459      2459 
dram[3]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2121      2121      2384      2384      2459      2459 
dram[4]:      2592      2592      2399      2399      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[5]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[6]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2303      2303      2540      2540 
dram[7]:      2511      2511      2466      2466      2288      2288      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[8]:      2511      2511      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[9]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2459      2459 
dram[10]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2148      2148      2384      2384      2459      2459 
total reads: 408240
bank skew: 2592/2079 = 1.25
chip skew: 37152/37098 = 1.00
average mf latency per bank:
dram[0]:       1161      1100      1237      1066      1208       939      1045       988      1191      1048      1685      1263      1501      1210      1170      1121
dram[1]:       1162      1099      1226      1052      1207       940      1044       991      1190      1045      1665      1261      1501      1210      1170      1122
dram[2]:       1173      1111      1227      1054      1205       939      1049       993      1189      1046      1664      1263      1484      1208      1161      1112
dram[3]:       1172      1111      1234      1059      1206       940      1047       995      1190      1045      1675      1278      1487      1210      1160      1112
dram[4]:       1171      1111      1233      1061      1196       942      1048       991      1191      1046      1676      1280      1485      1209      1161      1111
dram[5]:       1164      1102      1232      1055      1197       944      1049       991      1190      1046      1680      1283      1487      1210      1160      1111
dram[6]:       1164      1103      1232      1055      1193       937      1048       991      1190      1046      1680      1283      1474      1216      1168      1119
dram[7]:       1162      1103      1232      1054      1192       939      1062       996      1177      1031      1671      1271      1474      1218      1168      1117
dram[8]:       1160      1104      1256      1062      1198       935      1062       996      1177      1032      1670      1271      1466      1209      1167      1118
dram[9]:       1169      1111      1256      1062      1197       935      1056       995      1178      1031      1671      1270      1465      1211      1158      1106
dram[10]:       1170      1112      1246      1062      1197       934      1057       996      1178      1032      1715      1277      1471      1204      1157      1109
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903078 n_nop=2417884 n_act=13955 n_pre=13939 n_req=114325 n_rd=308908 n_write=148392 bw_util=0.315
n_activity=1554700 dram_eff=0.5883
bk0: 20412a 2708035i bk1: 20408a 2715472i bk2: 20284a 2708992i bk3: 20284a 2714864i bk4: 19404a 2724352i bk5: 19404a 2727075i bk6: 17848a 2735467i bk7: 17848a 2741841i bk8: 18132a 2732071i bk9: 18132a 2732964i bk10: 18088a 2730775i bk11: 18088a 2739914i bk12: 19836a 2712588i bk13: 19836a 2720637i bk14: 20452a 2699995i bk15: 20452a 2707471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79181
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fdb07368d50 :  mf: uid=17352832, sid15:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7561509), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903078 n_nop=2417368 n_act=14166 n_pre=14150 n_req=114349 n_rd=309002 n_write=148392 bw_util=0.3151
n_activity=1555395 dram_eff=0.5881
bk0: 20408a 2706379i bk1: 20408a 2713617i bk2: 19956a 2710664i bk3: 19954a 2717888i bk4: 19736a 2716062i bk5: 19736a 2721204i bk6: 17844a 2736442i bk7: 17844a 2741394i bk8: 18132a 2733353i bk9: 18132a 2737542i bk10: 18136a 2731810i bk11: 18136a 2737396i bk12: 19840a 2711813i bk13: 19840a 2717092i bk14: 20452a 2699773i bk15: 20448a 2705810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79948
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903078 n_nop=2417610 n_act=13938 n_pre=13922 n_req=114402 n_rd=309112 n_write=148496 bw_util=0.3153
n_activity=1552350 dram_eff=0.5896
bk0: 20736a 2702971i bk1: 20736a 2710842i bk2: 19956a 2711078i bk3: 19956a 2718454i bk4: 19732a 2719131i bk5: 19732a 2722254i bk6: 17844a 2734273i bk7: 17844a 2740073i bk8: 18136a 2733542i bk9: 18136a 2735734i bk10: 18136a 2729857i bk11: 18136a 2737197i bk12: 19840a 2713109i bk13: 19840a 2720196i bk14: 20176a 2702798i bk15: 20176a 2707065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77262
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903078 n_nop=2417190 n_act=14256 n_pre=14240 n_req=114348 n_rd=309000 n_write=148392 bw_util=0.3151
n_activity=1552019 dram_eff=0.5894
bk0: 20736a 2701425i bk1: 20736a 2710052i bk2: 19956a 2710265i bk3: 19956a 2717979i bk4: 19736a 2717693i bk5: 19736a 2721400i bk6: 17840a 2734196i bk7: 17840a 2737290i bk8: 18136a 2728868i bk9: 18136a 2735516i bk10: 18080a 2732756i bk11: 18080a 2738500i bk12: 19840a 2709120i bk13: 19840a 2712628i bk14: 20176a 2703187i bk15: 20176a 2708359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903078 n_nop=2417358 n_act=14052 n_pre=14036 n_req=114408 n_rd=309128 n_write=148504 bw_util=0.3153
n_activity=1549758 dram_eff=0.5906
bk0: 20736a 2702681i bk1: 20736a 2710015i bk2: 19956a 2712850i bk3: 19956a 2717028i bk4: 19460a 2720230i bk5: 19460a 2725767i bk6: 18172a 2729942i bk7: 18172a 2734048i bk8: 18136a 2729333i bk9: 18136a 2734337i bk10: 18080a 2733160i bk11: 18080a 2739096i bk12: 19836a 2709625i bk13: 19836a 2716844i bk14: 20188a 2704840i bk15: 20188a 2708143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77021
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903078 n_nop=2417206 n_act=14236 n_pre=14220 n_req=114354 n_rd=309024 n_write=148392 bw_util=0.3151
n_activity=1551944 dram_eff=0.5895
bk0: 20408a 2705163i bk1: 20408a 2714328i bk2: 20228a 2712293i bk3: 20228a 2710960i bk4: 19464a 2720544i bk5: 19464a 2724075i bk6: 18172a 2733051i bk7: 18172a 2736787i bk8: 18132a 2729486i bk9: 18132a 2731541i bk10: 18084a 2734422i bk11: 18084a 2740675i bk12: 19836a 2710917i bk13: 19836a 2715709i bk14: 20188a 2705880i bk15: 20188a 2710954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7674
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903078 n_nop=2417828 n_act=13987 n_pre=13971 n_req=114323 n_rd=308900 n_write=148392 bw_util=0.315
n_activity=1549470 dram_eff=0.5903
bk0: 20408a 2702792i bk1: 20408a 2714740i bk2: 20228a 2709394i bk3: 20228a 2714252i bk4: 19396a 2719715i bk5: 19392a 2727768i bk6: 18176a 2729766i bk7: 18176a 2736581i bk8: 18132a 2730689i bk9: 18132a 2732597i bk10: 18084a 2731048i bk11: 18084a 2739194i bk12: 19512a 2714433i bk13: 19512a 2720478i bk14: 20516a 2699833i bk15: 20516a 2704077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78645
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903078 n_nop=2416712 n_act=14319 n_pre=14303 n_req=114436 n_rd=309136 n_write=148608 bw_util=0.3154
n_activity=1549242 dram_eff=0.5909
bk0: 20404a 2705868i bk1: 20404a 2714160i bk2: 20232a 2709244i bk3: 20232a 2713067i bk4: 19400a 2719800i bk5: 19400a 2723370i bk6: 18176a 2733291i bk7: 18176a 2735075i bk8: 17916a 2731327i bk9: 17916a 2732644i bk10: 18412a 2727322i bk11: 18412a 2732419i bk12: 19512a 2715775i bk13: 19512a 2719001i bk14: 20516a 2701758i bk15: 20516a 2706332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77183
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903078 n_nop=2417430 n_act=14188 n_pre=14172 n_req=114322 n_rd=308896 n_write=148392 bw_util=0.315
n_activity=1553535 dram_eff=0.5887
bk0: 20404a 2708785i bk1: 20404a 2714208i bk2: 20232a 2711150i bk3: 20232a 2715565i bk4: 19284a 2724420i bk5: 19284a 2726398i bk6: 18172a 2729450i bk7: 18172a 2733800i bk8: 17916a 2732292i bk9: 17916a 2736991i bk10: 18412a 2729712i bk11: 18412a 2733718i bk12: 19512a 2713077i bk13: 19512a 2718881i bk14: 20516a 2699196i bk15: 20516a 2702934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77146
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903078 n_nop=2417404 n_act=14197 n_pre=14181 n_req=114324 n_rd=308904 n_write=148392 bw_util=0.315
n_activity=1550907 dram_eff=0.5897
bk0: 20732a 2702270i bk1: 20732a 2710167i bk2: 20232a 2709601i bk3: 20232a 2714710i bk4: 19288a 2724997i bk5: 19288a 2727972i bk6: 18172a 2733069i bk7: 18172a 2735202i bk8: 17916a 2731373i bk9: 17916a 2736259i bk10: 18412a 2728614i bk11: 18412a 2734034i bk12: 19512a 2714635i bk13: 19512a 2719113i bk14: 20188a 2703156i bk15: 20188a 2709925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77564
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903078 n_nop=2417054 n_act=14152 n_pre=14136 n_req=114434 n_rd=309128 n_write=148608 bw_util=0.3153
n_activity=1554064 dram_eff=0.5891
bk0: 20732a 2704566i bk1: 20732a 2711913i bk2: 20228a 2710230i bk3: 20228a 2715568i bk4: 19300a 2724057i bk5: 19300a 2729044i bk6: 18168a 2731415i bk7: 18168a 2736708i bk8: 17916a 2733681i bk9: 17916a 2737576i bk10: 18196a 2731334i bk11: 18196a 2735534i bk12: 19836a 2710754i bk13: 19836a 2714991i bk14: 20188a 2706666i bk15: 20188a 2707712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77568

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57107, Miss = 38614, Miss_rate = 0.676, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[1]: Access = 57052, Miss = 38613, Miss_rate = 0.677, Pending_hits = 1466, Reservation_fails = 0
L2_cache_bank[2]: Access = 57079, Miss = 38626, Miss_rate = 0.677, Pending_hits = 251, Reservation_fails = 2
L2_cache_bank[3]: Access = 57078, Miss = 38625, Miss_rate = 0.677, Pending_hits = 1472, Reservation_fails = 0
L2_cache_bank[4]: Access = 57105, Miss = 38639, Miss_rate = 0.677, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[5]: Access = 57092, Miss = 38639, Miss_rate = 0.677, Pending_hits = 1477, Reservation_fails = 0
L2_cache_bank[6]: Access = 57038, Miss = 38625, Miss_rate = 0.677, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[7]: Access = 57037, Miss = 38625, Miss_rate = 0.677, Pending_hits = 1462, Reservation_fails = 0
L2_cache_bank[8]: Access = 57119, Miss = 38641, Miss_rate = 0.676, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[9]: Access = 57133, Miss = 38641, Miss_rate = 0.676, Pending_hits = 1507, Reservation_fails = 0
L2_cache_bank[10]: Access = 57106, Miss = 38628, Miss_rate = 0.676, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[11]: Access = 57079, Miss = 38628, Miss_rate = 0.677, Pending_hits = 1499, Reservation_fails = 0
L2_cache_bank[12]: Access = 57052, Miss = 38613, Miss_rate = 0.677, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[13]: Access = 57079, Miss = 38612, Miss_rate = 0.676, Pending_hits = 1511, Reservation_fails = 0
L2_cache_bank[14]: Access = 57160, Miss = 38642, Miss_rate = 0.676, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[15]: Access = 57160, Miss = 38642, Miss_rate = 0.676, Pending_hits = 1486, Reservation_fails = 0
L2_cache_bank[16]: Access = 57093, Miss = 38612, Miss_rate = 0.676, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[17]: Access = 57066, Miss = 38612, Miss_rate = 0.677, Pending_hits = 1497, Reservation_fails = 0
L2_cache_bank[18]: Access = 57065, Miss = 38613, Miss_rate = 0.677, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[19]: Access = 57092, Miss = 38613, Miss_rate = 0.676, Pending_hits = 1457, Reservation_fails = 0
L2_cache_bank[20]: Access = 57160, Miss = 38641, Miss_rate = 0.676, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[21]: Access = 57160, Miss = 38641, Miss_rate = 0.676, Pending_hits = 1479, Reservation_fails = 0
L2_total_cache_accesses = 1256112
L2_total_cache_misses = 849785
L2_total_cache_miss_rate = 0.6765
L2_total_cache_pending_hits = 19268
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 386883
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18958
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 441527
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 847368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.099

icnt_total_pkts_mem_to_simt=4035184
icnt_total_pkts_simt_to_mem=2889072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59455
	minimum = 6
	maximum = 50
Network latency average = 8.46622
	minimum = 6
	maximum = 50
Slowest packet = 2421099
Flit latency average = 6.9427
	minimum = 6
	maximum = 46
Slowest flit = 6673231
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239495
	minimum = 0.018952 (at node 0)
	maximum = 0.028428 (at node 15)
Accepted packet rate average = 0.0239495
	minimum = 0.018952 (at node 0)
	maximum = 0.028428 (at node 15)
Injected flit rate average = 0.0660085
	minimum = 0.0436719 (at node 0)
	maximum = 0.0874984 (at node 42)
Accepted flit rate average= 0.0660085
	minimum = 0.0607699 (at node 0)
	maximum = 0.0911549 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.03086 (27 samples)
	minimum = 6 (27 samples)
	maximum = 98.5185 (27 samples)
Network latency average = 8.75784 (27 samples)
	minimum = 6 (27 samples)
	maximum = 95.1481 (27 samples)
Flit latency average = 7.36597 (27 samples)
	minimum = 6 (27 samples)
	maximum = 91.5556 (27 samples)
Fragmentation average = 0.0351244 (27 samples)
	minimum = 0 (27 samples)
	maximum = 49.1481 (27 samples)
Injected packet rate average = 0.0226568 (27 samples)
	minimum = 0.0179291 (27 samples)
	maximum = 0.0268933 (27 samples)
Accepted packet rate average = 0.0226568 (27 samples)
	minimum = 0.0179291 (27 samples)
	maximum = 0.0268933 (27 samples)
Injected flit rate average = 0.0624457 (27 samples)
	minimum = 0.041314 (27 samples)
	maximum = 0.0827803 (27 samples)
Accepted flit rate average = 0.0624457 (27 samples)
	minimum = 0.057491 (27 samples)
	maximum = 0.086235 (27 samples)
Injected packet size average = 2.75616 (27 samples)
Accepted packet size average = 2.75616 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 20 min, 35 sec (4835 sec)
gpgpu_simulation_rate = 161100 (inst/sec)
gpgpu_simulation_rate = 1563 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 28: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 39345
gpu_sim_insn = 28848876
gpu_ipc =     733.2285
gpu_tot_sim_cycle = 7823005
gpu_tot_sim_insn = 807768528
gpu_tot_ipc =     103.2555
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 15698
partiton_reqs_in_parallel = 865590
partiton_reqs_in_parallel_total    = 34307287
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.4961
partiton_reqs_in_parallel_util = 865590
partiton_reqs_in_parallel_util_total    = 34307287
gpu_sim_cycle_parition_util = 39345
gpu_tot_sim_cycle_parition_util    = 1562139
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9627
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1256112
L2_BW  =     112.0304 GB/Sec
L2_BW_total  =      15.7826 GB/Sec
gpu_total_sim_rate=161780

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16218384
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 50176
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0325
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16215202
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 50176
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16218384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
135156, 129894, 130115, 134829, 135174, 129943, 130129, 134834, 38699, 37121, 37272, 24113, 
gpgpu_n_tot_thrd_icount = 932943872
gpgpu_n_tot_w_icount = 29154496
gpgpu_n_stall_shd_mem = 169160
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 878752
gpgpu_n_mem_write_global = 423360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 21453824
gpgpu_n_store_insn = 13335840
gpgpu_n_shmem_insn = 88348064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1605632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 823
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:840778	W0_Idle:6838575	W0_Scoreboard:53844433	W1:1693440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11429040	W32:16032016
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7030016 {8:878752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57576960 {136:423360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99188992 {40:211680,136:667072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3386880 {8:423360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 1148 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 7823004 
mrq_lat_table:577918 	90638 	62548 	138573 	170159 	133395 	78859 	37809 	11074 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	818444 	467514 	1444 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	35 	1148232 	52821 	335 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	736743 	139775 	2262 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	211680 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2025 	193 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.302839  7.918756  8.357142  8.216981  7.433735  7.418838  8.262196  8.027251  8.395405  8.197166  7.761798  7.744395  9.014235  8.744534  7.709835  7.679923 
dram[1]:  8.354497  8.628415  7.810591  7.639442  7.158790  6.974217  9.129380  8.510050  8.667915  8.711418  7.346072  7.208333  8.324206  8.180840  7.762745  7.497159 
dram[2]:  8.699029  8.321981  8.816092  8.541203  7.157845  7.309845  8.321867  7.822171  8.712672  8.396614  7.828054  7.440860  8.745685  8.646189  7.492293  7.254664 
dram[3]:  8.186802  8.287769  7.890946  7.778904  7.145283  6.935897  8.819011  8.199758  7.936000  7.936000  7.539387  7.589207  8.453837  8.287895  8.084200  7.609589 
dram[4]:  8.774755  8.606190  8.541203  8.176972  7.105163  7.011321  8.700501  8.245843  8.296296  7.828636  7.938940  7.795249  8.341383  8.058325  7.516908  7.291471 
dram[5]:  8.064351  7.902903  7.889899  7.858149  7.315945  7.106119  9.159631  8.788608  7.489752  7.571429  7.761261  7.557017  8.605889  8.452725  7.787788  7.531462 
dram[6]:  9.169570  8.609596  8.435205  8.602423  7.116123  6.864815  8.701755  8.636816  8.498164  8.139507  7.657778  7.995359  7.913738  7.863492  7.556084  7.367006 
dram[7]:  8.079836  7.762045  7.971428  7.658823  7.357143  7.049430  9.185185  8.948454  7.137931  6.824176  8.134792  7.742324  8.942238  8.783688  7.732490  7.484934 
dram[8]:  8.627322  8.265968  8.310638  8.328359  6.941509  6.800370  8.810914  8.901282  8.361077  8.259975  7.511702  7.511702  8.033513  7.913738  7.599426  7.279304 
dram[9]:  8.219164  7.881721  8.020534  7.765408  7.828723  7.448380  8.550492  8.446472  7.418024  7.291356  8.346335  7.951577  8.752650  8.492572  7.305164  7.409524 
dram[10]:  8.948946  8.660580  7.986708  8.036008  6.867537  6.842008  9.158311  8.900000  8.281212  7.880046  7.636264  7.392553  8.268770  8.179763  7.560739  7.332705 
average row locality = 1304649/164121 = 7.949312
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5292      5291      5263      5263      5038      5038      4619      4619      4703      4703      4696      4696      5135      5135      5300      5300 
dram[1]:      5291      5291      5178      5178      5124      5124      4618      4618      4703      4703      4708      4708      5136      5136      5300      5299 
dram[2]:      5376      5376      5178      5178      5123      5123      4618      4618      4704      4704      4708      4708      5136      5136      5229      5229 
dram[3]:      5376      5376      5178      5178      5124      5124      4617      4617      4704      4704      4693      4693      5136      5136      5229      5229 
dram[4]:      5376      5376      5178      5178      5052      5052      4703      4703      4704      4704      4693      4693      5135      5135      5232      5232 
dram[5]:      5291      5291      5249      5249      5053      5053      4703      4703      4703      4703      4694      4694      5135      5135      5232      5232 
dram[6]:      5291      5291      5249      5249      5035      5034      4704      4704      4703      4703      4694      4694      5051      5051      5317      5317 
dram[7]:      5290      5290      5250      5250      5036      5036      4704      4704      4647      4647      4779      4779      5051      5051      5317      5317 
dram[8]:      5290      5290      5250      5250      5006      5006      4703      4703      4647      4647      4779      4779      5051      5051      5317      5317 
dram[9]:      5375      5375      5250      5250      5007      5007      4703      4703      4648      4648      4779      4779      5051      5051      5232      5232 
dram[10]:      5375      5375      5249      5249      5010      5010      4702      4702      4648      4648      4723      4723      5135      5135      5232      5232 
total reads: 881289
bank skew: 5376/4617 = 1.16
chip skew: 80148/80086 = 1.00
number of total write accesses:
dram[0]:      2604      2604      2576      2576      2366      2366      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[1]:      2604      2604      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[2]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2548      2548 
dram[3]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2198      2198      2464      2464      2548      2548 
dram[4]:      2688      2688      2492      2492      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[5]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[6]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2380      2380      2632      2632 
dram[7]:      2604      2604      2562      2562      2380      2380      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[8]:      2604      2604      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[9]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2548      2548 
dram[10]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2226      2226      2464      2464      2548      2548 
total reads: 423360
bank skew: 2688/2156 = 1.25
chip skew: 38528/38472 = 1.00
average mf latency per bank:
dram[0]:       1128      1069      1199      1035      1171       912      1017       961      1156      1018      1632      1225      1459      1177      1137      1089
dram[1]:       1128      1068      1190      1021      1169       913      1016       965      1155      1016      1613      1223      1459      1177      1137      1090
dram[2]:       1139      1080      1190      1024      1168       912      1021       966      1154      1016      1612      1225      1442      1176      1128      1080
dram[3]:       1138      1080      1198      1028      1169       912      1019       969      1156      1016      1622      1240      1445      1177      1127      1081
dram[4]:       1137      1079      1196      1030      1159       915      1020       965      1156      1017      1623      1242      1443      1176      1128      1079
dram[5]:       1131      1070      1195      1025      1161       917      1020       965      1156      1016      1628      1244      1444      1177      1127      1080
dram[6]:       1131      1072      1195      1024      1156       910      1019       965      1155      1016      1627      1245      1432      1183      1135      1087
dram[7]:       1129      1071      1195      1023      1155       911      1033       969      1143      1001      1619      1233      1432      1185      1135      1085
dram[8]:       1127      1073      1218      1031      1161       908      1033       969      1143      1003      1618      1233      1425      1176      1134      1087
dram[9]:       1135      1079      1218      1031      1160       908      1028       968      1144      1002      1619      1233      1424      1178      1125      1075
dram[10]:       1136      1080      1209      1031      1160       907      1028       969      1143      1002      1661      1238      1429      1171      1125      1078
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2976135 n_nop=2472449 n_act=14725 n_pre=14709 n_req=118563 n_rd=320364 n_write=153888 bw_util=0.3187
n_activity=1613501 dram_eff=0.5879
bk0: 21168a 2774098i bk1: 21164a 2781722i bk2: 21052a 2774473i bk3: 21052a 2780528i bk4: 20152a 2790466i bk5: 20152a 2793354i bk6: 18476a 2802420i bk7: 18476a 2808906i bk8: 18812a 2798373i bk9: 18812a 2799847i bk10: 18784a 2797235i bk11: 18784a 2806790i bk12: 20540a 2779047i bk13: 20540a 2787000i bk14: 21200a 2765481i bk15: 21200a 2773092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80975
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2976135 n_nop=2471911 n_act=14946 n_pre=14930 n_req=118587 n_rd=320460 n_write=153888 bw_util=0.3188
n_activity=1614427 dram_eff=0.5876
bk0: 21164a 2771881i bk1: 21164a 2779426i bk2: 20712a 2776403i bk3: 20712a 2783456i bk4: 20496a 2781763i bk5: 20496a 2787065i bk6: 18472a 2803107i bk7: 18472a 2808379i bk8: 18812a 2799923i bk9: 18812a 2804655i bk10: 18832a 2798765i bk11: 18832a 2804020i bk12: 20544a 2778070i bk13: 20544a 2783821i bk14: 21200a 2765138i bk15: 21196a 2771676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81846
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2976135 n_nop=2472107 n_act=14734 n_pre=14718 n_req=118644 n_rd=320576 n_write=154000 bw_util=0.3189
n_activity=1611439 dram_eff=0.589
bk0: 21504a 2768119i bk1: 21504a 2776343i bk2: 20712a 2776315i bk3: 20712a 2784246i bk4: 20492a 2784263i bk5: 20492a 2788292i bk6: 18472a 2800890i bk7: 18472a 2807089i bk8: 18816a 2800171i bk9: 18816a 2802706i bk10: 18832a 2796285i bk11: 18832a 2803860i bk12: 20544a 2779649i bk13: 20544a 2786722i bk14: 20916a 2768167i bk15: 20916a 2772805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79452
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2976135 n_nop=2471739 n_act=15034 n_pre=15018 n_req=118586 n_rd=320456 n_write=153888 bw_util=0.3188
n_activity=1611006 dram_eff=0.5889
bk0: 21504a 2767015i bk1: 21504a 2776058i bk2: 20712a 2775473i bk3: 20712a 2783787i bk4: 20496a 2783553i bk5: 20496a 2786617i bk6: 18468a 2801051i bk7: 18468a 2804216i bk8: 18816a 2795143i bk9: 18816a 2802126i bk10: 18772a 2799579i bk11: 18772a 2805510i bk12: 20544a 2775115i bk13: 20544a 2779109i bk14: 20916a 2768629i bk15: 20916a 2773728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81666
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fdb079b1520 :  mf: uid=17995476, sid23:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7823004), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2976135 n_nop=2471828 n_act=14870 n_pre=14854 n_req=118646 n_rd=320583 n_write=154000 bw_util=0.3189
n_activity=1608526 dram_eff=0.5901
bk0: 21504a 2767798i bk1: 21504a 2775919i bk2: 20712a 2778493i bk3: 20712a 2782797i bk4: 20208a 2785783i bk5: 20207a 2791502i bk6: 18812a 2796433i bk7: 18812a 2800683i bk8: 18816a 2795782i bk9: 18816a 2800975i bk10: 18772a 2799721i bk11: 18772a 2806037i bk12: 20540a 2776155i bk13: 20540a 2783197i bk14: 20928a 2770437i bk15: 20928a 2773701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79116
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2976135 n_nop=2471723 n_act=15030 n_pre=15014 n_req=118592 n_rd=320480 n_write=153888 bw_util=0.3188
n_activity=1610269 dram_eff=0.5892
bk0: 21164a 2770735i bk1: 21164a 2779921i bk2: 20996a 2777303i bk3: 20996a 2776196i bk4: 20212a 2786058i bk5: 20212a 2790028i bk6: 18812a 2799786i bk7: 18812a 2803607i bk8: 18812a 2795587i bk9: 18812a 2798322i bk10: 18776a 2801674i bk11: 18776a 2807750i bk12: 20540a 2776989i bk13: 20540a 2781960i bk14: 20928a 2771487i bk15: 20928a 2776705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79029
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2976135 n_nop=2472349 n_act=14783 n_pre=14767 n_req=118559 n_rd=320348 n_write=153888 bw_util=0.3187
n_activity=1607989 dram_eff=0.5898
bk0: 21164a 2768018i bk1: 21164a 2780638i bk2: 20996a 2774958i bk3: 20996a 2780037i bk4: 20140a 2785223i bk5: 20136a 2793587i bk6: 18816a 2796476i bk7: 18816a 2803733i bk8: 18812a 2796982i bk9: 18812a 2799262i bk10: 18776a 2797309i bk11: 18776a 2806154i bk12: 20204a 2780810i bk13: 20204a 2787055i bk14: 21268a 2765274i bk15: 21268a 2769834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80446
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2976135 n_nop=2471265 n_act=15091 n_pre=15075 n_req=118676 n_rd=320592 n_write=154112 bw_util=0.319
n_activity=1607928 dram_eff=0.5905
bk0: 21160a 2771426i bk1: 21160a 2780018i bk2: 21000a 2774596i bk3: 21000a 2778693i bk4: 20144a 2785733i bk5: 20144a 2789366i bk6: 18816a 2800210i bk7: 18816a 2801934i bk8: 18588a 2798181i bk9: 18588a 2799420i bk10: 19116a 2793957i bk11: 19116a 2799231i bk12: 20204a 2781965i bk13: 20204a 2785830i bk14: 21268a 2767275i bk15: 21268a 2772221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79072
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2976135 n_nop=2471951 n_act=14984 n_pre=14968 n_req=118558 n_rd=320344 n_write=153888 bw_util=0.3187
n_activity=1612577 dram_eff=0.5882
bk0: 21160a 2774682i bk1: 21160a 2780351i bk2: 21000a 2776921i bk3: 21000a 2781409i bk4: 20024a 2790304i bk5: 20024a 2792308i bk6: 18812a 2796130i bk7: 18812a 2801040i bk8: 18588a 2799018i bk9: 18588a 2803845i bk10: 19116a 2796161i bk11: 19116a 2800226i bk12: 20204a 2779591i bk13: 20204a 2785790i bk14: 21268a 2764908i bk15: 21268a 2768466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79032
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2976135 n_nop=2471949 n_act=14977 n_pre=14961 n_req=118562 n_rd=320360 n_write=153888 bw_util=0.3187
n_activity=1609833 dram_eff=0.5892
bk0: 21500a 2767643i bk1: 21500a 2776000i bk2: 21000a 2774836i bk3: 21000a 2780389i bk4: 20028a 2790660i bk5: 20028a 2794167i bk6: 18812a 2799935i bk7: 18812a 2802223i bk8: 18592a 2798053i bk9: 18592a 2803277i bk10: 19116a 2795230i bk11: 19116a 2800815i bk12: 20204a 2780904i bk13: 20204a 2785566i bk14: 20928a 2768586i bk15: 20928a 2775682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79545
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2976135 n_nop=2471551 n_act=14948 n_pre=14932 n_req=118676 n_rd=320592 n_write=154112 bw_util=0.319
n_activity=1612961 dram_eff=0.5886
bk0: 21500a 2770202i bk1: 21500a 2778049i bk2: 20996a 2775801i bk3: 20996a 2781363i bk4: 20040a 2789918i bk5: 20040a 2795072i bk6: 18808a 2798387i bk7: 18808a 2803929i bk8: 18592a 2800183i bk9: 18592a 2804356i bk10: 18892a 2797851i bk11: 18892a 2802174i bk12: 20540a 2776997i bk13: 20540a 2781281i bk14: 20928a 2772498i bk15: 20928a 2773588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79313

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59220, Miss = 40046, Miss_rate = 0.676, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[1]: Access = 59164, Miss = 40045, Miss_rate = 0.677, Pending_hits = 1474, Reservation_fails = 0
L2_cache_bank[2]: Access = 59192, Miss = 40058, Miss_rate = 0.677, Pending_hits = 254, Reservation_fails = 2
L2_cache_bank[3]: Access = 59192, Miss = 40057, Miss_rate = 0.677, Pending_hits = 1480, Reservation_fails = 0
L2_cache_bank[4]: Access = 59220, Miss = 40072, Miss_rate = 0.677, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[5]: Access = 59206, Miss = 40072, Miss_rate = 0.677, Pending_hits = 1488, Reservation_fails = 0
L2_cache_bank[6]: Access = 59150, Miss = 40057, Miss_rate = 0.677, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[7]: Access = 59150, Miss = 40057, Miss_rate = 0.677, Pending_hits = 1472, Reservation_fails = 0
L2_cache_bank[8]: Access = 59234, Miss = 40073, Miss_rate = 0.677, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[9]: Access = 59248, Miss = 40073, Miss_rate = 0.676, Pending_hits = 1517, Reservation_fails = 0
L2_cache_bank[10]: Access = 59220, Miss = 40060, Miss_rate = 0.676, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[11]: Access = 59192, Miss = 40060, Miss_rate = 0.677, Pending_hits = 1506, Reservation_fails = 0
L2_cache_bank[12]: Access = 59164, Miss = 40044, Miss_rate = 0.677, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[13]: Access = 59192, Miss = 40043, Miss_rate = 0.676, Pending_hits = 1522, Reservation_fails = 0
L2_cache_bank[14]: Access = 59276, Miss = 40074, Miss_rate = 0.676, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[15]: Access = 59276, Miss = 40074, Miss_rate = 0.676, Pending_hits = 1495, Reservation_fails = 0
L2_cache_bank[16]: Access = 59206, Miss = 40043, Miss_rate = 0.676, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[17]: Access = 59178, Miss = 40043, Miss_rate = 0.677, Pending_hits = 1510, Reservation_fails = 0
L2_cache_bank[18]: Access = 59178, Miss = 40045, Miss_rate = 0.677, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[19]: Access = 59206, Miss = 40045, Miss_rate = 0.676, Pending_hits = 1465, Reservation_fails = 0
L2_cache_bank[20]: Access = 59276, Miss = 40074, Miss_rate = 0.676, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[21]: Access = 59276, Miss = 40074, Miss_rate = 0.676, Pending_hits = 1489, Reservation_fails = 0
L2_total_cache_accesses = 1302616
L2_total_cache_misses = 881289
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 19427
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401724
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 457911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 423360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 878752
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 423360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.100

icnt_total_pkts_mem_to_simt=4184544
icnt_total_pkts_simt_to_mem=2996056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53949
	minimum = 6
	maximum = 50
Network latency average = 8.41627
	minimum = 6
	maximum = 47
Slowest packet = 2514839
Flit latency average = 6.88623
	minimum = 6
	maximum = 43
Slowest flit = 7061497
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236397
	minimum = 0.0187068 (at node 1)
	maximum = 0.0280602 (at node 23)
Accepted packet rate average = 0.0236397
	minimum = 0.0187068 (at node 1)
	maximum = 0.0280602 (at node 23)
Injected flit rate average = 0.0651545
	minimum = 0.043107 (at node 1)
	maximum = 0.0863664 (at node 42)
Accepted flit rate average= 0.0651545
	minimum = 0.0599837 (at node 1)
	maximum = 0.0899756 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.01331 (28 samples)
	minimum = 6 (28 samples)
	maximum = 96.7857 (28 samples)
Network latency average = 8.74564 (28 samples)
	minimum = 6 (28 samples)
	maximum = 93.4286 (28 samples)
Flit latency average = 7.34883 (28 samples)
	minimum = 6 (28 samples)
	maximum = 89.8214 (28 samples)
Fragmentation average = 0.03387 (28 samples)
	minimum = 0 (28 samples)
	maximum = 47.3929 (28 samples)
Injected packet rate average = 0.0226919 (28 samples)
	minimum = 0.0179568 (28 samples)
	maximum = 0.026935 (28 samples)
Accepted packet rate average = 0.0226919 (28 samples)
	minimum = 0.0179568 (28 samples)
	maximum = 0.026935 (28 samples)
Injected flit rate average = 0.0625424 (28 samples)
	minimum = 0.041378 (28 samples)
	maximum = 0.0829084 (28 samples)
Accepted flit rate average = 0.0625424 (28 samples)
	minimum = 0.05758 (28 samples)
	maximum = 0.0863686 (28 samples)
Injected packet size average = 2.75616 (28 samples)
Accepted packet size average = 2.75616 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 23 min, 13 sec (4993 sec)
gpgpu_simulation_rate = 161780 (inst/sec)
gpgpu_simulation_rate = 1566 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 29: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 29 
gpu_sim_cycle = 38980
gpu_sim_insn = 28848876
gpu_ipc =     740.0943
gpu_tot_sim_cycle = 8084135
gpu_tot_sim_insn = 836617404
gpu_tot_ipc =     103.4888
gpu_tot_issued_cta = 1856
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 16400
partiton_reqs_in_parallel = 857560
partiton_reqs_in_parallel_total    = 35172877
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.4569
partiton_reqs_in_parallel_util = 857560
partiton_reqs_in_parallel_util_total    = 35172877
gpu_sim_cycle_parition_util = 38980
gpu_tot_sim_cycle_parition_util    = 1601484
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9636
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1302616
L2_BW  =     113.0794 GB/Sec
L2_BW_total  =      15.8180 GB/Sec
gpu_total_sim_rate=162481

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16797612
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 51968
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0314
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 50336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16794430
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16797612
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
139983, 134528, 134762, 139648, 140001, 134589, 134776, 139648, 38699, 37121, 37272, 24113, 
gpgpu_n_tot_thrd_icount = 966263296
gpgpu_n_tot_w_icount = 30195728
gpgpu_n_stall_shd_mem = 169208
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 910136
gpgpu_n_mem_write_global = 438480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22220032
gpgpu_n_store_insn = 13812120
gpgpu_n_shmem_insn = 91503352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1662976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 871
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:871250	W0_Idle:6853896	W0_Scoreboard:54969878	W1:1753920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11837220	W32:16604588
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7281088 {8:910136,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59633280 {136:438480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102731456 {40:219240,136:690896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3507840 {8:438480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 1116 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 8084134 
mrq_lat_table:599823 	94730 	65138 	143025 	175504 	137706 	81541 	38955 	11175 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	851532 	480900 	1474 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	37 	1192581 	54964 	345 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	763038 	144777 	2349 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	226800 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2100 	195 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.492212  8.104063  8.519958  8.379132  7.600794  7.585729  8.453671  8.216374  8.578759  8.378788  7.926829  7.909292  9.224562  8.952327  7.867689  7.837631 
dram[1]:  8.544410  8.820928  7.967872  7.780392  7.324603  7.137648  9.303311  8.682323  8.831696  8.875309  7.508386  7.369341  8.509170  8.364793  7.905588  7.653918 
dram[2]:  8.894568  8.513762  8.957110  8.682714  7.323667  7.477555  8.513940  8.009122  8.898515  8.559524  7.994420  7.604034  8.953462  8.852974  7.646110  7.407169 
dram[3]:  8.377131  8.479188  8.048681  7.936000  7.310925  7.098821  8.992317  8.350773  8.078651  8.078651  7.704103  7.754348  8.639649  8.472610  8.223470  7.749039 
dram[4]:  8.970999  8.800843  8.682714  8.318658  7.269631  7.174603  8.898641  8.439625  8.458823  7.988889  8.106818  7.962054  8.544962  8.258638  7.670790  7.444137 
dram[5]:  8.251262  8.088032  8.048805  8.016865  7.482960  7.270577  9.361508  8.965131  7.647872  7.713519  7.927778  7.721861  8.792643  8.638555  7.927237  7.685415 
dram[6]:  9.366552  8.801937  8.596808  8.764642  7.281102  7.026581  8.899877  8.834355  8.661446  8.301386  7.823465  8.163615  8.093390  8.042753  7.712547  7.522375 
dram[7]:  8.266936  7.945578  8.130785  7.816247  7.525024  7.213547  9.387223  9.148665  7.276749  6.961614  8.306818  7.911255  9.127810  8.968605  7.889847  7.641002 
dram[8]:  8.819849  8.455015  8.471698  8.489496  7.103642  6.960659  8.987515  9.078184  8.501202  8.400237  7.678571  7.678571  8.214058  8.093390  7.756121  7.434115 
dram[9]:  8.409869  8.068599  8.180161  7.923530  8.001052  7.616617  8.747266  8.642257  7.556624  7.429622  8.519814  8.122222  8.937428  8.676041  7.444137  7.562852 
dram[10]:  9.146769  8.855780  8.162626  8.212399  7.028624  7.002760  9.335927  9.076923  8.420238  8.019275  7.802603  7.556723  8.453376  8.363732  7.714832  7.499535 
average row locality = 1351273/166425 = 8.119411
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5481      5480      5447      5447      5211      5211      4792      4792      4869      4869      4858      4858      5327      5327      5492      5492 
dram[1]:      5480      5480      5359      5359      5300      5300      4791      4791      4869      4869      4871      4871      5328      5328      5492      5491 
dram[2]:      5568      5568      5359      5359      5299      5299      4791      4791      4870      4870      4871      4871      5328      5328      5418      5418 
dram[3]:      5568      5568      5359      5359      5300      5300      4790      4790      4870      4870      4856      4856      5328      5328      5418      5418 
dram[4]:      5568      5568      5359      5359      5226      5226      4879      4879      4870      4870      4856      4856      5327      5327      5421      5421 
dram[5]:      5480      5480      5432      5432      5227      5227      4879      4879      4869      4869      4857      4857      5327      5327      5421      5421 
dram[6]:      5480      5480      5432      5432      5209      5208      4880      4880      4869      4869      4857      4857      5240      5240      5509      5509 
dram[7]:      5479      5479      5433      5433      5210      5210      4880      4880      4811      4811      4945      4945      5240      5240      5509      5509 
dram[8]:      5479      5479      5433      5433      5179      5179      4879      4879      4811      4811      4945      4945      5240      5240      5509      5509 
dram[9]:      5567      5567      5433      5433      5180      5180      4879      4879      4811      4811      4945      4945      5240      5240      5421      5421 
dram[10]:      5567      5567      5432      5432      5183      5183      4878      4878      4811      4811      4887      4887      5327      5327      5421      5421 
total reads: 912793
bank skew: 5568/4790 = 1.16
chip skew: 83014/82950 = 1.00
number of total write accesses:
dram[0]:      2697      2697      2664      2664      2443      2443      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[1]:      2697      2697      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[2]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2641      2641 
dram[3]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2278      2278      2560      2560      2641      2641 
dram[4]:      2784      2784      2577      2577      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[5]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[6]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2473      2473      2728      2728 
dram[7]:      2697      2697      2649      2649      2458      2458      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[8]:      2697      2697      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[9]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2641      2641 
dram[10]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2307      2307      2560      2560      2641      2641 
total reads: 438480
bank skew: 2784/2233 = 1.25
chip skew: 39904/39846 = 1.00
average mf latency per bank:
dram[0]:       1096      1039      1167      1008      1140       889       989       935      1124       991      1584      1191      1413      1142      1105      1059
dram[1]:       1097      1039      1157       994      1139       890       987       938      1123       988      1565      1189      1413      1142      1105      1059
dram[2]:       1107      1050      1158       997      1137       889       992       939      1122       989      1565      1191      1397      1140      1096      1050
dram[3]:       1107      1050      1165      1001      1138       890       990       942      1124       989      1574      1205      1400      1142      1095      1051
dram[4]:       1105      1049      1164      1003      1129       892       991       938      1124       989      1575      1207      1398      1141      1096      1049
dram[5]:       1100      1041      1162       998      1130       894       992       938      1124       989      1580      1209      1400      1142      1095      1050
dram[6]:       1099      1042      1163       997      1126       888       991       938      1123       989      1579      1210      1388      1147      1103      1057
dram[7]:       1098      1042      1162       997      1125       889      1004       942      1111       975      1571      1198      1388      1150      1103      1055
dram[8]:       1096      1043      1185      1004      1130       886      1004       943      1112       976      1571      1198      1381      1141      1102      1056
dram[9]:       1104      1050      1185      1004      1129       886       999       941      1112       975      1571      1198      1379      1143      1094      1044
dram[10]:       1105      1050      1176      1004      1129       884       999       942      1112       976      1612      1203      1385      1136      1093      1048
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3048514 n_nop=2527488 n_act=14923 n_pre=14907 n_req=122799 n_rd=331812 n_write=159384 bw_util=0.3223
n_activity=1669271 dram_eff=0.5885
bk0: 21924a 2839780i bk1: 21920a 2847956i bk2: 21788a 2840514i bk3: 21788a 2846900i bk4: 20844a 2857366i bk5: 20844a 2860108i bk6: 19168a 2868665i bk7: 19168a 2875956i bk8: 19476a 2865120i bk9: 19476a 2866456i bk10: 19432a 2863939i bk11: 19432a 2873854i bk12: 21308a 2844871i bk13: 21308a 2852658i bk14: 21968a 2830413i bk15: 21968a 2838684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81599
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3048514 n_nop=2526910 n_act=15160 n_pre=15144 n_req=122825 n_rd=331916 n_write=159384 bw_util=0.3223
n_activity=1670261 dram_eff=0.5883
bk0: 21920a 2837886i bk1: 21920a 2845825i bk2: 21436a 2842121i bk3: 21436a 2849702i bk4: 21200a 2848383i bk5: 21200a 2853697i bk6: 19164a 2869504i bk7: 19164a 2875102i bk8: 19476a 2866592i bk9: 19476a 2871547i bk10: 19484a 2865460i bk11: 19484a 2870975i bk12: 21312a 2843571i bk13: 21312a 2849663i bk14: 21968a 2830418i bk15: 21964a 2837824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82252
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3048514 n_nop=2527126 n_act=14938 n_pre=14922 n_req=122882 n_rd=332032 n_write=159496 bw_util=0.3225
n_activity=1667428 dram_eff=0.5896
bk0: 22272a 2833596i bk1: 22272a 2842480i bk2: 21436a 2842370i bk3: 21436a 2850759i bk4: 21196a 2850830i bk5: 21196a 2855165i bk6: 19164a 2867386i bk7: 19164a 2874084i bk8: 19480a 2866710i bk9: 19480a 2869306i bk10: 19484a 2863012i bk11: 19484a 2870962i bk12: 21312a 2845093i bk13: 21312a 2852717i bk14: 21672a 2833674i bk15: 21672a 2838481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79628
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3048514 n_nop=2526726 n_act=15254 n_pre=15238 n_req=122824 n_rd=331912 n_write=159384 bw_util=0.3223
n_activity=1667108 dram_eff=0.5894
bk0: 22272a 2832971i bk1: 22272a 2842110i bk2: 21436a 2841465i bk3: 21436a 2849928i bk4: 21200a 2850086i bk5: 21200a 2853514i bk6: 19160a 2867791i bk7: 19160a 2870693i bk8: 19480a 2861426i bk9: 19480a 2868537i bk10: 19424a 2866302i bk11: 19424a 2872588i bk12: 21312a 2840500i bk13: 21312a 2844565i bk14: 21672a 2834210i bk15: 21672a 2839419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82097
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3048514 n_nop=2526826 n_act=15076 n_pre=15060 n_req=122888 n_rd=332048 n_write=159504 bw_util=0.3225
n_activity=1664806 dram_eff=0.5905
bk0: 22272a 2833551i bk1: 22272a 2842215i bk2: 21436a 2844615i bk3: 21436a 2849228i bk4: 20904a 2852494i bk5: 20904a 2858293i bk6: 19516a 2862941i bk7: 19516a 2867745i bk8: 19480a 2862309i bk9: 19480a 2867882i bk10: 19424a 2866298i bk11: 19424a 2873205i bk12: 21308a 2841800i bk13: 21308a 2849624i bk14: 21684a 2835888i bk15: 21684a 2839589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79255
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3048514 n_nop=2526726 n_act=15242 n_pre=15226 n_req=122830 n_rd=331936 n_write=159384 bw_util=0.3223
n_activity=1666533 dram_eff=0.5896
bk0: 21920a 2836339i bk1: 21920a 2846334i bk2: 21728a 2843225i bk3: 21728a 2842344i bk4: 20908a 2852767i bk5: 20908a 2856873i bk6: 19516a 2866386i bk7: 19516a 2870384i bk8: 19476a 2862167i bk9: 19476a 2865190i bk10: 19428a 2868333i bk11: 19428a 2875124i bk12: 21308a 2842676i bk13: 21308a 2847737i bk14: 21684a 2836974i bk15: 21684a 2842180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7947
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3048514 n_nop=2527364 n_act=14989 n_pre=14973 n_req=122797 n_rd=331804 n_write=159384 bw_util=0.3222
n_activity=1664079 dram_eff=0.5903
bk0: 21920a 2834073i bk1: 21920a 2846740i bk2: 21728a 2840945i bk3: 21728a 2846206i bk4: 20836a 2851540i bk5: 20832a 2860201i bk6: 19520a 2862693i bk7: 19520a 2870716i bk8: 19476a 2863789i bk9: 19476a 2866001i bk10: 19428a 2864178i bk11: 19428a 2873478i bk12: 20960a 2846632i bk13: 20960a 2853256i bk14: 22036a 2830900i bk15: 22036a 2835339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80721
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3048514 n_nop=2526256 n_act=15301 n_pre=15285 n_req=122918 n_rd=332056 n_write=159616 bw_util=0.3226
n_activity=1663875 dram_eff=0.591
bk0: 21916a 2836989i bk1: 21916a 2846491i bk2: 21732a 2840856i bk3: 21732a 2844941i bk4: 20840a 2852357i bk5: 20840a 2855930i bk6: 19520a 2866696i bk7: 19520a 2869018i bk8: 19244a 2864714i bk9: 19244a 2866112i bk10: 19780a 2860379i bk11: 19780a 2866574i bk12: 20960a 2848054i bk13: 20960a 2851756i bk14: 22036a 2832226i bk15: 22036a 2837737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79644
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3048514 n_nop=2526950 n_act=15198 n_pre=15182 n_req=122796 n_rd=331800 n_write=159384 bw_util=0.3222
n_activity=1668255 dram_eff=0.5889
bk0: 21916a 2840635i bk1: 21916a 2846052i bk2: 21732a 2843076i bk3: 21732a 2847693i bk4: 20716a 2856694i bk5: 20716a 2858914i bk6: 19516a 2862387i bk7: 19516a 2867802i bk8: 19244a 2865499i bk9: 19244a 2870772i bk10: 19780a 2862492i bk11: 19780a 2866932i bk12: 20960a 2844971i bk13: 20960a 2851740i bk14: 22036a 2829964i bk15: 22036a 2834395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79624
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fdafc22a410 :  mf: uid=18638120, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8084134), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3048514 n_nop=2526962 n_act=15189 n_pre=15173 n_req=122798 n_rd=331806 n_write=159384 bw_util=0.3222
n_activity=1666018 dram_eff=0.5897
bk0: 22268a 2833389i bk1: 22268a 2842177i bk2: 21732a 2840913i bk3: 21730a 2846531i bk4: 20720a 2857790i bk5: 20720a 2861113i bk6: 19516a 2866031i bk7: 19516a 2869343i bk8: 19244a 2864867i bk9: 19244a 2869984i bk10: 19780a 2861932i bk11: 19780a 2867731i bk12: 20960a 2847037i bk13: 20960a 2851511i bk14: 21684a 2833989i bk15: 21684a 2841402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79931
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3048514 n_nop=2526554 n_act=15156 n_pre=15140 n_req=122916 n_rd=332048 n_write=159616 bw_util=0.3226
n_activity=1668679 dram_eff=0.5893
bk0: 22268a 2836102i bk1: 22268a 2844070i bk2: 21728a 2841953i bk3: 21728a 2847457i bk4: 20732a 2856785i bk5: 20732a 2862012i bk6: 19512a 2864825i bk7: 19512a 2870454i bk8: 19244a 2866606i bk9: 19244a 2871510i bk10: 19548a 2864678i bk11: 19548a 2868988i bk12: 21308a 2842439i bk13: 21308a 2846749i bk14: 21684a 2838089i bk15: 21684a 2839446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79711

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61333, Miss = 41477, Miss_rate = 0.676, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[1]: Access = 61276, Miss = 41476, Miss_rate = 0.677, Pending_hits = 1478, Reservation_fails = 0
L2_cache_bank[2]: Access = 61305, Miss = 41490, Miss_rate = 0.677, Pending_hits = 256, Reservation_fails = 2
L2_cache_bank[3]: Access = 61306, Miss = 41489, Miss_rate = 0.677, Pending_hits = 1482, Reservation_fails = 0
L2_cache_bank[4]: Access = 61335, Miss = 41504, Miss_rate = 0.677, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 61321, Miss = 41504, Miss_rate = 0.677, Pending_hits = 1491, Reservation_fails = 0
L2_cache_bank[6]: Access = 61263, Miss = 41489, Miss_rate = 0.677, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[7]: Access = 61262, Miss = 41489, Miss_rate = 0.677, Pending_hits = 1477, Reservation_fails = 0
L2_cache_bank[8]: Access = 61348, Miss = 41506, Miss_rate = 0.677, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[9]: Access = 61363, Miss = 41506, Miss_rate = 0.676, Pending_hits = 1519, Reservation_fails = 0
L2_cache_bank[10]: Access = 61334, Miss = 41492, Miss_rate = 0.676, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[11]: Access = 61305, Miss = 41492, Miss_rate = 0.677, Pending_hits = 1509, Reservation_fails = 0
L2_cache_bank[12]: Access = 61276, Miss = 41476, Miss_rate = 0.677, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[13]: Access = 61305, Miss = 41475, Miss_rate = 0.677, Pending_hits = 1525, Reservation_fails = 0
L2_cache_bank[14]: Access = 61392, Miss = 41507, Miss_rate = 0.676, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[15]: Access = 61392, Miss = 41507, Miss_rate = 0.676, Pending_hits = 1497, Reservation_fails = 0
L2_cache_bank[16]: Access = 61320, Miss = 41475, Miss_rate = 0.676, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[17]: Access = 61291, Miss = 41475, Miss_rate = 0.677, Pending_hits = 1513, Reservation_fails = 0
L2_cache_bank[18]: Access = 61290, Miss = 41476, Miss_rate = 0.677, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[19]: Access = 61319, Miss = 41476, Miss_rate = 0.676, Pending_hits = 1467, Reservation_fails = 0
L2_cache_bank[20]: Access = 61392, Miss = 41506, Miss_rate = 0.676, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[21]: Access = 61392, Miss = 41506, Miss_rate = 0.676, Pending_hits = 1492, Reservation_fails = 0
L2_total_cache_accesses = 1349120
L2_total_cache_misses = 912793
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 19486
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 416665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 474295
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 910136
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 438480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.101

icnt_total_pkts_mem_to_simt=4333904
icnt_total_pkts_simt_to_mem=3103040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57063
	minimum = 6
	maximum = 52
Network latency average = 8.44054
	minimum = 6
	maximum = 48
Slowest packet = 2606129
Flit latency average = 6.91161
	minimum = 6
	maximum = 44
Slowest flit = 7183013
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238611
	minimum = 0.018882 (at node 0)
	maximum = 0.0283229 (at node 3)
Accepted packet rate average = 0.0238611
	minimum = 0.018882 (at node 0)
	maximum = 0.0283229 (at node 3)
Injected flit rate average = 0.0657646
	minimum = 0.0435106 (at node 0)
	maximum = 0.0871751 (at node 42)
Accepted flit rate average= 0.0657646
	minimum = 0.0605454 (at node 0)
	maximum = 0.0908181 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.99804 (29 samples)
	minimum = 6 (29 samples)
	maximum = 95.2414 (29 samples)
Network latency average = 8.73512 (29 samples)
	minimum = 6 (29 samples)
	maximum = 91.8621 (29 samples)
Flit latency average = 7.33376 (29 samples)
	minimum = 6 (29 samples)
	maximum = 88.2414 (29 samples)
Fragmentation average = 0.0327021 (29 samples)
	minimum = 0 (29 samples)
	maximum = 45.7586 (29 samples)
Injected packet rate average = 0.0227322 (29 samples)
	minimum = 0.0179887 (29 samples)
	maximum = 0.0269828 (29 samples)
Accepted packet rate average = 0.0227322 (29 samples)
	minimum = 0.0179887 (29 samples)
	maximum = 0.0269828 (29 samples)
Injected flit rate average = 0.0626535 (29 samples)
	minimum = 0.0414516 (29 samples)
	maximum = 0.0830555 (29 samples)
Accepted flit rate average = 0.0626535 (29 samples)
	minimum = 0.0576823 (29 samples)
	maximum = 0.086522 (29 samples)
Injected packet size average = 2.75616 (29 samples)
Accepted packet size average = 2.75616 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 25 min, 49 sec (5149 sec)
gpgpu_simulation_rate = 162481 (inst/sec)
gpgpu_simulation_rate = 1570 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 30: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 30 
gpu_sim_cycle = 38937
gpu_sim_insn = 28848876
gpu_ipc =     740.9116
gpu_tot_sim_cycle = 8345222
gpu_tot_sim_insn = 865466280
gpu_tot_ipc =     103.7080
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 17157
partiton_reqs_in_parallel = 856614
partiton_reqs_in_parallel_total    = 36030437
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.4201
partiton_reqs_in_parallel_util = 856614
partiton_reqs_in_parallel_util_total    = 36030437
gpu_sim_cycle_parition_util = 38937
gpu_tot_sim_cycle_parition_util    = 1640464
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9644
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1349120
L2_BW  =     113.2043 GB/Sec
L2_BW_total  =      15.8513 GB/Sec
gpu_total_sim_rate=163203

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17376840
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 53760
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0304
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17373658
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 53760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17376840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
144810, 139172, 139409, 144465, 144828, 139236, 139423, 144462, 38699, 37121, 37272, 24113, 
gpgpu_n_tot_thrd_icount = 999582720
gpgpu_n_tot_w_icount = 31236960
gpgpu_n_stall_shd_mem = 169239
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 941520
gpgpu_n_mem_write_global = 453600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22986240
gpgpu_n_store_insn = 14288400
gpgpu_n_shmem_insn = 94658640
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1720320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 902
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:901042	W0_Idle:6869096	W0_Scoreboard:56108409	W1:1814400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12245400	W32:17177160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7532160 {8:941520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61689600 {136:453600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106273920 {40:226800,136:714720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3628800 {8:453600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 1087 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 8345221 
mrq_lat_table:618433 	97111 	67279 	148657 	182710 	143328 	84854 	40642 	11207 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	879791 	499127 	1492 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	41 	1236698 	57334 	358 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	789500 	149623 	2425 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2175 	197 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.318584  7.898226  8.432731  8.283037  7.434864  7.476909  8.239501  8.020994  8.434240  8.228982  7.799789  7.750785  9.088170  8.831887  7.790634  7.790634 
dram[1]:  8.450549  8.729618  7.796964  7.623377  7.162401  6.953728  9.222363  8.589349  8.710773  8.731220  7.334322  7.206025  8.378601  8.259635  7.812155  7.547153 
dram[2]:  8.736097  8.315688  8.893939  8.542620  7.212444  7.329720  8.294857  7.829558  8.752941  8.378378  7.863203  7.512665  8.852174  8.756989  7.466846  7.233507 
dram[3]:  8.267942  8.363988  7.932433  7.841603  7.187777  6.953728  8.882497  8.255973  7.982832  8.000000  7.588900  7.573333  8.518828  8.344262  8.043436  7.548007 
dram[4]:  8.843398  8.648648  8.632353  8.201597  7.116175  7.015859  8.639954  8.256382  8.340807  7.864694  7.982703  7.863685  8.360370  8.062376  7.476233  7.267655 
dram[5]:  8.094737  7.927835  7.895283  7.865602  7.367252  7.129812  9.195303  8.866508  7.544625  7.637577  7.765510  7.558854  8.662766  8.517782  7.797942  7.530262 
dram[6]:  9.244809  8.640450  8.436492  8.627835  7.125561  6.901824  8.701755  8.661234  8.570276  8.210816  7.765510  8.088718  7.931275  7.853057  7.563943  7.348577 
dram[7]:  8.109300  7.766758  8.001912  7.707182  7.433115  7.063111  9.242236  9.040097  7.119650  6.865854  8.179460  7.775950  9.028345  8.857619  7.756831  7.510582 
dram[8]:  8.604273  8.267839  8.370000  8.386773  6.909729  6.779020  8.845422  8.930372  8.432028  8.298186  7.634712  7.573574  8.059716  7.947106  7.618068  7.279487 
dram[9]:  8.219790  7.889498  8.094777  7.793296  7.861416  7.459792  8.580161  8.463026  7.423935  7.334669  8.434783  8.023330  8.789184  8.562366  7.331574  7.429590 
dram[10]:  8.970924  8.682412  8.016284  8.078185  6.865100  6.829437  9.216852  8.929172  8.375286  7.956522  7.716062  7.468405  8.275407  8.159319  7.598906  7.383525 
average row locality = 1397897/175145 = 7.981369
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5670      5669      5639      5639      5398      5398      4949      4949      5039      5039      5032      5032      5503      5503      5679      5679 
dram[1]:      5669      5669      5548      5548      5490      5490      4948      4948      5039      5039      5045      5045      5504      5504      5679      5678 
dram[2]:      5760      5760      5548      5548      5489      5489      4948      4948      5040      5040      5045      5045      5504      5504      5603      5603 
dram[3]:      5760      5760      5548      5548      5490      5490      4947      4947      5040      5040      5029      5029      5504      5504      5603      5603 
dram[4]:      5760      5760      5548      5548      5413      5413      5039      5039      5040      5040      5029      5029      5503      5503      5606      5606 
dram[5]:      5669      5669      5624      5624      5414      5414      5039      5039      5039      5039      5030      5030      5503      5503      5606      5606 
dram[6]:      5669      5669      5624      5624      5395      5394      5040      5040      5039      5039      5030      5030      5413      5413      5697      5697 
dram[7]:      5668      5668      5625      5625      5396      5396      5040      5040      4979      4979      5121      5121      5413      5413      5697      5697 
dram[8]:      5668      5668      5625      5625      5364      5364      5039      5039      4979      4979      5121      5121      5413      5413      5697      5697 
dram[9]:      5759      5759      5625      5625      5365      5365      5039      5039      4980      4980      5121      5121      5413      5413      5606      5606 
dram[10]:      5759      5759      5624      5624      5368      5368      5038      5038      4980      4980      5061      5061      5503      5503      5606      5606 
total reads: 944297
bank skew: 5760/4947 = 1.16
chip skew: 85878/85812 = 1.00
number of total write accesses:
dram[0]:      2790      2790      2760      2760      2535      2535      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[1]:      2790      2790      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[2]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2730      2730 
dram[3]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2355      2355      2640      2640      2730      2730 
dram[4]:      2880      2880      2670      2670      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[5]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[6]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2550      2550      2820      2820 
dram[7]:      2790      2790      2745      2745      2550      2550      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[8]:      2790      2790      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[9]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2730      2730 
dram[10]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2385      2385      2640      2640      2730      2730 
total reads: 453600
bank skew: 2880/2310 = 1.25
chip skew: 41280/41220 = 1.00
average mf latency per bank:
dram[0]:       1067      1012      1134       981      1108       866       964       912      1094       965      1538      1158      1376      1113      1076      1031
dram[1]:       1068      1011      1125       968      1106       867       963       915      1093       962      1520      1156      1376      1113      1076      1032
dram[2]:       1078      1022      1126       970      1105       866       967       916      1092       963      1519      1158      1361      1112      1068      1023
dram[3]:       1077      1022      1133       974      1105       866       966       919      1094       963      1529      1171      1363      1113      1067      1024
dram[4]:       1076      1022      1131       976      1097       868       967       915      1094       964      1530      1173      1362      1112      1068      1022
dram[5]:       1071      1014      1130       971      1098       870       967       915      1094       963      1534      1175      1363      1113      1066      1023
dram[6]:       1070      1015      1130       971      1094       864       966       915      1093       963      1533      1176      1351      1119      1074      1029
dram[7]:       1069      1015      1130       970      1093       865       979       919      1081       949      1525      1165      1352      1121      1074      1028
dram[8]:       1067      1016      1152       977      1098       862       979       919      1082       951      1525      1165      1345      1113      1073      1029
dram[9]:       1075      1022      1152       977      1097       862       974       918      1082       949      1525      1165      1344      1114      1065      1018
dram[10]:       1076      1023      1143       977      1097       861       974       919      1082       950      1565      1170      1349      1108      1064      1021
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120813 n_nop=2581283 n_act=15699 n_pre=15683 n_req=127037 n_rd=343268 n_write=164880 bw_util=0.3257
n_activity=1728231 dram_eff=0.5881
bk0: 22680a 2904587i bk1: 22676a 2913232i bk2: 22556a 2905357i bk3: 22556a 2912213i bk4: 21592a 2922123i bk5: 21592a 2925401i bk6: 19796a 2934529i bk7: 19796a 2942352i bk8: 20156a 2931234i bk9: 20156a 2932686i bk10: 20128a 2929900i bk11: 20128a 2939675i bk12: 22012a 2910766i bk13: 22012a 2919003i bk14: 22716a 2895582i bk15: 22716a 2903745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83233
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fdafc65bfe0 :  mf: uid=19280764, sid13:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8345221), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120813 n_nop=2580683 n_act=15948 n_pre=15932 n_req=127063 n_rd=343370 n_write=164880 bw_util=0.3257
n_activity=1729537 dram_eff=0.5877
bk0: 22676a 2902856i bk1: 22676a 2911277i bk2: 22192a 2906909i bk3: 22192a 2914852i bk4: 21960a 2913671i bk5: 21958a 2918691i bk6: 19792a 2935866i bk7: 19792a 2941538i bk8: 20156a 2932941i bk9: 20156a 2937806i bk10: 20180a 2931425i bk11: 20180a 2937068i bk12: 22016a 2909074i bk13: 22016a 2915957i bk14: 22716a 2895769i bk15: 22712a 2902844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83679
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120813 n_nop=2580865 n_act=15734 n_pre=15718 n_req=127124 n_rd=343496 n_write=165000 bw_util=0.3259
n_activity=1726442 dram_eff=0.5891
bk0: 23040a 2898358i bk1: 23040a 2907928i bk2: 22192a 2907198i bk3: 22192a 2916090i bk4: 21956a 2915822i bk5: 21956a 2920212i bk6: 19792a 2933352i bk7: 19792a 2940184i bk8: 20160a 2932688i bk9: 20160a 2935320i bk10: 20180a 2928722i bk11: 20180a 2937311i bk12: 22016a 2910958i bk13: 22016a 2918692i bk14: 22412a 2898661i bk15: 22412a 2903159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81558
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120813 n_nop=2580509 n_act=16036 n_pre=16020 n_req=127062 n_rd=343368 n_write=164880 bw_util=0.3257
n_activity=1725898 dram_eff=0.589
bk0: 23040a 2897776i bk1: 23040a 2907057i bk2: 22192a 2906192i bk3: 22192a 2915387i bk4: 21960a 2915426i bk5: 21960a 2918649i bk6: 19788a 2933985i bk7: 19788a 2937135i bk8: 20160a 2927301i bk9: 20160a 2934902i bk10: 20116a 2932555i bk11: 20116a 2938194i bk12: 22016a 2905890i bk13: 22016a 2910536i bk14: 22412a 2899088i bk15: 22412a 2904264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83505
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120813 n_nop=2580537 n_act=15894 n_pre=15878 n_req=127126 n_rd=343504 n_write=165000 bw_util=0.3259
n_activity=1723889 dram_eff=0.5899
bk0: 23040a 2898781i bk1: 23040a 2907161i bk2: 22192a 2909707i bk3: 22192a 2914478i bk4: 21652a 2917453i bk5: 21652a 2923428i bk6: 20156a 2928810i bk7: 20156a 2934101i bk8: 20160a 2928316i bk9: 20160a 2933889i bk10: 20116a 2931965i bk11: 20116a 2939569i bk12: 22012a 2907313i bk13: 22012a 2915548i bk14: 22424a 2900774i bk15: 22424a 2904373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81272
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120813 n_nop=2580473 n_act=16042 n_pre=16026 n_req=127068 n_rd=343392 n_write=164880 bw_util=0.3257
n_activity=1725679 dram_eff=0.5891
bk0: 22676a 2901275i bk1: 22676a 2911654i bk2: 22496a 2908022i bk3: 22496a 2907466i bk4: 21656a 2918032i bk5: 21656a 2921918i bk6: 20156a 2932474i bk7: 20156a 2936874i bk8: 20156a 2928135i bk9: 20156a 2931498i bk10: 20120a 2934217i bk11: 20120a 2941507i bk12: 22012a 2908228i bk13: 22012a 2913829i bk14: 22424a 2901978i bk15: 22424a 2907248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8099
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120813 n_nop=2581143 n_act=15777 n_pre=15761 n_req=127033 n_rd=343252 n_write=164880 bw_util=0.3256
n_activity=1722490 dram_eff=0.59
bk0: 22676a 2899271i bk1: 22676a 2911607i bk2: 22496a 2905524i bk3: 22496a 2911257i bk4: 21580a 2916449i bk5: 21576a 2925589i bk6: 20160a 2928729i bk7: 20160a 2936916i bk8: 20156a 2929739i bk9: 20156a 2932282i bk10: 20120a 2929705i bk11: 20120a 2939791i bk12: 21652a 2912256i bk13: 21652a 2919116i bk14: 22788a 2895821i bk15: 22788a 2900046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82645
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120813 n_nop=2580015 n_act=16091 n_pre=16075 n_req=127158 n_rd=343512 n_write=165120 bw_util=0.326
n_activity=1722985 dram_eff=0.5904
bk0: 22672a 2902052i bk1: 22672a 2911736i bk2: 22500a 2905136i bk3: 22500a 2910077i bk4: 21584a 2917871i bk5: 21584a 2920810i bk6: 20160a 2932755i bk7: 20160a 2935652i bk8: 19916a 2930442i bk9: 19916a 2932065i bk10: 20484a 2926301i bk11: 20484a 2932763i bk12: 21652a 2913632i bk13: 21652a 2917862i bk14: 22788a 2897165i bk15: 22788a 2902295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81357
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120813 n_nop=2580701 n_act=16000 n_pre=15984 n_req=127032 n_rd=343248 n_write=164880 bw_util=0.3256
n_activity=1727600 dram_eff=0.5882
bk0: 22672a 2905640i bk1: 22672a 2911323i bk2: 22500a 2908057i bk3: 22500a 2913226i bk4: 21456a 2921903i bk5: 21456a 2924098i bk6: 20156a 2928591i bk7: 20156a 2934202i bk8: 19916a 2932141i bk9: 19916a 2936836i bk10: 20484a 2928582i bk11: 20484a 2932786i bk12: 21652a 2910684i bk13: 21652a 2917994i bk14: 22788a 2895188i bk15: 22788a 2899529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81268
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120813 n_nop=2580727 n_act=15979 n_pre=15963 n_req=127036 n_rd=343264 n_write=164880 bw_util=0.3256
n_activity=1724604 dram_eff=0.5893
bk0: 23036a 2898046i bk1: 23036a 2907028i bk2: 22500a 2905334i bk3: 22500a 2911170i bk4: 21460a 2923162i bk5: 21460a 2926559i bk6: 20156a 2932294i bk7: 20156a 2935497i bk8: 19920a 2931007i bk9: 19920a 2935999i bk10: 20484a 2928002i bk11: 20484a 2933633i bk12: 21652a 2912646i bk13: 21652a 2917583i bk14: 22424a 2898898i bk15: 22424a 2906055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81749
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120813 n_nop=2580305 n_act=15946 n_pre=15930 n_req=127158 n_rd=343512 n_write=165120 bw_util=0.326
n_activity=1727641 dram_eff=0.5888
bk0: 23036a 2900846i bk1: 23036a 2909000i bk2: 22496a 2906927i bk3: 22496a 2912637i bk4: 21472a 2921992i bk5: 21472a 2927288i bk6: 20152a 2930739i bk7: 20152a 2936967i bk8: 19920a 2932877i bk9: 19920a 2937711i bk10: 20244a 2930446i bk11: 20244a 2935158i bk12: 22012a 2907997i bk13: 22012a 2912594i bk14: 22424a 2903329i bk15: 22424a 2904512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81468

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63446, Miss = 42909, Miss_rate = 0.676, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[1]: Access = 63388, Miss = 42908, Miss_rate = 0.677, Pending_hits = 1484, Reservation_fails = 0
L2_cache_bank[2]: Access = 63418, Miss = 42922, Miss_rate = 0.677, Pending_hits = 263, Reservation_fails = 2
L2_cache_bank[3]: Access = 63420, Miss = 42921, Miss_rate = 0.677, Pending_hits = 1489, Reservation_fails = 0
L2_cache_bank[4]: Access = 63450, Miss = 42937, Miss_rate = 0.677, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[5]: Access = 63435, Miss = 42937, Miss_rate = 0.677, Pending_hits = 1499, Reservation_fails = 0
L2_cache_bank[6]: Access = 63375, Miss = 42921, Miss_rate = 0.677, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[7]: Access = 63375, Miss = 42921, Miss_rate = 0.677, Pending_hits = 1480, Reservation_fails = 0
L2_cache_bank[8]: Access = 63463, Miss = 42938, Miss_rate = 0.677, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[9]: Access = 63478, Miss = 42938, Miss_rate = 0.676, Pending_hits = 1530, Reservation_fails = 0
L2_cache_bank[10]: Access = 63448, Miss = 42924, Miss_rate = 0.677, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[11]: Access = 63418, Miss = 42924, Miss_rate = 0.677, Pending_hits = 1514, Reservation_fails = 0
L2_cache_bank[12]: Access = 63388, Miss = 42907, Miss_rate = 0.677, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[13]: Access = 63418, Miss = 42906, Miss_rate = 0.677, Pending_hits = 1530, Reservation_fails = 0
L2_cache_bank[14]: Access = 63508, Miss = 42939, Miss_rate = 0.676, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[15]: Access = 63508, Miss = 42939, Miss_rate = 0.676, Pending_hits = 1504, Reservation_fails = 0
L2_cache_bank[16]: Access = 63433, Miss = 42906, Miss_rate = 0.676, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[17]: Access = 63403, Miss = 42906, Miss_rate = 0.677, Pending_hits = 1519, Reservation_fails = 0
L2_cache_bank[18]: Access = 63403, Miss = 42908, Miss_rate = 0.677, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[19]: Access = 63433, Miss = 42908, Miss_rate = 0.676, Pending_hits = 1475, Reservation_fails = 0
L2_cache_bank[20]: Access = 63508, Miss = 42939, Miss_rate = 0.676, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[21]: Access = 63508, Miss = 42939, Miss_rate = 0.676, Pending_hits = 1499, Reservation_fails = 0
L2_total_cache_accesses = 1395624
L2_total_cache_misses = 944297
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 19624
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431527
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 490679
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 453600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 941520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 453600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.102

icnt_total_pkts_mem_to_simt=4483264
icnt_total_pkts_simt_to_mem=3210024
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56653
	minimum = 6
	maximum = 46
Network latency average = 8.43181
	minimum = 6
	maximum = 46
Slowest packet = 2735927
Flit latency average = 6.90646
	minimum = 6
	maximum = 42
Slowest flit = 7541025
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238874
	minimum = 0.0189028 (at node 0)
	maximum = 0.0283542 (at node 11)
Accepted packet rate average = 0.0238874
	minimum = 0.0189028 (at node 0)
	maximum = 0.0283542 (at node 11)
Injected flit rate average = 0.0658373
	minimum = 0.0435587 (at node 0)
	maximum = 0.0872714 (at node 42)
Accepted flit rate average= 0.0658373
	minimum = 0.0606123 (at node 0)
	maximum = 0.0909184 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.98366 (30 samples)
	minimum = 6 (30 samples)
	maximum = 93.6 (30 samples)
Network latency average = 8.72501 (30 samples)
	minimum = 6 (30 samples)
	maximum = 90.3333 (30 samples)
Flit latency average = 7.31951 (30 samples)
	minimum = 6 (30 samples)
	maximum = 86.7 (30 samples)
Fragmentation average = 0.031612 (30 samples)
	minimum = 0 (30 samples)
	maximum = 44.2333 (30 samples)
Injected packet rate average = 0.0227707 (30 samples)
	minimum = 0.0180192 (30 samples)
	maximum = 0.0270285 (30 samples)
Accepted packet rate average = 0.0227707 (30 samples)
	minimum = 0.0180192 (30 samples)
	maximum = 0.0270285 (30 samples)
Injected flit rate average = 0.0627597 (30 samples)
	minimum = 0.0415218 (30 samples)
	maximum = 0.0831961 (30 samples)
Accepted flit rate average = 0.0627597 (30 samples)
	minimum = 0.05778 (30 samples)
	maximum = 0.0866686 (30 samples)
Injected packet size average = 2.75616 (30 samples)
Accepted packet size average = 2.75616 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 28 min, 23 sec (5303 sec)
gpgpu_simulation_rate = 163203 (inst/sec)
gpgpu_simulation_rate = 1573 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 31: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 31 
gpu_sim_cycle = 38769
gpu_sim_insn = 28848876
gpu_ipc =     744.1223
gpu_tot_sim_cycle = 8606141
gpu_tot_sim_insn = 894315156
gpu_tot_ipc =     103.9159
gpu_tot_issued_cta = 1984
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 17935
partiton_reqs_in_parallel = 852918
partiton_reqs_in_parallel_total    = 36887051
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.3852
partiton_reqs_in_parallel_util = 852918
partiton_reqs_in_parallel_util_total    = 36887051
gpu_sim_cycle_parition_util = 38769
gpu_tot_sim_cycle_parition_util    = 1679401
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9652
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1395624
L2_BW  =     113.6948 GB/Sec
L2_BW_total  =      15.8829 GB/Sec
gpu_total_sim_rate=163884

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17956068
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 55552
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0294
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 53920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17952886
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 55552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17956068
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
149637, 143811, 144056, 149284, 149655, 143881, 144070, 149277, 38699, 37121, 37272, 24113, 
gpgpu_n_tot_thrd_icount = 1032902144
gpgpu_n_tot_w_icount = 32278192
gpgpu_n_stall_shd_mem = 169269
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 972904
gpgpu_n_mem_write_global = 468720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23752448
gpgpu_n_store_insn = 14764680
gpgpu_n_shmem_insn = 97813928
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1777664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 932
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:931344	W0_Idle:6884454	W0_Scoreboard:57231141	W1:1874880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12653580	W32:17749732
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7783232 {8:972904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63745920 {136:468720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109816384 {40:234360,136:738544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3749760 {8:468720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 1059 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 8606140 
mrq_lat_table:639649 	101109 	69760 	153081 	188217 	147961 	87913 	41845 	11310 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	912517 	512872 	1525 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	45 	1280949 	59569 	372 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	815696 	154703 	2532 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	15120 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2250 	199 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.495626  8.071098  8.585149  8.434825  7.590909  7.633396  8.418161  8.197598  8.605824  8.398907  7.954215  7.904860  9.285242  9.026767  7.938461  7.938461 
dram[1]:  8.628825  8.910295  7.943820  7.769231  7.317307  7.106112  9.408522  8.771028  8.863898  8.884393  7.485826  7.356388  8.551724  8.432000  7.945652  7.680385 
dram[2]:  8.919081  8.494767  9.044776  8.692623  7.367958  7.486583  8.474041  8.004265  8.926829  8.549500  8.018848  7.665666  9.047211  8.951168  7.610424  7.375856 
dram[3]:  8.446547  8.543541  8.080000  7.988700  7.342982  7.106112  9.066425  8.434832  8.133333  8.133333  7.743147  7.727457  8.710744  8.534413  8.204762  7.678253 
dram[4]:  9.027300  8.830860  8.782609  8.350393  7.269911  7.168412  8.824541  8.437500  8.492818  8.014599  8.139808  8.019979  8.550710  8.249511  7.633304  7.422911 
dram[5]:  8.269631  8.101020  8.043761  8.013915  7.523809  7.283688  9.384147  9.052941  7.692693  7.786221  7.921080  7.712841  8.856092  8.709711  7.957525  7.660444 
dram[6]:  9.429342  8.820383  8.604582  8.779471  7.279751  7.053356  8.886836  8.845977  8.723042  8.362350  7.921080  8.246487  8.099215  8.020428  7.723684  7.506394 
dram[7]:  8.284360  7.938238  8.150944  7.854546  7.590741  7.216549  9.431373  9.227818  7.263208  6.994450  8.340448  7.934010  9.222595  9.050494  7.918166  7.643229 
dram[8]:  8.783919  8.444445  8.537549  8.537549  7.060764  6.928450  9.031691  9.117298  8.562854  8.429209  7.791625  7.729970  8.228543  8.115157  7.778268  7.436656 
dram[9]:  8.397930  8.064137  8.244275  7.941176  8.022682  7.617041  8.764236  8.646068  7.553447  7.463968  8.597360  8.183246  8.981482  8.752654  7.474414  7.572935 
dram[10]:  9.155897  8.864945  8.180871  8.243320  7.015517  6.979417  9.405868  9.116114  8.505062  8.086631  7.872057  7.622398  8.447896  8.331028  7.743037  7.526638 
average row locality = 1444521/177375 = 8.143882
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5859      5858      5823      5823      5571      5571      5122      5122      5205      5205      5194      5194      5695      5695      5871      5871 
dram[1]:      5858      5858      5729      5729      5666      5666      5121      5121      5205      5205      5208      5208      5696      5696      5871      5870 
dram[2]:      5952      5952      5729      5729      5665      5665      5121      5121      5206      5206      5208      5208      5696      5696      5792      5792 
dram[3]:      5952      5952      5729      5729      5666      5666      5120      5120      5206      5206      5192      5192      5696      5696      5792      5792 
dram[4]:      5952      5952      5729      5729      5587      5587      5215      5215      5206      5206      5192      5192      5695      5695      5795      5795 
dram[5]:      5858      5858      5807      5807      5588      5588      5215      5215      5205      5205      5193      5193      5695      5695      5795      5795 
dram[6]:      5858      5858      5807      5807      5569      5568      5216      5216      5205      5205      5193      5193      5602      5602      5889      5889 
dram[7]:      5857      5857      5808      5808      5570      5570      5216      5216      5143      5143      5287      5287      5602      5602      5889      5889 
dram[8]:      5857      5857      5808      5808      5537      5537      5215      5215      5143      5143      5287      5287      5602      5602      5889      5889 
dram[9]:      5951      5951      5808      5808      5538      5538      5215      5215      5143      5143      5287      5287      5602      5602      5795      5795 
dram[10]:      5951      5951      5807      5807      5541      5541      5214      5214      5143      5143      5225      5225      5695      5695      5795      5795 
total reads: 975801
bank skew: 5952/5120 = 1.16
chip skew: 88744/88676 = 1.00
number of total write accesses:
dram[0]:      2883      2883      2848      2848      2612      2612      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[1]:      2883      2883      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[2]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2823      2823 
dram[3]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2435      2435      2736      2736      2823      2823 
dram[4]:      2976      2976      2755      2755      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[5]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[6]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2643      2643      2916      2916 
dram[7]:      2883      2883      2832      2832      2628      2628      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[8]:      2883      2883      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[9]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2823      2823 
dram[10]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2466      2466      2736      2736      2823      2823 
total reads: 468720
bank skew: 2976/2387 = 1.25
chip skew: 42656/42594 = 1.00
average mf latency per bank:
dram[0]:       1040       987      1106       957      1081       846       939       888      1066       941      1496      1128      1337      1082      1048      1005
dram[1]:       1041       986      1097       944      1079       847       938       892      1065       939      1478      1126      1337      1082      1048      1005
dram[2]:       1051       997      1098       947      1078       846       943       893      1064       939      1478      1128      1322      1081      1040       996
dram[3]:       1050       996      1104       951      1079       846       941       895      1066       939      1487      1141      1324      1083      1039       997
dram[4]:       1049       996      1103       953      1070       848       942       892      1066       940      1488      1143      1323      1081      1040       996
dram[5]:       1043       988      1102       948      1071       850       942       892      1066       939      1492      1145      1324      1082      1039       997
dram[6]:       1043       989      1102       947      1067       844       941       892      1065       939      1492      1146      1313      1088      1046      1003
dram[7]:       1041       989      1102       947      1066       846       954       896      1054       926      1484      1135      1313      1090      1046      1001
dram[8]:       1039       990      1123       954      1071       842       954       896      1054       927      1483      1135      1306      1082      1045      1002
dram[9]:       1047       996      1123       954      1071       843       949       895      1055       926      1484      1135      1305      1083      1038       991
dram[10]:       1048       997      1114       954      1071       841       949       895      1055       927      1522      1140      1310      1077      1037       994
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3192800 n_nop=2635930 n_act=15897 n_pre=15881 n_req=131273 n_rd=354716 n_write=170376 bw_util=0.3289
n_activity=1784009 dram_eff=0.5887
bk0: 23436a 2970275i bk1: 23432a 2978562i bk2: 23292a 2970668i bk3: 23292a 2977885i bk4: 22284a 2988526i bk5: 22284a 2991725i bk6: 20488a 3000790i bk7: 20488a 3008933i bk8: 20820a 2997531i bk9: 20820a 2999009i bk10: 20776a 2996370i bk11: 20776a 3006482i bk12: 22780a 2976245i bk13: 22780a 2984400i bk14: 23484a 2960512i bk15: 23484a 2969176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8386
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fdafd05f1d0 :  mf: uid=19923408, sid19:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8606140), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3192800 n_nop=2635298 n_act=16158 n_pre=16142 n_req=131301 n_rd=354826 n_write=170376 bw_util=0.329
n_activity=1785579 dram_eff=0.5883
bk0: 23432a 2968212i bk1: 23432a 2977089i bk2: 22916a 2972445i bk3: 22914a 2980728i bk4: 22664a 2979811i bk5: 22664a 2984968i bk6: 20484a 3001960i bk7: 20484a 3008056i bk8: 20820a 2999294i bk9: 20820a 3004052i bk10: 20832a 2998064i bk11: 20832a 3003616i bk12: 22784a 2974314i bk13: 22784a 2981441i bk14: 23484a 2960761i bk15: 23480a 2968150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84443
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3192800 n_nop=2635504 n_act=15932 n_pre=15916 n_req=131362 n_rd=354952 n_write=170496 bw_util=0.3291
n_activity=1782005 dram_eff=0.5897
bk0: 23808a 2963431i bk1: 23808a 2973234i bk2: 22916a 2972621i bk3: 22916a 2982020i bk4: 22660a 2982296i bk5: 22660a 2986336i bk6: 20484a 2999376i bk7: 20484a 3006730i bk8: 20824a 2998912i bk9: 20824a 3001730i bk10: 20832a 2995438i bk11: 20832a 3003994i bk12: 22784a 2976025i bk13: 22784a 2984145i bk14: 23168a 2963439i bk15: 23168a 2968505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82063
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3192800 n_nop=2635136 n_act=16240 n_pre=16224 n_req=131300 n_rd=354824 n_write=170376 bw_util=0.329
n_activity=1781707 dram_eff=0.5895
bk0: 23808a 2963232i bk1: 23808a 2972598i bk2: 22916a 2971806i bk3: 22916a 2981476i bk4: 22664a 2981487i bk5: 22664a 2985006i bk6: 20480a 3000018i bk7: 20480a 3003504i bk8: 20824a 2993626i bk9: 20824a 3001289i bk10: 20768a 2999299i bk11: 20768a 3004616i bk12: 22784a 2971108i bk13: 22784a 2976116i bk14: 23168a 2964226i bk15: 23168a 2969583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84064
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3192800 n_nop=2635160 n_act=16092 n_pre=16076 n_req=131368 n_rd=354968 n_write=170504 bw_util=0.3292
n_activity=1779752 dram_eff=0.5905
bk0: 23808a 2963912i bk1: 23808a 2972559i bk2: 22916a 2975158i bk3: 22916a 2980219i bk4: 22348a 2983793i bk5: 22348a 2990069i bk6: 20860a 2994995i bk7: 20860a 3000611i bk8: 20824a 2994377i bk9: 20824a 2999875i bk10: 20768a 2998431i bk11: 20768a 3006038i bk12: 22780a 2972816i bk13: 22780a 2981429i bk14: 23180a 2965987i bk15: 23180a 2969871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81923
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fdafd1280d0 :  mf: uid=19923406, sid19:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (8606140), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3192800 n_nop=2635104 n_act=16244 n_pre=16228 n_req=131306 n_rd=354848 n_write=170376 bw_util=0.329
n_activity=1781487 dram_eff=0.5896
bk0: 23432a 2966581i bk1: 23432a 2977375i bk2: 23228a 2973531i bk3: 23228a 2973293i bk4: 22352a 2984439i bk5: 22352a 2988705i bk6: 20860a 2998377i bk7: 20860a 3003338i bk8: 20820a 2994227i bk9: 20820a 2998081i bk10: 20772a 3000828i bk11: 20772a 3008098i bk12: 22780a 2973354i bk13: 22780a 2979283i bk14: 23180a 2967166i bk15: 23180a 2972772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81693
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3192800 n_nop=2635778 n_act=15977 n_pre=15961 n_req=131271 n_rd=354708 n_write=170376 bw_util=0.3289
n_activity=1778226 dram_eff=0.5906
bk0: 23432a 2964546i bk1: 23432a 2977058i bk2: 23228a 2971034i bk3: 23228a 2977463i bk4: 22276a 2982779i bk5: 22272a 2992059i bk6: 20864a 2994619i bk7: 20864a 3003314i bk8: 20820a 2995820i bk9: 20820a 2998572i bk10: 20772a 2996050i bk11: 20772a 3006335i bk12: 22408a 2977702i bk13: 22408a 2984723i bk14: 23556a 2960934i bk15: 23556a 2965359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83484
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fdafcf85b80 :  mf: uid=19923407, sid19:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (8606136), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3192800 n_nop=2634626 n_act=16295 n_pre=16279 n_req=131400 n_rd=354976 n_write=170624 bw_util=0.3292
n_activity=1779100 dram_eff=0.5909
bk0: 23428a 2967442i bk1: 23428a 2977762i bk2: 23232a 2970823i bk3: 23232a 2975925i bk4: 22280a 2984166i bk5: 22280a 2987176i bk6: 20864a 2998569i bk7: 20864a 3001970i bk8: 20572a 2996721i bk9: 20572a 2998696i bk10: 21148a 2992498i bk11: 21148a 2999211i bk12: 22408a 2978812i bk13: 22408a 2983116i bk14: 23556a 2962049i bk15: 23556a 2967573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82067
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3192800 n_nop=2635328 n_act=16204 n_pre=16188 n_req=131270 n_rd=354704 n_write=170376 bw_util=0.3289
n_activity=1783308 dram_eff=0.5889
bk0: 23428a 2971113i bk1: 23428a 2976878i bk2: 23232a 2973674i bk3: 23232a 2979534i bk4: 22148a 2988333i bk5: 22148a 2990729i bk6: 20860a 2994695i bk7: 20860a 3000640i bk8: 20572a 2998013i bk9: 20572a 3003380i bk10: 21148a 2994833i bk11: 21148a 2999152i bk12: 22408a 2975939i bk13: 22408a 2983118i bk14: 23556a 2960075i bk15: 23556a 2964790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81988
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3192800 n_nop=2635358 n_act=16185 n_pre=16169 n_req=131272 n_rd=354712 n_write=170376 bw_util=0.3289
n_activity=1780218 dram_eff=0.5899
bk0: 23804a 2963458i bk1: 23804a 2972778i bk2: 23232a 2970865i bk3: 23232a 2976797i bk4: 22152a 2989592i bk5: 22152a 2992627i bk6: 20860a 2998468i bk7: 20860a 3001717i bk8: 20572a 2997175i bk9: 20572a 3002660i bk10: 21148a 2994038i bk11: 21148a 3000207i bk12: 22408a 2977804i bk13: 22408a 2983192i bk14: 23180a 2963920i bk15: 23180a 2971598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82426
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3192800 n_nop=2634920 n_act=16152 n_pre=16136 n_req=131398 n_rd=354968 n_write=170624 bw_util=0.3292
n_activity=1783431 dram_eff=0.5894
bk0: 23804a 2965911i bk1: 23804a 2974557i bk2: 23228a 2972475i bk3: 23228a 2978636i bk4: 22164a 2988636i bk5: 22164a 2993825i bk6: 20856a 2996951i bk7: 20856a 3003321i bk8: 20572a 2999128i bk9: 20572a 3004223i bk10: 20900a 2996854i bk11: 20900a 3001623i bk12: 22780a 2973056i bk13: 22780a 2978043i bk14: 23180a 2968672i bk15: 23180a 2969907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82097

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65559, Miss = 44340, Miss_rate = 0.676, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[1]: Access = 65500, Miss = 44339, Miss_rate = 0.677, Pending_hits = 1485, Reservation_fails = 0
L2_cache_bank[2]: Access = 65531, Miss = 44354, Miss_rate = 0.677, Pending_hits = 264, Reservation_fails = 2
L2_cache_bank[3]: Access = 65534, Miss = 44353, Miss_rate = 0.677, Pending_hits = 1491, Reservation_fails = 0
L2_cache_bank[4]: Access = 65565, Miss = 44369, Miss_rate = 0.677, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[5]: Access = 65550, Miss = 44369, Miss_rate = 0.677, Pending_hits = 1503, Reservation_fails = 0
L2_cache_bank[6]: Access = 65488, Miss = 44353, Miss_rate = 0.677, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[7]: Access = 65487, Miss = 44353, Miss_rate = 0.677, Pending_hits = 1483, Reservation_fails = 0
L2_cache_bank[8]: Access = 65577, Miss = 44371, Miss_rate = 0.677, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[9]: Access = 65593, Miss = 44371, Miss_rate = 0.676, Pending_hits = 1532, Reservation_fails = 0
L2_cache_bank[10]: Access = 65562, Miss = 44356, Miss_rate = 0.677, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[11]: Access = 65531, Miss = 44356, Miss_rate = 0.677, Pending_hits = 1518, Reservation_fails = 0
L2_cache_bank[12]: Access = 65500, Miss = 44339, Miss_rate = 0.677, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[13]: Access = 65531, Miss = 44338, Miss_rate = 0.677, Pending_hits = 1533, Reservation_fails = 0
L2_cache_bank[14]: Access = 65624, Miss = 44372, Miss_rate = 0.676, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[15]: Access = 65624, Miss = 44372, Miss_rate = 0.676, Pending_hits = 1506, Reservation_fails = 0
L2_cache_bank[16]: Access = 65547, Miss = 44338, Miss_rate = 0.676, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[17]: Access = 65516, Miss = 44338, Miss_rate = 0.677, Pending_hits = 1522, Reservation_fails = 0
L2_cache_bank[18]: Access = 65515, Miss = 44339, Miss_rate = 0.677, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[19]: Access = 65546, Miss = 44339, Miss_rate = 0.676, Pending_hits = 1477, Reservation_fails = 0
L2_cache_bank[20]: Access = 65624, Miss = 44371, Miss_rate = 0.676, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[21]: Access = 65624, Miss = 44371, Miss_rate = 0.676, Pending_hits = 1501, Reservation_fails = 0
L2_total_cache_accesses = 1442128
L2_total_cache_misses = 975801
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 19676
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 446475
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19366
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 507063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 468720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 972904
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.103

icnt_total_pkts_mem_to_simt=4632624
icnt_total_pkts_simt_to_mem=3317008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60308
	minimum = 6
	maximum = 62
Network latency average = 8.47136
	minimum = 6
	maximum = 57
Slowest packet = 2793140
Flit latency average = 6.94745
	minimum = 6
	maximum = 53
Slowest flit = 7698652
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239909
	minimum = 0.0189847 (at node 0)
	maximum = 0.0284771 (at node 19)
Accepted packet rate average = 0.0239909
	minimum = 0.0189847 (at node 0)
	maximum = 0.0284771 (at node 19)
Injected flit rate average = 0.0661226
	minimum = 0.0437474 (at node 0)
	maximum = 0.0876496 (at node 42)
Accepted flit rate average= 0.0661226
	minimum = 0.0608749 (at node 0)
	maximum = 0.0913124 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.97138 (31 samples)
	minimum = 6 (31 samples)
	maximum = 92.5806 (31 samples)
Network latency average = 8.71683 (31 samples)
	minimum = 6 (31 samples)
	maximum = 89.2581 (31 samples)
Flit latency average = 7.30751 (31 samples)
	minimum = 6 (31 samples)
	maximum = 85.6129 (31 samples)
Fragmentation average = 0.0305923 (31 samples)
	minimum = 0 (31 samples)
	maximum = 42.8065 (31 samples)
Injected packet rate average = 0.0228101 (31 samples)
	minimum = 0.0180504 (31 samples)
	maximum = 0.0270753 (31 samples)
Accepted packet rate average = 0.0228101 (31 samples)
	minimum = 0.0180504 (31 samples)
	maximum = 0.0270753 (31 samples)
Injected flit rate average = 0.0628681 (31 samples)
	minimum = 0.0415936 (31 samples)
	maximum = 0.0833397 (31 samples)
Accepted flit rate average = 0.0628681 (31 samples)
	minimum = 0.0578798 (31 samples)
	maximum = 0.0868184 (31 samples)
Injected packet size average = 2.75616 (31 samples)
Accepted packet size average = 2.75616 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 30 min, 57 sec (5457 sec)
gpgpu_simulation_rate = 163884 (inst/sec)
gpgpu_simulation_rate = 1577 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 32: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 32 
gpu_sim_cycle = 39497
gpu_sim_insn = 28848876
gpu_ipc =     730.4067
gpu_tot_sim_cycle = 8867788
gpu_tot_sim_insn = 923164032
gpu_tot_ipc =     104.1031
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 18388
partiton_reqs_in_parallel = 868934
partiton_reqs_in_parallel_total    = 37739969
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.3538
partiton_reqs_in_parallel_util = 868934
partiton_reqs_in_parallel_util_total    = 37739969
gpu_sim_cycle_parition_util = 39497
gpu_tot_sim_cycle_parition_util    = 1718170
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9660
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1442128
L2_BW  =     111.5992 GB/Sec
L2_BW_total  =      15.9114 GB/Sec
gpu_total_sim_rate=164498

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18535296
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0285
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18532114
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18535296
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
154464, 148452, 148704, 154103, 154484, 148513, 148720, 154097, 43536, 41771, 41930, 28930, 
gpgpu_n_tot_thrd_icount = 1066221568
gpgpu_n_tot_w_icount = 33319424
gpgpu_n_stall_shd_mem = 169292
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1004288
gpgpu_n_mem_write_global = 483840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 24518656
gpgpu_n_store_insn = 15240960
gpgpu_n_shmem_insn = 100969216
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 955
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:961087	W0_Idle:6900307	W0_Scoreboard:58376262	W1:1935360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13061760	W32:18322304
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8034304 {8:1004288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65802240 {136:483840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 113358848 {40:241920,136:762368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3870720 {8:483840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 1033 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 8867787 
mrq_lat_table:658471 	103571 	71827 	158628 	195210 	153589 	91351 	43490 	11332 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	940807 	531068 	1543 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	46 	1325395 	61609 	389 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	842083 	159653 	2579 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	30240 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2326 	201 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.347826  7.921861  8.516160  8.357276  7.422807  7.488495  8.237234  8.048857  8.486631  8.274244  7.848907  7.741177  9.115425  8.873341  7.835498  7.849089 
dram[1]:  8.456420  8.820137  7.798933  7.635889  7.165563  6.958200  9.238664  8.640625  8.748622  8.729373  7.364991  7.243590  8.426770  8.282173  7.842288  7.578727 
dram[2]:  8.768791  8.370572  8.963190  8.611002  7.236622  7.410103  8.324731  7.883910  8.788483  8.380148  7.957747  7.576628  8.856269  8.802432  7.457215  7.215097 
dram[3]:  8.310189  8.447296  7.954628  7.854839  7.189369  6.980645  8.959491  8.341595  8.040526  8.040526  7.588632  7.574039  8.559606  8.394203  8.095629  7.558673 
dram[4]:  8.836050  8.653522  8.731075  8.285444  7.161889  7.031457  8.643791  8.282881  8.362487  7.880834  8.054193  7.940524  8.377049  8.095992  7.453479  7.258776 
dram[5]:  8.150858  7.949780  7.942171  7.900000  7.374132  7.162732  9.248252  8.915730  7.593301  7.726388  7.800000  7.560461  8.748238  8.609514  7.834361  7.503798 
dram[6]:  9.254359  8.667627  8.485742  8.583653  7.145868  6.934534  8.682714  8.682714  8.653217  8.308901  7.815476  8.155279  7.946679  7.902326  7.570833  7.344381 
dram[7]:  8.135257  7.784297  8.028777  7.763478  7.487632  7.075125  9.314554  9.059361  7.168962  6.914969  8.218941  7.820736  9.046859  8.885983  7.804983  7.545681 
dram[8]:  8.617001  8.284665  8.390978  8.406779  6.904762  6.804207  8.856027  8.935811  8.476656  8.331910  7.686666  7.657495  8.129187  8.006598  7.634454  7.279647 
dram[9]:  8.235031  7.869342  8.131147  7.873016  7.831471  7.430212  8.643791  8.550647  7.443279  7.331455  8.460168  8.054891  8.895288  8.641912  7.403830  7.459732 
dram[10]:  8.990244  8.718070  8.042342  8.115455  6.885434  6.885434  9.268692  9.015909  8.386681  8.008205  7.741715  7.493396  8.297039  8.172154  7.606501  7.391521 
average row locality = 1491145/186071 = 8.013849
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6048      6047      6015      6015      5758      5758      5279      5279      5375      5375      5368      5368      5871      5871      6058      6058 
dram[1]:      6047      6047      5918      5918      5856      5856      5278      5278      5375      5375      5382      5382      5872      5872      6058      6057 
dram[2]:      6144      6144      5918      5918      5855      5855      5278      5278      5376      5376      5382      5382      5872      5872      5977      5977 
dram[3]:      6144      6144      5918      5918      5856      5856      5277      5277      5376      5376      5365      5365      5872      5872      5977      5977 
dram[4]:      6144      6144      5918      5918      5774      5774      5375      5375      5376      5376      5365      5365      5871      5871      5980      5980 
dram[5]:      6047      6047      5999      5999      5775      5775      5375      5375      5375      5375      5366      5366      5871      5871      5980      5980 
dram[6]:      6047      6047      5999      5999      5755      5754      5376      5376      5375      5375      5366      5366      5775      5775      6077      6077 
dram[7]:      6046      6046      6000      6000      5756      5756      5376      5376      5311      5311      5463      5463      5775      5775      6077      6077 
dram[8]:      6046      6046      6000      6000      5722      5722      5375      5375      5311      5311      5463      5463      5775      5775      6077      6077 
dram[9]:      6143      6143      6000      6000      5723      5723      5375      5375      5312      5312      5463      5463      5775      5775      5980      5980 
dram[10]:      6143      6143      5999      5999      5726      5726      5374      5374      5312      5312      5399      5399      5871      5871      5980      5980 
total reads: 1007305
bank skew: 6144/5277 = 1.16
chip skew: 91608/91538 = 1.00
number of total write accesses:
dram[0]:      2976      2976      2944      2944      2704      2704      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[1]:      2976      2976      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[2]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2912      2912 
dram[3]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2512      2512      2816      2816      2912      2912 
dram[4]:      3072      3072      2848      2848      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[5]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[6]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2720      2720      3008      3008 
dram[7]:      2976      2976      2928      2928      2720      2720      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[8]:      2976      2976      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[9]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      2912      2912 
dram[10]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2544      2544      2816      2816      2912      2912 
total reads: 483840
bank skew: 3072/2464 = 1.25
chip skew: 44032/43968 = 1.00
average mf latency per bank:
dram[0]:       1015       963      1077       933      1052       825       918       868      1039       918      1455      1099      1304      1057      1023       981
dram[1]:       1016       962      1069       921      1051       826       916       872      1039       916      1439      1098      1305      1057      1022       982
dram[2]:       1025       972      1070       924      1049       825       921       873      1038       917      1438      1099      1290      1056      1015       973
dram[3]:       1024       972      1076       927      1050       825       919       875      1039       916      1447      1112      1292      1058      1014       973
dram[4]:       1023       972      1075       929      1042       827       920       871      1040       917      1448      1113      1291      1056      1015       972
dram[5]:       1018       964      1073       924      1043       830       921       871      1039       917      1452      1116      1292      1057      1014       973
dram[6]:       1017       965      1074       924      1039       824       920       871      1038       916      1451      1116      1281      1062      1020       979
dram[7]:       1016       965      1074       923      1038       825       932       875      1028       904      1444      1106      1282      1065      1021       977
dram[8]:       1014       966      1094       930      1043       822       932       876      1028       905      1444      1106      1275      1057      1020       979
dram[9]:       1021       972      1094       930      1043       822       927       874      1029       904      1444      1106      1274      1058      1013       968
dram[10]:       1022       973      1086       930      1043       821       927       875      1029       905      1481      1111      1278      1053      1012       971
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3266139 n_nop=2690757 n_act=16677 n_pre=16661 n_req=135511 n_rd=366172 n_write=175872 bw_util=0.3319
n_activity=1842921 dram_eff=0.5882
bk0: 24192a 3036070i bk1: 24188a 3044466i bk2: 24060a 3036917i bk3: 24060a 3044236i bk4: 23032a 3054536i bk5: 23032a 3057812i bk6: 21116a 3067688i bk7: 21116a 3076300i bk8: 21500a 3064545i bk9: 21500a 3066015i bk10: 21472a 3062965i bk11: 21472a 3073676i bk12: 23484a 3042947i bk13: 23484a 3051151i bk14: 24232a 3026409i bk15: 24232a 3035352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85115
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3266139 n_nop=2690083 n_act=16958 n_pre=16942 n_req=135539 n_rd=366284 n_write=175872 bw_util=0.332
n_activity=1843988 dram_eff=0.588
bk0: 24188a 3033659i bk1: 24188a 3042976i bk2: 23672a 3038007i bk3: 23672a 3046818i bk4: 23424a 3045850i bk5: 23424a 3050785i bk6: 21112a 3068808i bk7: 21112a 3075020i bk8: 21500a 3066232i bk9: 21500a 3070974i bk10: 21528a 3064897i bk11: 21528a 3070428i bk12: 23488a 3040814i bk13: 23488a 3048175i bk14: 24232a 3026921i bk15: 24228a 3034004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85994
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3266139 n_nop=2690331 n_act=16704 n_pre=16688 n_req=135604 n_rd=366416 n_write=176000 bw_util=0.3321
n_activity=1840262 dram_eff=0.5895
bk0: 24576a 3029101i bk1: 24576a 3039377i bk2: 23672a 3038418i bk3: 23672a 3048388i bk4: 23420a 3048244i bk5: 23420a 3052574i bk6: 21112a 3066273i bk7: 21112a 3074035i bk8: 21504a 3066065i bk9: 21504a 3068761i bk10: 21528a 3062020i bk11: 21528a 3070728i bk12: 23488a 3042806i bk13: 23488a 3051001i bk14: 23908a 3028911i bk15: 23908a 3034257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8363
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3266139 n_nop=2689943 n_act=17030 n_pre=17014 n_req=135538 n_rd=366280 n_write=175872 bw_util=0.332
n_activity=1840618 dram_eff=0.5891
bk0: 24576a 3028498i bk1: 24576a 3038389i bk2: 23672a 3037857i bk3: 23672a 3047506i bk4: 23424a 3047466i bk5: 23424a 3050892i bk6: 21108a 3066625i bk7: 21108a 3070786i bk8: 21504a 3060216i bk9: 21504a 3068303i bk10: 21460a 3065987i bk11: 21460a 3071559i bk12: 23488a 3037292i bk13: 23488a 3042521i bk14: 23908a 3030674i bk15: 23908a 3035764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85551
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fdafd6f95b0 :  mf: uid=20566051, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8867786), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3266139 n_nop=2689943 n_act=16894 n_pre=16878 n_req=135606 n_rd=366424 n_write=176000 bw_util=0.3321
n_activity=1837957 dram_eff=0.5902
bk0: 24576a 3029418i bk1: 24576a 3038368i bk2: 23672a 3041417i bk3: 23672a 3046229i bk4: 23096a 3050001i bk5: 23096a 3056296i bk6: 21500a 3061629i bk7: 21500a 3067418i bk8: 21504a 3061150i bk9: 21504a 3066686i bk10: 21460a 3065479i bk11: 21460a 3073363i bk12: 23484a 3039394i bk13: 23484a 3048247i bk14: 23920a 3031480i bk15: 23920a 3035320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83602
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3266139 n_nop=2689923 n_act=17028 n_pre=17012 n_req=135544 n_rd=366304 n_write=175872 bw_util=0.332
n_activity=1839576 dram_eff=0.5895
bk0: 24188a 3032194i bk1: 24188a 3043456i bk2: 23996a 3039339i bk3: 23996a 3039375i bk4: 23100a 3050231i bk5: 23100a 3054863i bk6: 21500a 3065393i bk7: 21500a 3070338i bk8: 21500a 3061109i bk9: 21500a 3064984i bk10: 21464a 3067746i bk11: 21464a 3074989i bk12: 23484a 3039769i bk13: 23484a 3046060i bk14: 23920a 3033340i bk15: 23920a 3038534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83114
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7fdafd85dda0 :  mf: uid=20566049, sid27:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (8867787), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3266139 n_nop=2690585 n_act=16771 n_pre=16755 n_req=135507 n_rd=366156 n_write=175872 bw_util=0.3319
n_activity=1836560 dram_eff=0.5903
bk0: 24188a 3030057i bk1: 24188a 3043061i bk2: 23996a 3036896i bk3: 23996a 3043288i bk4: 23020a 3048625i bk5: 23016a 3058367i bk6: 21504a 3061255i bk7: 21504a 3070319i bk8: 21500a 3063003i bk9: 21500a 3065747i bk10: 21464a 3062805i bk11: 21464a 3073166i bk12: 23100a 3044240i bk13: 23100a 3051817i bk14: 24308a 3026623i bk15: 24308a 3030806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84934
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3266139 n_nop=2689429 n_act=17083 n_pre=17067 n_req=135640 n_rd=366432 n_write=176128 bw_util=0.3322
n_activity=1837389 dram_eff=0.5906
bk0: 24184a 3032891i bk1: 24184a 3043539i bk2: 24000a 3036809i bk3: 24000a 3041733i bk4: 23024a 3050172i bk5: 23024a 3053072i bk6: 21504a 3065482i bk7: 21504a 3069304i bk8: 21244a 3063585i bk9: 21244a 3065638i bk10: 21852a 3059246i bk11: 21852a 3066225i bk12: 23100a 3045182i bk13: 23100a 3049921i bk14: 24308a 3028243i bk15: 24308a 3033859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83648
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fdafd829310 :  mf: uid=20566052, sid27:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (8867787), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3266139 n_nop=2690121 n_act=17006 n_pre=16990 n_req=135506 n_rd=366150 n_write=175872 bw_util=0.3319
n_activity=1842200 dram_eff=0.5885
bk0: 24184a 3036878i bk1: 24184a 3042789i bk2: 24000a 3039127i bk3: 24000a 3045461i bk4: 22888a 3054034i bk5: 22886a 3056678i bk6: 21500a 3061255i bk7: 21500a 3067647i bk8: 21244a 3065046i bk9: 21244a 3070467i bk10: 21852a 3061389i bk11: 21852a 3066398i bk12: 23100a 3042687i bk13: 23100a 3050203i bk14: 24308a 3026054i bk15: 24308a 3030436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83481
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3266139 n_nop=2690165 n_act=16975 n_pre=16959 n_req=135510 n_rd=366168 n_write=175872 bw_util=0.3319
n_activity=1838693 dram_eff=0.5896
bk0: 24572a 3028791i bk1: 24572a 3038326i bk2: 24000a 3036432i bk3: 24000a 3043005i bk4: 22892a 3055637i bk5: 22892a 3058557i bk6: 21500a 3065299i bk7: 21500a 3068836i bk8: 21248a 3063987i bk9: 21248a 3069602i bk10: 21852a 3060917i bk11: 21852a 3067175i bk12: 23100a 3044603i bk13: 23100a 3049822i bk14: 23920a 3029931i bk15: 23920a 3037892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83874
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fdafd8d94b0 :  mf: uid=20566050, sid27:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (8867783), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3266139 n_nop=2689703 n_act=16946 n_pre=16930 n_req=135640 n_rd=366432 n_write=176128 bw_util=0.3322
n_activity=1841938 dram_eff=0.5891
bk0: 24572a 3031438i bk1: 24572a 3040675i bk2: 23996a 3038155i bk3: 23996a 3044754i bk4: 22904a 3054234i bk5: 22904a 3060233i bk6: 21496a 3063479i bk7: 21496a 3070395i bk8: 21248a 3065816i bk9: 21248a 3070802i bk10: 21596a 3063634i bk11: 21596a 3068233i bk12: 23484a 3039362i bk13: 23484a 3044653i bk14: 23920a 3034928i bk15: 23920a 3035571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83563

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67672, Miss = 45772, Miss_rate = 0.676, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[1]: Access = 67612, Miss = 45771, Miss_rate = 0.677, Pending_hits = 1495, Reservation_fails = 0
L2_cache_bank[2]: Access = 67644, Miss = 45786, Miss_rate = 0.677, Pending_hits = 269, Reservation_fails = 2
L2_cache_bank[3]: Access = 67648, Miss = 45785, Miss_rate = 0.677, Pending_hits = 1497, Reservation_fails = 0
L2_cache_bank[4]: Access = 67680, Miss = 45802, Miss_rate = 0.677, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[5]: Access = 67664, Miss = 45802, Miss_rate = 0.677, Pending_hits = 1514, Reservation_fails = 0
L2_cache_bank[6]: Access = 67600, Miss = 45785, Miss_rate = 0.677, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[7]: Access = 67600, Miss = 45785, Miss_rate = 0.677, Pending_hits = 1489, Reservation_fails = 0
L2_cache_bank[8]: Access = 67692, Miss = 45803, Miss_rate = 0.677, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[9]: Access = 67708, Miss = 45803, Miss_rate = 0.676, Pending_hits = 1542, Reservation_fails = 0
L2_cache_bank[10]: Access = 67676, Miss = 45788, Miss_rate = 0.677, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[11]: Access = 67644, Miss = 45788, Miss_rate = 0.677, Pending_hits = 1529, Reservation_fails = 0
L2_cache_bank[12]: Access = 67612, Miss = 45770, Miss_rate = 0.677, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[13]: Access = 67644, Miss = 45769, Miss_rate = 0.677, Pending_hits = 1536, Reservation_fails = 0
L2_cache_bank[14]: Access = 67740, Miss = 45804, Miss_rate = 0.676, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[15]: Access = 67740, Miss = 45804, Miss_rate = 0.676, Pending_hits = 1517, Reservation_fails = 0
L2_cache_bank[16]: Access = 67660, Miss = 45769, Miss_rate = 0.676, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[17]: Access = 67628, Miss = 45769, Miss_rate = 0.677, Pending_hits = 1532, Reservation_fails = 0
L2_cache_bank[18]: Access = 67628, Miss = 45771, Miss_rate = 0.677, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[19]: Access = 67660, Miss = 45771, Miss_rate = 0.676, Pending_hits = 1485, Reservation_fails = 0
L2_cache_bank[20]: Access = 67740, Miss = 45804, Miss_rate = 0.676, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[21]: Access = 67740, Miss = 45804, Miss_rate = 0.676, Pending_hits = 1512, Reservation_fails = 1
L2_total_cache_accesses = 1488632
L2_total_cache_misses = 1007305
L2_total_cache_miss_rate = 0.6767
L2_total_cache_pending_hits = 19832
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 461319
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19522
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523447
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 483840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1004288
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 483840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.104

icnt_total_pkts_mem_to_simt=4781984
icnt_total_pkts_simt_to_mem=3423992
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53722
	minimum = 6
	maximum = 46
Network latency average = 8.4079
	minimum = 6
	maximum = 41
Slowest packet = 2885003
Flit latency average = 6.86977
	minimum = 6
	maximum = 37
Slowest flit = 7951459
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235487
	minimum = 0.0186348 (at node 5)
	maximum = 0.0279522 (at node 0)
Accepted packet rate average = 0.0235487
	minimum = 0.0186348 (at node 5)
	maximum = 0.0279522 (at node 0)
Injected flit rate average = 0.0649038
	minimum = 0.0429411 (at node 5)
	maximum = 0.086034 (at node 42)
Accepted flit rate average= 0.0649038
	minimum = 0.0597529 (at node 5)
	maximum = 0.0896293 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.95782 (32 samples)
	minimum = 6 (32 samples)
	maximum = 91.125 (32 samples)
Network latency average = 8.70718 (32 samples)
	minimum = 6 (32 samples)
	maximum = 87.75 (32 samples)
Flit latency average = 7.29383 (32 samples)
	minimum = 6 (32 samples)
	maximum = 84.0938 (32 samples)
Fragmentation average = 0.0296362 (32 samples)
	minimum = 0 (32 samples)
	maximum = 41.4688 (32 samples)
Injected packet rate average = 0.0228332 (32 samples)
	minimum = 0.0180686 (32 samples)
	maximum = 0.0271027 (32 samples)
Accepted packet rate average = 0.0228332 (32 samples)
	minimum = 0.0180686 (32 samples)
	maximum = 0.0271027 (32 samples)
Injected flit rate average = 0.0629318 (32 samples)
	minimum = 0.0416357 (32 samples)
	maximum = 0.0834239 (32 samples)
Accepted flit rate average = 0.0629318 (32 samples)
	minimum = 0.0579383 (32 samples)
	maximum = 0.0869062 (32 samples)
Injected packet size average = 2.75615 (32 samples)
Accepted packet size average = 2.75615 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 33 min, 32 sec (5612 sec)
gpgpu_simulation_rate = 164498 (inst/sec)
gpgpu_simulation_rate = 1580 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 33: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 33 
gpu_sim_cycle = 38841
gpu_sim_insn = 28848876
gpu_ipc =     742.7429
gpu_tot_sim_cycle = 9128779
gpu_tot_sim_insn = 952012908
gpu_tot_ipc =     104.2870
gpu_tot_issued_cta = 2112
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 19064
partiton_reqs_in_parallel = 854502
partiton_reqs_in_parallel_total    = 38608903
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.3230
partiton_reqs_in_parallel_util = 854502
partiton_reqs_in_parallel_util_total    = 38608903
gpu_sim_cycle_parition_util = 38841
gpu_tot_sim_cycle_parition_util    = 1757667
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9667
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1488632
L2_BW  =     113.4841 GB/Sec
L2_BW_total  =      15.9393 GB/Sec
gpu_total_sim_rate=165136

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19114524
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 59136
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0276
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 57504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19111342
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 59136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19114524
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
159291, 153089, 153351, 158920, 159311, 153151, 153367, 158912, 43536, 41771, 41930, 28930, 
gpgpu_n_tot_thrd_icount = 1099540992
gpgpu_n_tot_w_icount = 34360656
gpgpu_n_stall_shd_mem = 169337
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035672
gpgpu_n_mem_write_global = 498960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25284864
gpgpu_n_store_insn = 15717240
gpgpu_n_shmem_insn = 104124504
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1892352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:991616	W0_Idle:6914894	W0_Scoreboard:59498436	W1:1995840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13469940	W32:18894876
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8285376 {8:1035672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67858560 {136:498960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116901312 {40:249480,136:786192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3991680 {8:498960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 1008 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 9128778 
mrq_lat_table:679872 	107605 	74410 	163008 	200638 	158086 	94325 	44747 	11402 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	973636 	544727 	1559 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	46 	1369710 	63778 	409 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	868204 	164798 	2697 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	45360 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2401 	203 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.514181  8.084274  8.659474  8.500000  7.569070  7.635407  8.404837  8.214800  8.647991  8.434021  7.994106  7.885659  9.300518  9.056509  7.974381  7.988024 
dram[1]:  8.623726  8.990338  7.936731  7.772806  7.310911  7.101195  9.413427  8.811466  8.911765  8.892391  7.507367  7.384964  8.589474  8.444026  7.981196  7.703795 
dram[2]:  8.940734  8.539083  9.104838  8.751938  7.382767  7.558100  8.493093  8.048338  8.951860  8.540709  8.104374  7.720644  9.039275  8.984985  7.591887  7.348557 
dram[3]:  8.478145  8.616501  8.093190  7.992920  7.334980  7.123901  9.132571  8.510118  8.182000  8.182000  7.733333  7.718631  8.723032  8.556721  8.217742  7.693792 
dram[4]:  9.008531  8.824512  8.872298  8.425373  7.306600  7.174733  8.817007  8.453044  8.522917  8.021568  8.202021  8.087649  8.555767  8.271890  7.600663  7.404358 
dram[5]:  8.315460  8.112468  8.081722  8.039335  7.521066  7.307435  9.425776  9.091010  7.732514  7.851248  7.946184  7.704934  8.912612  8.773216  7.970460  7.638635 
dram[6]:  9.427558  8.836658  8.643797  8.742395  7.290727  7.077048  8.837109  8.837109  8.815733  8.451447  7.961765  8.303681  8.104340  8.059688  7.720758  7.492406 
dram[7]:  8.299732  7.945346  8.168739  7.902062  7.636045  7.219190  9.492468  9.235625  7.303993  7.048161  8.370221  7.969348  9.209864  9.048453  7.929780  7.682787 
dram[8]:  8.785646  8.450500  8.548327  8.564246  7.046379  6.944667  9.030871  9.111235  8.636266  8.472631  7.834275  7.804878  8.288008  8.164651  7.784883  7.427100 
dram[9]:  8.402299  8.032967  8.271583  8.012196  7.982489  7.577428  8.817007  8.723109  7.579096  7.452778  8.612837  8.205129  9.057792  8.803411  7.525841  7.594371 
dram[10]:  9.163935  8.889616  8.196970  8.270683  7.026764  7.026764  9.446366  9.191919  8.544586  8.146761  7.888247  7.638060  8.459001  8.333333  7.741772  7.525841 
average row locality = 1537769/188297 = 8.166720
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6237      6236      6199      6199      5931      5931      5452      5452      5541      5541      5530      5530      6063      6063      6250      6250 
dram[1]:      6236      6236      6099      6099      6032      6032      5451      5451      5541      5541      5545      5545      6064      6064      6250      6249 
dram[2]:      6336      6336      6099      6099      6031      6031      5451      5451      5542      5542      5545      5545      6064      6064      6166      6166 
dram[3]:      6336      6336      6099      6099      6032      6032      5450      5450      5542      5542      5528      5528      6064      6064      6166      6166 
dram[4]:      6336      6336      6099      6099      5948      5948      5551      5551      5542      5542      5528      5528      6063      6063      6169      6169 
dram[5]:      6236      6236      6182      6182      5949      5949      5551      5551      5541      5541      5529      5529      6063      6063      6169      6169 
dram[6]:      6236      6236      6182      6182      5929      5928      5552      5552      5541      5541      5529      5529      5964      5964      6269      6269 
dram[7]:      6235      6235      6183      6183      5930      5930      5552      5552      5475      5475      5629      5629      5964      5964      6269      6269 
dram[8]:      6235      6235      6183      6183      5895      5895      5551      5551      5475      5475      5629      5629      5964      5964      6269      6269 
dram[9]:      6335      6335      6183      6183      5896      5896      5551      5551      5475      5475      5629      5629      5964      5964      6169      6169 
dram[10]:      6335      6335      6182      6182      5899      5899      5550      5550      5475      5475      5563      5563      6063      6063      6169      6169 
total reads: 1038809
bank skew: 6336/5450 = 1.16
chip skew: 94474/94402 = 1.00
number of total write accesses:
dram[0]:      3069      3069      3032      3032      2781      2781      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[1]:      3069      3069      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[2]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3005      3005 
dram[3]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2592      2592      2912      2912      3005      3005 
dram[4]:      3168      3168      2933      2933      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[5]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[6]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2813      2813      3104      3104 
dram[7]:      3069      3069      3015      3015      2798      2798      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[8]:      3069      3069      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[9]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3005      3005 
dram[10]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2625      2625      2912      2912      3005      3005 
total reads: 498960
bank skew: 3168/2541 = 1.25
chip skew: 45408/45342 = 1.00
average mf latency per bank:
dram[0]:        991       940      1052       912      1029       808       896       848      1015       897      1418      1073      1270      1030       998       957
dram[1]:        992       940      1045       900      1027       809       895       851      1014       895      1402      1071      1270      1030       998       958
dram[2]:       1001       950      1045       903      1026       808       899       852      1013       896      1402      1073      1255      1029       990       949
dram[3]:       1000       950      1051       906      1026       808       897       855      1015       895      1410      1085      1258      1031       989       950
dram[4]:        999       949      1050       908      1019       810       898       851      1015       896      1411      1086      1256      1029       991       949
dram[5]:        994       942      1048       904      1020       812       899       851      1015       896      1415      1088      1258      1030       989       950
dram[6]:        993       943      1049       903      1016       806       898       851      1014       895      1414      1089      1247      1035       996       955
dram[7]:        992       942      1049       903      1015       808       910       855      1003       883      1407      1079      1247      1038       996       954
dram[8]:        990       944      1068       909      1020       804       909       855      1004       884      1407      1079      1241      1030       995       955
dram[9]:        997       949      1069       909      1019       805       905       854      1005       883      1407      1079      1240      1031       988       945
dram[10]:        998       950      1060       909      1019       803       905       855      1004       884      1444      1084      1244      1026       987       948
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3338260 n_nop=2745538 n_act=16875 n_pre=16859 n_req=139747 n_rd=377620 n_write=181368 bw_util=0.3349
n_activity=1898742 dram_eff=0.5888
bk0: 24948a 3101444i bk1: 24944a 3110333i bk2: 24796a 3102706i bk3: 24796a 3110247i bk4: 23724a 3121162i bk5: 23724a 3124565i bk6: 21808a 3134022i bk7: 21808a 3143358i bk8: 22164a 3130758i bk9: 22164a 3132206i bk10: 22120a 3129674i bk11: 22120a 3140366i bk12: 24252a 3108189i bk13: 24252a 3116678i bk14: 25000a 3091423i bk15: 25000a 3100838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85787
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fdafdfb65c0 :  mf: uid=21208696, sid07:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9128778), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3338260 n_nop=2744845 n_act=17162 n_pre=17146 n_req=139777 n_rd=377739 n_write=181368 bw_util=0.335
n_activity=1899525 dram_eff=0.5887
bk0: 24944a 3099414i bk1: 24944a 3108726i bk2: 24396a 3103993i bk3: 24395a 3113167i bk4: 24128a 3112162i bk5: 24128a 3117362i bk6: 21804a 3135004i bk7: 21804a 3141483i bk8: 22164a 3132325i bk9: 22164a 3137279i bk10: 22180a 3131483i bk11: 22180a 3136982i bk12: 24256a 3106198i bk13: 24256a 3113841i bk14: 25000a 3091715i bk15: 24996a 3099174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86655
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3338260 n_nop=2745104 n_act=16902 n_pre=16886 n_req=139842 n_rd=377872 n_write=181496 bw_util=0.3351
n_activity=1895629 dram_eff=0.5902
bk0: 25344a 3094385i bk1: 25344a 3104898i bk2: 24396a 3104425i bk3: 24396a 3114641i bk4: 24124a 3114485i bk5: 24124a 3118671i bk6: 21804a 3132494i bk7: 21804a 3140649i bk8: 22168a 3132556i bk9: 22168a 3135164i bk10: 22180a 3128843i bk11: 22180a 3137400i bk12: 24256a 3107918i bk13: 24256a 3116902i bk14: 24664a 3094602i bk15: 24664a 3099918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84019
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3338260 n_nop=2744696 n_act=17238 n_pre=17222 n_req=139776 n_rd=377736 n_write=181368 bw_util=0.335
n_activity=1896267 dram_eff=0.5897
bk0: 25344a 3094091i bk1: 25344a 3104029i bk2: 24396a 3103778i bk3: 24396a 3113658i bk4: 24128a 3113869i bk5: 24128a 3117489i bk6: 21800a 3133243i bk7: 21800a 3137594i bk8: 22168a 3126507i bk9: 22168a 3134847i bk10: 22112a 3132350i bk11: 22112a 3138323i bk12: 24256a 3102811i bk13: 24256a 3107649i bk14: 24664a 3096111i bk15: 24664a 3101553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85984
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3338260 n_nop=2744704 n_act=17090 n_pre=17074 n_req=139848 n_rd=377888 n_write=181504 bw_util=0.3351
n_activity=1893790 dram_eff=0.5908
bk0: 25344a 3094736i bk1: 25344a 3104272i bk2: 24396a 3107278i bk3: 24396a 3112367i bk4: 23792a 3116391i bk5: 23792a 3122827i bk6: 22204a 3127656i bk7: 22204a 3134010i bk8: 22168a 3127595i bk9: 22168a 3133245i bk10: 22112a 3131936i bk11: 22112a 3139591i bk12: 24252a 3104677i bk13: 24252a 3113819i bk14: 24676a 3096324i bk15: 24676a 3100911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84092
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fdafdc85bd0 :  mf: uid=21208694, sid07:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (9128778), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3338260 n_nop=2744676 n_act=17236 n_pre=17220 n_req=139782 n_rd=377760 n_write=181368 bw_util=0.335
n_activity=1895013 dram_eff=0.5901
bk0: 24944a 3097489i bk1: 24944a 3109346i bk2: 24728a 3105208i bk3: 24728a 3105282i bk4: 23796a 3116719i bk5: 23796a 3121073i bk6: 22204a 3131583i bk7: 22204a 3136914i bk8: 22164a 3127253i bk9: 22164a 3131251i bk10: 22116a 3134069i bk11: 22116a 3141822i bk12: 24252a 3105162i bk13: 24252a 3111471i bk14: 24676a 3098408i bk15: 24676a 3104217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83793
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3338260 n_nop=2745354 n_act=16971 n_pre=16955 n_req=139745 n_rd=377612 n_write=181368 bw_util=0.3349
n_activity=1892538 dram_eff=0.5907
bk0: 24944a 3095765i bk1: 24944a 3109086i bk2: 24728a 3102892i bk3: 24728a 3109531i bk4: 23716a 3115144i bk5: 23712a 3124868i bk6: 22208a 3127242i bk7: 22208a 3136963i bk8: 22164a 3129351i bk9: 22164a 3132226i bk10: 22116a 3129369i bk11: 22116a 3139496i bk12: 23856a 3109668i bk13: 23856a 3117247i bk14: 25076a 3091867i bk15: 25076a 3095985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85345
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fdafda3f410 :  mf: uid=21208695, sid07:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (9128775), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3338260 n_nop=2744166 n_act=17291 n_pre=17275 n_req=139882 n_rd=377896 n_write=181632 bw_util=0.3352
n_activity=1892987 dram_eff=0.5912
bk0: 24940a 3098325i bk1: 24940a 3109433i bk2: 24732a 3102676i bk3: 24732a 3107763i bk4: 23720a 3116761i bk5: 23720a 3119186i bk6: 22208a 3131570i bk7: 22208a 3135914i bk8: 21900a 3130236i bk9: 21900a 3131986i bk10: 22516a 3125645i bk11: 22516a 3132848i bk12: 23856a 3110504i bk13: 23856a 3115461i bk14: 25076a 3093383i bk15: 25076a 3099160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84187
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3338260 n_nop=2744896 n_act=17202 n_pre=17186 n_req=139744 n_rd=377608 n_write=181368 bw_util=0.3349
n_activity=1897835 dram_eff=0.5891
bk0: 24940a 3102255i bk1: 24940a 3108793i bk2: 24732a 3105274i bk3: 24732a 3111810i bk4: 23580a 3120587i bk5: 23580a 3123591i bk6: 22204a 3127445i bk7: 22204a 3134380i bk8: 21900a 3131175i bk9: 21900a 3137206i bk10: 22516a 3127469i bk11: 22516a 3132981i bk12: 23856a 3107648i bk13: 23856a 3115385i bk14: 25076a 3091213i bk15: 25076a 3095900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83974
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3338260 n_nop=2744922 n_act=17185 n_pre=17169 n_req=139746 n_rd=377616 n_write=181368 bw_util=0.3349
n_activity=1894311 dram_eff=0.5902
bk0: 25340a 3094056i bk1: 25340a 3104302i bk2: 24732a 3102721i bk3: 24732a 3109008i bk4: 23584a 3122239i bk5: 23584a 3124935i bk6: 22204a 3131674i bk7: 22204a 3135368i bk8: 21900a 3130495i bk9: 21900a 3136371i bk10: 22516a 3127203i bk11: 22516a 3133842i bk12: 23856a 3110054i bk13: 23856a 3115390i bk14: 24676a 3094957i bk15: 24676a 3103285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84289
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3338260 n_nop=2744464 n_act=17146 n_pre=17130 n_req=139880 n_rd=377888 n_write=181632 bw_util=0.3352
n_activity=1897916 dram_eff=0.5896
bk0: 25340a 3097035i bk1: 25340a 3106205i bk2: 24728a 3104335i bk3: 24728a 3111485i bk4: 23596a 3120763i bk5: 23596a 3127261i bk6: 22200a 3129756i bk7: 22200a 3136618i bk8: 21900a 3132353i bk9: 21900a 3137380i bk10: 22252a 3130102i bk11: 22252a 3135045i bk12: 24252a 3104400i bk13: 24252a 3110055i bk14: 24676a 3100439i bk15: 24676a 3101274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8407

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69785, Miss = 47203, Miss_rate = 0.676, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[1]: Access = 69724, Miss = 47202, Miss_rate = 0.677, Pending_hits = 1498, Reservation_fails = 0
L2_cache_bank[2]: Access = 69757, Miss = 47218, Miss_rate = 0.677, Pending_hits = 272, Reservation_fails = 2
L2_cache_bank[3]: Access = 69762, Miss = 47217, Miss_rate = 0.677, Pending_hits = 1501, Reservation_fails = 0
L2_cache_bank[4]: Access = 69795, Miss = 47234, Miss_rate = 0.677, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[5]: Access = 69779, Miss = 47234, Miss_rate = 0.677, Pending_hits = 1518, Reservation_fails = 0
L2_cache_bank[6]: Access = 69713, Miss = 47217, Miss_rate = 0.677, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[7]: Access = 69712, Miss = 47217, Miss_rate = 0.677, Pending_hits = 1492, Reservation_fails = 0
L2_cache_bank[8]: Access = 69806, Miss = 47236, Miss_rate = 0.677, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[9]: Access = 69823, Miss = 47236, Miss_rate = 0.677, Pending_hits = 1546, Reservation_fails = 0
L2_cache_bank[10]: Access = 69790, Miss = 47220, Miss_rate = 0.677, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[11]: Access = 69757, Miss = 47220, Miss_rate = 0.677, Pending_hits = 1533, Reservation_fails = 0
L2_cache_bank[12]: Access = 69724, Miss = 47202, Miss_rate = 0.677, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[13]: Access = 69757, Miss = 47201, Miss_rate = 0.677, Pending_hits = 1539, Reservation_fails = 0
L2_cache_bank[14]: Access = 69856, Miss = 47237, Miss_rate = 0.676, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[15]: Access = 69856, Miss = 47237, Miss_rate = 0.676, Pending_hits = 1521, Reservation_fails = 0
L2_cache_bank[16]: Access = 69774, Miss = 47201, Miss_rate = 0.676, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[17]: Access = 69741, Miss = 47201, Miss_rate = 0.677, Pending_hits = 1535, Reservation_fails = 0
L2_cache_bank[18]: Access = 69740, Miss = 47202, Miss_rate = 0.677, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[19]: Access = 69773, Miss = 47202, Miss_rate = 0.677, Pending_hits = 1488, Reservation_fails = 0
L2_cache_bank[20]: Access = 69856, Miss = 47236, Miss_rate = 0.676, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[21]: Access = 69856, Miss = 47236, Miss_rate = 0.676, Pending_hits = 1515, Reservation_fails = 1
L2_total_cache_accesses = 1535136
L2_total_cache_misses = 1038809
L2_total_cache_miss_rate = 0.6767
L2_total_cache_pending_hits = 19907
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 476244
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 539831
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 498960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1035672
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 498960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.105

icnt_total_pkts_mem_to_simt=4931344
icnt_total_pkts_simt_to_mem=3530976
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60377
	minimum = 6
	maximum = 50
Network latency average = 8.47314
	minimum = 6
	maximum = 47
Slowest packet = 2979290
Flit latency average = 6.95661
	minimum = 6
	maximum = 43
Slowest flit = 8265108
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239464
	minimum = 0.0189495 (at node 0)
	maximum = 0.0284243 (at node 7)
Accepted packet rate average = 0.0239464
	minimum = 0.0189495 (at node 0)
	maximum = 0.0284243 (at node 7)
Injected flit rate average = 0.066
	minimum = 0.0436663 (at node 0)
	maximum = 0.0874871 (at node 42)
Accepted flit rate average= 0.066
	minimum = 0.0607621 (at node 0)
	maximum = 0.0911432 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.94709 (33 samples)
	minimum = 6 (33 samples)
	maximum = 89.8788 (33 samples)
Network latency average = 8.70008 (33 samples)
	minimum = 6 (33 samples)
	maximum = 86.5152 (33 samples)
Flit latency average = 7.28361 (33 samples)
	minimum = 6 (33 samples)
	maximum = 82.8485 (33 samples)
Fragmentation average = 0.0287382 (33 samples)
	minimum = 0 (33 samples)
	maximum = 40.2121 (33 samples)
Injected packet rate average = 0.0228669 (33 samples)
	minimum = 0.0180953 (33 samples)
	maximum = 0.0271427 (33 samples)
Accepted packet rate average = 0.0228669 (33 samples)
	minimum = 0.0180953 (33 samples)
	maximum = 0.0271427 (33 samples)
Injected flit rate average = 0.0630247 (33 samples)
	minimum = 0.0416972 (33 samples)
	maximum = 0.083547 (33 samples)
Accepted flit rate average = 0.0630247 (33 samples)
	minimum = 0.0580239 (33 samples)
	maximum = 0.0870346 (33 samples)
Injected packet size average = 2.75615 (33 samples)
Accepted packet size average = 2.75615 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 36 min, 5 sec (5765 sec)
gpgpu_simulation_rate = 165136 (inst/sec)
gpgpu_simulation_rate = 1583 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 34: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 34 
gpu_sim_cycle = 39129
gpu_sim_insn = 28848876
gpu_ipc =     737.2761
gpu_tot_sim_cycle = 9390058
gpu_tot_sim_insn = 980861784
gpu_tot_ipc =     104.4575
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 19514
partiton_reqs_in_parallel = 860838
partiton_reqs_in_parallel_total    = 39463405
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2944
partiton_reqs_in_parallel_util = 860838
partiton_reqs_in_parallel_util_total    = 39463405
gpu_sim_cycle_parition_util = 39129
gpu_tot_sim_cycle_parition_util    = 1796508
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9674
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1535136
L2_BW  =     112.6488 GB/Sec
L2_BW_total  =      15.9652 GB/Sec
gpu_total_sim_rate=165714

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19693752
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 60928
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0268
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59296
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19690570
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60928
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19693752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
164118, 157727, 157998, 163735, 164138, 157789, 158014, 163723, 43536, 41771, 41930, 28930, 
gpgpu_n_tot_thrd_icount = 1132860416
gpgpu_n_tot_w_icount = 35401888
gpgpu_n_stall_shd_mem = 169361
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1067056
gpgpu_n_mem_write_global = 514080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26051072
gpgpu_n_store_insn = 16193520
gpgpu_n_shmem_insn = 107279792
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1949696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1024
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1021540	W0_Idle:6930533	W0_Scoreboard:60641781	W1:2056320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13878120	W32:19467448
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8536448 {8:1067056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69914880 {136:514080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120443776 {40:257040,136:810016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4112640 {8:514080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 985 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 9390057 
mrq_lat_table:698488 	109911 	76436 	168533 	207730 	163880 	97825 	46487 	11427 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1001853 	563003 	1570 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	47 	1413973 	66011 	416 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	894629 	169705 	2749 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	60480 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2477 	205 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.359198  7.929694  8.529570  8.379401  7.498749  7.523849  8.335360  8.137487  8.464859  8.265686  7.833800  7.746999  9.231000  8.910232  7.888433  7.914403 
dram[1]:  8.552186  8.868640  7.840067  7.672158  7.157198  6.972707  9.273957  8.668072  8.837526  8.819037  7.444641  7.302346  8.392727  8.242857  7.920923  7.606804 
dram[2]:  8.782063  8.362083  9.007737  8.656134  7.292625  7.470349  8.419652  7.947826  8.746888  8.348515  7.921772  7.620127  8.980545  8.894027  7.496032  7.265385 
dram[3]:  8.390745  8.507385  7.960684  7.879865  7.213333  6.951625  9.068357  8.418629  8.123314  8.138996  7.629900  7.602180  8.532348  8.377496  8.156304  7.592444 
dram[4]:  8.829576  8.627313  8.820076  8.390991  7.202713  7.056294  8.718718  8.306404  8.365079  7.865672  8.071360  7.963844  8.437842  8.140212  7.468775  7.295753 
dram[5]:  8.187019  7.969244  7.917362  7.904167  7.380213  7.169182  9.357381  9.017113  7.692518  7.792052  7.801491  7.561879  8.791429  8.627103  7.879900  7.552358 
dram[6]:  9.262802  8.723385  8.607078  8.701835  7.186752  7.007004  8.701755  8.683831  8.673868  8.331028  7.889727  8.214916  7.988495  7.918421  7.588837  7.363081 
dram[7]:  8.186166  7.850942  8.025381  7.762684  7.536402  7.108130  9.421229  9.155266  7.213044  7.005912  8.206698  7.789282  9.099798  8.911155  7.860749  7.576923 
dram[8]:  8.675113  8.328410  8.484795  8.484795  6.921766  6.847509  8.865405  8.884089  8.516427  8.378788  7.733093  7.719172  8.147112  8.016874  7.673291  7.323976 
dram[9]:  8.248526  7.902340  8.135506  7.891847  7.901857  7.478661  8.736788  8.647180  7.500904  7.354610  8.482691  8.067733  9.008982  8.679808  7.468775  7.534290 
dram[10]:  9.007360  8.765443  8.120719  8.176724  6.903475  6.924864  9.294377  9.035370  8.482617  8.085770  7.778802  7.555954  8.256708  8.140212  7.625504  7.421838 
average row locality = 1584393/196765 = 8.052210
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6426      6425      6391      6391      6118      6118      5609      5609      5711      5711      5704      5704      6239      6239      6437      6437 
dram[1]:      6425      6425      6288      6288      6222      6222      5608      5608      5711      5711      5719      5719      6240      6240      6437      6436 
dram[2]:      6528      6528      6288      6288      6221      6221      5608      5608      5712      5712      5719      5719      6240      6240      6351      6351 
dram[3]:      6528      6528      6288      6288      6222      6222      5607      5607      5712      5712      5701      5701      6240      6240      6351      6351 
dram[4]:      6528      6528      6288      6288      6135      6135      5711      5711      5712      5712      5701      5701      6239      6239      6354      6354 
dram[5]:      6425      6425      6374      6374      6136      6136      5711      5711      5711      5711      5702      5702      6239      6239      6354      6354 
dram[6]:      6425      6425      6374      6374      6115      6114      5712      5712      5711      5711      5702      5702      6137      6137      6457      6457 
dram[7]:      6424      6424      6375      6375      6116      6116      5712      5712      5643      5643      5805      5805      6137      6137      6457      6457 
dram[8]:      6424      6424      6375      6375      6080      6080      5711      5711      5643      5643      5805      5805      6137      6137      6457      6457 
dram[9]:      6527      6527      6375      6375      6081      6081      5711      5711      5644      5644      5805      5805      6137      6137      6354      6354 
dram[10]:      6527      6527      6374      6374      6084      6084      5710      5710      5644      5644      5737      5737      6239      6239      6354      6354 
total reads: 1070313
bank skew: 6528/5607 = 1.16
chip skew: 97338/97264 = 1.00
number of total write accesses:
dram[0]:      3162      3162      3128      3128      2873      2873      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[1]:      3162      3162      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[2]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3094      3094 
dram[3]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2669      2669      2992      2992      3094      3094 
dram[4]:      3264      3264      3026      3026      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[5]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[6]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2890      2890      3196      3196 
dram[7]:      3162      3162      3111      3111      2890      2890      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[8]:      3162      3162      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[9]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3094      3094 
dram[10]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2703      2703      2992      2992      3094      3094 
total reads: 514080
bank skew: 3264/2618 = 1.25
chip skew: 46784/46716 = 1.00
average mf latency per bank:
dram[0]:        969       919      1027       891      1003       790       877       830       991       877      1383      1048      1241      1008       976       936
dram[1]:        969       919      1020       880      1002       790       875       833       991       875      1367      1046      1241      1008       975       937
dram[2]:        978       928      1020       882      1001       789       880       834       990       876      1366      1047      1227      1007       968       928
dram[3]:        977       928      1026       886      1001       790       878       837       992       875      1375      1059      1230      1008       967       929
dram[4]:        976       928      1025       888       994       792       879       833       992       876      1376      1061      1228      1007       969       928
dram[5]:        971       920      1023       883       995       794       880       833       991       876      1379      1063      1229      1008       967       929
dram[6]:        971       922      1024       882       992       788       879       833       990       875      1379      1063      1219      1013       974       934
dram[7]:        970       921      1024       882       990       789       890       837       980       863      1372      1053      1219      1015       974       933
dram[8]:        967       923      1043       888       995       786       890       837       981       865      1372      1054      1213      1008       973       934
dram[9]:        975       928      1043       889       994       787       885       836       981       864      1372      1053      1212      1009       966       924
dram[10]:        976       928      1035       888       994       785       886       836       981       864      1408      1058      1216      1004       965       927
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3410915 n_nop=2799709 n_act=17641 n_pre=17625 n_req=143985 n_rd=389076 n_write=186864 bw_util=0.3377
n_activity=1957671 dram_eff=0.5884
bk0: 25704a 3166969i bk1: 25700a 3176007i bk2: 25564a 3167820i bk3: 25564a 3175459i bk4: 24472a 3186828i bk5: 24472a 3190198i bk6: 22436a 3200644i bk7: 22436a 3210221i bk8: 22844a 3197238i bk9: 22844a 3198230i bk10: 22816a 3195491i bk11: 22816a 3206607i bk12: 24956a 3174129i bk13: 24956a 3182714i bk14: 25748a 3156314i bk15: 25748a 3166282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87271
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fdafe5f3070 :  mf: uid=21851340, sid17:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (9390057), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3410915 n_nop=2799008 n_act=17932 n_pre=17916 n_req=144015 n_rd=389195 n_write=186864 bw_util=0.3378
n_activity=1958306 dram_eff=0.5883
bk0: 25700a 3164506i bk1: 25700a 3174389i bk2: 25152a 3169402i bk3: 25152a 3178800i bk4: 24888a 3177453i bk5: 24887a 3182660i bk6: 22432a 3201182i bk7: 22432a 3207921i bk8: 22844a 3198428i bk9: 22844a 3203781i bk10: 22876a 3197680i bk11: 22876a 3203409i bk12: 24960a 3171618i bk13: 24960a 3179817i bk14: 25748a 3157118i bk15: 25744a 3164682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88373
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3410915 n_nop=2799267 n_act=17664 n_pre=17648 n_req=144084 n_rd=389336 n_write=187000 bw_util=0.3379
n_activity=1954287 dram_eff=0.5898
bk0: 26112a 3159152i bk1: 26112a 3170024i bk2: 25152a 3169460i bk3: 25152a 3180320i bk4: 24884a 3179545i bk5: 24884a 3184186i bk6: 22432a 3199143i bk7: 22432a 3207227i bk8: 22848a 3198759i bk9: 22848a 3201481i bk10: 22876a 3194612i bk11: 22876a 3203788i bk12: 24960a 3173759i bk13: 24960a 3182946i bk14: 25404a 3159652i bk15: 25404a 3165105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85464
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3410915 n_nop=2798855 n_act=18010 n_pre=17994 n_req=144014 n_rd=389192 n_write=186864 bw_util=0.3378
n_activity=1954903 dram_eff=0.5893
bk0: 26112a 3158800i bk1: 26112a 3169295i bk2: 25152a 3168665i bk3: 25152a 3179094i bk4: 24888a 3178973i bk5: 24888a 3182723i bk6: 22428a 3199449i bk7: 22428a 3204162i bk8: 22848a 3192649i bk9: 22848a 3201152i bk10: 22804a 3198368i bk11: 22804a 3204997i bk12: 24960a 3168281i bk13: 24960a 3173425i bk14: 25404a 3161216i bk15: 25404a 3166744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3410915 n_nop=2798827 n_act=17880 n_pre=17864 n_req=144086 n_rd=389344 n_write=187000 bw_util=0.3379
n_activity=1952160 dram_eff=0.5905
bk0: 26112a 3159478i bk1: 26112a 3169638i bk2: 25152a 3172628i bk3: 25152a 3178050i bk4: 24540a 3181239i bk5: 24540a 3188160i bk6: 22844a 3193996i bk7: 22844a 3200294i bk8: 22848a 3193492i bk9: 22848a 3199716i bk10: 22804a 3198056i bk11: 22804a 3205984i bk12: 24956a 3170687i bk13: 24956a 3179438i bk14: 25416a 3160867i bk15: 25416a 3165769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85556
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3410915 n_nop=2798815 n_act=18018 n_pre=18002 n_req=144020 n_rd=389216 n_write=186864 bw_util=0.3378
n_activity=1953857 dram_eff=0.5897
bk0: 25700a 3162448i bk1: 25700a 3174873i bk2: 25496a 3169948i bk3: 25496a 3170342i bk4: 24544a 3182034i bk5: 24544a 3186547i bk6: 22844a 3197726i bk7: 22844a 3203550i bk8: 22844a 3193495i bk9: 22844a 3197354i bk10: 22808a 3200378i bk11: 22808a 3208372i bk12: 24956a 3171113i bk13: 24956a 3177193i bk14: 25416a 3163442i bk15: 25416a 3169447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85441
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3410915 n_nop=2799565 n_act=17721 n_pre=17705 n_req=143981 n_rd=389060 n_write=186864 bw_util=0.3377
n_activity=1951188 dram_eff=0.5903
bk0: 25700a 3160353i bk1: 25700a 3174394i bk2: 25496a 3168246i bk3: 25496a 3175208i bk4: 24460a 3180178i bk5: 24456a 3190609i bk6: 22848a 3193333i bk7: 22848a 3203464i bk8: 22844a 3195779i bk9: 22844a 3198604i bk10: 22808a 3195746i bk11: 22808a 3206054i bk12: 24548a 3175677i bk13: 24548a 3183602i bk14: 25828a 3156766i bk15: 25828a 3161103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86791
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3410915 n_nop=2798321 n_act=18061 n_pre=18045 n_req=144122 n_rd=389352 n_write=187136 bw_util=0.338
n_activity=1951601 dram_eff=0.5908
bk0: 25696a 3163652i bk1: 25696a 3175238i bk2: 25500a 3167238i bk3: 25500a 3172694i bk4: 24464a 3182443i bk5: 24464a 3184858i bk6: 22848a 3197692i bk7: 22848a 3202291i bk8: 22572a 3196570i bk9: 22572a 3198445i bk10: 23220a 3191785i bk11: 23220a 3198928i bk12: 24548a 3176599i bk13: 24548a 3181490i bk14: 25828a 3158574i bk15: 25828a 3164632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85745
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3410915 n_nop=2799047 n_act=17982 n_pre=17966 n_req=143980 n_rd=389056 n_write=186864 bw_util=0.3377
n_activity=1956432 dram_eff=0.5887
bk0: 25696a 3167303i bk1: 25696a 3174195i bk2: 25500a 3170861i bk3: 25500a 3177376i bk4: 24320a 3185728i bk5: 24320a 3189211i bk6: 22844a 3193248i bk7: 22844a 3200378i bk8: 22572a 3197021i bk9: 22572a 3203748i bk10: 23220a 3193328i bk11: 23220a 3199502i bk12: 24548a 3173679i bk13: 24548a 3181445i bk14: 25828a 3156499i bk15: 25828a 3161220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85595
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3410915 n_nop=2799137 n_act=17929 n_pre=17913 n_req=143984 n_rd=389072 n_write=186864 bw_util=0.3377
n_activity=1953193 dram_eff=0.5897
bk0: 26108a 3159259i bk1: 26108a 3169679i bk2: 25500a 3167487i bk3: 25500a 3173791i bk4: 24324a 3187723i bk5: 24324a 3190347i bk6: 22844a 3197667i bk7: 22844a 3201826i bk8: 22576a 3196740i bk9: 22576a 3202735i bk10: 23220a 3193569i bk11: 23220a 3200355i bk12: 24548a 3176317i bk13: 24548a 3182006i bk14: 25416a 3160936i bk15: 25416a 3169045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85893
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3410915 n_nop=2798587 n_act=17928 n_pre=17912 n_req=144122 n_rd=389352 n_write=187136 bw_util=0.338
n_activity=1956624 dram_eff=0.5893
bk0: 26108a 3161835i bk1: 26108a 3171606i bk2: 25496a 3169592i bk3: 25496a 3176832i bk4: 24336a 3186262i bk5: 24336a 3192470i bk6: 22840a 3195616i bk7: 22840a 3203110i bk8: 22576a 3198575i bk9: 22576a 3203988i bk10: 22948a 3195924i bk11: 22948a 3201419i bk12: 24956a 3170280i bk13: 24956a 3176164i bk14: 25416a 3165638i bk15: 25416a 3166755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8578

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71898, Miss = 48635, Miss_rate = 0.676, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[1]: Access = 71836, Miss = 48634, Miss_rate = 0.677, Pending_hits = 1507, Reservation_fails = 0
L2_cache_bank[2]: Access = 71870, Miss = 48650, Miss_rate = 0.677, Pending_hits = 277, Reservation_fails = 2
L2_cache_bank[3]: Access = 71876, Miss = 48649, Miss_rate = 0.677, Pending_hits = 1510, Reservation_fails = 0
L2_cache_bank[4]: Access = 71910, Miss = 48667, Miss_rate = 0.677, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[5]: Access = 71893, Miss = 48667, Miss_rate = 0.677, Pending_hits = 1526, Reservation_fails = 0
L2_cache_bank[6]: Access = 71825, Miss = 48649, Miss_rate = 0.677, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[7]: Access = 71825, Miss = 48649, Miss_rate = 0.677, Pending_hits = 1504, Reservation_fails = 0
L2_cache_bank[8]: Access = 71921, Miss = 48668, Miss_rate = 0.677, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[9]: Access = 71938, Miss = 48668, Miss_rate = 0.677, Pending_hits = 1558, Reservation_fails = 0
L2_cache_bank[10]: Access = 71904, Miss = 48652, Miss_rate = 0.677, Pending_hits = 317, Reservation_fails = 0
L2_cache_bank[11]: Access = 71870, Miss = 48652, Miss_rate = 0.677, Pending_hits = 1539, Reservation_fails = 0
L2_cache_bank[12]: Access = 71836, Miss = 48633, Miss_rate = 0.677, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[13]: Access = 71870, Miss = 48632, Miss_rate = 0.677, Pending_hits = 1544, Reservation_fails = 0
L2_cache_bank[14]: Access = 71972, Miss = 48669, Miss_rate = 0.676, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[15]: Access = 71972, Miss = 48669, Miss_rate = 0.676, Pending_hits = 1530, Reservation_fails = 0
L2_cache_bank[16]: Access = 71887, Miss = 48632, Miss_rate = 0.677, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[17]: Access = 71853, Miss = 48632, Miss_rate = 0.677, Pending_hits = 1543, Reservation_fails = 0
L2_cache_bank[18]: Access = 71853, Miss = 48634, Miss_rate = 0.677, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[19]: Access = 71887, Miss = 48634, Miss_rate = 0.677, Pending_hits = 1496, Reservation_fails = 0
L2_cache_bank[20]: Access = 71972, Miss = 48669, Miss_rate = 0.676, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[21]: Access = 71972, Miss = 48669, Miss_rate = 0.676, Pending_hits = 1526, Reservation_fails = 1
L2_total_cache_accesses = 1581640
L2_total_cache_misses = 1070313
L2_total_cache_miss_rate = 0.6767
L2_total_cache_pending_hits = 20058
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 491093
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19748
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 556215
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 514080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1067056
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 514080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.106

icnt_total_pkts_mem_to_simt=5080704
icnt_total_pkts_simt_to_mem=3637960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54962
	minimum = 6
	maximum = 50
Network latency average = 8.42414
	minimum = 6
	maximum = 45
Slowest packet = 3147915
Flit latency average = 6.89528
	minimum = 6
	maximum = 41
Slowest flit = 8676352
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237702
	minimum = 0.0188101 (at node 0)
	maximum = 0.0282151 (at node 15)
Accepted packet rate average = 0.0237702
	minimum = 0.0188101 (at node 0)
	maximum = 0.0282151 (at node 15)
Injected flit rate average = 0.0655142
	minimum = 0.0433449 (at node 0)
	maximum = 0.0868432 (at node 42)
Accepted flit rate average= 0.0655142
	minimum = 0.0603149 (at node 0)
	maximum = 0.0904723 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.9354 (34 samples)
	minimum = 6 (34 samples)
	maximum = 88.7059 (34 samples)
Network latency average = 8.69197 (34 samples)
	minimum = 6 (34 samples)
	maximum = 85.2941 (34 samples)
Flit latency average = 7.27219 (34 samples)
	minimum = 6 (34 samples)
	maximum = 81.6176 (34 samples)
Fragmentation average = 0.0278929 (34 samples)
	minimum = 0 (34 samples)
	maximum = 39.0294 (34 samples)
Injected packet rate average = 0.0228935 (34 samples)
	minimum = 0.0181163 (34 samples)
	maximum = 0.0271743 (34 samples)
Accepted packet rate average = 0.0228935 (34 samples)
	minimum = 0.0181163 (34 samples)
	maximum = 0.0271743 (34 samples)
Injected flit rate average = 0.0630979 (34 samples)
	minimum = 0.0417457 (34 samples)
	maximum = 0.083644 (34 samples)
Accepted flit rate average = 0.0630979 (34 samples)
	minimum = 0.0580913 (34 samples)
	maximum = 0.0871357 (34 samples)
Injected packet size average = 2.75615 (34 samples)
Accepted packet size average = 2.75615 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 38 min, 39 sec (5919 sec)
gpgpu_simulation_rate = 165714 (inst/sec)
gpgpu_simulation_rate = 1586 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 35: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 35 
gpu_sim_cycle = 38947
gpu_sim_insn = 28848876
gpu_ipc =     740.7214
gpu_tot_sim_cycle = 9651155
gpu_tot_sim_insn = 1009710660
gpu_tot_ipc =     104.6207
gpu_tot_issued_cta = 2240
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 20206
partiton_reqs_in_parallel = 856834
partiton_reqs_in_parallel_total    = 40324243
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2670
partiton_reqs_in_parallel_util = 856834
partiton_reqs_in_parallel_util_total    = 40324243
gpu_sim_cycle_parition_util = 38947
gpu_tot_sim_cycle_parition_util    = 1835637
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9681
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1581640
L2_BW  =     113.1752 GB/Sec
L2_BW_total  =      15.9900 GB/Sec
gpu_total_sim_rate=166289

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20272980
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 62720
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0260
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20269798
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 62720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20272980
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
168946, 162363, 162645, 168544, 168970, 162430, 162664, 168548, 48375, 46411, 46590, 30129, 
gpgpu_n_tot_thrd_icount = 1166179840
gpgpu_n_tot_w_icount = 36443120
gpgpu_n_stall_shd_mem = 169396
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1098440
gpgpu_n_mem_write_global = 529200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26817280
gpgpu_n_store_insn = 16669800
gpgpu_n_shmem_insn = 110435080
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2007040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1059
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1052026	W0_Idle:6945797	W0_Scoreboard:61766678	W1:2116800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14286300	W32:20040020
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8787520 {8:1098440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71971200 {136:529200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 123986240 {40:264600,136:833840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4233600 {8:529200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 963 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 9651154 
mrq_lat_table:719312 	113733 	79020 	173043 	213481 	168721 	100866 	47651 	11514 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1034226 	577108 	1596 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	51 	1458087 	68378 	435 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	920932 	174692 	2841 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	75600 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2552 	207 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.515962  8.082719  8.664601  8.513913  7.637190  7.662521  8.493988  8.294520  8.616683  8.416101  7.970452  7.883105  9.406126  9.083015  8.019433  8.058584 
dram[1]:  8.710503  9.029277  7.970050  7.801303  7.293982  7.107519  9.438753  8.829166  8.991710  8.954593  7.579317  7.435942  8.545781  8.395061  8.038961  7.724649 
dram[2]:  8.944099  8.520710  9.141221  8.788991  7.430818  7.610306  8.578947  8.087787  8.900513  8.499510  8.059646  7.756054  9.153846  9.066667  7.623041  7.391337 
dram[3]:  8.549619  8.667240  8.091216  8.010034  7.350700  7.086207  9.232026  8.577935  8.241216  8.256898  7.766456  7.738544  8.702011  8.545781  8.285349  7.707607 
dram[4]:  8.991971  8.788143  8.953271  8.523131  7.339399  7.191473  8.882413  8.450389  8.499510  7.998157  8.210677  8.102540  8.606690  8.306283  7.607506  7.421815 
dram[5]:  8.342350  8.122634  8.048680  8.035420  7.518639  7.305512  9.525219  9.182876  7.810081  7.909754  7.939170  7.697945  8.963277  8.797597  8.008230  7.679558 
dram[6]:  9.425979  8.882988  8.741039  8.836051  7.323576  7.141975  8.865306  8.847251  8.809137  8.465365  8.027959  8.354995  8.137238  8.066725  7.730171  7.491334 
dram[7]:  8.341505  8.003244  8.157190  7.893204  7.676617  7.244132  9.589404  9.321888  7.327897  7.120100  8.349101  7.929021  9.271913  9.081951  7.991158  7.694273 
dram[8]:  8.834378  8.484953  8.618375  8.618375  7.055300  6.980243  9.030146  9.048959  8.649443  8.511466  7.872435  7.858415  8.296791  8.165790  7.815251  7.452024 
dram[9]:  8.406172  8.056755  8.267797  8.023026  8.044659  7.617744  8.900615  8.810345  7.615522  7.468941  8.626589  8.209302  9.180473  8.848860  7.583788  7.661417 
dram[10]:  9.171064  8.927369  8.252961  8.309199  7.036754  7.058372  9.461874  9.201271  8.614531  8.216555  7.917047  7.692648  8.409011  8.291812  7.752988  7.548487 
average row locality = 1631017/199015 = 8.195448
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6615      6614      6575      6575      6291      6291      5782      5782      5877      5877      5866      5866      6431      6431      6629      6629 
dram[1]:      6614      6614      6469      6469      6398      6398      5781      5781      5877      5877      5882      5882      6432      6432      6629      6628 
dram[2]:      6720      6720      6469      6469      6397      6397      5781      5781      5878      5878      5882      5882      6432      6432      6540      6540 
dram[3]:      6720      6720      6469      6469      6398      6398      5780      5780      5878      5878      5864      5864      6432      6432      6540      6540 
dram[4]:      6720      6720      6469      6469      6309      6309      5887      5887      5878      5878      5864      5864      6431      6431      6543      6543 
dram[5]:      6614      6614      6557      6557      6310      6310      5887      5887      5877      5877      5865      5865      6431      6431      6543      6543 
dram[6]:      6614      6614      6557      6557      6289      6288      5888      5888      5877      5877      5865      5865      6326      6326      6649      6649 
dram[7]:      6613      6613      6558      6558      6290      6290      5888      5888      5807      5807      5971      5971      6326      6326      6649      6649 
dram[8]:      6613      6613      6558      6558      6253      6253      5887      5887      5807      5807      5971      5971      6326      6326      6649      6649 
dram[9]:      6719      6719      6558      6558      6254      6254      5887      5887      5807      5807      5971      5971      6326      6326      6543      6543 
dram[10]:      6719      6719      6557      6557      6257      6257      5886      5886      5807      5807      5901      5901      6431      6431      6543      6543 
total reads: 1101817
bank skew: 6720/5780 = 1.16
chip skew: 100204/100128 = 1.00
number of total write accesses:
dram[0]:      3255      3255      3216      3216      2950      2950      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[1]:      3255      3255      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[2]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3187      3187 
dram[3]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2749      2749      3088      3088      3187      3187 
dram[4]:      3360      3360      3111      3111      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[5]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[6]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      2983      2983      3292      3292 
dram[7]:      3255      3255      3198      3198      2968      2968      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[8]:      3255      3255      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[9]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3187      3187 
dram[10]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2784      2784      3088      3088      3187      3187 
total reads: 529200
bank skew: 3360/2695 = 1.25
chip skew: 48160/48090 = 1.00
average mf latency per bank:
dram[0]:        947       899      1005       873       983       774       858       812       970       859      1350      1024      1210       984       954       915
dram[1]:        948       899       998       862       981       775       856       815       969       856      1335      1023      1210       984       953       916
dram[2]:        956       908       998       864       980       774       861       816       968       857      1334      1024      1196       983       947       908
dram[3]:        956       908      1004       867       980       774       859       818       970       857      1342      1035      1199       985       945       908
dram[4]:        955       907      1003       869       973       776       860       815       970       858      1343      1037      1198       983       947       907
dram[5]:        950       900      1001       865       974       778       860       815       970       857      1347      1039      1199       984       945       908
dram[6]:        950       902      1002       864       971       773       859       815       968       857      1346      1040      1189       989       952       913
dram[7]:        948       901      1002       864       969       774       870       818       959       845      1339      1030      1189       991       952       912
dram[8]:        946       903      1020       870       974       771       870       819       959       846      1339      1030      1183       984       951       913
dram[9]:        953       908      1021       870       974       771       866       818       960       845      1339      1030      1182       985       945       903
dram[10]:        954       908      1013       870       974       770       866       818       960       846      1374      1034      1186       980       944       906
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3483233 n_nop=2854691 n_act=17837 n_pre=17821 n_req=148221 n_rd=400524 n_write=192360 bw_util=0.3404
n_activity=2013479 dram_eff=0.5889
bk0: 26460a 3232214i bk1: 26456a 3241947i bk2: 26300a 3233751i bk3: 26300a 3241467i bk4: 25164a 3253368i bk5: 25164a 3256663i bk6: 23128a 3266911i bk7: 23128a 3277209i bk8: 23508a 3263644i bk9: 23508a 3264640i bk10: 23464a 3262342i bk11: 23464a 3273578i bk12: 25724a 3239828i bk13: 25724a 3248756i bk14: 26516a 3221464i bk15: 26516a 3232185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87939
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fdafedcd2a0 :  mf: uid=22493984, sid23:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9651154), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3483233 n_nop=2853958 n_act=18140 n_pre=18124 n_req=148253 n_rd=400651 n_write=192360 bw_util=0.3405
n_activity=2014372 dram_eff=0.5888
bk0: 26456a 3230096i bk1: 26456a 3240540i bk2: 25876a 3235151i bk3: 25875a 3245060i bk4: 25592a 3243997i bk5: 25592a 3249158i bk6: 23124a 3267866i bk7: 23124a 3274986i bk8: 23508a 3265122i bk9: 23508a 3270426i bk10: 23528a 3264392i bk11: 23528a 3270105i bk12: 25728a 3236987i bk13: 25728a 3245947i bk14: 26516a 3222437i bk15: 26512a 3230213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8884
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3483233 n_nop=2854233 n_act=17864 n_pre=17848 n_req=148322 n_rd=400792 n_write=192496 bw_util=0.3407
n_activity=2009982 dram_eff=0.5903
bk0: 26880a 3224436i bk1: 26880a 3236131i bk2: 25876a 3235678i bk3: 25876a 3246697i bk4: 25588a 3246005i bk5: 25588a 3250750i bk6: 23124a 3265644i bk7: 23124a 3273965i bk8: 23512a 3264896i bk9: 23512a 3268125i bk10: 23528a 3261282i bk11: 23528a 3270676i bk12: 25728a 3239262i bk13: 25728a 3249295i bk14: 26160a 3225016i bk15: 26160a 3231099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85828
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3483233 n_nop=2853805 n_act=18218 n_pre=18202 n_req=148252 n_rd=400648 n_write=192360 bw_util=0.3405
n_activity=2010841 dram_eff=0.5898
bk0: 26880a 3223947i bk1: 26880a 3235353i bk2: 25876a 3234683i bk3: 25876a 3245561i bk4: 25592a 3245423i bk5: 25592a 3249438i bk6: 23120a 3265980i bk7: 23120a 3270811i bk8: 23512a 3259217i bk9: 23512a 3267650i bk10: 23456a 3265128i bk11: 23456a 3272262i bk12: 25728a 3233650i bk13: 25728a 3239091i bk14: 26160a 3226714i bk15: 26160a 3232421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88449
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3483233 n_nop=2853773 n_act=18082 n_pre=18066 n_req=148328 n_rd=400808 n_write=192504 bw_util=0.3407
n_activity=2007791 dram_eff=0.591
bk0: 26880a 3225182i bk1: 26880a 3235544i bk2: 25876a 3238708i bk3: 25876a 3244152i bk4: 25236a 3247739i bk5: 25236a 3254643i bk6: 23548a 3259970i bk7: 23548a 3266998i bk8: 23512a 3259799i bk9: 23512a 3266327i bk10: 23456a 3264557i bk11: 23456a 3272892i bk12: 25724a 3235916i bk13: 25724a 3245623i bk14: 26172a 3226413i bk15: 26172a 3231492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86003
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3483233 n_nop=2853769 n_act=18224 n_pre=18208 n_req=148258 n_rd=400672 n_write=192360 bw_util=0.3405
n_activity=2009803 dram_eff=0.5901
bk0: 26456a 3227977i bk1: 26456a 3241106i bk2: 26228a 3235944i bk3: 26228a 3236410i bk4: 25240a 3248780i bk5: 25240a 3253274i bk6: 23548a 3264174i bk7: 23548a 3270397i bk8: 23508a 3259913i bk9: 23508a 3263722i bk10: 23460a 3267116i bk11: 23460a 3275215i bk12: 25724a 3236569i bk13: 25724a 3243038i bk14: 26172a 3228548i bk15: 26172a 3234948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86109
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3483233 n_nop=2854523 n_act=17925 n_pre=17909 n_req=148219 n_rd=400516 n_write=192360 bw_util=0.3404
n_activity=2006710 dram_eff=0.5909
bk0: 26456a 3226044i bk1: 26456a 3240411i bk2: 26228a 3234098i bk3: 26228a 3241310i bk4: 25156a 3245978i bk5: 25152a 3257273i bk6: 23552a 3259488i bk7: 23552a 3270138i bk8: 23508a 3262074i bk9: 23508a 3264811i bk10: 23460a 3262400i bk11: 23460a 3272871i bk12: 25304a 3241056i bk13: 25304a 3249622i bk14: 26596a 3222283i bk15: 26596a 3226078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87488
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3483233 n_nop=2853255 n_act=18269 n_pre=18253 n_req=148364 n_rd=400816 n_write=192640 bw_util=0.3408
n_activity=2007386 dram_eff=0.5913
bk0: 26452a 3229348i bk1: 26452a 3241264i bk2: 26232a 3233348i bk3: 26232a 3238941i bk4: 25160a 3248804i bk5: 25160a 3251270i bk6: 23552a 3263956i bk7: 23552a 3269198i bk8: 23228a 3263169i bk9: 23228a 3265358i bk10: 23884a 3258517i bk11: 23884a 3265554i bk12: 25304a 3242263i bk13: 25304a 3247637i bk14: 26596a 3223958i bk15: 26596a 3230433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86115
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3483233 n_nop=2854005 n_act=18186 n_pre=18170 n_req=148218 n_rd=400512 n_write=192360 bw_util=0.3404
n_activity=2012211 dram_eff=0.5893
bk0: 26452a 3232902i bk1: 26452a 3239970i bk2: 26232a 3236951i bk3: 26232a 3243597i bk4: 25012a 3252620i bk5: 25012a 3256140i bk6: 23548a 3259569i bk7: 23548a 3266716i bk8: 23228a 3263482i bk9: 23228a 3270328i bk10: 23884a 3259738i bk11: 23884a 3266586i bk12: 25304a 3239116i bk13: 25304a 3247387i bk14: 26596a 3221348i bk15: 26596a 3226708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86202
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3483233 n_nop=2854095 n_act=18137 n_pre=18121 n_req=148220 n_rd=400520 n_write=192360 bw_util=0.3404
n_activity=2009096 dram_eff=0.5902
bk0: 26876a 3224758i bk1: 26876a 3235374i bk2: 26232a 3233391i bk3: 26232a 3239874i bk4: 25016a 3254754i bk5: 25016a 3257003i bk6: 23548a 3263953i bk7: 23548a 3268260i bk8: 23228a 3263390i bk9: 23228a 3269571i bk10: 23884a 3259991i bk11: 23884a 3267138i bk12: 25304a 3241852i bk13: 25304a 3248224i bk14: 26172a 3226223i bk15: 26172a 3234622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86448
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3483233 n_nop=2853533 n_act=18134 n_pre=18118 n_req=148362 n_rd=400808 n_write=192640 bw_util=0.3407
n_activity=2012633 dram_eff=0.5897
bk0: 26876a 3227172i bk1: 26876a 3237662i bk2: 26228a 3235476i bk3: 26228a 3242921i bk4: 25028a 3253228i bk5: 25028a 3259361i bk6: 23544a 3261947i bk7: 23544a 3269809i bk8: 23228a 3265218i bk9: 23228a 3270579i bk10: 23604a 3262471i bk11: 23604a 3268335i bk12: 25724a 3235658i bk13: 25724a 3241711i bk14: 26172a 3231183i bk15: 26172a 3232446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86149

========= L2 cache stats =========
L2_cache_bank[0]: Access = 74011, Miss = 50066, Miss_rate = 0.676, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[1]: Access = 73948, Miss = 50065, Miss_rate = 0.677, Pending_hits = 1510, Reservation_fails = 0
L2_cache_bank[2]: Access = 73983, Miss = 50082, Miss_rate = 0.677, Pending_hits = 280, Reservation_fails = 2
L2_cache_bank[3]: Access = 73990, Miss = 50081, Miss_rate = 0.677, Pending_hits = 1514, Reservation_fails = 0
L2_cache_bank[4]: Access = 74025, Miss = 50099, Miss_rate = 0.677, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[5]: Access = 74008, Miss = 50099, Miss_rate = 0.677, Pending_hits = 1529, Reservation_fails = 0
L2_cache_bank[6]: Access = 73938, Miss = 50081, Miss_rate = 0.677, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 73937, Miss = 50081, Miss_rate = 0.677, Pending_hits = 1507, Reservation_fails = 0
L2_cache_bank[8]: Access = 74035, Miss = 50101, Miss_rate = 0.677, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[9]: Access = 74053, Miss = 50101, Miss_rate = 0.677, Pending_hits = 1560, Reservation_fails = 0
L2_cache_bank[10]: Access = 74018, Miss = 50084, Miss_rate = 0.677, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[11]: Access = 73983, Miss = 50084, Miss_rate = 0.677, Pending_hits = 1542, Reservation_fails = 0
L2_cache_bank[12]: Access = 73948, Miss = 50065, Miss_rate = 0.677, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[13]: Access = 73983, Miss = 50064, Miss_rate = 0.677, Pending_hits = 1547, Reservation_fails = 0
L2_cache_bank[14]: Access = 74088, Miss = 50102, Miss_rate = 0.676, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[15]: Access = 74088, Miss = 50102, Miss_rate = 0.676, Pending_hits = 1532, Reservation_fails = 0
L2_cache_bank[16]: Access = 74001, Miss = 50064, Miss_rate = 0.677, Pending_hits = 324, Reservation_fails = 0
L2_cache_bank[17]: Access = 73966, Miss = 50064, Miss_rate = 0.677, Pending_hits = 1546, Reservation_fails = 0
L2_cache_bank[18]: Access = 73965, Miss = 50065, Miss_rate = 0.677, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[19]: Access = 74000, Miss = 50065, Miss_rate = 0.677, Pending_hits = 1499, Reservation_fails = 0
L2_cache_bank[20]: Access = 74088, Miss = 50101, Miss_rate = 0.676, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[21]: Access = 74088, Miss = 50101, Miss_rate = 0.676, Pending_hits = 1528, Reservation_fails = 1
L2_total_cache_accesses = 1628144
L2_total_cache_misses = 1101817
L2_total_cache_miss_rate = 0.6767
L2_total_cache_pending_hits = 20117
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 506034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19807
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 572599
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 529200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1098440
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 529200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.107

icnt_total_pkts_mem_to_simt=5230064
icnt_total_pkts_simt_to_mem=3744944
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60211
	minimum = 6
	maximum = 66
Network latency average = 8.47162
	minimum = 6
	maximum = 59
Slowest packet = 3165177
Flit latency average = 6.94993
	minimum = 6
	maximum = 55
Slowest flit = 8724053
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238813
	minimum = 0.018898 (at node 1)
	maximum = 0.0283469 (at node 23)
Accepted packet rate average = 0.0238813
	minimum = 0.018898 (at node 1)
	maximum = 0.0283469 (at node 23)
Injected flit rate average = 0.0658204
	minimum = 0.0435475 (at node 1)
	maximum = 0.087249 (at node 42)
Accepted flit rate average= 0.0658204
	minimum = 0.0605967 (at node 1)
	maximum = 0.0908951 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.92587 (35 samples)
	minimum = 6 (35 samples)
	maximum = 88.0571 (35 samples)
Network latency average = 8.68567 (35 samples)
	minimum = 6 (35 samples)
	maximum = 84.5429 (35 samples)
Flit latency average = 7.26298 (35 samples)
	minimum = 6 (35 samples)
	maximum = 80.8571 (35 samples)
Fragmentation average = 0.027096 (35 samples)
	minimum = 0 (35 samples)
	maximum = 37.9143 (35 samples)
Injected packet rate average = 0.0229217 (35 samples)
	minimum = 0.0181387 (35 samples)
	maximum = 0.0272078 (35 samples)
Accepted packet rate average = 0.0229217 (35 samples)
	minimum = 0.0181387 (35 samples)
	maximum = 0.0272078 (35 samples)
Injected flit rate average = 0.0631757 (35 samples)
	minimum = 0.0417972 (35 samples)
	maximum = 0.083747 (35 samples)
Accepted flit rate average = 0.0631757 (35 samples)
	minimum = 0.0581629 (35 samples)
	maximum = 0.0872431 (35 samples)
Injected packet size average = 2.75615 (35 samples)
Accepted packet size average = 2.75615 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 41 min, 12 sec (6072 sec)
gpgpu_simulation_rate = 166289 (inst/sec)
gpgpu_simulation_rate = 1589 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 36: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 36 
gpu_sim_cycle = 39153
gpu_sim_insn = 28848876
gpu_ipc =     736.8242
gpu_tot_sim_cycle = 9912458
gpu_tot_sim_insn = 1038559536
gpu_tot_ipc =     104.7732
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 20848
partiton_reqs_in_parallel = 861366
partiton_reqs_in_parallel_total    = 41181077
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2414
partiton_reqs_in_parallel_util = 861366
partiton_reqs_in_parallel_util_total    = 41181077
gpu_sim_cycle_parition_util = 39153
gpu_tot_sim_cycle_parition_util    = 1874584
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9688
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1628144
L2_BW  =     112.5798 GB/Sec
L2_BW_total  =      16.0132 GB/Sec
gpu_total_sim_rate=166810

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20852208
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 64512
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0253
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20849026
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20852208
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
173773, 167001, 167292, 173364, 173797, 167073, 167311, 173359, 48375, 46411, 46590, 30129, 
gpgpu_n_tot_thrd_icount = 1199499264
gpgpu_n_tot_w_icount = 37484352
gpgpu_n_stall_shd_mem = 169419
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1129824
gpgpu_n_mem_write_global = 544320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 27583488
gpgpu_n_store_insn = 17146080
gpgpu_n_shmem_insn = 113590368
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2064384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1082
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1082061	W0_Idle:6961764	W0_Scoreboard:62910906	W1:2177280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14694480	W32:20612592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9038592 {8:1129824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74027520 {136:544320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127528704 {40:272160,136:857664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4354560 {8:544320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 943 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 9912457 
mrq_lat_table:738381 	116213 	81082 	178561 	220591 	174222 	104116 	49254 	11545 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1062683 	595133 	1618 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	54 	1502428 	70525 	448 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	947313 	179614 	2922 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	90720 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2628 	209 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.341825  7.949100  8.585179  8.441374  7.543581  7.531646  8.327916  8.125933  8.445601  8.258095  7.848056  7.792983  9.318398  8.976125  7.911422  7.936087 
dram[1]:  8.566245  8.896582  7.839427  7.704688  7.170839  6.975645  9.305555  8.710000  8.882587  8.847374  7.453937  7.319079  8.391417  8.208228  7.954688  7.654887 
dram[2]:  8.793893  8.436127  9.031136  8.712014  7.332078  7.501541  8.407336  7.918182  8.710244  8.305117  7.946429  7.619863  9.010139  8.895359  7.508258  7.257620 
dram[3]:  8.422421  8.533334  8.004870  7.940419  7.234770  6.985653  9.071875  8.471790  8.153424  8.153424  7.601201  7.588185  8.552931  8.362703  8.197541  7.646024 
dram[4]:  8.884318  8.690696  8.852783  8.429060  7.250380  7.078518  8.751961  8.327425  8.351730  7.852243  8.161141  8.028080  8.477883  8.179916  7.471247  7.296864 
dram[5]:  8.219433  7.986625  7.958003  7.945411  7.397059  7.207391  9.377101  9.072154  7.755865  7.865198  7.802817  7.602058  8.830172  8.642794  7.895817  7.584534 
dram[6]:  9.270320  8.728289  8.642858  8.687716  7.223485  7.030973  8.701755  8.684825  8.709269  8.366448  7.928443  8.268657  7.972477  7.919635  7.593611  7.390456 
dram[7]:  8.178888  7.849961  8.035200  7.773994  7.604465  7.159159  9.437633  9.204123  7.252684  7.065969  8.240472  7.882812  9.112488  8.950375  7.862308  7.593611 
dram[8]:  8.697515  8.326497  8.511865  8.511865  6.916667  6.876453  8.891435  8.927000  8.552094  8.420901  7.761539  7.735094  8.149190  7.999163  7.661919  7.363833 
dram[9]:  8.247415  7.919786  8.152597  7.896226  7.992399  7.558307  8.734834  8.683852  7.514115  7.350627  8.502809  8.122540  9.077872  8.745654  7.482423  7.533133 
dram[10]:  9.006950  8.763313  8.151786  8.205066  6.929722  6.960294  9.395789  9.108163  8.486957  8.095853  7.812063  7.625427  8.262891  8.152627  7.630816  7.448995 
average row locality = 1677641/207717 = 8.076571
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6804      6803      6767      6767      6478      6478      5939      5939      6047      6047      6040      6040      6607      6607      6816      6816 
dram[1]:      6803      6803      6658      6658      6588      6588      5938      5938      6047      6047      6056      6056      6608      6608      6816      6815 
dram[2]:      6912      6912      6658      6658      6587      6587      5938      5938      6048      6048      6056      6056      6608      6608      6725      6725 
dram[3]:      6912      6912      6658      6658      6588      6588      5937      5937      6048      6048      6037      6037      6608      6608      6725      6725 
dram[4]:      6912      6912      6658      6658      6496      6496      6047      6047      6048      6048      6037      6037      6607      6607      6728      6728 
dram[5]:      6803      6803      6749      6749      6497      6497      6047      6047      6047      6047      6038      6038      6607      6607      6728      6728 
dram[6]:      6803      6803      6749      6749      6475      6474      6048      6048      6047      6047      6038      6038      6499      6499      6837      6837 
dram[7]:      6802      6802      6750      6750      6476      6476      6048      6048      5975      5975      6147      6147      6499      6499      6837      6837 
dram[8]:      6802      6802      6750      6750      6438      6438      6047      6047      5975      5975      6147      6147      6499      6499      6837      6837 
dram[9]:      6911      6911      6750      6750      6439      6439      6047      6047      5976      5976      6147      6147      6499      6499      6728      6728 
dram[10]:      6911      6911      6749      6749      6442      6442      6046      6046      5976      5976      6075      6075      6607      6607      6728      6728 
total reads: 1133321
bank skew: 6912/5937 = 1.16
chip skew: 103068/102990 = 1.00
number of total write accesses:
dram[0]:      3348      3348      3312      3312      3042      3042      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[1]:      3348      3348      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[2]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3276      3276 
dram[3]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2826      2826      3168      3168      3276      3276 
dram[4]:      3456      3456      3204      3204      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[5]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[6]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3060      3060      3384      3384 
dram[7]:      3348      3348      3294      3294      3060      3060      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[8]:      3348      3348      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[9]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3276      3276 
dram[10]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2862      2862      3168      3168      3276      3276 
total reads: 544320
bank skew: 3456/2772 = 1.25
chip skew: 49536/49464 = 1.00
average mf latency per bank:
dram[0]:        927       880       983       854       960       758       841       796       949       841      1318      1002      1184       965       934       896
dram[1]:        928       880       976       843       959       759       839       799       948       839      1303      1000      1185       965       934       897
dram[2]:        936       889       976       845       957       758       844       800       947       839      1303      1001      1171       963       927       889
dram[3]:        936       889       982       849       958       758       842       802       949       839      1311      1012      1174       965       926       890
dram[4]:        934       888       980       851       951       760       843       799       949       840      1312      1014      1172       964       927       888
dram[5]:        930       882       979       846       952       762       843       799       949       840      1315      1016      1174       964       926       889
dram[6]:        929       883       979       846       949       756       842       799       948       839      1315      1017      1164       969       932       895
dram[7]:        928       883       979       845       947       758       853       802       938       828      1308      1007      1164       971       932       893
dram[8]:        926       884       997       851       952       755       853       803       939       829      1308      1007      1158       965       931       894
dram[9]:        933       889       998       851       951       755       849       802       939       828      1308      1007      1157       966       925       884
dram[10]:        934       889       990       851       951       754       849       802       939       828      1342      1012      1161       960       924       887
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3555933 n_nop=2908863 n_act=18625 n_pre=18609 n_req=152459 n_rd=411980 n_write=197856 bw_util=0.343
n_activity=2072922 dram_eff=0.5884
bk0: 27216a 3297369i bk1: 27212a 3307503i bk2: 27068a 3299125i bk3: 27068a 3307360i bk4: 25912a 3319045i bk5: 25912a 3322166i bk6: 23756a 3333399i bk7: 23756a 3343788i bk8: 24188a 3329608i bk9: 24188a 3331086i bk10: 24160a 3328116i bk11: 24160a 3339640i bk12: 26428a 3306065i bk13: 26428a 3315045i bk14: 27264a 3286907i bk15: 27264a 3297550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89104
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3555933 n_nop=2908097 n_act=18944 n_pre=18928 n_req=152491 n_rd=412108 n_write=197856 bw_util=0.3431
n_activity=2073800 dram_eff=0.5883
bk0: 27212a 3295731i bk1: 27212a 3306564i bk2: 26632a 3300711i bk3: 26632a 3310659i bk4: 26352a 3308901i bk5: 26352a 3314406i bk6: 23752a 3334054i bk7: 23752a 3341548i bk8: 24188a 3331386i bk9: 24188a 3336855i bk10: 24224a 3330911i bk11: 24224a 3336282i bk12: 26432a 3302883i bk13: 26432a 3311895i bk14: 27264a 3288012i bk15: 27260a 3295605i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89955
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3555933 n_nop=2908341 n_act=18676 n_pre=18660 n_req=152564 n_rd=412256 n_write=198000 bw_util=0.3432
n_activity=2069066 dram_eff=0.5899
bk0: 27648a 3289487i bk1: 27648a 3301689i bk2: 26632a 3300949i bk3: 26632a 3312361i bk4: 26348a 3311673i bk5: 26348a 3316430i bk6: 23752a 3331954i bk7: 23752a 3340698i bk8: 24192a 3330715i bk9: 24192a 3334530i bk10: 24224a 3327691i bk11: 24224a 3336758i bk12: 26432a 3305041i bk13: 26432a 3315394i bk14: 26900a 3290016i bk15: 26900a 3296258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87132
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3555933 n_nop=2907965 n_act=19012 n_pre=18996 n_req=152490 n_rd=412104 n_write=197856 bw_util=0.3431
n_activity=2070109 dram_eff=0.5893
bk0: 27648a 3289262i bk1: 27648a 3300745i bk2: 26632a 3300208i bk3: 26632a 3311207i bk4: 26352a 3310343i bk5: 26352a 3314889i bk6: 23748a 3332438i bk7: 23748a 3337912i bk8: 24192a 3325448i bk9: 24192a 3334093i bk10: 24148a 3331199i bk11: 24148a 3338637i bk12: 26432a 3299560i bk13: 26432a 3305029i bk14: 26900a 3292226i bk15: 26900a 3298115i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89448
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fdb060bf1e0 :  mf: uid=23136627, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9912456), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3555933 n_nop=2907969 n_act=18858 n_pre=18842 n_req=152566 n_rd=412264 n_write=198000 bw_util=0.3432
n_activity=2066567 dram_eff=0.5906
bk0: 27648a 3290710i bk1: 27648a 3301042i bk2: 26632a 3304180i bk3: 26632a 3309991i bk4: 25984a 3313317i bk5: 25984a 3320166i bk6: 24188a 3326093i bk7: 24188a 3333614i bk8: 24192a 3325676i bk9: 24192a 3332383i bk10: 24148a 3330950i bk11: 24148a 3339183i bk12: 26428a 3301585i bk13: 26428a 3311762i bk14: 26912a 3291847i bk15: 26912a 3296530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87312
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3555933 n_nop=2907969 n_act=18998 n_pre=18982 n_req=152496 n_rd=412128 n_write=197856 bw_util=0.3431
n_activity=2068882 dram_eff=0.5897
bk0: 27212a 3293299i bk1: 27212a 3306693i bk2: 26996a 3301551i bk3: 26996a 3301865i bk4: 25988a 3313926i bk5: 25988a 3318594i bk6: 24188a 3330054i bk7: 24188a 3337145i bk8: 24188a 3326004i bk9: 24188a 3330154i bk10: 24152a 3333400i bk11: 24152a 3341546i bk12: 26428a 3302553i bk13: 26428a 3309431i bk14: 26912a 3293850i bk15: 26912a 3300343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87478
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7fdaff4d2a30 :  mf: uid=23136625, sid03:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (9912457), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3555933 n_nop=2908683 n_act=18723 n_pre=18707 n_req=152455 n_rd=411964 n_write=197856 bw_util=0.343
n_activity=2065216 dram_eff=0.5906
bk0: 27212a 3291208i bk1: 27212a 3305589i bk2: 26996a 3299240i bk3: 26996a 3306967i bk4: 25900a 3311389i bk5: 25896a 3323134i bk6: 24192a 3326186i bk7: 24192a 3336500i bk8: 24188a 3328239i bk9: 24188a 3330932i bk10: 24152a 3328903i bk11: 24152a 3339199i bk12: 25996a 3307051i bk13: 25996a 3315749i bk14: 27348a 3287150i bk15: 27348a 3290947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88594
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3555933 n_nop=2907435 n_act=19049 n_pre=19033 n_req=152604 n_rd=412272 n_write=198144 bw_util=0.3433
n_activity=2066359 dram_eff=0.5908
bk0: 27208a 3294471i bk1: 27208a 3306446i bk2: 27000a 3298296i bk3: 27000a 3304381i bk4: 25904a 3314491i bk5: 25904a 3316736i bk6: 24192a 3330358i bk7: 24192a 3335985i bk8: 23900a 3329621i bk9: 23900a 3331975i bk10: 24588a 3324439i bk11: 24588a 3331798i bk12: 25996a 3308096i bk13: 25996a 3314156i bk14: 27348a 3289463i bk15: 27348a 3295970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87391
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fdaff56a360 :  mf: uid=23136628, sid03:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (9912457), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3555933 n_nop=2908139 n_act=18998 n_pre=18982 n_req=152454 n_rd=411958 n_write=197856 bw_util=0.343
n_activity=2070834 dram_eff=0.589
bk0: 27208a 3298087i bk1: 27208a 3305613i bk2: 27000a 3302229i bk3: 27000a 3309045i bk4: 25752a 3317857i bk5: 25750a 3321888i bk6: 24188a 3325605i bk7: 24188a 3333026i bk8: 23900a 3329515i bk9: 23900a 3336541i bk10: 24588a 3325964i bk11: 24588a 3332651i bk12: 25996a 3304788i bk13: 25996a 3313400i bk14: 27348a 3286600i bk15: 27348a 3291924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87344
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3555933 n_nop=2908283 n_act=18917 n_pre=18901 n_req=152458 n_rd=411976 n_write=197856 bw_util=0.343
n_activity=2068331 dram_eff=0.5897
bk0: 27644a 3289851i bk1: 27644a 3300416i bk2: 27000a 3298731i bk3: 27000a 3305312i bk4: 25756a 3320794i bk5: 25756a 3323271i bk6: 24188a 3330026i bk7: 24188a 3335024i bk8: 23904a 3329651i bk9: 23904a 3335844i bk10: 24588a 3326334i bk11: 24588a 3333769i bk12: 25996a 3308152i bk13: 25996a 3315003i bk14: 26912a 3291782i bk15: 26912a 3300052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87572
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fdaff433f80 :  mf: uid=23136626, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (9912453), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3555933 n_nop=2907697 n_act=18918 n_pre=18902 n_req=152604 n_rd=412272 n_write=198144 bw_util=0.3433
n_activity=2072204 dram_eff=0.5891
bk0: 27644a 3292500i bk1: 27644a 3303458i bk2: 26996a 3301030i bk3: 26996a 3308639i bk4: 25768a 3318401i bk5: 25768a 3325284i bk6: 24184a 3328587i bk7: 24184a 3336194i bk8: 23904a 3331653i bk9: 23904a 3337209i bk10: 24300a 3328789i bk11: 24300a 3335067i bk12: 26428a 3301367i bk13: 26428a 3307790i bk14: 26912a 3296795i bk15: 26912a 3298245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8734

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76124, Miss = 51498, Miss_rate = 0.677, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[1]: Access = 76060, Miss = 51497, Miss_rate = 0.677, Pending_hits = 1521, Reservation_fails = 0
L2_cache_bank[2]: Access = 76096, Miss = 51514, Miss_rate = 0.677, Pending_hits = 285, Reservation_fails = 2
L2_cache_bank[3]: Access = 76104, Miss = 51513, Miss_rate = 0.677, Pending_hits = 1522, Reservation_fails = 0
L2_cache_bank[4]: Access = 76140, Miss = 51532, Miss_rate = 0.677, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[5]: Access = 76122, Miss = 51532, Miss_rate = 0.677, Pending_hits = 1538, Reservation_fails = 0
L2_cache_bank[6]: Access = 76050, Miss = 51513, Miss_rate = 0.677, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[7]: Access = 76050, Miss = 51513, Miss_rate = 0.677, Pending_hits = 1518, Reservation_fails = 0
L2_cache_bank[8]: Access = 76150, Miss = 51533, Miss_rate = 0.677, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[9]: Access = 76168, Miss = 51533, Miss_rate = 0.677, Pending_hits = 1568, Reservation_fails = 0
L2_cache_bank[10]: Access = 76132, Miss = 51516, Miss_rate = 0.677, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[11]: Access = 76096, Miss = 51516, Miss_rate = 0.677, Pending_hits = 1554, Reservation_fails = 0
L2_cache_bank[12]: Access = 76060, Miss = 51496, Miss_rate = 0.677, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[13]: Access = 76096, Miss = 51495, Miss_rate = 0.677, Pending_hits = 1552, Reservation_fails = 0
L2_cache_bank[14]: Access = 76204, Miss = 51534, Miss_rate = 0.676, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[15]: Access = 76204, Miss = 51534, Miss_rate = 0.676, Pending_hits = 1544, Reservation_fails = 0
L2_cache_bank[16]: Access = 76114, Miss = 51495, Miss_rate = 0.677, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[17]: Access = 76078, Miss = 51495, Miss_rate = 0.677, Pending_hits = 1555, Reservation_fails = 0
L2_cache_bank[18]: Access = 76078, Miss = 51497, Miss_rate = 0.677, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[19]: Access = 76114, Miss = 51497, Miss_rate = 0.677, Pending_hits = 1510, Reservation_fails = 0
L2_cache_bank[20]: Access = 76204, Miss = 51534, Miss_rate = 0.676, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[21]: Access = 76204, Miss = 51534, Miss_rate = 0.676, Pending_hits = 1537, Reservation_fails = 1
L2_total_cache_accesses = 1674648
L2_total_cache_misses = 1133321
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 20282
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 520869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 588983
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 544320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1129824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 544320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.108

icnt_total_pkts_mem_to_simt=5379424
icnt_total_pkts_simt_to_mem=3851928
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54709
	minimum = 6
	maximum = 48
Network latency average = 8.41846
	minimum = 6
	maximum = 38
Slowest packet = 3257018
Flit latency average = 6.8922
	minimum = 6
	maximum = 35
Slowest flit = 9132791
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237556
	minimum = 0.0187985 (at node 0)
	maximum = 0.0281978 (at node 3)
Accepted packet rate average = 0.0237556
	minimum = 0.0187985 (at node 0)
	maximum = 0.0281978 (at node 3)
Injected flit rate average = 0.065474
	minimum = 0.0433183 (at node 0)
	maximum = 0.0867899 (at node 42)
Accepted flit rate average= 0.065474
	minimum = 0.0602779 (at node 0)
	maximum = 0.0904168 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.91535 (36 samples)
	minimum = 6 (36 samples)
	maximum = 86.9444 (36 samples)
Network latency average = 8.67825 (36 samples)
	minimum = 6 (36 samples)
	maximum = 83.25 (36 samples)
Flit latency average = 7.25268 (36 samples)
	minimum = 6 (36 samples)
	maximum = 79.5833 (36 samples)
Fragmentation average = 0.0263433 (36 samples)
	minimum = 0 (36 samples)
	maximum = 36.8611 (36 samples)
Injected packet rate average = 0.0229449 (36 samples)
	minimum = 0.018157 (36 samples)
	maximum = 0.0272353 (36 samples)
Accepted packet rate average = 0.0229449 (36 samples)
	minimum = 0.018157 (36 samples)
	maximum = 0.0272353 (36 samples)
Injected flit rate average = 0.0632396 (36 samples)
	minimum = 0.0418394 (36 samples)
	maximum = 0.0838315 (36 samples)
Accepted flit rate average = 0.0632396 (36 samples)
	minimum = 0.0582216 (36 samples)
	maximum = 0.0873313 (36 samples)
Injected packet size average = 2.75615 (36 samples)
Accepted packet size average = 2.75615 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 43 min, 46 sec (6226 sec)
gpgpu_simulation_rate = 166810 (inst/sec)
gpgpu_simulation_rate = 1592 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 37: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 37 
gpu_sim_cycle = 39002
gpu_sim_insn = 28848876
gpu_ipc =     739.6768
gpu_tot_sim_cycle = 10173610
gpu_tot_sim_insn = 1067408412
gpu_tot_ipc =     104.9193
gpu_tot_issued_cta = 2368
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 21517
partiton_reqs_in_parallel = 858044
partiton_reqs_in_parallel_total    = 42042443
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2168
partiton_reqs_in_parallel_util = 858044
partiton_reqs_in_parallel_util_total    = 42042443
gpu_sim_cycle_parition_util = 39002
gpu_tot_sim_cycle_parition_util    = 1913737
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9694
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1674648
L2_BW  =     113.0156 GB/Sec
L2_BW_total  =      16.0354 GB/Sec
gpu_total_sim_rate=167305

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21431436
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 66304
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0246
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 64672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21428254
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 66304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21431436
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
178600, 171636, 171939, 178181, 178624, 171718, 171958, 178166, 48375, 46411, 46590, 30129, 
gpgpu_n_tot_thrd_icount = 1232818688
gpgpu_n_tot_w_icount = 38525584
gpgpu_n_stall_shd_mem = 169453
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1161208
gpgpu_n_mem_write_global = 559440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28349696
gpgpu_n_store_insn = 17622360
gpgpu_n_shmem_insn = 116745656
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2121728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1116
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1112757	W0_Idle:6976737	W0_Scoreboard:64035358	W1:2237760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15102660	W32:21185164
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9289664 {8:1161208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 76083840 {136:559440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 131071168 {40:279720,136:881488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4475520 {8:559440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 923 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 10173609 
mrq_lat_table:759905 	120386 	83608 	182938 	226034 	178725 	106973 	50404 	11616 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1095633 	608668 	1637 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	56 	1546687 	72750 	466 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	973510 	184714 	3009 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	105840 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2704 	211 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.489829  8.093871  8.712963  8.568708  7.674784  7.662745  8.477767  8.274239  8.588951  8.400183  7.977273  7.921875  9.484448  9.139873  8.035303  8.060046 
dram[1]:  8.715957  9.048569  7.949765  7.814815  7.300219  7.103056  9.461457  8.862513  9.010805  8.975538  7.581260  7.445440  8.536048  8.351868  8.078704  7.777860 
dram[2]:  8.947104  8.586624  9.157324  8.837696  7.463032  7.634072  8.557784  8.064807  8.855212  8.447514  8.076855  7.748305  9.174111  9.058506  7.628338  7.387213 
dram[3]:  8.572807  8.684597  8.115385  8.050875  7.364775  7.113167  9.207605  8.606148  8.264865  8.264865  7.730051  7.716949  8.698358  8.507185  8.319579  7.766616 
dram[4]:  9.038168  8.843154  8.978724  8.554054  7.379985  7.206466  8.906886  8.479224  8.494445  7.977391  8.293261  8.159498  8.637768  8.337199  7.602365  7.416006 
dram[5]:  8.366480  8.131722  8.069640  8.057032  7.528012  7.336575  9.535826  9.229146  7.867067  7.976522  7.932927  7.730900  8.976807  8.788647  8.029664  7.704869 
dram[6]:  9.424571  8.879148  8.784497  8.829623  7.353118  7.158742  8.856317  8.839269  8.854247  8.477818  8.059292  8.401292  8.112943  8.059787  7.715859  7.511794 
dram[7]:  8.325619  7.993870  8.159810  7.897397  7.737549  7.288161  9.596656  9.361876  7.361338  7.174086  8.375224  8.015464  9.257761  9.095194  7.985562  7.715859 
dram[8]:  8.848176  8.474411  8.652684  8.652684  7.042785  7.002163  9.047291  9.065153  8.677885  8.530246  7.893401  7.866779  8.290648  8.139785  7.784444  7.485043 
dram[9]:  8.396375  8.065859  8.277689  8.020218  8.128034  7.690420  8.889642  8.838306  7.622466  7.458678  8.638889  8.256638  9.223055  8.889792  7.591144  7.653274 
dram[10]:  9.161651  8.916318  8.276886  8.330372  7.055919  7.086798  9.554630  9.265388  8.611641  8.219490  7.942906  7.755067  8.406851  8.295960  7.751319  7.568800 
average row locality = 1724265/209985 = 8.211372
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6993      6992      6951      6951      6651      6651      6112      6112      6213      6213      6202      6202      6799      6799      7008      7008 
dram[1]:      6992      6992      6839      6839      6764      6764      6111      6111      6213      6213      6219      6219      6800      6800      7008      7007 
dram[2]:      7104      7104      6839      6839      6763      6763      6111      6111      6214      6214      6219      6219      6800      6800      6914      6914 
dram[3]:      7104      7104      6839      6839      6764      6764      6110      6110      6214      6214      6200      6200      6800      6800      6914      6914 
dram[4]:      7104      7104      6839      6839      6670      6670      6223      6223      6214      6214      6200      6200      6799      6799      6917      6917 
dram[5]:      6992      6992      6932      6932      6671      6671      6223      6223      6213      6213      6201      6201      6799      6799      6917      6917 
dram[6]:      6992      6992      6932      6932      6649      6648      6224      6224      6213      6213      6201      6201      6688      6688      7029      7029 
dram[7]:      6991      6991      6933      6933      6650      6650      6224      6224      6139      6139      6313      6313      6688      6688      7029      7029 
dram[8]:      6991      6991      6933      6933      6611      6611      6223      6223      6139      6139      6313      6313      6688      6688      7029      7029 
dram[9]:      7103      7103      6933      6933      6612      6612      6223      6223      6139      6139      6313      6313      6688      6688      6917      6917 
dram[10]:      7103      7103      6932      6932      6615      6615      6222      6222      6139      6139      6239      6239      6799      6799      6917      6917 
total reads: 1164825
bank skew: 7104/6110 = 1.16
chip skew: 105934/105854 = 1.00
number of total write accesses:
dram[0]:      3441      3441      3400      3400      3119      3119      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[1]:      3441      3441      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[2]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3369      3369 
dram[3]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2906      2906      3264      3264      3369      3369 
dram[4]:      3552      3552      3289      3289      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[5]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[6]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3153      3153      3480      3480 
dram[7]:      3441      3441      3381      3381      3138      3138      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[8]:      3441      3441      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[9]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3369      3369 
dram[10]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      2943      2943      3264      3264      3369      3369 
total reads: 559440
bank skew: 3552/2849 = 1.25
chip skew: 50912/50838 = 1.00
average mf latency per bank:
dram[0]:        908       863       963       837       941       744       823       780       929       824      1289       981      1157       943       914       878
dram[1]:        909       862       956       827       940       745       822       783       929       822      1275       979      1157       943       914       878
dram[2]:        917       871       956       829       939       744       826       784       928       823      1274       980      1144       942       908       871
dram[3]:        916       871       962       832       939       744       824       786       930       822      1281       991      1146       943       906       871
dram[4]:        915       870       960       834       933       746       825       783       929       823      1282       992      1145       942       908       870
dram[5]:        911       864       959       830       933       748       826       783       929       823      1286       994      1146       943       906       871
dram[6]:        910       865       960       829       930       743       825       783       928       822      1285       995      1137       947       912       876
dram[7]:        909       865       960       829       929       744       835       786       919       811      1279       986      1137       949       912       874
dram[8]:        907       866       977       835       933       741       835       786       920       812      1279       986      1132       943       912       876
dram[9]:        914       871       978       835       933       741       831       785       920       811      1279       986      1130       944       906       866
dram[10]:        915       871       970       835       933       740       832       786       920       812      1312       990      1134       939       905       869
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3628353 n_nop=2963943 n_act=18823 n_pre=18807 n_req=156695 n_rd=423428 n_write=203352 bw_util=0.3455
n_activity=2128880 dram_eff=0.5888
bk0: 27972a 3363050i bk1: 27968a 3373844i bk2: 27804a 3364977i bk3: 27804a 3373970i bk4: 26604a 3385848i bk5: 26604a 3388936i bk6: 24448a 3399984i bk7: 24448a 3410555i bk8: 24852a 3396129i bk9: 24852a 3398249i bk10: 24808a 3394903i bk11: 24808a 3406555i bk12: 27196a 3371528i bk13: 27196a 3380604i bk14: 28032a 3352563i bk15: 28032a 3362815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89475
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fdb050dfbe0 :  mf: uid=23779272, sid11:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10173609), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3628353 n_nop=2963146 n_act=19154 n_pre=19138 n_req=156729 n_rd=423563 n_write=203352 bw_util=0.3456
n_activity=2129890 dram_eff=0.5887
bk0: 27968a 3361550i bk1: 27968a 3372873i bk2: 27356a 3366777i bk3: 27355a 3377202i bk4: 27056a 3375597i bk5: 27056a 3381106i bk6: 24444a 3400588i bk7: 24444a 3408370i bk8: 24852a 3398061i bk9: 24852a 3403291i bk10: 24876a 3397755i bk11: 24876a 3403459i bk12: 27200a 3368390i bk13: 27200a 3377392i bk14: 28032a 3353427i bk15: 28028a 3361222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90292
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3628353 n_nop=2963417 n_act=18872 n_pre=18856 n_req=156802 n_rd=423712 n_write=203496 bw_util=0.3457
n_activity=2124717 dram_eff=0.5904
bk0: 28416a 3354920i bk1: 28416a 3368034i bk2: 27356a 3367084i bk3: 27356a 3378853i bk4: 27052a 3378134i bk5: 27052a 3383334i bk6: 24444a 3398703i bk7: 24444a 3407770i bk8: 24856a 3397399i bk9: 24856a 3401336i bk10: 24876a 3394374i bk11: 24876a 3404025i bk12: 27200a 3370587i bk13: 27200a 3381360i bk14: 27656a 3355449i bk15: 27656a 3361831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8728
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3628353 n_nop=2962997 n_act=19230 n_pre=19214 n_req=156728 n_rd=423560 n_write=203352 bw_util=0.3456
n_activity=2126104 dram_eff=0.5897
bk0: 28416a 3355049i bk1: 28416a 3366761i bk2: 27356a 3365994i bk3: 27356a 3377586i bk4: 27056a 3377019i bk5: 27056a 3381653i bk6: 24440a 3398894i bk7: 24440a 3404667i bk8: 24856a 3391968i bk9: 24856a 3400588i bk10: 24800a 3397844i bk11: 24800a 3405718i bk12: 27200a 3365048i bk13: 27200a 3370734i bk14: 27656a 3357894i bk15: 27656a 3363888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89785
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3628353 n_nop=2963025 n_act=19056 n_pre=19040 n_req=156808 n_rd=423728 n_write=203504 bw_util=0.3457
n_activity=2122184 dram_eff=0.5911
bk0: 28416a 3356296i bk1: 28416a 3367098i bk2: 27356a 3370043i bk3: 27356a 3376657i bk4: 26680a 3379805i bk5: 26680a 3386937i bk6: 24892a 3392901i bk7: 24892a 3400172i bk8: 24856a 3392418i bk9: 24856a 3398948i bk10: 24800a 3397659i bk11: 24800a 3406189i bk12: 27196a 3367279i bk13: 27196a 3377630i bk14: 27668a 3357280i bk15: 27668a 3362270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87434
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fdaffa93350 :  mf: uid=23779270, sid11:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (10173609), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3628353 n_nop=2963013 n_act=19210 n_pre=19194 n_req=156734 n_rd=423584 n_write=203352 bw_util=0.3456
n_activity=2124654 dram_eff=0.5902
bk0: 27968a 3359074i bk1: 27968a 3372948i bk2: 27728a 3367410i bk3: 27728a 3368236i bk4: 26684a 3381049i bk5: 26684a 3386025i bk6: 24892a 3396292i bk7: 24892a 3403794i bk8: 24852a 3392502i bk9: 24852a 3396844i bk10: 24804a 3400407i bk11: 24804a 3408560i bk12: 27196a 3367812i bk13: 27196a 3374977i bk14: 27668a 3359280i bk15: 27668a 3366580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87818
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3628353 n_nop=2963747 n_act=18925 n_pre=18909 n_req=156693 n_rd=423420 n_write=203352 bw_util=0.3455
n_activity=2120727 dram_eff=0.5911
bk0: 27968a 3356664i bk1: 27968a 3372009i bk2: 27728a 3365271i bk3: 27728a 3373330i bk4: 26596a 3378020i bk5: 26592a 3390024i bk6: 24896a 3392557i bk7: 24896a 3403439i bk8: 24852a 3394954i bk9: 24852a 3397497i bk10: 24804a 3395514i bk11: 24804a 3406193i bk12: 26752a 3372663i bk13: 26752a 3381960i bk14: 28116a 3352376i bk15: 28116a 3356485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88842
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fdaffaaf100 :  mf: uid=23779271, sid11:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (10173606), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3628353 n_nop=2962467 n_act=19259 n_pre=19243 n_req=156846 n_rd=423736 n_write=203648 bw_util=0.3458
n_activity=2122325 dram_eff=0.5912
bk0: 27964a 3360123i bk1: 27964a 3372829i bk2: 27732a 3364367i bk3: 27732a 3370825i bk4: 26600a 3381370i bk5: 26600a 3383909i bk6: 24896a 3396837i bk7: 24896a 3402691i bk8: 24556a 3396300i bk9: 24556a 3398985i bk10: 25252a 3390969i bk11: 25252a 3398683i bk12: 26752a 3373571i bk13: 26752a 3379904i bk14: 28116a 3355101i bk15: 28116a 3361732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87606
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3628353 n_nop=2963193 n_act=19204 n_pre=19188 n_req=156692 n_rd=423416 n_write=203352 bw_util=0.3455
n_activity=2126388 dram_eff=0.5895
bk0: 27964a 3363806i bk1: 27964a 3371995i bk2: 27732a 3368474i bk3: 27732a 3375177i bk4: 26444a 3384947i bk5: 26444a 3389060i bk6: 24892a 3392270i bk7: 24892a 3399763i bk8: 24556a 3396218i bk9: 24556a 3403206i bk10: 25252a 3392917i bk11: 25252a 3399294i bk12: 26752a 3370119i bk13: 26752a 3379430i bk14: 28116a 3352008i bk15: 28116a 3357306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87605
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3628353 n_nop=2963335 n_act=19129 n_pre=19113 n_req=156694 n_rd=423424 n_write=203352 bw_util=0.3455
n_activity=2124063 dram_eff=0.5902
bk0: 28412a 3355912i bk1: 28412a 3366709i bk2: 27732a 3364953i bk3: 27732a 3371918i bk4: 26448a 3387755i bk5: 26448a 3390199i bk6: 24892a 3396177i bk7: 24892a 3401792i bk8: 24556a 3396371i bk9: 24556a 3402776i bk10: 25252a 3392738i bk11: 25252a 3400810i bk12: 26752a 3373662i bk13: 26752a 3380814i bk14: 27668a 3357338i bk15: 27668a 3366031i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87744
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3628353 n_nop=2962745 n_act=19124 n_pre=19108 n_req=156844 n_rd=423728 n_write=203648 bw_util=0.3458
n_activity=2127757 dram_eff=0.5897
bk0: 28412a 3358204i bk1: 28412a 3369482i bk2: 27728a 3367091i bk3: 27728a 3374885i bk4: 26460a 3385234i bk5: 26460a 3391940i bk6: 24888a 3394844i bk7: 24888a 3402724i bk8: 24556a 3398420i bk9: 24556a 3403978i bk10: 24956a 3395168i bk11: 24956a 3401949i bk12: 27196a 3366759i bk13: 27196a 3373467i bk14: 27668a 3362273i bk15: 27668a 3364278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87668

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78237, Miss = 52929, Miss_rate = 0.677, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[1]: Access = 78172, Miss = 52928, Miss_rate = 0.677, Pending_hits = 1524, Reservation_fails = 0
L2_cache_bank[2]: Access = 78209, Miss = 52946, Miss_rate = 0.677, Pending_hits = 288, Reservation_fails = 2
L2_cache_bank[3]: Access = 78218, Miss = 52945, Miss_rate = 0.677, Pending_hits = 1525, Reservation_fails = 0
L2_cache_bank[4]: Access = 78255, Miss = 52964, Miss_rate = 0.677, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[5]: Access = 78237, Miss = 52964, Miss_rate = 0.677, Pending_hits = 1541, Reservation_fails = 0
L2_cache_bank[6]: Access = 78163, Miss = 52945, Miss_rate = 0.677, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[7]: Access = 78162, Miss = 52945, Miss_rate = 0.677, Pending_hits = 1522, Reservation_fails = 0
L2_cache_bank[8]: Access = 78264, Miss = 52966, Miss_rate = 0.677, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[9]: Access = 78283, Miss = 52966, Miss_rate = 0.677, Pending_hits = 1571, Reservation_fails = 0
L2_cache_bank[10]: Access = 78246, Miss = 52948, Miss_rate = 0.677, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[11]: Access = 78209, Miss = 52948, Miss_rate = 0.677, Pending_hits = 1557, Reservation_fails = 0
L2_cache_bank[12]: Access = 78172, Miss = 52928, Miss_rate = 0.677, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[13]: Access = 78209, Miss = 52927, Miss_rate = 0.677, Pending_hits = 1555, Reservation_fails = 0
L2_cache_bank[14]: Access = 78320, Miss = 52967, Miss_rate = 0.676, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[15]: Access = 78320, Miss = 52967, Miss_rate = 0.676, Pending_hits = 1547, Reservation_fails = 0
L2_cache_bank[16]: Access = 78228, Miss = 52927, Miss_rate = 0.677, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[17]: Access = 78191, Miss = 52927, Miss_rate = 0.677, Pending_hits = 1559, Reservation_fails = 0
L2_cache_bank[18]: Access = 78190, Miss = 52928, Miss_rate = 0.677, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[19]: Access = 78227, Miss = 52928, Miss_rate = 0.677, Pending_hits = 1513, Reservation_fails = 0
L2_cache_bank[20]: Access = 78320, Miss = 52966, Miss_rate = 0.676, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[21]: Access = 78320, Miss = 52966, Miss_rate = 0.676, Pending_hits = 1539, Reservation_fails = 1
L2_total_cache_accesses = 1721152
L2_total_cache_misses = 1164825
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 20349
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 535802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20039
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 605367
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 559440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1161208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 559440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.108

icnt_total_pkts_mem_to_simt=5528784
icnt_total_pkts_simt_to_mem=3958912
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59319
	minimum = 6
	maximum = 60
Network latency average = 8.46015
	minimum = 6
	maximum = 50
Slowest packet = 3351179
Flit latency average = 6.94143
	minimum = 6
	maximum = 46
Slowest flit = 9236726
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238476
	minimum = 0.0188713 (at node 0)
	maximum = 0.028307 (at node 11)
Accepted packet rate average = 0.0238476
	minimum = 0.0188713 (at node 0)
	maximum = 0.028307 (at node 11)
Injected flit rate average = 0.0657275
	minimum = 0.0434861 (at node 0)
	maximum = 0.087126 (at node 42)
Accepted flit rate average= 0.0657275
	minimum = 0.0605113 (at node 0)
	maximum = 0.0907669 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.90664 (37 samples)
	minimum = 6 (37 samples)
	maximum = 86.2162 (37 samples)
Network latency average = 8.67236 (37 samples)
	minimum = 6 (37 samples)
	maximum = 82.3514 (37 samples)
Flit latency average = 7.24427 (37 samples)
	minimum = 6 (37 samples)
	maximum = 78.6757 (37 samples)
Fragmentation average = 0.0256313 (37 samples)
	minimum = 0 (37 samples)
	maximum = 35.8649 (37 samples)
Injected packet rate average = 0.0229693 (37 samples)
	minimum = 0.0181763 (37 samples)
	maximum = 0.0272642 (37 samples)
Accepted packet rate average = 0.0229693 (37 samples)
	minimum = 0.0181763 (37 samples)
	maximum = 0.0272642 (37 samples)
Injected flit rate average = 0.0633068 (37 samples)
	minimum = 0.0418839 (37 samples)
	maximum = 0.0839206 (37 samples)
Accepted flit rate average = 0.0633068 (37 samples)
	minimum = 0.0582835 (37 samples)
	maximum = 0.0874241 (37 samples)
Injected packet size average = 2.75615 (37 samples)
Accepted packet size average = 2.75615 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 46 min, 20 sec (6380 sec)
gpgpu_simulation_rate = 167305 (inst/sec)
gpgpu_simulation_rate = 1594 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 38: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 38 
gpu_sim_cycle = 39403
gpu_sim_insn = 28848876
gpu_ipc =     732.1492
gpu_tot_sim_cycle = 10435163
gpu_tot_sim_insn = 1096257288
gpu_tot_ipc =     105.0542
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 21890
partiton_reqs_in_parallel = 866866
partiton_reqs_in_parallel_total    = 42900487
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.1942
partiton_reqs_in_parallel_util = 866866
partiton_reqs_in_parallel_util_total    = 42900487
gpu_sim_cycle_parition_util = 39403
gpu_tot_sim_cycle_parition_util    = 1952739
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9700
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1721152
L2_BW  =     111.8655 GB/Sec
L2_BW_total  =      16.0559 GB/Sec
gpu_total_sim_rate=167777

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22010664
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 68096
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0240
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 66464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22007482
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 68096
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22010664
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
183427, 176279, 176586, 182992, 183451, 176360, 176605, 182978, 48375, 46411, 46590, 30129, 
gpgpu_n_tot_thrd_icount = 1266138112
gpgpu_n_tot_w_icount = 39566816
gpgpu_n_stall_shd_mem = 169485
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1192592
gpgpu_n_mem_write_global = 574560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29115904
gpgpu_n_store_insn = 18098640
gpgpu_n_shmem_insn = 119900944
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2179072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1148
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1143017	W0_Idle:6992612	W0_Scoreboard:65182547	W1:2298240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15510840	W32:21757736
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9540736 {8:1192592,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78140160 {136:574560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 134613632 {40:287280,136:905312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4596480 {8:574560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 905 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 10435162 
mrq_lat_table:778146 	122759 	85575 	188435 	233207 	184628 	110625 	52191 	11647 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1123737 	627043 	1662 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	56 	1590901 	75011 	495 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1000017 	189546 	3054 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	120960 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2780 	213 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.404706  8.002240  8.677814  8.538524  7.572721  7.595616  8.351499  8.202497  8.489189  8.324205  7.900590  7.847699  9.380909  9.051754  7.920413  7.943829 
dram[1]:  8.578863  8.951546  7.862538  7.745536  7.153097  6.987763  9.372069  8.798086  8.906427  8.889623  7.486056  7.368628  8.431373  8.229665  8.008942  7.687410 
dram[2]:  8.818695  8.490302  9.083770  8.747899  7.357194  7.540719  8.473733  8.015693  8.774674  8.354609  7.968617  7.644426  9.084507  8.911917  7.487234  7.220930 
dram[3]:  8.503496  8.624113  8.020031  7.946565  7.254058  6.987763  9.111001  8.535748  8.152249  8.152249  7.637551  7.637551  8.600000  8.403909  8.247656  7.683406 
dram[4]:  8.904800  8.706444  8.882253  8.477199  7.272531  7.118560  8.781919  8.390917  8.429338  7.906040  8.185477  8.058570  8.528099  8.202703  7.494677  7.287785 
dram[5]:  8.248652  8.038260  8.006798  7.958709  7.401320  7.210865  9.413587  9.104348  7.826412  7.905201  7.843252  7.663391  8.895690  8.686027  7.945824  7.613554 
dram[6]:  9.325500  8.732681  8.717928  8.746699  7.235802  7.052558  8.701755  8.669733  8.773743  8.413393  7.976982  8.302573  7.996038  7.920722  7.597888  7.394791 
dram[7]:  8.222564  7.895358  8.031818  7.795588  7.631539  7.164413  9.509586  9.284729  7.288522  7.120584  8.270924  7.915772  9.156987  8.953859  7.898243  7.630127 
dram[8]:  8.746122  8.376857  8.536232  8.563812  6.940931  6.893030  8.948718  8.965747  8.632216  8.443534  7.825306  7.799837  8.190746  8.008730  7.695435  7.369535 
dram[9]:  8.309035  8.005120  8.130368  7.876672  8.049154  7.631016  8.798319  8.749304  7.562806  7.405751  8.536064  8.158298  9.123870  8.774782  7.505331  7.532097 
dram[10]:  9.006584  8.775461  8.154615  8.243390  6.963066  6.963066  9.469347  9.174294  8.537753  8.147628  7.881370  7.713819  8.268430  8.150868  7.680000  7.462897 
average row locality = 1770889/218293 = 8.112441
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7182      7181      7143      7143      6838      6838      6269      6269      6383      6383      6376      6376      6975      6975      7195      7195 
dram[1]:      7181      7181      7028      7028      6954      6954      6268      6268      6383      6383      6393      6393      6976      6976      7195      7194 
dram[2]:      7296      7296      7028      7028      6953      6953      6268      6268      6384      6384      6393      6393      6976      6976      7099      7099 
dram[3]:      7296      7296      7028      7028      6954      6954      6267      6267      6384      6384      6373      6373      6976      6976      7099      7099 
dram[4]:      7296      7296      7028      7028      6857      6857      6383      6383      6384      6384      6373      6373      6975      6975      7102      7102 
dram[5]:      7181      7181      7124      7124      6858      6858      6383      6383      6383      6383      6374      6374      6975      6975      7102      7102 
dram[6]:      7181      7181      7124      7124      6835      6834      6384      6384      6383      6383      6374      6374      6861      6861      7217      7217 
dram[7]:      7180      7180      7125      7125      6836      6836      6384      6384      6307      6307      6489      6489      6861      6861      7217      7217 
dram[8]:      7180      7180      7125      7125      6796      6796      6383      6383      6307      6307      6489      6489      6861      6861      7217      7217 
dram[9]:      7295      7295      7125      7125      6797      6797      6383      6383      6308      6308      6489      6489      6861      6861      7102      7102 
dram[10]:      7295      7295      7124      7124      6800      6800      6382      6382      6308      6308      6413      6413      6975      6975      7102      7102 
total reads: 1196329
bank skew: 7296/6267 = 1.16
chip skew: 108798/108716 = 1.00
number of total write accesses:
dram[0]:      3534      3534      3496      3496      3211      3211      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[1]:      3534      3534      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[2]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3458      3458 
dram[3]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      2983      2983      3344      3344      3458      3458 
dram[4]:      3648      3648      3382      3382      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[5]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[6]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3230      3230      3572      3572 
dram[7]:      3534      3534      3477      3477      3230      3230      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[8]:      3534      3534      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[9]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3458      3458 
dram[10]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3021      3021      3344      3344      3458      3458 
total reads: 574560
bank skew: 3648/2926 = 1.25
chip skew: 52288/52212 = 1.00
average mf latency per bank:
dram[0]:        890       846       943       821       921       730       808       766       911       808      1261       960      1134       926       896       861
dram[1]:        891       845       936       810       920       730       807       769       910       806      1246       959      1134       925       896       861
dram[2]:        899       854       936       813       919       729       811       770       909       807      1246       960      1122       924       890       854
dram[3]:        898       854       942       816       919       729       809       772       911       806      1253       970      1124       926       889       855
dram[4]:        897       853       941       818       913       731       810       768       911       807      1254       972      1123       925       890       853
dram[5]:        893       847       940       813       914       733       811       768       911       807      1257       974      1124       925       889       854
dram[6]:        892       848       940       813       911       728       810       768       909       806      1257       974      1114       930       895       859
dram[7]:        891       848       940       812       909       729       820       771       901       795      1251       966      1115       932       895       857
dram[8]:        889       849       957       818       914       726       820       772       901       797      1251       966      1109       926       894       859
dram[9]:        896       854       957       818       913       727       816       771       901       796      1251       965      1108       927       888       849
dram[10]:        897       854       950       818       913       725       816       771       901       797      1283       970      1112       922       887       852
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3701517 n_nop=3018735 n_act=19533 n_pre=19517 n_req=160933 n_rd=434884 n_write=208848 bw_util=0.3478
n_activity=2187848 dram_eff=0.5885
bk0: 28728a 3429162i bk1: 28724a 3439837i bk2: 28572a 3431205i bk3: 28572a 3440276i bk4: 27352a 3452300i bk5: 27352a 3455413i bk6: 25076a 3467047i bk7: 25076a 3477808i bk8: 25532a 3462786i bk9: 25532a 3465386i bk10: 25504a 3461165i bk11: 25504a 3474038i bk12: 27900a 3438068i bk13: 27900a 3447259i bk14: 28780a 3418405i bk15: 28780a 3428693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90898
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3701517 n_nop=3017837 n_act=19914 n_pre=19898 n_req=160967 n_rd=435020 n_write=208848 bw_util=0.3479
n_activity=2188620 dram_eff=0.5884
bk0: 28724a 3426965i bk1: 28724a 3438875i bk2: 28112a 3432622i bk3: 28112a 3443308i bk4: 27816a 3441284i bk5: 27816a 3446475i bk6: 25072a 3467193i bk7: 25072a 3475478i bk8: 25532a 3464762i bk9: 25532a 3470178i bk10: 25572a 3464498i bk11: 25572a 3470518i bk12: 27904a 3434673i bk13: 27904a 3443962i bk14: 28780a 3418847i bk15: 28776a 3427123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91797
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3701517 n_nop=3018089 n_act=19634 n_pre=19618 n_req=161044 n_rd=435176 n_write=209000 bw_util=0.3481
n_activity=2183312 dram_eff=0.5901
bk0: 29184a 3420268i bk1: 29184a 3433759i bk2: 28112a 3432881i bk3: 28112a 3444884i bk4: 27812a 3443831i bk5: 27812a 3449272i bk6: 25072a 3465609i bk7: 25072a 3475205i bk8: 25536a 3464186i bk9: 25536a 3468062i bk10: 25572a 3460676i bk11: 25572a 3471027i bk12: 27904a 3437056i bk13: 27904a 3448187i bk14: 28396a 3421163i bk15: 28396a 3427203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88771
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3701517 n_nop=3017705 n_act=19982 n_pre=19966 n_req=160966 n_rd=435016 n_write=208848 bw_util=0.3479
n_activity=2184377 dram_eff=0.5895
bk0: 29184a 3420690i bk1: 29184a 3432725i bk2: 28112a 3432093i bk3: 28112a 3443760i bk4: 27816a 3442832i bk5: 27816a 3447493i bk6: 25068a 3465766i bk7: 25068a 3471999i bk8: 25536a 3458768i bk9: 25536a 3467528i bk10: 25492a 3464213i bk11: 25492a 3472577i bk12: 27904a 3431569i bk13: 27904a 3437836i bk14: 28396a 3423611i bk15: 28396a 3429985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91103
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fdaf43cc110 :  mf: uid=24421915, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10435159), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3701517 n_nop=3017697 n_act=19826 n_pre=19810 n_req=161046 n_rd=435184 n_write=209000 bw_util=0.3481
n_activity=2180896 dram_eff=0.5908
bk0: 29184a 3421934i bk1: 29184a 3432969i bk2: 28112a 3435711i bk3: 28112a 3442657i bk4: 27428a 3445602i bk5: 27428a 3453168i bk6: 25532a 3459698i bk7: 25532a 3467432i bk8: 25536a 3459156i bk9: 25536a 3465661i bk10: 25492a 3464587i bk11: 25492a 3473006i bk12: 27900a 3433467i bk13: 27900a 3444052i bk14: 28408a 3422920i bk15: 28408a 3427705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88973
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3701517 n_nop=3017725 n_act=19960 n_pre=19944 n_req=160972 n_rd=435040 n_write=208848 bw_util=0.3479
n_activity=2182381 dram_eff=0.5901
bk0: 28724a 3424669i bk1: 28724a 3438735i bk2: 28496a 3432987i bk3: 28496a 3433855i bk4: 27432a 3447067i bk5: 27432a 3451697i bk6: 25532a 3463089i bk7: 25532a 3470978i bk8: 25532a 3459246i bk9: 25532a 3463718i bk10: 25496a 3467220i bk11: 25496a 3475471i bk12: 27900a 3434046i bk13: 27900a 3441409i bk14: 28408a 3424955i bk15: 28408a 3432383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89289
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3701517 n_nop=3018415 n_act=19701 n_pre=19685 n_req=160929 n_rd=434868 n_write=208848 bw_util=0.3478
n_activity=2179290 dram_eff=0.5908
bk0: 28724a 3422156i bk1: 28724a 3437439i bk2: 28496a 3430657i bk3: 28496a 3439052i bk4: 27340a 3444170i bk5: 27336a 3456429i bk6: 25536a 3459295i bk7: 25536a 3470359i bk8: 25532a 3461587i bk9: 25532a 3464647i bk10: 25496a 3462312i bk11: 25496a 3473128i bk12: 27444a 3439164i bk13: 27444a 3448300i bk14: 28868a 3417870i bk15: 28868a 3421863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90521
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3701517 n_nop=3017143 n_act=20023 n_pre=20007 n_req=161086 n_rd=435192 n_write=209152 bw_util=0.3482
n_activity=2180258 dram_eff=0.5911
bk0: 28720a 3425643i bk1: 28720a 3438675i bk2: 28500a 3429564i bk3: 28500a 3436678i bk4: 27344a 3446929i bk5: 27344a 3449561i bk6: 25536a 3463405i bk7: 25536a 3469798i bk8: 25228a 3462734i bk9: 25228a 3465897i bk10: 25956a 3457154i bk11: 25956a 3465745i bk12: 27444a 3440057i bk13: 27444a 3446391i bk14: 28868a 3421218i bk15: 28868a 3428029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88983
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fdaf42cd020 :  mf: uid=24421916, sid19:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (10435162), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3701517 n_nop=3017902 n_act=19960 n_pre=19944 n_req=160928 n_rd=434863 n_write=208848 bw_util=0.3478
n_activity=2184502 dram_eff=0.5893
bk0: 28720a 3429329i bk1: 28720a 3438015i bk2: 28500a 3434013i bk3: 28500a 3440724i bk4: 27184a 3450630i bk5: 27183a 3455197i bk6: 25532a 3458807i bk7: 25532a 3466695i bk8: 25228a 3462732i bk9: 25228a 3470014i bk10: 25956a 3459708i bk11: 25956a 3466144i bk12: 27444a 3436712i bk13: 27444a 3446269i bk14: 28868a 3417669i bk15: 28868a 3422973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89294
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3701517 n_nop=3018059 n_act=19873 n_pre=19857 n_req=160932 n_rd=434880 n_write=208848 bw_util=0.3478
n_activity=2182661 dram_eff=0.5899
bk0: 29180a 3421380i bk1: 29180a 3432662i bk2: 28500a 3430095i bk3: 28500a 3437668i bk4: 27188a 3454264i bk5: 27188a 3456617i bk6: 25532a 3462907i bk7: 25532a 3469295i bk8: 25232a 3463551i bk9: 25232a 3469908i bk10: 25956a 3458958i bk11: 25956a 3467677i bk12: 27444a 3440395i bk13: 27444a 3447466i bk14: 28408a 3422929i bk15: 28408a 3432174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89262
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fdaf4359bc0 :  mf: uid=24421914, sid19:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (10435156), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3701517 n_nop=3017413 n_act=19888 n_pre=19872 n_req=161086 n_rd=435192 n_write=209152 bw_util=0.3482
n_activity=2186455 dram_eff=0.5894
bk0: 29180a 3424175i bk1: 29180a 3435184i bk2: 28496a 3432529i bk3: 28496a 3440904i bk4: 27200a 3451449i bk5: 27200a 3457882i bk6: 25528a 3461245i bk7: 25528a 3469754i bk8: 25232a 3464875i bk9: 25232a 3470748i bk10: 25652a 3461973i bk11: 25652a 3468936i bk12: 27900a 3433308i bk13: 27900a 3439949i bk14: 28408a 3428039i bk15: 28408a 3430190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89065

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80350, Miss = 54361, Miss_rate = 0.677, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[1]: Access = 80284, Miss = 54360, Miss_rate = 0.677, Pending_hits = 1534, Reservation_fails = 0
L2_cache_bank[2]: Access = 80322, Miss = 54378, Miss_rate = 0.677, Pending_hits = 294, Reservation_fails = 2
L2_cache_bank[3]: Access = 80332, Miss = 54377, Miss_rate = 0.677, Pending_hits = 1533, Reservation_fails = 0
L2_cache_bank[4]: Access = 80370, Miss = 54397, Miss_rate = 0.677, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[5]: Access = 80351, Miss = 54397, Miss_rate = 0.677, Pending_hits = 1552, Reservation_fails = 0
L2_cache_bank[6]: Access = 80275, Miss = 54377, Miss_rate = 0.677, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[7]: Access = 80275, Miss = 54377, Miss_rate = 0.677, Pending_hits = 1529, Reservation_fails = 0
L2_cache_bank[8]: Access = 80379, Miss = 54398, Miss_rate = 0.677, Pending_hits = 335, Reservation_fails = 0
L2_cache_bank[9]: Access = 80398, Miss = 54398, Miss_rate = 0.677, Pending_hits = 1579, Reservation_fails = 0
L2_cache_bank[10]: Access = 80360, Miss = 54380, Miss_rate = 0.677, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[11]: Access = 80322, Miss = 54380, Miss_rate = 0.677, Pending_hits = 1567, Reservation_fails = 0
L2_cache_bank[12]: Access = 80284, Miss = 54359, Miss_rate = 0.677, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[13]: Access = 80322, Miss = 54358, Miss_rate = 0.677, Pending_hits = 1562, Reservation_fails = 0
L2_cache_bank[14]: Access = 80436, Miss = 54399, Miss_rate = 0.676, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[15]: Access = 80436, Miss = 54399, Miss_rate = 0.676, Pending_hits = 1556, Reservation_fails = 0
L2_cache_bank[16]: Access = 80341, Miss = 54358, Miss_rate = 0.677, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[17]: Access = 80303, Miss = 54358, Miss_rate = 0.677, Pending_hits = 1568, Reservation_fails = 0
L2_cache_bank[18]: Access = 80303, Miss = 54360, Miss_rate = 0.677, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 80341, Miss = 54360, Miss_rate = 0.677, Pending_hits = 1520, Reservation_fails = 0
L2_cache_bank[20]: Access = 80436, Miss = 54399, Miss_rate = 0.676, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[21]: Access = 80436, Miss = 54399, Miss_rate = 0.676, Pending_hits = 1550, Reservation_fails = 1
L2_total_cache_accesses = 1767656
L2_total_cache_misses = 1196329
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 20507
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 550644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 621751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 574560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1192592
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 574560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.109

icnt_total_pkts_mem_to_simt=5678144
icnt_total_pkts_simt_to_mem=4065896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.538
	minimum = 6
	maximum = 42
Network latency average = 8.4127
	minimum = 6
	maximum = 42
Slowest packet = 3468910
Flit latency average = 6.87639
	minimum = 6
	maximum = 38
Slowest flit = 9561203
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236049
	minimum = 0.0186793 (at node 0)
	maximum = 0.0280189 (at node 19)
Accepted packet rate average = 0.0236049
	minimum = 0.0186793 (at node 0)
	maximum = 0.0280189 (at node 19)
Injected flit rate average = 0.0650586
	minimum = 0.0430435 (at node 0)
	maximum = 0.0862393 (at node 42)
Accepted flit rate average= 0.0650586
	minimum = 0.0598954 (at node 0)
	maximum = 0.0898432 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.89694 (38 samples)
	minimum = 6 (38 samples)
	maximum = 85.0526 (38 samples)
Network latency average = 8.66552 (38 samples)
	minimum = 6 (38 samples)
	maximum = 81.2895 (38 samples)
Flit latency average = 7.23459 (38 samples)
	minimum = 6 (38 samples)
	maximum = 77.6053 (38 samples)
Fragmentation average = 0.0249568 (38 samples)
	minimum = 0 (38 samples)
	maximum = 34.9211 (38 samples)
Injected packet rate average = 0.022986 (38 samples)
	minimum = 0.0181895 (38 samples)
	maximum = 0.0272841 (38 samples)
Accepted packet rate average = 0.022986 (38 samples)
	minimum = 0.0181895 (38 samples)
	maximum = 0.0272841 (38 samples)
Injected flit rate average = 0.0633529 (38 samples)
	minimum = 0.0419145 (38 samples)
	maximum = 0.0839816 (38 samples)
Accepted flit rate average = 0.0633529 (38 samples)
	minimum = 0.0583259 (38 samples)
	maximum = 0.0874878 (38 samples)
Injected packet size average = 2.75615 (38 samples)
Accepted packet size average = 2.75615 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 48 min, 54 sec (6534 sec)
gpgpu_simulation_rate = 167777 (inst/sec)
gpgpu_simulation_rate = 1597 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 39: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 39 
gpu_sim_cycle = 39042
gpu_sim_insn = 28848876
gpu_ipc =     738.9190
gpu_tot_sim_cycle = 10696355
gpu_tot_sim_insn = 1125106164
gpu_tot_ipc =     105.1859
gpu_tot_issued_cta = 2496
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 22503
partiton_reqs_in_parallel = 858924
partiton_reqs_in_parallel_total    = 43767353
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.1721
partiton_reqs_in_parallel_util = 858924
partiton_reqs_in_parallel_util_total    = 43767353
gpu_sim_cycle_parition_util = 39042
gpu_tot_sim_cycle_parition_util    = 1992142
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9706
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1767656
L2_BW  =     112.8998 GB/Sec
L2_BW_total  =      16.0759 GB/Sec
gpu_total_sim_rate=168227

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22589892
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 69888
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0234
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 68256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22586710
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 69888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22589892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
188254, 180918, 181233, 187803, 188285, 181000, 181256, 187805, 53214, 51060, 51251, 34954, 
gpgpu_n_tot_thrd_icount = 1299457536
gpgpu_n_tot_w_icount = 40608048
gpgpu_n_stall_shd_mem = 169523
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1223976
gpgpu_n_mem_write_global = 589680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29882112
gpgpu_n_store_insn = 18574920
gpgpu_n_shmem_insn = 123056232
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2236416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1186
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1173226	W0_Idle:7007789	W0_Scoreboard:66307293	W1:2358720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15919020	W32:22330308
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9791808 {8:1223976,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 80196480 {136:589680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 138156096 {40:294840,136:929136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4717440 {8:589680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 887 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 10696354 
mrq_lat_table:799584 	126696 	88170 	192834 	238664 	189188 	113644 	53316 	11741 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1156641 	640610 	1695 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	58 	1635319 	77081 	509 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1026221 	194623 	3157 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	136080 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2856 	215 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.545455  8.139896  8.799193  8.659524  7.697309  7.720390  8.493705  8.343639  8.625335  8.459317  8.023353  7.970174  9.538669  9.207465  8.037873  8.061358 
dram[1]:  8.720857  9.095947  7.979073  7.850000  7.275552  7.108637  9.501006  8.926276  9.028011  9.011184  7.606946  7.488733  8.568659  8.365931  8.126657  7.804102 
dram[2]:  8.964087  8.633359  9.187608  8.852405  7.481534  7.666667  8.616788  8.155440  8.912442  8.489903  8.092360  7.766317  9.240418  9.066667  7.600982  7.333559 
dram[3]:  8.646651  8.768150  8.137196  8.063444  7.377451  7.108637  9.239726  8.663302  8.272027  8.257899  7.759903  7.759903  8.738056  8.541062  8.376352  7.797842 
dram[4]:  9.050765  8.851064  8.986532  8.581993  7.395565  7.240196  8.928967  8.535274  8.549955  8.024897  8.310822  8.183290  8.680033  8.351969  7.619114  7.400682 
dram[5]:  8.388253  8.176208  8.124813  8.076523  7.525473  7.333333  9.564229  9.253346  7.944947  8.010771  7.966805  7.785888  9.034924  8.824459  8.072971  7.727726 
dram[6]:  9.472007  8.875707  8.838211  8.867047  7.358773  7.173852  8.848263  8.816030  8.895124  8.533980  8.101266  8.428446  8.129311  8.053572  7.724547  7.509830 
dram[7]:  8.361978  8.032140  8.149925  7.912664  7.757895  7.286723  9.660679  9.434698  7.403113  7.234221  8.398805  8.041700  9.294803  9.091148  8.026812  7.757003 
dram[8]:  8.889248  8.517428  8.669856  8.683706  7.060689  7.012329  9.079738  9.096805  8.751610  8.562556  7.950687  7.925060  8.325040  8.142073  7.822740  7.484459 
dram[9]:  8.450715  8.144307  8.248862  7.994118  8.178115  7.756818  8.945472  8.896140  7.677966  7.508287  8.665198  8.285594  9.261607  8.911512  7.619114  7.645980 
dram[10]:  9.153219  8.920572  8.285823  8.362308  7.082988  7.082988  9.601191  9.305769  8.656051  8.250650  8.005790  7.837247  8.404913  8.286718  7.794393  7.576520 
average row locality = 1817513/220555 = 8.240634
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7371      7370      7327      7327      7011      7011      6442      6442      6549      6549      6538      6538      7167      7167      7387      7387 
dram[1]:      7370      7370      7209      7209      7130      7130      6441      6441      6549      6549      6556      6556      7168      7168      7387      7386 
dram[2]:      7488      7488      7209      7209      7129      7129      6441      6441      6550      6550      6556      6556      7168      7168      7288      7288 
dram[3]:      7488      7488      7209      7209      7130      7130      6440      6440      6550      6550      6536      6536      7168      7168      7288      7288 
dram[4]:      7488      7488      7209      7209      7031      7031      6559      6559      6550      6550      6536      6536      7167      7167      7291      7291 
dram[5]:      7370      7370      7307      7307      7032      7032      6559      6559      6549      6549      6537      6537      7167      7167      7291      7291 
dram[6]:      7370      7370      7307      7307      7009      7008      6560      6560      6549      6549      6537      6537      7050      7050      7409      7409 
dram[7]:      7369      7369      7308      7308      7010      7010      6560      6560      6471      6471      6655      6655      7050      7050      7409      7409 
dram[8]:      7369      7369      7308      7308      6969      6969      6559      6559      6471      6471      6655      6655      7050      7050      7409      7409 
dram[9]:      7487      7487      7308      7308      6970      6970      6559      6559      6471      6471      6655      6655      7050      7050      7291      7291 
dram[10]:      7487      7487      7307      7307      6973      6973      6558      6558      6471      6471      6577      6577      7167      7167      7291      7291 
total reads: 1227833
bank skew: 7488/6440 = 1.16
chip skew: 111664/111580 = 1.00
number of total write accesses:
dram[0]:      3627      3627      3584      3584      3288      3288      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[1]:      3627      3627      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[2]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3551      3551 
dram[3]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3063      3063      3440      3440      3551      3551 
dram[4]:      3744      3744      3467      3467      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[5]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[6]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3323      3323      3668      3668 
dram[7]:      3627      3627      3564      3564      3308      3308      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[8]:      3627      3627      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[9]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3551      3551 
dram[10]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3102      3102      3440      3440      3551      3551 
total reads: 589680
bank skew: 3744/3003 = 1.25
chip skew: 53664/53586 = 1.00
average mf latency per bank:
dram[0]:        873       830       925       806       904       717       793       751       893       793      1234       941      1109       906       879       844
dram[1]:        874       829       919       796       903       718       791       754       893       791      1221       940      1109       906       878       845
dram[2]:        882       838       919       798       902       717       795       755       892       792      1220       941      1097       905       872       837
dram[3]:        881       838       924       801       902       717       794       757       893       792      1227       951      1099       906       871       838
dram[4]:        880       837       923       803       896       719       794       754       893       792      1228       953      1098       905       873       837
dram[5]:        876       831       922       799       897       721       795       754       893       792      1231       954      1099       906       871       837
dram[6]:        875       832       922       798       894       716       794       754       892       791      1231       955      1090       910       877       842
dram[7]:        874       832       922       798       893       717       804       757       883       781      1225       946      1090       912       877       841
dram[8]:        872       833       939       804       897       714       804       757       884       782      1225       947      1085       906       876       842
dram[9]:        879       837       939       803       896       714       800       756       884       781      1225       946      1084       907       871       833
dram[10]:        879       838       932       803       896       713       800       757       884       782      1256       951      1088       902       870       836
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3774011 n_nop=3073889 n_act=19731 n_pre=19715 n_req=165169 n_rd=446332 n_write=214344 bw_util=0.3501
n_activity=2243708 dram_eff=0.5889
bk0: 29484a 3495151i bk1: 29480a 3506311i bk2: 29308a 3497068i bk3: 29308a 3506739i bk4: 28044a 3519137i bk5: 28044a 3522518i bk6: 25768a 3533571i bk7: 25768a 3545273i bk8: 26196a 3529340i bk9: 26196a 3532400i bk10: 26152a 3527970i bk11: 26152a 3541239i bk12: 28668a 3504146i bk13: 28668a 3513671i bk14: 29548a 3484124i bk15: 29548a 3494658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91199
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3774011 n_nop=3072955 n_act=20126 n_pre=20110 n_req=165205 n_rd=446476 n_write=214344 bw_util=0.3502
n_activity=2244583 dram_eff=0.5888
bk0: 29480a 3492782i bk1: 29480a 3505331i bk2: 28836a 3498688i bk3: 28836a 3510056i bk4: 28520a 3508288i bk5: 28520a 3513165i bk6: 25764a 3533842i bk7: 25764a 3542142i bk8: 26196a 3531301i bk9: 26196a 3537267i bk10: 26224a 3531467i bk11: 26224a 3538224i bk12: 28672a 3500225i bk13: 28672a 3509869i bk14: 29548a 3484080i bk15: 29544a 3492688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92198
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fdb200d39b0 :  mf: uid=25064558, sid01:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (10696354), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3774011 n_nop=3073227 n_act=19836 n_pre=19820 n_req=165282 n_rd=446632 n_write=214496 bw_util=0.3504
n_activity=2239219 dram_eff=0.5905
bk0: 29952a 3486310i bk1: 29952a 3500180i bk2: 28836a 3499310i bk3: 28836a 3511137i bk4: 28516a 3510425i bk5: 28516a 3516407i bk6: 25764a 3532289i bk7: 25764a 3542476i bk8: 26200a 3530837i bk9: 26200a 3535120i bk10: 26224a 3527684i bk11: 26224a 3538298i bk12: 28672a 3502968i bk13: 28672a 3514283i bk14: 29152a 3486816i bk15: 29152a 3493029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88944
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3774011 n_nop=3072827 n_act=20192 n_pre=20176 n_req=165204 n_rd=446472 n_write=214344 bw_util=0.3502
n_activity=2240090 dram_eff=0.59
bk0: 29952a 3486478i bk1: 29952a 3499026i bk2: 28836a 3498375i bk3: 28836a 3510271i bk4: 28520a 3509614i bk5: 28520a 3514702i bk6: 25760a 3532562i bk7: 25760a 3538976i bk8: 26200a 3525378i bk9: 26200a 3534514i bk10: 26144a 3531077i bk11: 26144a 3540418i bk12: 28672a 3497202i bk13: 28672a 3503101i bk14: 29152a 3489208i bk15: 29152a 3495550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9147
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fdb0e660300 :  mf: uid=25064559, sid01:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (10696349), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3774011 n_nop=3072815 n_act=20030 n_pre=20014 n_req=165288 n_rd=446648 n_write=214504 bw_util=0.3504
n_activity=2236871 dram_eff=0.5911
bk0: 29952a 3487794i bk1: 29952a 3499332i bk2: 28836a 3502084i bk3: 28836a 3509147i bk4: 28124a 3512027i bk5: 28124a 3520131i bk6: 26236a 3526365i bk7: 26236a 3534422i bk8: 26200a 3525763i bk9: 26200a 3532754i bk10: 26144a 3531454i bk11: 26144a 3540157i bk12: 28668a 3499502i bk13: 28668a 3510075i bk14: 29164a 3488606i bk15: 29164a 3493966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89034
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3774011 n_nop=3072855 n_act=20166 n_pre=20150 n_req=165210 n_rd=446496 n_write=214344 bw_util=0.3502
n_activity=2238410 dram_eff=0.5905
bk0: 29480a 3490679i bk1: 29480a 3505287i bk2: 29228a 3499350i bk3: 29228a 3500403i bk4: 28128a 3513839i bk5: 28128a 3518679i bk6: 26236a 3529772i bk7: 26236a 3538089i bk8: 26196a 3526171i bk9: 26196a 3530367i bk10: 26148a 3533924i bk11: 26148a 3542744i bk12: 28668a 3499478i bk13: 28668a 3506594i bk14: 29164a 3490558i bk15: 29164a 3498584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89645
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3774011 n_nop=3073549 n_act=19905 n_pre=19889 n_req=165167 n_rd=446324 n_write=214344 bw_util=0.3501
n_activity=2235212 dram_eff=0.5911
bk0: 29480a 3488021i bk1: 29480a 3504038i bk2: 29228a 3496833i bk3: 29228a 3505407i bk4: 28036a 3510881i bk5: 28032a 3523345i bk6: 26240a 3525970i bk7: 26240a 3537434i bk8: 26196a 3528552i bk9: 26196a 3531841i bk10: 26148a 3529083i bk11: 26148a 3540188i bk12: 28200a 3505131i bk13: 28200a 3514459i bk14: 29636a 3483671i bk15: 29636a 3487068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90759
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3774011 n_nop=3072265 n_act=20225 n_pre=20209 n_req=165328 n_rd=446656 n_write=214656 bw_util=0.3505
n_activity=2236252 dram_eff=0.5914
bk0: 29476a 3491587i bk1: 29476a 3504949i bk2: 29232a 3496041i bk3: 29232a 3503087i bk4: 28040a 3513828i bk5: 28040a 3516564i bk6: 26240a 3530159i bk7: 26240a 3536673i bk8: 25884a 3529783i bk9: 25884a 3533138i bk10: 26620a 3524150i bk11: 26620a 3532639i bk12: 28200a 3505941i bk13: 28200a 3512216i bk14: 29636a 3486760i bk15: 29636a 3494170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89358
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3774011 n_nop=3073031 n_act=20166 n_pre=20150 n_req=165166 n_rd=446320 n_write=214344 bw_util=0.3501
n_activity=2240665 dram_eff=0.5897
bk0: 29476a 3495285i bk1: 29476a 3504786i bk2: 29232a 3500339i bk3: 29232a 3507422i bk4: 27876a 3517826i bk5: 27876a 3522703i bk6: 26236a 3525312i bk7: 26236a 3533673i bk8: 25884a 3529476i bk9: 25884a 3537267i bk10: 26620a 3526474i bk11: 26620a 3533215i bk12: 28200a 3502332i bk13: 28200a 3512244i bk14: 29636a 3483100i bk15: 29636a 3488297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89615
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fdaf479c130 :  mf: uid=25064560, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (10696354), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3774011 n_nop=3073195 n_act=20081 n_pre=20065 n_req=165168 n_rd=446326 n_write=214344 bw_util=0.3501
n_activity=2238246 dram_eff=0.5903
bk0: 29948a 3487090i bk1: 29948a 3498866i bk2: 29232a 3496504i bk3: 29230a 3504097i bk4: 27880a 3521024i bk5: 27880a 3524005i bk6: 26236a 3529629i bk7: 26236a 3535953i bk8: 25884a 3530371i bk9: 25884a 3537043i bk10: 26620a 3525802i bk11: 26620a 3534708i bk12: 28200a 3506493i bk13: 28200a 3513255i bk14: 29164a 3488404i bk15: 29164a 3497880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89617
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3774011 n_nop=3072527 n_act=20098 n_pre=20082 n_req=165326 n_rd=446648 n_write=214656 bw_util=0.3505
n_activity=2242435 dram_eff=0.5898
bk0: 29948a 3489739i bk1: 29948a 3501432i bk2: 29228a 3498849i bk3: 29228a 3507273i bk4: 27892a 3518796i bk5: 27892a 3524879i bk6: 26232a 3527656i bk7: 26232a 3536598i bk8: 25884a 3532077i bk9: 25884a 3537831i bk10: 26308a 3528927i bk11: 26308a 3536212i bk12: 28668a 3499108i bk13: 28668a 3505924i bk14: 29164a 3493644i bk15: 29164a 3496087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89481

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82463, Miss = 55792, Miss_rate = 0.677, Pending_hits = 319, Reservation_fails = 0
L2_cache_bank[1]: Access = 82396, Miss = 55791, Miss_rate = 0.677, Pending_hits = 1537, Reservation_fails = 0
L2_cache_bank[2]: Access = 82435, Miss = 55810, Miss_rate = 0.677, Pending_hits = 298, Reservation_fails = 2
L2_cache_bank[3]: Access = 82446, Miss = 55809, Miss_rate = 0.677, Pending_hits = 1537, Reservation_fails = 0
L2_cache_bank[4]: Access = 82485, Miss = 55829, Miss_rate = 0.677, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[5]: Access = 82466, Miss = 55829, Miss_rate = 0.677, Pending_hits = 1555, Reservation_fails = 0
L2_cache_bank[6]: Access = 82388, Miss = 55809, Miss_rate = 0.677, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[7]: Access = 82387, Miss = 55809, Miss_rate = 0.677, Pending_hits = 1533, Reservation_fails = 0
L2_cache_bank[8]: Access = 82493, Miss = 55831, Miss_rate = 0.677, Pending_hits = 338, Reservation_fails = 0
L2_cache_bank[9]: Access = 82513, Miss = 55831, Miss_rate = 0.677, Pending_hits = 1582, Reservation_fails = 0
L2_cache_bank[10]: Access = 82474, Miss = 55812, Miss_rate = 0.677, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[11]: Access = 82435, Miss = 55812, Miss_rate = 0.677, Pending_hits = 1570, Reservation_fails = 0
L2_cache_bank[12]: Access = 82396, Miss = 55791, Miss_rate = 0.677, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[13]: Access = 82435, Miss = 55790, Miss_rate = 0.677, Pending_hits = 1567, Reservation_fails = 0
L2_cache_bank[14]: Access = 82552, Miss = 55832, Miss_rate = 0.676, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[15]: Access = 82552, Miss = 55832, Miss_rate = 0.676, Pending_hits = 1559, Reservation_fails = 0
L2_cache_bank[16]: Access = 82455, Miss = 55790, Miss_rate = 0.677, Pending_hits = 342, Reservation_fails = 0
L2_cache_bank[17]: Access = 82416, Miss = 55790, Miss_rate = 0.677, Pending_hits = 1571, Reservation_fails = 0
L2_cache_bank[18]: Access = 82415, Miss = 55791, Miss_rate = 0.677, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[19]: Access = 82454, Miss = 55791, Miss_rate = 0.677, Pending_hits = 1524, Reservation_fails = 0
L2_cache_bank[20]: Access = 82552, Miss = 55831, Miss_rate = 0.676, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[21]: Access = 82552, Miss = 55831, Miss_rate = 0.676, Pending_hits = 1553, Reservation_fails = 1
L2_total_cache_accesses = 1814160
L2_total_cache_misses = 1227833
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 20582
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 565569
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20272
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 638135
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 589680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1223976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 589680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.110

icnt_total_pkts_mem_to_simt=5827504
icnt_total_pkts_simt_to_mem=4172880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58742
	minimum = 6
	maximum = 46
Network latency average = 8.46069
	minimum = 6
	maximum = 44
Slowest packet = 3536321
Flit latency average = 6.93931
	minimum = 6
	maximum = 40
Slowest flit = 9746913
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238232
	minimum = 0.018852 (at node 5)
	maximum = 0.028278 (at node 0)
Accepted packet rate average = 0.0238232
	minimum = 0.018852 (at node 5)
	maximum = 0.028278 (at node 0)
Injected flit rate average = 0.0656602
	minimum = 0.0434415 (at node 5)
	maximum = 0.0870367 (at node 42)
Accepted flit rate average= 0.0656602
	minimum = 0.0604493 (at node 5)
	maximum = 0.0906739 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.88901 (39 samples)
	minimum = 6 (39 samples)
	maximum = 84.0513 (39 samples)
Network latency average = 8.66027 (39 samples)
	minimum = 6 (39 samples)
	maximum = 80.3333 (39 samples)
Flit latency average = 7.22702 (39 samples)
	minimum = 6 (39 samples)
	maximum = 76.641 (39 samples)
Fragmentation average = 0.0243169 (39 samples)
	minimum = 0 (39 samples)
	maximum = 34.0256 (39 samples)
Injected packet rate average = 0.0230075 (39 samples)
	minimum = 0.0182065 (39 samples)
	maximum = 0.0273096 (39 samples)
Accepted packet rate average = 0.0230075 (39 samples)
	minimum = 0.0182065 (39 samples)
	maximum = 0.0273096 (39 samples)
Injected flit rate average = 0.0634121 (39 samples)
	minimum = 0.0419536 (39 samples)
	maximum = 0.0840599 (39 samples)
Accepted flit rate average = 0.0634121 (39 samples)
	minimum = 0.0583804 (39 samples)
	maximum = 0.0875695 (39 samples)
Injected packet size average = 2.75615 (39 samples)
Accepted packet size average = 2.75615 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 51 min, 28 sec (6688 sec)
gpgpu_simulation_rate = 168227 (inst/sec)
gpgpu_simulation_rate = 1599 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 40: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 40 
gpu_sim_cycle = 39272
gpu_sim_insn = 28848876
gpu_ipc =     734.5915
gpu_tot_sim_cycle = 10957777
gpu_tot_sim_insn = 1153955040
gpu_tot_ipc =     105.3092
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 88833
gpu_stall_icnt2sh    = 23033
partiton_reqs_in_parallel = 863984
partiton_reqs_in_parallel_total    = 44626277
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.1514
partiton_reqs_in_parallel_util = 863984
partiton_reqs_in_parallel_util_total    = 44626277
gpu_sim_cycle_parition_util = 39272
gpu_tot_sim_cycle_parition_util    = 2031184
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9711
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1814160
L2_BW  =     112.2386 GB/Sec
L2_BW_total  =      16.0946 GB/Sec
gpu_total_sim_rate=168632

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23169120
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 71680
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0228
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23165938
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 71680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23169120
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
193081, 185563, 185880, 192620, 193112, 185646, 185903, 192616, 53214, 51060, 51251, 34954, 
gpgpu_n_tot_thrd_icount = 1332776960
gpgpu_n_tot_w_icount = 41649280
gpgpu_n_stall_shd_mem = 169544
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1255360
gpgpu_n_mem_write_global = 604800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 30648320
gpgpu_n_store_insn = 19051200
gpgpu_n_shmem_insn = 126211520
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1207
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1203141	W0_Idle:7023730	W0_Scoreboard:67454901	W1:2419200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:16327200	W32:22902880
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10042880 {8:1255360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82252800 {136:604800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141698560 {40:302400,136:952960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4838400 {8:604800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1151 
maxdqlatency = 0 
maxmflatency = 180329 
averagemflatency = 871 
max_icnt2mem_latency = 180066 
max_icnt2sh_latency = 10957776 
mrq_lat_table:817850 	129050 	90145 	198253 	245851 	195238 	117318 	54987 	11769 	3670 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1184468 	659266 	1716 	0 	30 	130 	815 	1943 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	59 	1679513 	79379 	520 	0 	86455 	0 	0 	0 	7 	23 	130 	1015 	1743 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1052748 	199402 	3235 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	7084 	23156 	60480 	120960 	241920 	151200 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2932 	217 	1 	2 	1 	2 	5 	10 	10 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    123431    123560    124319    124819    124772    125176    124163    124472    125088    125345    122968    122864    122815    123257    123678    124113 
dram[1]:    123450    123471    124361    124754    124775    125187    124181    124511    125012    125317    122920    122838    122800    123255    123615    123970 
dram[2]:    123526    123936    124368    124484    124803    125195    124164    124471    125025    125300    122953    122906    122800    123280    123684    124130 
dram[3]:    123425    123838    124378    124656    124778    125185    124153    124471    125089    125326    122943    122874    122852    123319    123564    124027 
dram[4]:    123434    123874    124361    124422    124794    125215    124146    124508    125104    125372    123058    123122    122864    123370    123763    124185 
dram[5]:    123505    123906    124428    124853    124852    125179    124177    124482    125062    125337    122960    123353    122858    123286    123660    123987 
dram[6]:    123612    124003    124473    124904    124945    125323    124165    124460    125065    125297    123081    123634    122875    122822    123749    124144 
dram[7]:    123521    123961    124340    124812    124826    124962    124195    124496    125105    125390    122961    122904    122876    122828    123659    124040 
dram[8]:    123610    124010    124507    124940    124925    125342    124162    124522    125003    125279    123042    123133    122795    122757    123548    123945 
dram[9]:    123615    123928    124358    124716    124772    125171    124178    124476    125066    125357    122947    122898    122830    122738    123605    123905 
dram[10]:    123611    123963    124501    124940    124959    125357    124159    124441    124971    125288    123031    123092    122801    123188    123581    123734 
average row accesses per activate:
dram[0]:  8.399106  8.027758  8.721963  8.601382  7.610072  7.610072  8.416522  8.230442  8.485030  8.300419  7.948470  7.847377  9.421509  9.090377  7.961998  7.984474 
dram[1]:  8.629686  9.001596  7.860832  7.749646  7.109067  6.962677  9.414397  8.862638  8.911950  8.895964  7.515198  7.380597  8.376253  8.211640  8.058405  7.738030 
dram[2]:  8.787186  8.451944  9.086235  8.780449  7.400137  7.586957  8.549470  8.051580  8.786537  8.357203  8.014586  7.631173  9.137090  8.926869  7.508784  7.244459 
dram[3]:  8.577811  8.681236  7.998540  7.952105  7.271505  6.998706  9.198669  8.578900  8.191577  8.178071  7.694531  7.658631  8.574586  8.402165  8.256315  7.685339 
dram[4]:  8.882035  8.642160  8.908943  8.520995  7.343015  7.174325  8.777876  8.391709  8.428207  7.904383  8.207500  8.112850  8.573796  8.210884  7.475454  7.279633 
dram[5]:  8.348631  8.085304  8.005021  7.914185  7.425874  7.253415  9.464695  9.150369  7.841107  7.954290  7.880000  7.707355  8.911403  8.725301  8.002880  7.639863 
dram[6]:  9.313790  8.696222  8.731612  8.759027  7.296832  7.100536  8.732394  8.626087  8.816889  8.485030  8.008130  8.319257  7.993228  7.898141  7.581442  7.369890 
dram[7]:  8.286554  7.936664  8.028777  7.793296  7.700582  7.217984  9.575290  9.340866  7.299177  7.149451  8.284893  7.895931  9.181504  8.987309  7.930866  7.663293 
dram[8]:  8.763015  8.435303  8.558282  8.584616  6.981408  6.917105  8.936036  8.984601  8.659272  8.449350  7.859034  7.822481  8.203089  8.029478  7.684032  7.346055 
dram[9]:  8.304975  8.004865  8.145986  7.892504  8.051302  7.630624  8.856250  8.777876  7.560031  7.399545  8.522804  8.137903  9.165660  8.801160  7.567052  7.572207 
dram[10]:  9.034510  8.826820  8.145255  8.229351  6.993351  6.993351  9.500000  9.166359  8.568920  8.167364  7.932108  7.734424  8.248292  8.112771  7.703396  7.505739 
average row locality = 1864137/229217 = 8.132629
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7560      7559      7519      7519      7198      7198      6599      6599      6719      6719      6712      6712      7343      7343      7574      7574 
dram[1]:      7559      7559      7398      7398      7320      7320      6598      6598      6719      6719      6730      6730      7344      7344      7574      7573 
dram[2]:      7680      7680      7398      7398      7319      7319      6598      6598      6720      6720      6730      6730      7344      7344      7473      7473 
dram[3]:      7680      7680      7398      7398      7320      7320      6597      6597      6720      6720      6709      6709      7344      7344      7473      7473 
dram[4]:      7680      7680      7398      7398      7218      7218      6719      6719      6720      6720      6709      6709      7343      7343      7476      7476 
dram[5]:      7559      7559      7499      7499      7219      7219      6719      6719      6719      6719      6710      6710      7343      7343      7476      7476 
dram[6]:      7559      7559      7499      7499      7195      7194      6720      6720      6719      6719      6710      6710      7223      7223      7597      7597 
dram[7]:      7558      7558      7500      7500      7196      7196      6720      6720      6639      6639      6831      6831      7223      7223      7597      7597 
dram[8]:      7558      7558      7500      7500      7154      7154      6719      6719      6639      6639      6831      6831      7223      7223      7597      7597 
dram[9]:      7679      7679      7500      7500      7155      7155      6719      6719      6640      6640      6831      6831      7223      7223      7476      7476 
dram[10]:      7679      7679      7499      7499      7158      7158      6718      6718      6640      6640      6751      6751      7343      7343      7476      7476 
total reads: 1259337
bank skew: 7680/6597 = 1.16
chip skew: 114528/114442 = 1.00
number of total write accesses:
dram[0]:      3720      3720      3680      3680      3380      3380      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[1]:      3720      3720      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[2]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3640      3640 
dram[3]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3140      3140      3520      3520      3640      3640 
dram[4]:      3840      3840      3560      3560      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[5]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[6]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3400      3400      3760      3760 
dram[7]:      3720      3720      3660      3660      3400      3400      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[8]:      3720      3720      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[9]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3640      3640 
dram[10]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3180      3180      3520      3520      3640      3640 
total reads: 604800
bank skew: 3840/3080 = 1.25
chip skew: 55040/54960 = 1.00
average mf latency per bank:
dram[0]:        857       815       907       791       886       704       779       738       876       779      1209       923      1089       890       863       829
dram[1]:        858       814       901       781       885       705       778       742       876       777      1195       922      1089       890       862       829
dram[2]:        865       822       901       783       884       704       782       742       875       777      1195       923      1077       889       857       822
dram[3]:        865       822       906       786       884       704       780       744       877       777      1202       933      1079       890       855       823
dram[4]:        863       822       905       788       878       705       781       741       877       778      1203       934      1078       890       857       821
dram[5]:        860       816       904       784       879       707       781       741       876       778      1206       936      1079       890       855       822
dram[6]:        859       817       904       783       876       702       780       741       875       777      1206       937      1070       894       861       827
dram[7]:        858       816       904       783       875       704       790       744       867       767      1200       928      1070       896       861       826
dram[8]:        856       817       920       788       879       701       790       745       867       768      1199       928      1065       891       860       827
dram[9]:        862       822       921       788       878       701       786       743       868       767      1199       928      1064       892       855       818
dram[10]:        863       822       914       788       878       700       786       744       867       768      1230       932      1068       887       854       821
maximum mf latency per bank:
dram[0]:     124305    123830    123442    122917    122949    122213    121989    121681    122648    122163    180314    124431    180072    124498    123943    123670
dram[1]:     123768    123254    123728    123504    122708    122331    122475    122136    122358    121875    180301    124297    180103    124528    123896    123673
dram[2]:     124194    123824    123384    123010    122922    122238    122031    121880    122444    122252    180329    124388    180073    124453    123876    123555
dram[3]:     124458    123957    123796    123425    122698    122450    122311    121980    122204    121882    180301    124286    180106    124098    123855    123530
dram[4]:     124431    123964    123442    123031    122780    122370    122407    121868    121964    121672    180323    124214    180066    124410    123893    123568
dram[5]:     124140    123872    123792    123331    122730    122397    122136    121951    122289    121969    180306    124276    180104    124390    123781    123461
dram[6]:     123661    123108    123630    123295    123024    122388    122276    121784    122072    121693    180322    124240    180088    178722    124058    123914
dram[7]:     124079    123703    123785    123461    122552    122178    122271    121911    122015    121975    180311    124423    180113    179595    123906    123432
dram[8]:     123652    123198    123595    123224    122820    122509    122312    121966    121834    121460    180316    124314    180090    124251    124000    123481
dram[9]:     124271    123935    123273    122855    122555    122223    122034    121548    122276    122073    180324    124343    180103    124016    123883    123611
dram[10]:     123878    123437    123664    123311    122895    122741    122051    121856    121999    121517    180315    124349    180095    124492    123824    123496
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3846932 n_nop=3128338 n_act=20491 n_pre=20475 n_req=169407 n_rd=457788 n_write=219840 bw_util=0.3523
n_activity=2303105 dram_eff=0.5884
bk0: 30240a 3560732i bk1: 30236a 3572091i bk2: 30076a 3562559i bk3: 30076a 3572680i bk4: 28792a 3585126i bk5: 28792a 3588240i bk6: 26396a 3600668i bk7: 26396a 3611823i bk8: 26876a 3596185i bk9: 26876a 3599116i bk10: 26848a 3594497i bk11: 26848a 3607508i bk12: 29372a 3570410i bk13: 29372a 3580099i bk14: 30296a 3549629i bk15: 30296a 3560423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92429
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3846932 n_nop=3127308 n_act=20934 n_pre=20918 n_req=169443 n_rd=457932 n_write=219840 bw_util=0.3524
n_activity=2303245 dram_eff=0.5885
bk0: 30236a 3558115i bk1: 30236a 3570914i bk2: 29592a 3563944i bk3: 29592a 3575278i bk4: 29280a 3573775i bk5: 29280a 3578615i bk6: 26392a 3600307i bk7: 26392a 3608730i bk8: 26876a 3597830i bk9: 26876a 3604134i bk10: 26920a 3597906i bk11: 26920a 3605095i bk12: 29376a 3565885i bk13: 29376a 3575862i bk14: 30296a 3549413i bk15: 30292a 3558414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93478
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3846932 n_nop=3127620 n_act=20616 n_pre=20600 n_req=169524 n_rd=458096 n_write=220000 bw_util=0.3525
n_activity=2298099 dram_eff=0.5901
bk0: 30720a 3551863i bk1: 30720a 3565865i bk2: 29592a 3564794i bk3: 29592a 3577114i bk4: 29276a 3575702i bk5: 29276a 3582462i bk6: 26392a 3599175i bk7: 26392a 3609583i bk8: 26880a 3597899i bk9: 26880a 3601510i bk10: 26920a 3594106i bk11: 26920a 3604564i bk12: 29376a 3569062i bk13: 29376a 3580671i bk14: 29892a 3552651i bk15: 29892a 3558608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90356
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3846932 n_nop=3127232 n_act=20974 n_pre=20958 n_req=169442 n_rd=457928 n_write=219840 bw_util=0.3524
n_activity=2298541 dram_eff=0.5897
bk0: 30720a 3551443i bk1: 30720a 3564754i bk2: 29592a 3563745i bk3: 29592a 3575494i bk4: 29280a 3575139i bk5: 29280a 3580144i bk6: 26388a 3599084i bk7: 26388a 3605872i bk8: 26880a 3591417i bk9: 26880a 3601076i bk10: 26836a 3597511i bk11: 26836a 3607070i bk12: 29376a 3563416i bk13: 29376a 3568975i bk14: 29892a 3554506i bk15: 29892a 3561347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92954
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fdaf524c480 :  mf: uid=25707204, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10957776), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3846932 n_nop=3127178 n_act=20834 n_pre=20818 n_req=169526 n_rd=458102 n_write=220000 bw_util=0.3525
n_activity=2295401 dram_eff=0.5908
bk0: 30720a 3553453i bk1: 30720a 3564337i bk2: 29592a 3567761i bk3: 29592a 3575126i bk4: 28872a 3577543i bk5: 28870a 3585377i bk6: 26876a 3592880i bk7: 26876a 3600891i bk8: 26880a 3592136i bk9: 26880a 3599179i bk10: 26836a 3597677i bk11: 26836a 3606731i bk12: 29372a 3565272i bk13: 29372a 3576091i bk14: 29904a 3554001i bk15: 29904a 3559412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90469
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3846932 n_nop=3127308 n_act=20924 n_pre=20908 n_req=169448 n_rd=457952 n_write=219840 bw_util=0.3524
n_activity=2296559 dram_eff=0.5903
bk0: 30236a 3556195i bk1: 30236a 3570899i bk2: 29996a 3564723i bk3: 29996a 3565564i bk4: 28876a 3579571i bk5: 28876a 3584421i bk6: 26876a 3595996i bk7: 26876a 3604434i bk8: 26876a 3592251i bk9: 26876a 3597145i bk10: 26840a 3600473i bk11: 26840a 3609956i bk12: 29372a 3565664i bk13: 29372a 3572969i bk14: 29904a 3555828i bk15: 29904a 3564095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91182
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3846932 n_nop=3127914 n_act=20711 n_pre=20695 n_req=169403 n_rd=457772 n_write=219840 bw_util=0.3523
n_activity=2293380 dram_eff=0.5909
bk0: 30236a 3553794i bk1: 30236a 3569811i bk2: 29996a 3562154i bk3: 29996a 3570919i bk4: 28780a 3576533i bk5: 28776a 3589148i bk6: 26880a 3592493i bk7: 26880a 3603812i bk8: 26876a 3594576i bk9: 26876a 3598424i bk10: 26840a 3594935i bk11: 26840a 3606565i bk12: 28892a 3571210i bk13: 28892a 3580728i bk14: 30388a 3549175i bk15: 30388a 3552260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92167
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3846932 n_nop=3126682 n_act=20997 n_pre=20981 n_req=169568 n_rd=458112 n_write=220160 bw_util=0.3526
n_activity=2294677 dram_eff=0.5912
bk0: 30232a 3557508i bk1: 30232a 3570892i bk2: 30000a 3561306i bk3: 30000a 3568357i bk4: 28784a 3579487i bk5: 28784a 3582360i bk6: 26880a 3596658i bk7: 26880a 3603389i bk8: 26556a 3596136i bk9: 26556a 3599580i bk10: 27324a 3590591i bk11: 27324a 3599190i bk12: 28892a 3572087i bk13: 28892a 3578361i bk14: 30388a 3552070i bk15: 30388a 3559735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90825
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fdaf525c7b0 :  mf: uid=25707202, sid07:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (10957771), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3846932 n_nop=3127408 n_act=20966 n_pre=20950 n_req=169402 n_rd=457768 n_write=219840 bw_util=0.3523
n_activity=2299238 dram_eff=0.5894
bk0: 30232a 3560713i bk1: 30232a 3570685i bk2: 30000a 3565698i bk3: 30000a 3573263i bk4: 28616a 3583390i bk5: 28616a 3588266i bk6: 26876a 3591963i bk7: 26876a 3600114i bk8: 26556a 3595872i bk9: 26556a 3603695i bk10: 27324a 3592821i bk11: 27324a 3599560i bk12: 28892a 3568744i bk13: 28892a 3578834i bk14: 30388a 3548631i bk15: 30388a 3553829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90925
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3846932 n_nop=3127562 n_act=20881 n_pre=20865 n_req=169406 n_rd=457784 n_write=219840 bw_util=0.3523
n_activity=2296755 dram_eff=0.5901
bk0: 30716a 3552594i bk1: 30716a 3564104i bk2: 30000a 3561833i bk3: 30000a 3569891i bk4: 28620a 3586649i bk5: 28620a 3589493i bk6: 26876a 3596183i bk7: 26876a 3602693i bk8: 26560a 3597019i bk9: 26560a 3603476i bk10: 27324a 3591723i bk11: 27324a 3601295i bk12: 28892a 3572820i bk13: 28892a 3580033i bk14: 29904a 3553807i bk15: 29904a 3563649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90994
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fdaf5125090 :  mf: uid=25707203, sid07:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (10957775), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3846932 n_nop=3126896 n_act=20890 n_pre=20874 n_req=169568 n_rd=458112 n_write=220160 bw_util=0.3526
n_activity=2301188 dram_eff=0.5895
bk0: 30716a 3555049i bk1: 30716a 3567297i bk2: 29996a 3564329i bk3: 29996a 3572591i bk4: 28632a 3584607i bk5: 28632a 3591000i bk6: 26872a 3594203i bk7: 26872a 3603208i bk8: 26560a 3598808i bk9: 26560a 3604431i bk10: 27004a 3595409i bk11: 27004a 3603115i bk12: 29372a 3565046i bk13: 29372a 3572006i bk14: 29904a 3559127i bk15: 29904a 3561883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90617

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84576, Miss = 57224, Miss_rate = 0.677, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[1]: Access = 84508, Miss = 57223, Miss_rate = 0.677, Pending_hits = 1549, Reservation_fails = 0
L2_cache_bank[2]: Access = 84548, Miss = 57242, Miss_rate = 0.677, Pending_hits = 305, Reservation_fails = 2
L2_cache_bank[3]: Access = 84560, Miss = 57241, Miss_rate = 0.677, Pending_hits = 1549, Reservation_fails = 0
L2_cache_bank[4]: Access = 84600, Miss = 57262, Miss_rate = 0.677, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[5]: Access = 84580, Miss = 57262, Miss_rate = 0.677, Pending_hits = 1567, Reservation_fails = 0
L2_cache_bank[6]: Access = 84500, Miss = 57241, Miss_rate = 0.677, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[7]: Access = 84500, Miss = 57241, Miss_rate = 0.677, Pending_hits = 1544, Reservation_fails = 0
L2_cache_bank[8]: Access = 84608, Miss = 57263, Miss_rate = 0.677, Pending_hits = 345, Reservation_fails = 0
L2_cache_bank[9]: Access = 84628, Miss = 57263, Miss_rate = 0.677, Pending_hits = 1595, Reservation_fails = 0
L2_cache_bank[10]: Access = 84588, Miss = 57244, Miss_rate = 0.677, Pending_hits = 342, Reservation_fails = 0
L2_cache_bank[11]: Access = 84548, Miss = 57244, Miss_rate = 0.677, Pending_hits = 1583, Reservation_fails = 0
L2_cache_bank[12]: Access = 84508, Miss = 57222, Miss_rate = 0.677, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[13]: Access = 84548, Miss = 57221, Miss_rate = 0.677, Pending_hits = 1577, Reservation_fails = 0
L2_cache_bank[14]: Access = 84668, Miss = 57264, Miss_rate = 0.676, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[15]: Access = 84668, Miss = 57264, Miss_rate = 0.676, Pending_hits = 1573, Reservation_fails = 0
L2_cache_bank[16]: Access = 84568, Miss = 57221, Miss_rate = 0.677, Pending_hits = 347, Reservation_fails = 0
L2_cache_bank[17]: Access = 84528, Miss = 57221, Miss_rate = 0.677, Pending_hits = 1581, Reservation_fails = 0
L2_cache_bank[18]: Access = 84528, Miss = 57223, Miss_rate = 0.677, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[19]: Access = 84568, Miss = 57223, Miss_rate = 0.677, Pending_hits = 1538, Reservation_fails = 0
L2_cache_bank[20]: Access = 84668, Miss = 57264, Miss_rate = 0.676, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[21]: Access = 84668, Miss = 57264, Miss_rate = 0.676, Pending_hits = 1564, Reservation_fails = 1
L2_total_cache_accesses = 1860664
L2_total_cache_misses = 1259337
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 20776
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 580375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20466
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654519
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 604800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1255360
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 604800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.111

icnt_total_pkts_mem_to_simt=5976864
icnt_total_pkts_simt_to_mem=4279864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55737
	minimum = 6
	maximum = 48
Network latency average = 8.42467
	minimum = 6
	maximum = 43
Slowest packet = 3631166
Flit latency average = 6.89164
	minimum = 6
	maximum = 39
Slowest flit = 10008524
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236836
	minimum = 0.0187416 (at node 0)
	maximum = 0.0281123 (at node 7)
Accepted packet rate average = 0.0236836
	minimum = 0.0187416 (at node 0)
	maximum = 0.0281123 (at node 7)
Injected flit rate average = 0.0652756
	minimum = 0.0431871 (at node 0)
	maximum = 0.086527 (at node 42)
Accepted flit rate average= 0.0652756
	minimum = 0.0600952 (at node 0)
	maximum = 0.0901429 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.88072 (40 samples)
	minimum = 6 (40 samples)
	maximum = 83.15 (40 samples)
Network latency average = 8.65438 (40 samples)
	minimum = 6 (40 samples)
	maximum = 79.4 (40 samples)
Flit latency average = 7.21864 (40 samples)
	minimum = 6 (40 samples)
	maximum = 75.7 (40 samples)
Fragmentation average = 0.023709 (40 samples)
	minimum = 0 (40 samples)
	maximum = 33.175 (40 samples)
Injected packet rate average = 0.0230244 (40 samples)
	minimum = 0.0182199 (40 samples)
	maximum = 0.0273296 (40 samples)
Accepted packet rate average = 0.0230244 (40 samples)
	minimum = 0.0182199 (40 samples)
	maximum = 0.0273296 (40 samples)
Injected flit rate average = 0.0634587 (40 samples)
	minimum = 0.0419845 (40 samples)
	maximum = 0.0841216 (40 samples)
Accepted flit rate average = 0.0634587 (40 samples)
	minimum = 0.0584232 (40 samples)
	maximum = 0.0876338 (40 samples)
Injected packet size average = 2.75615 (40 samples)
Accepted packet size average = 2.75615 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 3 sec (6843 sec)
gpgpu_simulation_rate = 168632 (inst/sec)
gpgpu_simulation_rate = 1601 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 66226 Tlb_hit: 62723 Tlb_miss: 3503 Tlb_hit_rate: 0.947105
Shader1: Tlb_access: 66812 Tlb_hit: 63076 Tlb_miss: 3736 Tlb_hit_rate: 0.944082
Shader2: Tlb_access: 66812 Tlb_hit: 63037 Tlb_miss: 3775 Tlb_hit_rate: 0.943498
Shader3: Tlb_access: 66812 Tlb_hit: 63188 Tlb_miss: 3624 Tlb_hit_rate: 0.945758
Shader4: Tlb_access: 66812 Tlb_hit: 63186 Tlb_miss: 3626 Tlb_hit_rate: 0.945728
Shader5: Tlb_access: 66812 Tlb_hit: 63147 Tlb_miss: 3665 Tlb_hit_rate: 0.945145
Shader6: Tlb_access: 66812 Tlb_hit: 63093 Tlb_miss: 3719 Tlb_hit_rate: 0.944336
Shader7: Tlb_access: 66812 Tlb_hit: 63184 Tlb_miss: 3628 Tlb_hit_rate: 0.945698
Shader8: Tlb_access: 66812 Tlb_hit: 63193 Tlb_miss: 3619 Tlb_hit_rate: 0.945833
Shader9: Tlb_access: 66812 Tlb_hit: 63139 Tlb_miss: 3673 Tlb_hit_rate: 0.945025
Shader10: Tlb_access: 66812 Tlb_hit: 63078 Tlb_miss: 3734 Tlb_hit_rate: 0.944112
Shader11: Tlb_access: 66812 Tlb_hit: 63291 Tlb_miss: 3521 Tlb_hit_rate: 0.947300
Shader12: Tlb_access: 66812 Tlb_hit: 63298 Tlb_miss: 3514 Tlb_hit_rate: 0.947405
Shader13: Tlb_access: 66226 Tlb_hit: 62676 Tlb_miss: 3550 Tlb_hit_rate: 0.946396
Shader14: Tlb_access: 66226 Tlb_hit: 62635 Tlb_miss: 3591 Tlb_hit_rate: 0.945777
Shader15: Tlb_access: 66076 Tlb_hit: 62516 Tlb_miss: 3560 Tlb_hit_rate: 0.946123
Shader16: Tlb_access: 66076 Tlb_hit: 62525 Tlb_miss: 3551 Tlb_hit_rate: 0.946259
Shader17: Tlb_access: 66076 Tlb_hit: 62406 Tlb_miss: 3670 Tlb_hit_rate: 0.944458
Shader18: Tlb_access: 66076 Tlb_hit: 62348 Tlb_miss: 3728 Tlb_hit_rate: 0.943580
Shader19: Tlb_access: 66226 Tlb_hit: 62702 Tlb_miss: 3524 Tlb_hit_rate: 0.946788
Shader20: Tlb_access: 66226 Tlb_hit: 62702 Tlb_miss: 3524 Tlb_hit_rate: 0.946788
Shader21: Tlb_access: 66226 Tlb_hit: 62668 Tlb_miss: 3558 Tlb_hit_rate: 0.946275
Shader22: Tlb_access: 66226 Tlb_hit: 62603 Tlb_miss: 3623 Tlb_hit_rate: 0.945293
Shader23: Tlb_access: 66076 Tlb_hit: 62526 Tlb_miss: 3550 Tlb_hit_rate: 0.946274
Shader24: Tlb_access: 66076 Tlb_hit: 62556 Tlb_miss: 3520 Tlb_hit_rate: 0.946728
Shader25: Tlb_access: 66076 Tlb_hit: 62404 Tlb_miss: 3672 Tlb_hit_rate: 0.944428
Shader26: Tlb_access: 66076 Tlb_hit: 62364 Tlb_miss: 3712 Tlb_hit_rate: 0.943822
Shader27: Tlb_access: 66226 Tlb_hit: 62703 Tlb_miss: 3523 Tlb_hit_rate: 0.946803
Tlb_tot_access: 1860160 Tlb_tot_hit: 1758967, Tlb_tot_miss: 101193, Tlb_tot_hit_rate: 0.945600
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader1: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader2: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader3: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader4: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader5: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader6: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader7: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader8: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader9: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader10: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader11: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader12: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader13: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader14: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader15: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader16: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader17: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader18: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader19: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader20: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader21: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader22: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader23: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader24: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader25: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader26: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader27: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Tlb_tot_valiate: 28672 Tlb_invalidate: 26880, Tlb_tot_evict: 0, Tlb_tot_evict page: 26880
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:3503 Page_hit: 3038 Page_miss: 465 Page_hit_rate: 0.867257 Page_fault: 1 Page_pending: 463
Shader1: Page_table_access:3736 Page_hit: 3068 Page_miss: 668 Page_hit_rate: 0.821199 Page_fault: 1 Page_pending: 667
Shader2: Page_table_access:3775 Page_hit: 3107 Page_miss: 668 Page_hit_rate: 0.823046 Page_fault: 3 Page_pending: 661
Shader3: Page_table_access:3624 Page_hit: 2908 Page_miss: 716 Page_hit_rate: 0.802428 Page_fault: 2 Page_pending: 714
Shader4: Page_table_access:3626 Page_hit: 2910 Page_miss: 716 Page_hit_rate: 0.802537 Page_fault: 0 Page_pending: 716
Shader5: Page_table_access:3665 Page_hit: 2969 Page_miss: 696 Page_hit_rate: 0.810095 Page_fault: 0 Page_pending: 696
Shader6: Page_table_access:3719 Page_hit: 3023 Page_miss: 696 Page_hit_rate: 0.812853 Page_fault: 0 Page_pending: 696
Shader7: Page_table_access:3628 Page_hit: 2980 Page_miss: 648 Page_hit_rate: 0.821389 Page_fault: 0 Page_pending: 648
Shader8: Page_table_access:3619 Page_hit: 2971 Page_miss: 648 Page_hit_rate: 0.820945 Page_fault: 0 Page_pending: 648
Shader9: Page_table_access:3673 Page_hit: 3209 Page_miss: 464 Page_hit_rate: 0.873673 Page_fault: 0 Page_pending: 464
Shader10: Page_table_access:3734 Page_hit: 3270 Page_miss: 464 Page_hit_rate: 0.875736 Page_fault: 0 Page_pending: 464
Shader11: Page_table_access:3521 Page_hit: 3057 Page_miss: 464 Page_hit_rate: 0.868219 Page_fault: 1 Page_pending: 464
Shader12: Page_table_access:3514 Page_hit: 3050 Page_miss: 464 Page_hit_rate: 0.867957 Page_fault: 0 Page_pending: 464
Shader13: Page_table_access:3550 Page_hit: 3086 Page_miss: 464 Page_hit_rate: 0.869296 Page_fault: 0 Page_pending: 464
Shader14: Page_table_access:3591 Page_hit: 3127 Page_miss: 464 Page_hit_rate: 0.870788 Page_fault: 0 Page_pending: 464
Shader15: Page_table_access:3560 Page_hit: 3096 Page_miss: 464 Page_hit_rate: 0.869663 Page_fault: 1 Page_pending: 464
Shader16: Page_table_access:3551 Page_hit: 3087 Page_miss: 464 Page_hit_rate: 0.869333 Page_fault: 0 Page_pending: 464
Shader17: Page_table_access:3670 Page_hit: 3206 Page_miss: 464 Page_hit_rate: 0.873569 Page_fault: 0 Page_pending: 464
Shader18: Page_table_access:3728 Page_hit: 3264 Page_miss: 464 Page_hit_rate: 0.875537 Page_fault: 0 Page_pending: 464
Shader19: Page_table_access:3524 Page_hit: 3060 Page_miss: 464 Page_hit_rate: 0.868331 Page_fault: 2 Page_pending: 464
Shader20: Page_table_access:3524 Page_hit: 3060 Page_miss: 464 Page_hit_rate: 0.868331 Page_fault: 1 Page_pending: 464
Shader21: Page_table_access:3558 Page_hit: 3094 Page_miss: 464 Page_hit_rate: 0.869590 Page_fault: 0 Page_pending: 464
Shader22: Page_table_access:3623 Page_hit: 3159 Page_miss: 464 Page_hit_rate: 0.871929 Page_fault: 0 Page_pending: 464
Shader23: Page_table_access:3550 Page_hit: 3086 Page_miss: 464 Page_hit_rate: 0.869296 Page_fault: 0 Page_pending: 464
Shader24: Page_table_access:3520 Page_hit: 3056 Page_miss: 464 Page_hit_rate: 0.868182 Page_fault: 0 Page_pending: 464
Shader25: Page_table_access:3672 Page_hit: 3208 Page_miss: 464 Page_hit_rate: 0.873638 Page_fault: 0 Page_pending: 464
Shader26: Page_table_access:3712 Page_hit: 3248 Page_miss: 464 Page_hit_rate: 0.875000 Page_fault: 0 Page_pending: 464
Shader27: Page_table_access:3523 Page_hit: 3058 Page_miss: 465 Page_hit_rate: 0.868010 Page_fault: 0 Page_pending: 465
Page_talbe_tot_access: 101193 Page_tot_hit: 86455, Page_tot_miss 14738, Page_tot_hit_rate: 0.854358 Page_tot_fault: 12 Page_tot_pending: 14726
Total_memory_access_page_fault: 12, Average_latency 344990.625000
========================================Page threshing statistics==============================
Page_validate: 1024 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.696927
[0-25]: 0.050029, [26-50]: 0.000000, [51-75]: 0.949971, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   754154 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(359.219452)
F:   223546----T:   228187 	 St: c0000000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   228187----T:   233702 	 St: c0007000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   233702----T:   238343 	 St: c0010000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   238343----T:   243858 	 St: c0017000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   243858----T:   246463 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246463----T:   262158 	 St: c0021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   262158----T:   264763 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   264763----T:   273003 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   273003----T:   275608 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275608----T:   283848 	 St: c0221000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   283848----T:   286453 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   286453----T:   317176 	 St: c0041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   317176----T:   319781 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   319781----T:   335476 	 St: c0231000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   335476----T:   338081 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   338081----T:   368804 	 St: c0251000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   368804----T:   371409 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   371409----T:   432245 	 St: c0081000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   433985----T:   436590 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   436590----T:   497426 	 St: c0291000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   497426----T:   500031 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   500031----T:   621120 	 St: c0101000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   622872----T:   631574 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   631574----T:   634179 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   634179----T:   747736 	 St: c0311000 Sz: 978944 	 Sm: 0 	 T: memcpy_h2d(76.675896)
F:   976304----T:  1017986 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(28.144497)
F:  1240136----T:  1281496 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(27.927076)
F:  1503646----T:  1545074 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(27.972992)
F:  1767224----T:  1808737 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(28.030384)
F:  2030887----T:  2072423 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(28.045916)
F:  2294573----T:  2335981 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(27.959486)
F:  2558131----T:  2597492 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(26.577312)
F:  2819642----T:  2858575 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(26.288319)
F:  3080725----T:  3119890 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(26.444969)
F:  3342040----T:  3380966 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(26.283592)
F:  3603116----T:  3642644 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(26.690075)
F:  3864794----T:  3903981 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(26.459824)
F:  4126131----T:  4165427 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(26.533422)
F:  4387577----T:  4426398 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(26.212694)
F:  4648548----T:  4687799 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(26.503038)
F:  4909949----T:  4948886 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(26.291019)
F:  5171036----T:  5210508 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(26.652262)
F:  5432658----T:  5471500 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(26.226873)
F:  5693650----T:  5733123 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(26.652937)
F:  5955273----T:  5994088 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(26.208643)
F:  6216238----T:  6255563 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(26.553005)
F:  6477713----T:  6516618 	 	 	 Kl: 23 	 Sm: 0 	 T: kernel_launch(26.269413)
F:  6738768----T:  6777829 	 	 	 Kl: 24 	 Sm: 0 	 T: kernel_launch(26.374746)
F:  6999979----T:  7038923 	 	 	 Kl: 25 	 Sm: 0 	 T: kernel_launch(26.295746)
F:  7261073----T:  7300524 	 	 	 Kl: 26 	 Sm: 0 	 T: kernel_launch(26.638083)
F:  7522674----T:  7561510 	 	 	 Kl: 27 	 Sm: 0 	 T: kernel_launch(26.222822)
F:  7783660----T:  7823005 	 	 	 Kl: 28 	 Sm: 0 	 T: kernel_launch(26.566509)
F:  8045155----T:  8084135 	 	 	 Kl: 29 	 Sm: 0 	 T: kernel_launch(26.320053)
F:  8306285----T:  8345222 	 	 	 Kl: 30 	 Sm: 0 	 T: kernel_launch(26.291019)
F:  8567372----T:  8606141 	 	 	 Kl: 31 	 Sm: 0 	 T: kernel_launch(26.177582)
F:  8828291----T:  8867788 	 	 	 Kl: 32 	 Sm: 0 	 T: kernel_launch(26.669142)
F:  9089938----T:  9128779 	 	 	 Kl: 33 	 Sm: 0 	 T: kernel_launch(26.226198)
F:  9350929----T:  9390058 	 	 	 Kl: 34 	 Sm: 0 	 T: kernel_launch(26.420662)
F:  9612208----T:  9651155 	 	 	 Kl: 35 	 Sm: 0 	 T: kernel_launch(26.297771)
F:  9873305----T:  9912458 	 	 	 Kl: 36 	 Sm: 0 	 T: kernel_launch(26.436867)
F: 10134608----T: 10173610 	 	 	 Kl: 37 	 Sm: 0 	 T: kernel_launch(26.334909)
F: 10395760----T: 10435163 	 	 	 Kl: 38 	 Sm: 0 	 T: kernel_launch(26.605671)
F: 10657313----T: 10696355 	 	 	 Kl: 39 	 Sm: 0 	 T: kernel_launch(26.361917)
F: 10918505----T: 10957777 	 	 	 Kl: 40 	 Sm: 0 	 T: kernel_launch(26.517218)
F: 10957777----T: 10960382 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10957777----T: 10966017 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10968622----T: 10971227 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10968622----T: 10976862 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10979467----T: 10982072 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10979467----T: 10995162 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 10997767----T: 11000372 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10997767----T: 11028490 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 11031095----T: 11033700 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11031095----T: 11091931 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 11094536----T: 11097141 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11094536----T: 11215625 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 11218230----T: 11220835 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11218230----T: 11226470 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 11229075----T: 11231680 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11229075----T: 11237315 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 11239920----T: 11242525 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11239920----T: 11255615 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 11258220----T: 11260825 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11258220----T: 11288943 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 11291548----T: 11294153 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11291548----T: 11352384 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 11354989----T: 11357594 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11354989----T: 11445950 	 St: 0 Sz: 782336 	 Sm: 0 	 T: device_sync(61.418636)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2071777(cycle), 1398.904175(us)
Tot_kernel_exec_time_and_fault_time: 2871517(cycle), 1938.904175(us)
Tot_memcpy_h2d_time: 520698(cycle), 351.585419(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 520698(cycle), 351.585419(us)
Tot_devicesync_time: 490778(cycle), 331.382843(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 490778(cycle), 331.382843(us)
GPGPU-Sim: *** exit detected ***
