// Define internal signals
reg [3:0] count;

// Increment count on positive edge of clock
always @(posedge clk or posedge reset)
begin
  if (reset)
    count <= 4'b0001; // Reset count to 1
  else
    count <= count + 1; // Increment count
end

// Assign output to count
assign q = count;

endmodule