/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [11:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ^ in_data[83:72];
  assign celloutsig_0_5z = ^ { in_data[33:29], celloutsig_0_3z };
  assign celloutsig_0_6z = ^ { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_7z = ^ { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_77z = ^ { celloutsig_0_54z[5:1], celloutsig_0_35z };
  assign celloutsig_0_78z = ^ { celloutsig_0_54z[1], celloutsig_0_22z, celloutsig_0_1z };
  assign celloutsig_1_0z = ^ in_data[152:147];
  assign celloutsig_1_1z = ^ in_data[149:146];
  assign celloutsig_0_8z = ^ { in_data[18:13], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_2z = ^ { in_data[132:131], celloutsig_1_0z };
  assign celloutsig_1_3z = ^ { in_data[115:113], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_4z = ^ { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = ^ { in_data[128], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_6z = ^ { in_data[181:178], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_7z = ^ { in_data[182:181], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_8z = ^ { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_9z = ^ { celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_10z = ^ { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_11z = ^ { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_0_9z = ^ { in_data[65:63], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_12z = ^ { in_data[176:160], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_14z = ^ { celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_1_15z = ^ { celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_18z = ^ { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_19z = ^ { in_data[120:114], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_18z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_10z = ^ { in_data[93:57], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_11z = ^ in_data[25:10];
  assign celloutsig_0_12z = ^ { in_data[66:63], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_1z = ^ in_data[15:10];
  assign celloutsig_0_14z = ^ { celloutsig_0_13z[5:1], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_15z = ^ { in_data[68:56], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_17z = ^ { celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_18z = ^ { celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_19z = ^ in_data[36:33];
  assign celloutsig_0_20z = ^ { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_22z = ^ { in_data[79:68], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_5z };
  assign celloutsig_0_2z = ^ in_data[68:64];
  assign celloutsig_0_24z = ^ { celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_29z = ^ { in_data[64:41], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_24z };
  assign celloutsig_0_31z = ^ { celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_0_3z = ^ { in_data[6:4], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_35z = ^ { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_31z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_0_4z = ^ { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  always_latch
    if (clkin_data[0]) celloutsig_0_54z = 12'h000;
    else if (celloutsig_1_18z) celloutsig_0_54z = in_data[36:25];
  always_latch
    if (clkin_data[0]) celloutsig_0_13z = 6'h00;
    else if (celloutsig_1_18z) celloutsig_0_13z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
