// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_C_IO_L2_in_0_x0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_C_C_IO_L2_in_0_x017_dout,
        fifo_C_C_IO_L2_in_0_x017_empty_n,
        fifo_C_C_IO_L2_in_0_x017_read,
        fifo_C_C_IO_L2_in_1_x018_din,
        fifo_C_C_IO_L2_in_1_x018_full_n,
        fifo_C_C_IO_L2_in_1_x018_write,
        fifo_C_PE_0_0_x0101_din,
        fifo_C_PE_0_0_x0101_full_n,
        fifo_C_PE_0_0_x0101_write
);

parameter    ap_ST_fsm_state1 = 38'd1;
parameter    ap_ST_fsm_state2 = 38'd2;
parameter    ap_ST_fsm_state3 = 38'd4;
parameter    ap_ST_fsm_state4 = 38'd8;
parameter    ap_ST_fsm_state5 = 38'd16;
parameter    ap_ST_fsm_state6 = 38'd32;
parameter    ap_ST_fsm_state7 = 38'd64;
parameter    ap_ST_fsm_state8 = 38'd128;
parameter    ap_ST_fsm_state9 = 38'd256;
parameter    ap_ST_fsm_state10 = 38'd512;
parameter    ap_ST_fsm_state11 = 38'd1024;
parameter    ap_ST_fsm_state12 = 38'd2048;
parameter    ap_ST_fsm_state13 = 38'd4096;
parameter    ap_ST_fsm_state14 = 38'd8192;
parameter    ap_ST_fsm_state15 = 38'd16384;
parameter    ap_ST_fsm_state16 = 38'd32768;
parameter    ap_ST_fsm_state17 = 38'd65536;
parameter    ap_ST_fsm_state18 = 38'd131072;
parameter    ap_ST_fsm_state19 = 38'd262144;
parameter    ap_ST_fsm_state20 = 38'd524288;
parameter    ap_ST_fsm_state21 = 38'd1048576;
parameter    ap_ST_fsm_state22 = 38'd2097152;
parameter    ap_ST_fsm_state23 = 38'd4194304;
parameter    ap_ST_fsm_state24 = 38'd8388608;
parameter    ap_ST_fsm_state25 = 38'd16777216;
parameter    ap_ST_fsm_state26 = 38'd33554432;
parameter    ap_ST_fsm_state27 = 38'd67108864;
parameter    ap_ST_fsm_state28 = 38'd134217728;
parameter    ap_ST_fsm_state29 = 38'd268435456;
parameter    ap_ST_fsm_state30 = 38'd536870912;
parameter    ap_ST_fsm_state31 = 38'd1073741824;
parameter    ap_ST_fsm_state32 = 38'd2147483648;
parameter    ap_ST_fsm_state33 = 38'd4294967296;
parameter    ap_ST_fsm_state34 = 38'd8589934592;
parameter    ap_ST_fsm_state35 = 38'd17179869184;
parameter    ap_ST_fsm_state36 = 38'd34359738368;
parameter    ap_ST_fsm_state37 = 38'd68719476736;
parameter    ap_ST_fsm_state38 = 38'd137438953472;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] fifo_C_C_IO_L2_in_0_x017_dout;
input   fifo_C_C_IO_L2_in_0_x017_empty_n;
output   fifo_C_C_IO_L2_in_0_x017_read;
output  [511:0] fifo_C_C_IO_L2_in_1_x018_din;
input   fifo_C_C_IO_L2_in_1_x018_full_n;
output   fifo_C_C_IO_L2_in_1_x018_write;
output  [255:0] fifo_C_PE_0_0_x0101_din;
input   fifo_C_PE_0_0_x0101_full_n;
output   fifo_C_PE_0_0_x0101_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_C_C_IO_L2_in_0_x017_read;
reg fifo_C_C_IO_L2_in_1_x018_write;
reg[255:0] fifo_C_PE_0_0_x0101_din;
reg fifo_C_PE_0_0_x0101_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [37:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_C_C_IO_L2_in_0_x017_blk_n;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state21;
reg    fifo_C_C_IO_L2_in_1_x018_blk_n;
reg    fifo_C_PE_0_0_x0101_blk_n;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state38;
wire   [511:0] local_C_ping_V_q0;
reg   [511:0] reg_711;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state35;
wire   [2:0] add_ln691_fu_717_p2;
reg   [2:0] add_ln691_reg_1344;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_1516_fu_729_p2;
reg   [2:0] add_ln691_1516_reg_1352;
wire    ap_CS_fsm_state3;
wire   [5:0] add_i_i780_cast_fu_749_p2;
reg   [5:0] add_i_i780_cast_reg_1360;
wire   [0:0] icmp_ln890_1467_fu_735_p2;
wire   [3:0] c3_60_fu_761_p2;
reg   [3:0] c3_60_reg_1369;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln3013_fu_776_p2;
reg   [0:0] icmp_ln3013_reg_1377;
wire   [0:0] icmp_ln3008_fu_755_p2;
wire   [0:0] icmp_ln886_14_fu_771_p2;
wire   [3:0] add_ln691_1525_fu_782_p2;
reg   [3:0] add_ln691_1525_reg_1381;
wire    ap_CS_fsm_state5;
wire   [3:0] add_ln691_1523_fu_794_p2;
reg   [3:0] add_ln691_1523_reg_1389;
wire   [6:0] tmp_501_cast_fu_804_p3;
reg   [6:0] tmp_501_cast_reg_1394;
wire   [4:0] add_ln691_1526_fu_818_p2;
reg   [4:0] add_ln691_1526_reg_1402;
wire    ap_CS_fsm_state6;
wire   [4:0] add_ln691_1524_fu_830_p2;
reg   [4:0] add_ln691_1524_reg_1410;
wire    ap_CS_fsm_state8;
reg   [6:0] local_C_pong_V_addr_reg_1415;
wire   [7:0] c2_V_161_fu_856_p2;
reg   [7:0] c2_V_161_reg_1423;
wire    ap_CS_fsm_state10;
reg   [0:0] arb_16_reg_364;
reg   [0:0] intra_trans_en_16_reg_351;
wire   [7:0] c2_V_160_fu_868_p2;
reg   [7:0] c2_V_160_reg_1431;
wire   [0:0] arb_fu_880_p2;
wire   [0:0] icmp_ln3121_fu_874_p2;
wire   [0:0] icmp_ln3048_fu_862_p2;
wire   [1:0] add_ln691_1530_fu_886_p2;
reg   [1:0] add_ln691_1530_reg_1444;
wire    ap_CS_fsm_state11;
wire   [5:0] add_ln691_1532_fu_898_p2;
reg   [5:0] add_ln691_1532_reg_1452;
wire    ap_CS_fsm_state12;
reg   [3:0] div_i_i23_reg_1460;
wire   [0:0] icmp_ln890_1483_fu_904_p2;
reg   [0:0] data_split_V_32_addr_reg_1465;
wire   [3:0] add_ln691_1534_fu_929_p2;
reg   [3:0] add_ln691_1534_reg_1470;
wire    ap_CS_fsm_state13;
wire   [4:0] add_ln691_1537_fu_953_p2;
reg   [4:0] add_ln691_1537_reg_1483;
wire    ap_CS_fsm_state15;
wire   [1:0] add_ln691_1538_fu_965_p2;
wire    ap_CS_fsm_state16;
wire   [511:0] zext_ln1497_32_fu_997_p1;
wire   [0:0] icmp_ln878_34_fu_976_p2;
wire   [3:0] c3_59_fu_1007_p2;
reg   [3:0] c3_59_reg_1507;
wire    ap_CS_fsm_state18;
wire   [0:0] icmp_ln3086_fu_1022_p2;
reg   [0:0] icmp_ln3086_reg_1515;
wire   [0:0] icmp_ln3081_fu_1001_p2;
wire   [0:0] icmp_ln886_fu_1017_p2;
wire   [3:0] add_ln691_1520_fu_1028_p2;
reg   [3:0] add_ln691_1520_reg_1519;
wire    ap_CS_fsm_state19;
wire   [3:0] add_ln691_1518_fu_1040_p2;
reg   [3:0] add_ln691_1518_reg_1527;
wire   [6:0] tmp_500_cast_fu_1050_p3;
reg   [6:0] tmp_500_cast_reg_1532;
wire   [4:0] add_ln691_1521_fu_1064_p2;
reg   [4:0] add_ln691_1521_reg_1540;
wire    ap_CS_fsm_state20;
wire   [4:0] add_ln691_1519_fu_1076_p2;
reg   [4:0] add_ln691_1519_reg_1548;
wire    ap_CS_fsm_state22;
reg   [6:0] local_C_ping_V_addr_31_reg_1553;
wire   [1:0] add_ln691_1529_fu_1102_p2;
reg   [1:0] add_ln691_1529_reg_1561;
wire    ap_CS_fsm_state24;
wire   [5:0] add_ln691_1531_fu_1114_p2;
reg   [5:0] add_ln691_1531_reg_1569;
wire    ap_CS_fsm_state25;
reg   [3:0] div_i_i22_reg_1577;
wire   [0:0] icmp_ln890_1482_fu_1120_p2;
reg   [0:0] data_split_V_31_addr_reg_1582;
wire   [3:0] add_ln691_1533_fu_1145_p2;
reg   [3:0] add_ln691_1533_reg_1587;
wire    ap_CS_fsm_state26;
wire   [511:0] local_C_pong_V_q0;
reg   [511:0] in_data_V_123_reg_1600;
wire    ap_CS_fsm_state27;
wire   [4:0] add_ln691_1535_fu_1169_p2;
reg   [4:0] add_ln691_1535_reg_1605;
wire    ap_CS_fsm_state28;
wire   [1:0] add_ln691_1536_fu_1181_p2;
wire    ap_CS_fsm_state29;
wire   [511:0] zext_ln1497_31_fu_1213_p1;
wire   [0:0] icmp_ln878_33_fu_1192_p2;
wire   [7:0] c2_V_159_fu_1217_p2;
reg   [7:0] c2_V_159_reg_1626;
wire    ap_CS_fsm_state31;
wire   [1:0] add_ln691_1513_fu_1229_p2;
reg   [1:0] add_ln691_1513_reg_1634;
wire    ap_CS_fsm_state32;
wire   [5:0] add_ln691_1514_fu_1241_p2;
reg   [5:0] add_ln691_1514_reg_1642;
wire    ap_CS_fsm_state33;
reg   [3:0] div_i_i_reg_1650;
wire   [0:0] icmp_ln890_1469_fu_1247_p2;
reg   [0:0] data_split_V_addr_reg_1655;
wire   [3:0] add_ln691_1515_fu_1272_p2;
reg   [3:0] add_ln691_1515_reg_1660;
wire    ap_CS_fsm_state34;
wire   [4:0] add_ln691_1527_fu_1296_p2;
reg   [4:0] add_ln691_1527_reg_1673;
wire    ap_CS_fsm_state36;
wire   [1:0] add_ln691_1528_fu_1308_p2;
wire    ap_CS_fsm_state37;
wire   [511:0] zext_ln1497_fu_1340_p1;
wire   [0:0] icmp_ln878_fu_1319_p2;
reg   [6:0] local_C_ping_V_address0;
reg    local_C_ping_V_ce0;
reg    local_C_ping_V_we0;
reg   [6:0] local_C_pong_V_address0;
reg    local_C_pong_V_ce0;
reg    local_C_pong_V_we0;
reg   [0:0] data_split_V_32_address0;
reg    data_split_V_32_ce0;
reg    data_split_V_32_we0;
wire   [255:0] data_split_V_32_d0;
wire   [255:0] data_split_V_32_q0;
reg   [0:0] data_split_V_31_address0;
reg    data_split_V_31_ce0;
reg    data_split_V_31_we0;
wire   [255:0] data_split_V_31_d0;
wire   [255:0] data_split_V_31_q0;
reg   [0:0] data_split_V_address0;
reg    data_split_V_ce0;
reg    data_split_V_we0;
wire   [255:0] data_split_V_d0;
wire   [255:0] data_split_V_q0;
reg   [2:0] c0_V_reg_315;
reg    ap_block_state1;
reg   [0:0] intra_trans_en_reg_326;
reg   [2:0] c1_V_reg_340;
wire   [0:0] icmp_ln890_fu_723_p2;
wire   [0:0] ap_phi_mux_arb_16_phi_fu_368_p4;
reg   [3:0] c3_58_reg_376;
wire   [0:0] icmp_ln890_1473_fu_812_p2;
wire   [0:0] icmp_ln890_1474_fu_788_p2;
reg   [3:0] c4_V_58_reg_387;
wire   [0:0] icmp_ln890_1481_fu_824_p2;
reg   [3:0] c4_V_57_reg_398;
wire   [0:0] icmp_ln890_1480_fu_850_p2;
reg   [4:0] c5_V_154_reg_409;
reg    ap_block_state7;
reg   [4:0] c5_V_153_reg_420;
reg   [7:0] c2_V_158_reg_431;
wire   [0:0] icmp_ln890_1479_fu_892_p2;
reg   [7:0] c2_V_157_reg_442;
wire   [0:0] icmp_ln890_1476_fu_1108_p2;
reg   [1:0] c5_V_152_reg_453;
reg   [5:0] c6_V_158_reg_464;
wire   [0:0] icmp_ln890_1485_fu_947_p2;
reg   [3:0] c7_V_96_reg_475;
wire   [0:0] icmp_ln890_1487_fu_959_p2;
reg   [4:0] c8_V_32_reg_486;
reg   [1:0] n_V_32_reg_497;
reg   [511:0] p_Val2_s_reg_508;
reg   [3:0] c3_reg_517;
wire   [0:0] icmp_ln890_1471_fu_1058_p2;
wire   [0:0] icmp_ln890_1472_fu_1034_p2;
reg   [3:0] c4_V_56_reg_528;
wire   [0:0] icmp_ln890_1478_fu_1070_p2;
reg   [3:0] c4_V_reg_539;
wire   [0:0] icmp_ln890_1477_fu_1096_p2;
reg   [4:0] c5_V_151_reg_550;
reg    ap_block_state21;
reg   [4:0] c5_V_150_reg_561;
reg   [1:0] c5_V_149_reg_572;
reg   [5:0] c6_V_157_reg_583;
wire   [0:0] icmp_ln890_1484_fu_1163_p2;
reg   [3:0] c7_V_95_reg_594;
wire   [0:0] icmp_ln890_1486_fu_1175_p2;
reg   [4:0] c8_V_31_reg_605;
reg   [1:0] n_V_31_reg_616;
reg   [511:0] p_Val2_65_reg_627;
reg   [7:0] c2_V_reg_636;
wire   [0:0] icmp_ln890_1468_fu_1235_p2;
reg   [1:0] c5_V_reg_647;
wire   [0:0] icmp_ln3164_fu_1223_p2;
reg   [5:0] c6_V_reg_658;
wire   [0:0] icmp_ln890_1470_fu_1290_p2;
reg   [3:0] c7_V_reg_669;
wire   [0:0] icmp_ln890_1475_fu_1302_p2;
reg   [4:0] c8_V_reg_680;
reg   [1:0] n_V_reg_691;
reg   [511:0] p_Val2_66_reg_702;
wire   [63:0] zext_ln3023_1_fu_845_p1;
wire   [63:0] idxprom_fu_924_p1;
wire   [63:0] tmp_502_cast_fu_942_p1;
wire   [63:0] zext_ln878_32_fu_971_p1;
wire   [63:0] zext_ln3096_1_fu_1091_p1;
wire   [63:0] idxprom141_fu_1140_p1;
wire   [63:0] tmp_cast_fu_1158_p1;
wire   [63:0] zext_ln878_31_fu_1187_p1;
wire   [63:0] idxprom192_fu_1267_p1;
wire   [63:0] tmp_499_cast_fu_1285_p1;
wire   [63:0] zext_ln878_fu_1314_p1;
wire   [5:0] p_shl_fu_741_p3;
wire   [5:0] zext_ln886_14_fu_767_p1;
wire   [2:0] trunc_ln3023_fu_800_p1;
wire   [6:0] zext_ln3023_fu_836_p1;
wire   [6:0] add_ln3023_fu_840_p2;
wire   [0:0] empty_fu_920_p1;
wire   [7:0] tmp_50_fu_935_p3;
wire   [255:0] r_fu_987_p4;
wire   [5:0] zext_ln886_fu_1013_p1;
wire   [2:0] trunc_ln3096_fu_1046_p1;
wire   [6:0] zext_ln3096_fu_1082_p1;
wire   [6:0] add_ln3096_fu_1086_p2;
wire   [0:0] empty_2902_fu_1136_p1;
wire   [7:0] tmp_fu_1151_p3;
wire   [255:0] r_54_fu_1203_p4;
wire   [0:0] empty_2903_fu_1263_p1;
wire   [7:0] tmp_s_fu_1278_p3;
wire   [255:0] r_55_fu_1330_p4;
reg   [37:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 38'd1;
end

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_ping_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_ping_V_address0),
    .ce0(local_C_ping_V_ce0),
    .we0(local_C_ping_V_we0),
    .d0(fifo_C_C_IO_L2_in_0_x017_dout),
    .q0(local_C_ping_V_q0)
);

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_pong_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_pong_V_address0),
    .ce0(local_C_pong_V_ce0),
    .we0(local_C_pong_V_we0),
    .d0(fifo_C_C_IO_L2_in_0_x017_dout),
    .q0(local_C_pong_V_q0)
);

top_A_IO_L2_in_0_x0_data_split_V #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
data_split_V_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_32_address0),
    .ce0(data_split_V_32_ce0),
    .we0(data_split_V_32_we0),
    .d0(data_split_V_32_d0),
    .q0(data_split_V_32_q0)
);

top_A_IO_L2_in_0_x0_data_split_V #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
data_split_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_31_address0),
    .ce0(data_split_V_31_ce0),
    .we0(data_split_V_31_we0),
    .d0(data_split_V_31_d0),
    .q0(data_split_V_31_q0)
);

top_A_IO_L2_in_0_x0_data_split_V #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
data_split_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_address0),
    .ce0(data_split_V_ce0),
    .we0(data_split_V_we0),
    .d0(data_split_V_d0),
    .q0(data_split_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln3164_fu_1223_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_16_reg_351 == 1'd0) | ((icmp_ln3121_fu_874_p2 == 1'd1) & (arb_16_reg_364 == 1'd1))) | ((icmp_ln3048_fu_862_p2 == 1'd1) & (arb_16_reg_364 == 1'd0))))) begin
        arb_16_reg_364 <= arb_fu_880_p2;
    end else if (((icmp_ln890_fu_723_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        arb_16_reg_364 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_315 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1467_fu_735_p2 == 1'd1))) begin
        c0_V_reg_315 <= add_ln691_reg_1344;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_16_reg_351 == 1'd0) | ((icmp_ln3121_fu_874_p2 == 1'd1) & (arb_16_reg_364 == 1'd1))) | ((icmp_ln3048_fu_862_p2 == 1'd1) & (arb_16_reg_364 == 1'd0))))) begin
        c1_V_reg_340 <= add_ln691_1516_reg_1352;
    end else if (((icmp_ln890_fu_723_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_340 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (((icmp_ln3081_fu_1001_p2 == 1'd1) & (intra_trans_en_16_reg_351 == 1'd1)) | ((icmp_ln886_fu_1017_p2 == 1'd1) & (intra_trans_en_16_reg_351 == 1'd1))))) begin
        c2_V_157_reg_442 <= 8'd0;
    end else if (((icmp_ln890_1476_fu_1108_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        c2_V_157_reg_442 <= c2_V_160_reg_1431;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (((intra_trans_en_16_reg_351 == 1'd1) & (icmp_ln3008_fu_755_p2 == 1'd1)) | ((intra_trans_en_16_reg_351 == 1'd1) & (icmp_ln886_14_fu_771_p2 == 1'd1))))) begin
        c2_V_158_reg_431 <= 8'd0;
    end else if (((icmp_ln890_1479_fu_892_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        c2_V_158_reg_431 <= c2_V_161_reg_1423;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_723_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c2_V_reg_636 <= 8'd0;
    end else if (((icmp_ln890_1468_fu_1235_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        c2_V_reg_636 <= c2_V_159_reg_1626;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_16_phi_fu_368_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1467_fu_735_p2 == 1'd0))) begin
        c3_58_reg_376 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln890_1474_fu_788_p2 == 1'd1) & (icmp_ln3013_reg_1377 == 1'd0)) | ((icmp_ln890_1473_fu_812_p2 == 1'd1) & (icmp_ln3013_reg_1377 == 1'd1))))) begin
        c3_58_reg_376 <= c3_60_reg_1369;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_16_phi_fu_368_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1467_fu_735_p2 == 1'd0))) begin
        c3_reg_517 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln890_1472_fu_1034_p2 == 1'd1) & (icmp_ln3086_reg_1515 == 1'd0)) | ((icmp_ln890_1471_fu_1058_p2 == 1'd1) & (icmp_ln3086_reg_1515 == 1'd1))))) begin
        c3_reg_517 <= c3_59_reg_1507;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1017_p2 == 1'd0) & (icmp_ln3081_fu_1001_p2 == 1'd0) & (icmp_ln3086_fu_1022_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        c4_V_56_reg_528 <= 4'd0;
    end else if (((icmp_ln890_1478_fu_1070_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        c4_V_56_reg_528 <= add_ln691_1520_reg_1519;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln886_14_fu_771_p2 == 1'd0) & (icmp_ln3008_fu_755_p2 == 1'd0) & (icmp_ln3013_fu_776_p2 == 1'd1))) begin
        c4_V_57_reg_398 <= 4'd0;
    end else if (((icmp_ln890_1480_fu_850_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        c4_V_57_reg_398 <= add_ln691_1523_reg_1389;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln886_14_fu_771_p2 == 1'd0) & (icmp_ln3008_fu_755_p2 == 1'd0) & (icmp_ln3013_fu_776_p2 == 1'd0))) begin
        c4_V_58_reg_387 <= 4'd0;
    end else if (((icmp_ln890_1481_fu_824_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        c4_V_58_reg_387 <= add_ln691_1525_reg_1381;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1017_p2 == 1'd0) & (icmp_ln3081_fu_1001_p2 == 1'd0) & (icmp_ln3086_fu_1022_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        c4_V_reg_539 <= 4'd0;
    end else if (((icmp_ln890_1477_fu_1096_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        c4_V_reg_539 <= add_ln691_1518_reg_1527;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3121_fu_874_p2 == 1'd0) & (intra_trans_en_16_reg_351 == 1'd1) & (arb_16_reg_364 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c5_V_149_reg_572 <= 2'd0;
    end else if (((icmp_ln890_1482_fu_1120_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        c5_V_149_reg_572 <= add_ln691_1529_reg_1561;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1471_fu_1058_p2 == 1'd0) & (icmp_ln3086_reg_1515 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        c5_V_150_reg_561 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        c5_V_150_reg_561 <= add_ln691_1519_reg_1548;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1472_fu_1034_p2 == 1'd0) & (icmp_ln3086_reg_1515 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        c5_V_151_reg_550 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_1_x018_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state21))) begin
        c5_V_151_reg_550 <= add_ln691_1521_reg_1540;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3048_fu_862_p2 == 1'd0) & (intra_trans_en_16_reg_351 == 1'd1) & (arb_16_reg_364 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        c5_V_152_reg_453 <= 2'd0;
    end else if (((icmp_ln890_1483_fu_904_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        c5_V_152_reg_453 <= add_ln691_1530_reg_1444;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1473_fu_812_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln3013_reg_1377 == 1'd1))) begin
        c5_V_153_reg_420 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        c5_V_153_reg_420 <= add_ln691_1524_reg_1410;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1474_fu_788_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln3013_reg_1377 == 1'd0))) begin
        c5_V_154_reg_409 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_1_x018_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        c5_V_154_reg_409 <= add_ln691_1526_reg_1402;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3164_fu_1223_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        c5_V_reg_647 <= 2'd0;
    end else if (((icmp_ln890_1469_fu_1247_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        c5_V_reg_647 <= add_ln691_1513_reg_1634;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1476_fu_1108_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        c6_V_157_reg_583 <= 6'd0;
    end else if (((icmp_ln890_1484_fu_1163_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        c6_V_157_reg_583 <= add_ln691_1531_reg_1569;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1479_fu_892_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        c6_V_158_reg_464 <= 6'd0;
    end else if (((icmp_ln890_1485_fu_947_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        c6_V_158_reg_464 <= add_ln691_1532_reg_1452;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1468_fu_1235_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        c6_V_reg_658 <= 6'd0;
    end else if (((icmp_ln890_1470_fu_1290_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
        c6_V_reg_658 <= add_ln691_1514_reg_1642;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1482_fu_1120_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        c7_V_95_reg_594 <= 4'd0;
    end else if (((icmp_ln890_1486_fu_1175_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        c7_V_95_reg_594 <= add_ln691_1533_reg_1587;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1483_fu_904_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        c7_V_96_reg_475 <= 4'd0;
    end else if (((icmp_ln890_1487_fu_959_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        c7_V_96_reg_475 <= add_ln691_1534_reg_1470;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1469_fu_1247_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        c7_V_reg_669 <= 4'd0;
    end else if (((icmp_ln890_1475_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        c7_V_reg_669 <= add_ln691_1515_reg_1660;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        c8_V_31_reg_605 <= 5'd0;
    end else if (((fifo_C_PE_0_0_x0101_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        c8_V_31_reg_605 <= add_ln691_1535_reg_1605;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        c8_V_32_reg_486 <= 5'd0;
    end else if (((fifo_C_PE_0_0_x0101_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        c8_V_32_reg_486 <= add_ln691_1537_reg_1483;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        c8_V_reg_680 <= 5'd0;
    end else if (((fifo_C_PE_0_0_x0101_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
        c8_V_reg_680 <= add_ln691_1527_reg_1673;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_16_reg_351 == 1'd0) | ((icmp_ln3121_fu_874_p2 == 1'd1) & (arb_16_reg_364 == 1'd1))) | ((icmp_ln3048_fu_862_p2 == 1'd1) & (arb_16_reg_364 == 1'd0))))) begin
        intra_trans_en_16_reg_351 <= 1'd1;
    end else if (((icmp_ln890_fu_723_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        intra_trans_en_16_reg_351 <= intra_trans_en_reg_326;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_326 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1467_fu_735_p2 == 1'd1))) begin
        intra_trans_en_reg_326 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1486_fu_1175_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        n_V_31_reg_616 <= 2'd0;
    end else if (((icmp_ln878_33_fu_1192_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        n_V_31_reg_616 <= add_ln691_1536_fu_1181_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1487_fu_959_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        n_V_32_reg_497 <= 2'd0;
    end else if (((icmp_ln878_34_fu_976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        n_V_32_reg_497 <= add_ln691_1538_fu_965_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1475_fu_1302_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        n_V_reg_691 <= 2'd0;
    end else if (((icmp_ln878_fu_1319_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        n_V_reg_691 <= add_ln691_1528_fu_1308_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1486_fu_1175_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        p_Val2_65_reg_627 <= in_data_V_123_reg_1600;
    end else if (((icmp_ln878_33_fu_1192_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        p_Val2_65_reg_627 <= zext_ln1497_31_fu_1213_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1475_fu_1302_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        p_Val2_66_reg_702 <= reg_711;
    end else if (((icmp_ln878_fu_1319_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        p_Val2_66_reg_702 <= zext_ln1497_fu_1340_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1487_fu_959_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        p_Val2_s_reg_508 <= reg_711;
    end else if (((icmp_ln878_34_fu_976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        p_Val2_s_reg_508 <= zext_ln1497_32_fu_997_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1467_fu_735_p2 == 1'd0))) begin
        add_i_i780_cast_reg_1360[5 : 3] <= add_i_i780_cast_fu_749_p2[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        add_ln691_1513_reg_1634 <= add_ln691_1513_fu_1229_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        add_ln691_1514_reg_1642 <= add_ln691_1514_fu_1241_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        add_ln691_1515_reg_1660 <= add_ln691_1515_fu_1272_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_1516_reg_1352 <= add_ln691_1516_fu_729_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3086_reg_1515 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        add_ln691_1518_reg_1527 <= add_ln691_1518_fu_1040_p2;
        tmp_500_cast_reg_1532[6 : 4] <= tmp_500_cast_fu_1050_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln691_1519_reg_1548 <= add_ln691_1519_fu_1076_p2;
        local_C_ping_V_addr_31_reg_1553 <= zext_ln3096_1_fu_1091_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3086_reg_1515 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        add_ln691_1520_reg_1519 <= add_ln691_1520_fu_1028_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln691_1521_reg_1540 <= add_ln691_1521_fu_1064_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln3013_reg_1377 == 1'd1))) begin
        add_ln691_1523_reg_1389 <= add_ln691_1523_fu_794_p2;
        tmp_501_cast_reg_1394[6 : 4] <= tmp_501_cast_fu_804_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln691_1524_reg_1410 <= add_ln691_1524_fu_830_p2;
        local_C_pong_V_addr_reg_1415 <= zext_ln3023_1_fu_845_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln3013_reg_1377 == 1'd0))) begin
        add_ln691_1525_reg_1381 <= add_ln691_1525_fu_782_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln691_1526_reg_1402 <= add_ln691_1526_fu_818_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        add_ln691_1527_reg_1673 <= add_ln691_1527_fu_1296_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln691_1529_reg_1561 <= add_ln691_1529_fu_1102_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln691_1530_reg_1444 <= add_ln691_1530_fu_886_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln691_1531_reg_1569 <= add_ln691_1531_fu_1114_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln691_1532_reg_1452 <= add_ln691_1532_fu_898_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln691_1533_reg_1587 <= add_ln691_1533_fu_1145_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln691_1534_reg_1470 <= add_ln691_1534_fu_929_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        add_ln691_1535_reg_1605 <= add_ln691_1535_fu_1169_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln691_1537_reg_1483 <= add_ln691_1537_fu_953_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_1344 <= add_ln691_fu_717_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        c2_V_159_reg_1626 <= c2_V_159_fu_1217_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_16_reg_351 == 1'd1) & (arb_16_reg_364 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c2_V_160_reg_1431 <= c2_V_160_fu_868_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_16_reg_351 == 1'd1) & (arb_16_reg_364 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        c2_V_161_reg_1423 <= c2_V_161_fu_856_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        c3_59_reg_1507 <= c3_59_fu_1007_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c3_60_reg_1369 <= c3_60_fu_761_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1482_fu_1120_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        data_split_V_31_addr_reg_1582 <= idxprom141_fu_1140_p1;
        div_i_i22_reg_1577 <= {{c6_V_157_reg_583[4:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1483_fu_904_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        data_split_V_32_addr_reg_1465 <= idxprom_fu_924_p1;
        div_i_i23_reg_1460 <= {{c6_V_158_reg_464[4:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1469_fu_1247_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        data_split_V_addr_reg_1655 <= idxprom192_fu_1267_p1;
        div_i_i_reg_1650 <= {{c6_V_reg_658[4:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln886_14_fu_771_p2 == 1'd0) & (icmp_ln3008_fu_755_p2 == 1'd0))) begin
        icmp_ln3013_reg_1377 <= icmp_ln3013_fu_776_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1017_p2 == 1'd0) & (icmp_ln3081_fu_1001_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        icmp_ln3086_reg_1515 <= icmp_ln3086_fu_1022_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        in_data_V_123_reg_1600 <= local_C_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_711 <= local_C_ping_V_q0;
    end
end

always @ (*) begin
    if (((icmp_ln3164_fu_1223_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln3164_fu_1223_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        if ((icmp_ln878_33_fu_1192_p2 == 1'd1)) begin
            data_split_V_31_address0 = data_split_V_31_addr_reg_1582;
        end else if ((icmp_ln878_33_fu_1192_p2 == 1'd0)) begin
            data_split_V_31_address0 = zext_ln878_31_fu_1187_p1;
        end else begin
            data_split_V_31_address0 = 'bx;
        end
    end else begin
        data_split_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_33_fu_1192_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_33_fu_1192_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29)))) begin
        data_split_V_31_ce0 = 1'b1;
    end else begin
        data_split_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_33_fu_1192_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        data_split_V_31_we0 = 1'b1;
    end else begin
        data_split_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        if ((icmp_ln878_34_fu_976_p2 == 1'd1)) begin
            data_split_V_32_address0 = data_split_V_32_addr_reg_1465;
        end else if ((icmp_ln878_34_fu_976_p2 == 1'd0)) begin
            data_split_V_32_address0 = zext_ln878_32_fu_971_p1;
        end else begin
            data_split_V_32_address0 = 'bx;
        end
    end else begin
        data_split_V_32_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_34_fu_976_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((icmp_ln878_34_fu_976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        data_split_V_32_ce0 = 1'b1;
    end else begin
        data_split_V_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_34_fu_976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        data_split_V_32_we0 = 1'b1;
    end else begin
        data_split_V_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        if ((icmp_ln878_fu_1319_p2 == 1'd1)) begin
            data_split_V_address0 = data_split_V_addr_reg_1655;
        end else if ((icmp_ln878_fu_1319_p2 == 1'd0)) begin
            data_split_V_address0 = zext_ln878_fu_1314_p1;
        end else begin
            data_split_V_address0 = 'bx;
        end
    end else begin
        data_split_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_fu_1319_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37)) | ((icmp_ln878_fu_1319_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37)))) begin
        data_split_V_ce0 = 1'b1;
    end else begin
        data_split_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_fu_1319_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        data_split_V_we0 = 1'b1;
    end else begin
        data_split_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state9))) begin
        fifo_C_C_IO_L2_in_0_x017_blk_n = fifo_C_C_IO_L2_in_0_x017_empty_n;
    end else begin
        fifo_C_C_IO_L2_in_0_x017_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state23)) | ((fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | (~((fifo_C_C_IO_L2_in_1_x018_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state21)) | (~((fifo_C_C_IO_L2_in_1_x018_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        fifo_C_C_IO_L2_in_0_x017_read = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_0_x017_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7))) begin
        fifo_C_C_IO_L2_in_1_x018_blk_n = fifo_C_C_IO_L2_in_1_x018_full_n;
    end else begin
        fifo_C_C_IO_L2_in_1_x018_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_C_C_IO_L2_in_1_x018_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state21)) | (~((fifo_C_C_IO_L2_in_1_x018_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        fifo_C_C_IO_L2_in_1_x018_write = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_1_x018_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state17))) begin
        fifo_C_PE_0_0_x0101_blk_n = fifo_C_PE_0_0_x0101_full_n;
    end else begin
        fifo_C_PE_0_0_x0101_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((fifo_C_PE_0_0_x0101_full_n == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state38)) begin
            fifo_C_PE_0_0_x0101_din = data_split_V_q0;
        end else if ((1'b1 == ap_CS_fsm_state30)) begin
            fifo_C_PE_0_0_x0101_din = data_split_V_31_q0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            fifo_C_PE_0_0_x0101_din = data_split_V_32_q0;
        end else begin
            fifo_C_PE_0_0_x0101_din = 'bx;
        end
    end else begin
        fifo_C_PE_0_0_x0101_din = 'bx;
    end
end

always @ (*) begin
    if ((((fifo_C_PE_0_0_x0101_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state38)) | ((fifo_C_PE_0_0_x0101_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30)) | ((fifo_C_PE_0_0_x0101_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17)))) begin
        fifo_C_PE_0_0_x0101_write = 1'b1;
    end else begin
        fifo_C_PE_0_0_x0101_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        local_C_ping_V_address0 = tmp_499_cast_fu_1285_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        local_C_ping_V_address0 = local_C_ping_V_addr_31_reg_1553;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        local_C_ping_V_address0 = tmp_502_cast_fu_942_p1;
    end else begin
        local_C_ping_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13) | ((fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state23)))) begin
        local_C_ping_V_ce0 = 1'b1;
    end else begin
        local_C_ping_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        local_C_ping_V_we0 = 1'b1;
    end else begin
        local_C_ping_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        local_C_pong_V_address0 = tmp_cast_fu_1158_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        local_C_pong_V_address0 = local_C_pong_V_addr_reg_1415;
    end else begin
        local_C_pong_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
        local_C_pong_V_ce0 = 1'b1;
    end else begin
        local_C_pong_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_C_pong_V_we0 = 1'b1;
    end else begin
        local_C_pong_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_723_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1467_fu_735_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((ap_phi_mux_arb_16_phi_fu_368_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1467_fu_735_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & ((icmp_ln886_14_fu_771_p2 == 1'd1) | (icmp_ln3008_fu_755_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln890_1474_fu_788_p2 == 1'd1) & (icmp_ln3013_reg_1377 == 1'd0)) | ((icmp_ln890_1473_fu_812_p2 == 1'd1) & (icmp_ln3013_reg_1377 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln890_1473_fu_812_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln3013_reg_1377 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln890_1481_fu_824_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((fifo_C_C_IO_L2_in_1_x018_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln890_1480_fu_850_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_16_reg_351 == 1'd0) | ((icmp_ln3121_fu_874_p2 == 1'd1) & (arb_16_reg_364 == 1'd1))) | ((icmp_ln3048_fu_862_p2 == 1'd1) & (arb_16_reg_364 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((icmp_ln3121_fu_874_p2 == 1'd0) & (intra_trans_en_16_reg_351 == 1'd1) & (arb_16_reg_364 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln890_1479_fu_892_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln890_1483_fu_904_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln890_1485_fu_947_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln890_1487_fu_959_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln878_34_fu_976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((fifo_C_PE_0_0_x0101_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & ((icmp_ln886_fu_1017_p2 == 1'd1) | (icmp_ln3081_fu_1001_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln890_1472_fu_1034_p2 == 1'd1) & (icmp_ln3086_reg_1515 == 1'd0)) | ((icmp_ln890_1471_fu_1058_p2 == 1'd1) & (icmp_ln3086_reg_1515 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else if (((icmp_ln890_1471_fu_1058_p2 == 1'd0) & (icmp_ln3086_reg_1515 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln890_1478_fu_1070_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if ((~((fifo_C_C_IO_L2_in_1_x018_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln890_1477_fu_1096_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln890_1476_fu_1108_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln890_1482_fu_1120_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln890_1484_fu_1163_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((icmp_ln890_1486_fu_1175_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln878_33_fu_1192_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((fifo_C_PE_0_0_x0101_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((icmp_ln3164_fu_1223_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((icmp_ln890_1468_fu_1235_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((icmp_ln890_1469_fu_1247_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((icmp_ln890_1470_fu_1290_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((icmp_ln890_1475_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((icmp_ln878_fu_1319_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((fifo_C_PE_0_0_x0101_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i780_cast_fu_749_p2 = ($signed(6'd41) - $signed(p_shl_fu_741_p3));

assign add_ln3023_fu_840_p2 = (tmp_501_cast_reg_1394 + zext_ln3023_fu_836_p1);

assign add_ln3096_fu_1086_p2 = (tmp_500_cast_reg_1532 + zext_ln3096_fu_1082_p1);

assign add_ln691_1513_fu_1229_p2 = (c5_V_reg_647 + 2'd1);

assign add_ln691_1514_fu_1241_p2 = (c6_V_reg_658 + 6'd1);

assign add_ln691_1515_fu_1272_p2 = (c7_V_reg_669 + 4'd1);

assign add_ln691_1516_fu_729_p2 = (c1_V_reg_340 + 3'd1);

assign add_ln691_1518_fu_1040_p2 = (c4_V_reg_539 + 4'd1);

assign add_ln691_1519_fu_1076_p2 = (c5_V_150_reg_561 + 5'd1);

assign add_ln691_1520_fu_1028_p2 = (c4_V_56_reg_528 + 4'd1);

assign add_ln691_1521_fu_1064_p2 = (c5_V_151_reg_550 + 5'd1);

assign add_ln691_1523_fu_794_p2 = (c4_V_57_reg_398 + 4'd1);

assign add_ln691_1524_fu_830_p2 = (c5_V_153_reg_420 + 5'd1);

assign add_ln691_1525_fu_782_p2 = (c4_V_58_reg_387 + 4'd1);

assign add_ln691_1526_fu_818_p2 = (c5_V_154_reg_409 + 5'd1);

assign add_ln691_1527_fu_1296_p2 = (c8_V_reg_680 + 5'd1);

assign add_ln691_1528_fu_1308_p2 = (n_V_reg_691 + 2'd1);

assign add_ln691_1529_fu_1102_p2 = (c5_V_149_reg_572 + 2'd1);

assign add_ln691_1530_fu_886_p2 = (c5_V_152_reg_453 + 2'd1);

assign add_ln691_1531_fu_1114_p2 = (c6_V_157_reg_583 + 6'd1);

assign add_ln691_1532_fu_898_p2 = (c6_V_158_reg_464 + 6'd1);

assign add_ln691_1533_fu_1145_p2 = (c7_V_95_reg_594 + 4'd1);

assign add_ln691_1534_fu_929_p2 = (c7_V_96_reg_475 + 4'd1);

assign add_ln691_1535_fu_1169_p2 = (c8_V_31_reg_605 + 5'd1);

assign add_ln691_1536_fu_1181_p2 = (n_V_31_reg_616 + 2'd1);

assign add_ln691_1537_fu_953_p2 = (c8_V_32_reg_486 + 5'd1);

assign add_ln691_1538_fu_965_p2 = (n_V_32_reg_497 + 2'd1);

assign add_ln691_fu_717_p2 = (c0_V_reg_315 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state21 = ((fifo_C_C_IO_L2_in_1_x018_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((fifo_C_C_IO_L2_in_1_x018_full_n == 1'b0) | (fifo_C_C_IO_L2_in_0_x017_empty_n == 1'b0));
end

assign ap_phi_mux_arb_16_phi_fu_368_p4 = arb_16_reg_364;

assign arb_fu_880_p2 = (arb_16_reg_364 ^ 1'd1);

assign c2_V_159_fu_1217_p2 = (c2_V_reg_636 + 8'd1);

assign c2_V_160_fu_868_p2 = (c2_V_157_reg_442 + 8'd1);

assign c2_V_161_fu_856_p2 = (c2_V_158_reg_431 + 8'd1);

assign c3_59_fu_1007_p2 = (c3_reg_517 + 4'd1);

assign c3_60_fu_761_p2 = (c3_58_reg_376 + 4'd1);

assign data_split_V_31_d0 = p_Val2_65_reg_627[255:0];

assign data_split_V_32_d0 = p_Val2_s_reg_508[255:0];

assign data_split_V_d0 = p_Val2_66_reg_702[255:0];

assign empty_2902_fu_1136_p1 = c6_V_157_reg_583[0:0];

assign empty_2903_fu_1263_p1 = c6_V_reg_658[0:0];

assign empty_fu_920_p1 = c6_V_158_reg_464[0:0];

assign fifo_C_C_IO_L2_in_1_x018_din = fifo_C_C_IO_L2_in_0_x017_dout;

assign icmp_ln3008_fu_755_p2 = ((c3_58_reg_376 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln3013_fu_776_p2 = ((c3_58_reg_376 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln3048_fu_862_p2 = ((c2_V_158_reg_431 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln3081_fu_1001_p2 = ((c3_reg_517 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln3086_fu_1022_p2 = ((c3_reg_517 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln3121_fu_874_p2 = ((c2_V_157_reg_442 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln3164_fu_1223_p2 = ((c2_V_reg_636 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln878_33_fu_1192_p2 = ((n_V_31_reg_616 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_34_fu_976_p2 = ((n_V_32_reg_497 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1319_p2 = ((n_V_reg_691 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln886_14_fu_771_p2 = ((zext_ln886_14_fu_767_p1 > add_i_i780_cast_reg_1360) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_1017_p2 = ((zext_ln886_fu_1013_p1 > add_i_i780_cast_reg_1360) ? 1'b1 : 1'b0);

assign icmp_ln890_1467_fu_735_p2 = ((c1_V_reg_340 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1468_fu_1235_p2 = ((c5_V_reg_647 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1469_fu_1247_p2 = ((c6_V_reg_658 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1470_fu_1290_p2 = ((c7_V_reg_669 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1471_fu_1058_p2 = ((c4_V_reg_539 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1472_fu_1034_p2 = ((c4_V_56_reg_528 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1473_fu_812_p2 = ((c4_V_57_reg_398 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1474_fu_788_p2 = ((c4_V_58_reg_387 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1475_fu_1302_p2 = ((c8_V_reg_680 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1476_fu_1108_p2 = ((c5_V_149_reg_572 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1477_fu_1096_p2 = ((c5_V_150_reg_561 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1478_fu_1070_p2 = ((c5_V_151_reg_550 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1479_fu_892_p2 = ((c5_V_152_reg_453 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1480_fu_850_p2 = ((c5_V_153_reg_420 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1481_fu_824_p2 = ((c5_V_154_reg_409 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1482_fu_1120_p2 = ((c6_V_157_reg_583 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1483_fu_904_p2 = ((c6_V_158_reg_464 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1484_fu_1163_p2 = ((c7_V_95_reg_594 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1485_fu_947_p2 = ((c7_V_96_reg_475 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1486_fu_1175_p2 = ((c8_V_31_reg_605 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1487_fu_959_p2 = ((c8_V_32_reg_486 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_723_p2 = ((c0_V_reg_315 == 3'd4) ? 1'b1 : 1'b0);

assign idxprom141_fu_1140_p1 = empty_2902_fu_1136_p1;

assign idxprom192_fu_1267_p1 = empty_2903_fu_1263_p1;

assign idxprom_fu_924_p1 = empty_fu_920_p1;

assign p_shl_fu_741_p3 = {{c1_V_reg_340}, {3'd0}};

assign r_54_fu_1203_p4 = {{p_Val2_65_reg_627[511:256]}};

assign r_55_fu_1330_p4 = {{p_Val2_66_reg_702[511:256]}};

assign r_fu_987_p4 = {{p_Val2_s_reg_508[511:256]}};

assign tmp_499_cast_fu_1285_p1 = tmp_s_fu_1278_p3;

assign tmp_500_cast_fu_1050_p3 = {{trunc_ln3096_fu_1046_p1}, {4'd0}};

assign tmp_501_cast_fu_804_p3 = {{trunc_ln3023_fu_800_p1}, {4'd0}};

assign tmp_502_cast_fu_942_p1 = tmp_50_fu_935_p3;

assign tmp_50_fu_935_p3 = {{c7_V_96_reg_475}, {div_i_i23_reg_1460}};

assign tmp_cast_fu_1158_p1 = tmp_fu_1151_p3;

assign tmp_fu_1151_p3 = {{c7_V_95_reg_594}, {div_i_i22_reg_1577}};

assign tmp_s_fu_1278_p3 = {{c7_V_reg_669}, {div_i_i_reg_1650}};

assign trunc_ln3023_fu_800_p1 = c4_V_57_reg_398[2:0];

assign trunc_ln3096_fu_1046_p1 = c4_V_reg_539[2:0];

assign zext_ln1497_31_fu_1213_p1 = r_54_fu_1203_p4;

assign zext_ln1497_32_fu_997_p1 = r_fu_987_p4;

assign zext_ln1497_fu_1340_p1 = r_55_fu_1330_p4;

assign zext_ln3023_1_fu_845_p1 = add_ln3023_fu_840_p2;

assign zext_ln3023_fu_836_p1 = c5_V_153_reg_420;

assign zext_ln3096_1_fu_1091_p1 = add_ln3096_fu_1086_p2;

assign zext_ln3096_fu_1082_p1 = c5_V_150_reg_561;

assign zext_ln878_31_fu_1187_p1 = n_V_31_reg_616;

assign zext_ln878_32_fu_971_p1 = n_V_32_reg_497;

assign zext_ln878_fu_1314_p1 = n_V_reg_691;

assign zext_ln886_14_fu_767_p1 = c3_58_reg_376;

assign zext_ln886_fu_1013_p1 = c3_reg_517;

always @ (posedge ap_clk) begin
    add_i_i780_cast_reg_1360[2:0] <= 3'b001;
    tmp_501_cast_reg_1394[3:0] <= 4'b0000;
    tmp_500_cast_reg_1532[3:0] <= 4'b0000;
end

endmodule //top_C_IO_L2_in_0_x0
