QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
Start time: 23:12:27 on Apr 09,2023
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/MIPS_types.vhd proj/src/extender/extend_16t32.vhd proj/src/BufferReg/ID_EX_BufferReg.vhd proj/src/BufferReg/DMEM_WB_BufferReg.vhd proj/src/BufferReg/IF_ID_BufferReg.vhd proj/src/BufferReg/reg_N_buff.vhd proj/src/BufferReg/EX_DMEM_BufferReg.vhd proj/src/prefetch/program_counter.vhd proj/src/prefetch/prefetch.vhd proj/src/Forward/forward.vhd proj/src/ALU/shift.vhd proj/src/ALU/full_adder.vhd proj/src/ALU/logic.vhd proj/src/ALU/mux2t1_N.vhd proj/src/ALU/adder_subber.vhd proj/src/ALU/invg.vhd proj/src/ALU/ALU.vhd proj/src/ALU/ripple_adder.vhd proj/src/ALU/ones_comp.vhd proj/src/branch/branch.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/MIPS_Processor.vhd proj/src/RegFile/mux_32t1_32b.vhd proj/src/RegFile/dffg.vhd proj/src/RegFile/reg_file.vhd proj/src/RegFile/reg_N.vhd proj/src/RegFile/decoder_5t32.vhd proj/src/Hazard Detection/hazardDetection.vhd proj/src/control/control.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/MIPS_types.vhd(16): (vcom-1615) Existing package 'MIPS_types' at line 16 will be overwritten.
-- Compiling package MIPS_types
** Warning: proj/src/MIPS_types.vhd(32): (vcom-1615) Existing package body 'MIPS_types(body)' at line 32 will be overwritten.
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Compiling entity extend_16t32
-- Compiling architecture dataflow of extend_16t32
-- Compiling entity ID_EX_BufferReg
-- Compiling architecture structural of ID_EX_BufferReg
-- Compiling entity DMEM_WB_BufferReg
-- Compiling architecture structural of DMEM_WB_BufferReg
-- Compiling entity IF_ID_BufferReg
-- Compiling architecture structural of IF_ID_BufferReg
-- Compiling entity reg_N_buff
-- Compiling architecture structural of reg_N_buff
-- Compiling entity EX_DMEM_BufferReg
-- Compiling architecture structural of EX_DMEM_BufferReg
-- Compiling entity program_counter
-- Compiling architecture datapath of program_counter
-- Compiling entity prefetch
-- Compiling architecture mixed of prefetch
-- Compiling entity forward
-- Compiling architecture dataflow of forward
-- Compiling entity shift
-- Compiling architecture structural of shift
-- Compiling entity full_adder
-- Compiling architecture behavorial of full_adder
-- Compiling entity logic
-- Compiling architecture structural of logic
-- Compiling entity mux2t1_N
-- Compiling architecture dataflow of mux2t1_N
-- Compiling entity adder_subber
-- Compiling architecture structural of adder_subber
-- Compiling entity invg
-- Compiling architecture dataflow of invg
-- Compiling entity ALU
-- Compiling architecture mixed of ALU
-- Compiling entity ripple_adder
-- Compiling architecture structural of ripple_adder
-- Compiling entity ones_comp
-- Compiling architecture structural of ones_comp
-- Compiling entity branch
-- Compiling architecture structural of branch
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Loading package MIPS_types
-- Compiling entity MIPS_Processor
-- Compiling architecture mixed of MIPS_Processor
** Error: proj/src/TopLevel/MIPS_Processor.vhd(707): Signal "s_EX_Halt" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
** Error: proj/src/TopLevel/MIPS_Processor.vhd(708): Signal "s_DMEM_Halt" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
** Note: proj/src/TopLevel/MIPS_Processor.vhd(796): VHDL Compiler exiting
End time: 23:12:28 on Apr 09,2023, Elapsed time: 0:00:01
Errors: 2, Warnings: 2
