5. Write RTL for designing a 2:4 decoder using Data-flow abstraction.


module decoder2_4(
    input [1:0] in,
    output [3:0] out
);
    assign out = 1 << in;
endmodule
