<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h' l='113' type='void llvm::AMDGPULegalizerInfo::legalizeUDIV_UREM64Impl(llvm::MachineIRBuilder &amp; B, llvm::Register DstReg, llvm::Register Numer, llvm::Register Denom, bool IsDiv) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2862' ll='2973' type='void llvm::AMDGPULegalizerInfo::legalizeUDIV_UREM64Impl(llvm::MachineIRBuilder &amp; B, llvm::Register DstReg, llvm::Register Numer, llvm::Register Denom, bool IsDiv) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2989' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeUDIV_UREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3028' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeSDIV_SREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
