--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Sep 15 01:57:52 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 20.000000 -name clk1 [get_nets TVP_CLK_c]
            1788 items scored, 8 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.407ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSR   C              \receive_module/BRAM_ADDR__i0  (from TVP_CLK_c +)
   Destination:    SB_DFFSR   D              \receive_module/BRAM_ADDR__i13  (to TVP_CLK_c +)

   Delay:                  25.274ns  (25.7% logic, 74.3% route), 16 logic levels.

 Constraint Details:

     25.274ns data_path \receive_module/BRAM_ADDR__i0 to \receive_module/BRAM_ADDR__i13 violates
     20.000ns delay constraint less
      0.133ns L_S requirement (totaling 19.867ns) by 5.407ns

 Path Details: \receive_module/BRAM_ADDR__i0 to \receive_module/BRAM_ADDR__i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \receive_module/BRAM_ADDR__i0 (from TVP_CLK_c)
Route         3   e 1.831                                  RX_ADDR[0]
LUT4        ---     0.408             I0 to CO             \receive_module/add_12_2
Route         2   e 1.158                                  \receive_module/n3323
LUT4        ---     0.408             CI to CO             \receive_module/add_12_3
Route         2   e 1.158                                  \receive_module/n3324
LUT4        ---     0.408             CI to CO             \receive_module/add_12_4
Route         2   e 1.158                                  \receive_module/n3325
LUT4        ---     0.408             CI to CO             \receive_module/add_12_5
Route         2   e 1.158                                  \receive_module/n3326
LUT4        ---     0.408             CI to CO             \receive_module/add_12_6
Route         2   e 1.158                                  \receive_module/n3327
LUT4        ---     0.408             CI to CO             \receive_module/add_12_7
Route         2   e 1.158                                  \receive_module/n3328
LUT4        ---     0.408             CI to CO             \receive_module/add_12_8
Route         2   e 1.158                                  \receive_module/n3329
LUT4        ---     0.408             CI to CO             \receive_module/add_12_9
Route         2   e 1.158                                  \receive_module/n3330
LUT4        ---     0.408             CI to CO             \receive_module/add_12_10
Route         2   e 1.158                                  \receive_module/n3331
LUT4        ---     0.408             CI to CO             \receive_module/add_12_11
Route         2   e 1.158                                  \receive_module/n3332
LUT4        ---     0.408             CI to CO             \receive_module/add_12_12
Route         2   e 1.158                                  \receive_module/n3333
LUT4        ---     0.408             CI to CO             \receive_module/add_12_13
Route         2   e 1.158                                  \receive_module/n3334
LUT4        ---     0.408             CI to CO             \receive_module/add_12_14
Route         1   e 1.020                                  \receive_module/n3335
LUT4        ---     0.408             I3 to O              \receive_module/add_12_15_lut
Route         1   e 1.020                                  \receive_module/n123
LUT4        ---     0.408             I2 to O              \receive_module/i1488_3_lut_4_lut
Route         1   e 1.020                                  \receive_module/n2759
                  --------
                   25.274  (25.7% logic, 74.3% route), 16 logic levels.


Error:  The following path violates requirements by 3.841ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSR   C              \receive_module/BRAM_ADDR__i1  (from TVP_CLK_c +)
   Destination:    SB_DFFSR   D              \receive_module/BRAM_ADDR__i13  (to TVP_CLK_c +)

   Delay:                  23.708ns  (25.6% logic, 74.4% route), 15 logic levels.

 Constraint Details:

     23.708ns data_path \receive_module/BRAM_ADDR__i1 to \receive_module/BRAM_ADDR__i13 violates
     20.000ns delay constraint less
      0.133ns L_S requirement (totaling 19.867ns) by 3.841ns

 Path Details: \receive_module/BRAM_ADDR__i1 to \receive_module/BRAM_ADDR__i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \receive_module/BRAM_ADDR__i1 (from TVP_CLK_c)
Route         3   e 1.831                                  RX_ADDR[1]
LUT4        ---     0.408             I0 to CO             \receive_module/add_12_3
Route         2   e 1.158                                  \receive_module/n3324
LUT4        ---     0.408             CI to CO             \receive_module/add_12_4
Route         2   e 1.158                                  \receive_module/n3325
LUT4        ---     0.408             CI to CO             \receive_module/add_12_5
Route         2   e 1.158                                  \receive_module/n3326
LUT4        ---     0.408             CI to CO             \receive_module/add_12_6
Route         2   e 1.158                                  \receive_module/n3327
LUT4        ---     0.408             CI to CO             \receive_module/add_12_7
Route         2   e 1.158                                  \receive_module/n3328
LUT4        ---     0.408             CI to CO             \receive_module/add_12_8
Route         2   e 1.158                                  \receive_module/n3329
LUT4        ---     0.408             CI to CO             \receive_module/add_12_9
Route         2   e 1.158                                  \receive_module/n3330
LUT4        ---     0.408             CI to CO             \receive_module/add_12_10
Route         2   e 1.158                                  \receive_module/n3331
LUT4        ---     0.408             CI to CO             \receive_module/add_12_11
Route         2   e 1.158                                  \receive_module/n3332
LUT4        ---     0.408             CI to CO             \receive_module/add_12_12
Route         2   e 1.158                                  \receive_module/n3333
LUT4        ---     0.408             CI to CO             \receive_module/add_12_13
Route         2   e 1.158                                  \receive_module/n3334
LUT4        ---     0.408             CI to CO             \receive_module/add_12_14
Route         1   e 1.020                                  \receive_module/n3335
LUT4        ---     0.408             I3 to O              \receive_module/add_12_15_lut
Route         1   e 1.020                                  \receive_module/n123
LUT4        ---     0.408             I2 to O              \receive_module/i1488_3_lut_4_lut
Route         1   e 1.020                                  \receive_module/n2759
                  --------
                   23.708  (25.6% logic, 74.4% route), 15 logic levels.


Error:  The following path violates requirements by 2.551ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSR   C              \receive_module/BRAM_ADDR__i0  (from TVP_CLK_c +)
   Destination:    SB_DFFESR  D              \receive_module/BRAM_ADDR__i12  (to TVP_CLK_c +)

   Delay:                  22.418ns  (25.3% logic, 74.7% route), 14 logic levels.

 Constraint Details:

     22.418ns data_path \receive_module/BRAM_ADDR__i0 to \receive_module/BRAM_ADDR__i12 violates
     20.000ns delay constraint less
      0.133ns L_S requirement (totaling 19.867ns) by 2.551ns

 Path Details: \receive_module/BRAM_ADDR__i0 to \receive_module/BRAM_ADDR__i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \receive_module/BRAM_ADDR__i0 (from TVP_CLK_c)
Route         3   e 1.831                                  RX_ADDR[0]
LUT4        ---     0.408             I0 to CO             \receive_module/add_12_2
Route         2   e 1.158                                  \receive_module/n3323
LUT4        ---     0.408             CI to CO             \receive_module/add_12_3
Route         2   e 1.158                                  \receive_module/n3324
LUT4        ---     0.408             CI to CO             \receive_module/add_12_4
Route         2   e 1.158                                  \receive_module/n3325
LUT4        ---     0.408             CI to CO             \receive_module/add_12_5
Route         2   e 1.158                                  \receive_module/n3326
LUT4        ---     0.408             CI to CO             \receive_module/add_12_6
Route         2   e 1.158                                  \receive_module/n3327
LUT4        ---     0.408             CI to CO             \receive_module/add_12_7
Route         2   e 1.158                                  \receive_module/n3328
LUT4        ---     0.408             CI to CO             \receive_module/add_12_8
Route         2   e 1.158                                  \receive_module/n3329
LUT4        ---     0.408             CI to CO             \receive_module/add_12_9
Route         2   e 1.158                                  \receive_module/n3330
LUT4        ---     0.408             CI to CO             \receive_module/add_12_10
Route         2   e 1.158                                  \receive_module/n3331
LUT4        ---     0.408             CI to CO             \receive_module/add_12_11
Route         2   e 1.158                                  \receive_module/n3332
LUT4        ---     0.408             CI to CO             \receive_module/add_12_12
Route         2   e 1.158                                  \receive_module/n3333
LUT4        ---     0.408             CI to CO             \receive_module/add_12_13
Route         2   e 1.158                                  \receive_module/n3334
LUT4        ---     0.408             I3 to O              \receive_module/add_12_14_lut
Route         1   e 1.020                                  \receive_module/n124
                  --------
                   22.418  (25.3% logic, 74.7% route), 14 logic levels.

Warning: 25.407 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 20.000000 -name clk0 [get_nets ADV_CLK_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk1 [get_nets TVP_CLK_c]               |    20.000 ns|    25.407 ns|    16 *
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk0 [get_nets ADV_CLK_c]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\receive_module/n3326                   |       2|       8|     99.00%
                                        |        |        |
\receive_module/n3327                   |       2|       8|     99.00%
                                        |        |        |
\receive_module/n3328                   |       2|       8|     99.00%
                                        |        |        |
\receive_module/n3329                   |       2|       8|     99.00%
                                        |        |        |
\receive_module/n3330                   |       2|       8|     99.00%
                                        |        |        |
\receive_module/n3331                   |       2|       8|     99.00%
                                        |        |        |
\receive_module/n3332                   |       2|       8|     99.00%
                                        |        |        |
\receive_module/n3325                   |       2|       7|     87.50%
                                        |        |        |
\receive_module/n3333                   |       2|       7|     87.50%
                                        |        |        |
\receive_module/n3324                   |       2|       6|     75.00%
                                        |        |        |
\receive_module/n3334                   |       2|       6|     75.00%
                                        |        |        |
RX_ADDR[0]                              |       3|       4|     50.00%
                                        |        |        |
\receive_module/n123                    |       1|       4|     50.00%
                                        |        |        |
\receive_module/n2759                   |       1|       4|     50.00%
                                        |        |        |
\receive_module/n3323                   |       2|       4|     50.00%
                                        |        |        |
\receive_module/n3335                   |       1|       4|     50.00%
                                        |        |        |
RX_ADDR[1]                              |       3|       2|     25.00%
                                        |        |        |
\receive_module/n124                    |       1|       2|     25.00%
                                        |        |        |
RX_ADDR[2]                              |       3|       1|     12.50%
                                        |        |        |
RX_ADDR[3]                              |       3|       1|     12.50%
                                        |        |        |
\receive_module/n125                    |       1|       1|     12.50%
                                        |        |        |
\receive_module/n126                    |       1|       1|     12.50%
                                        |        |        |
\receive_module/n2761                   |       1|       1|     12.50%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 8  Score: 17600

Constraints cover  1788 paths, 159 nets, and 441 connections (29.4% coverage)


Peak memory: 40148992 bytes, TRCE: 1024000 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
