#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Jan 13 15:12:54 2018
# Process ID: 15971
# Current directory: /home/sean/vivado_workspace/sudoku_simple/sudoku_simple.runs/impl_1
# Command line: vivado -log top.vdi -applog -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/sean/vivado_workspace/sudoku_simple/sudoku_simple.runs/impl_1/top.vdi
# Journal file: /home/sean/vivado_workspace/sudoku_simple/sudoku_simple.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sean/vivado_workspace/sudoku_simple/sudoku_simple.srcs/constrs_1/imports/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1408.984 ; gain = 65.031 ; free physical = 4780 ; free virtual = 118625
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 14baca754

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14baca754

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1830.414 ; gain = 0.000 ; free physical = 4430 ; free virtual = 118275

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 115 cells.
Phase 2 Constant Propagation | Checksum: 1bea92820

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1830.414 ; gain = 0.000 ; free physical = 4427 ; free virtual = 118272

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 280 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1a5cb316f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1830.414 ; gain = 0.000 ; free physical = 4427 ; free virtual = 118272

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1830.414 ; gain = 0.000 ; free physical = 4427 ; free virtual = 118272
Ending Logic Optimization Task | Checksum: 1a5cb316f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1830.414 ; gain = 0.000 ; free physical = 4427 ; free virtual = 118272

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a5cb316f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1830.414 ; gain = 0.000 ; free physical = 4427 ; free virtual = 118272
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1830.414 ; gain = 486.461 ; free physical = 4427 ; free virtual = 118272
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1862.430 ; gain = 0.000 ; free physical = 4426 ; free virtual = 118273
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/vivado_workspace/sudoku_simple/sudoku_simple.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1894.445 ; gain = 0.000 ; free physical = 4402 ; free virtual = 118251
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1894.445 ; gain = 0.000 ; free physical = 4402 ; free virtual = 118251

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 9e7988ac

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1894.445 ; gain = 0.000 ; free physical = 4402 ; free virtual = 118251

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 9e7988ac

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1894.445 ; gain = 0.000 ; free physical = 4402 ; free virtual = 118251

Phase 1.1.1.6 ClockRegionPlacementChecker

Phase 1.1.1.3 IOLockPlacementChecker

Phase 1.1.1.4 IOBufferPlacementChecker

Phase 1.1.1.5 DSPChecker
Phase 1.1.1.5 DSPChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4402 ; free virtual = 118250

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4402 ; free virtual = 118250

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4402 ; free virtual = 118250
Phase 1.1.1.3 IOLockPlacementChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4402 ; free virtual = 118250

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: 9e7988ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4402 ; free virtual = 118250

Phase 1.1.1.10 CascadeElementConstraintsChecker
Phase 1.1.1.4 IOBufferPlacementChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4402 ; free virtual = 118250

Phase 1.1.1.11 DisallowedInsts
Phase 1.1.1.10 CascadeElementConstraintsChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4402 ; free virtual = 118250

Phase 1.1.1.12 HdioRelatedChecker
Phase 1.1.1.6 ClockRegionPlacementChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4402 ; free virtual = 118250

Phase 1.1.1.13 CheckerForUnsupportedConstraints
Phase 1.1.1.11 DisallowedInsts | Checksum: 9e7988ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4402 ; free virtual = 118250

Phase 1.1.1.14 Laguna PBlock Checker
Phase 1.1.1.14 Laguna PBlock Checker | Checksum: 9e7988ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4402 ; free virtual = 118250

Phase 1.1.1.15 ShapePlacementValidityChecker
Phase 1.1.1.12 HdioRelatedChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4402 ; free virtual = 118250
Phase 1.1.1.13 CheckerForUnsupportedConstraints | Checksum: 9e7988ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4402 ; free virtual = 118250

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4402 ; free virtual = 118250

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4402 ; free virtual = 118250
Phase 1.1.1.15 ShapePlacementValidityChecker | Checksum: 9e7988ac

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4402 ; free virtual = 118250
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 9e7988ac

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4388 ; free virtual = 118236
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 9e7988ac

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4388 ; free virtual = 118236

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 9e7988ac

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4388 ; free virtual = 118236

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: b82a6c03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4388 ; free virtual = 118236
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: b82a6c03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4388 ; free virtual = 118236
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1442bf219

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4388 ; free virtual = 118236

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 215c81e4a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1910.453 ; gain = 16.008 ; free physical = 4374 ; free virtual = 118222

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 215c81e4a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1922.273 ; gain = 27.828 ; free physical = 4313 ; free virtual = 118162
Phase 1.2.1 Place Init Design | Checksum: 1e14cb7fb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1961.316 ; gain = 66.871 ; free physical = 4305 ; free virtual = 118154
Phase 1.2 Build Placer Netlist Model | Checksum: 1e14cb7fb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1961.316 ; gain = 66.871 ; free physical = 4305 ; free virtual = 118154

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1e14cb7fb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1961.316 ; gain = 66.871 ; free physical = 4305 ; free virtual = 118154
Phase 1 Placer Initialization | Checksum: 1e14cb7fb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1961.316 ; gain = 66.871 ; free physical = 4305 ; free virtual = 118154

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 204fcdc34

Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4268 ; free virtual = 118117

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 204fcdc34

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4268 ; free virtual = 118117

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19160553f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4268 ; free virtual = 118117

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14ae82033

Time (s): cpu = 00:00:48 ; elapsed = 00:00:18 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4268 ; free virtual = 118117

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 14ae82033

Time (s): cpu = 00:00:48 ; elapsed = 00:00:18 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4268 ; free virtual = 118117

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 110141e30

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4268 ; free virtual = 118117

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 10aec08d5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:19 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4266 ; free virtual = 118114

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1ed5ed403

Time (s): cpu = 00:00:59 ; elapsed = 00:00:26 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4253 ; free virtual = 118101

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 12d74a209

Time (s): cpu = 00:01:00 ; elapsed = 00:00:27 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4253 ; free virtual = 118101

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 12d74a209

Time (s): cpu = 00:01:00 ; elapsed = 00:00:27 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4253 ; free virtual = 118101

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 12ab06fe1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:28 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4252 ; free virtual = 118101
Phase 3 Detail Placement | Checksum: 12ab06fe1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:28 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4253 ; free virtual = 118101

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 10962ebc5

Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4238 ; free virtual = 118086

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.502. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 17e2df0ce

Time (s): cpu = 00:01:15 ; elapsed = 00:00:34 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4238 ; free virtual = 118086
Phase 4.1 Post Commit Optimization | Checksum: 17e2df0ce

Time (s): cpu = 00:01:15 ; elapsed = 00:00:34 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4238 ; free virtual = 118086

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 17e2df0ce

Time (s): cpu = 00:01:15 ; elapsed = 00:00:34 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4238 ; free virtual = 118086

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 17e2df0ce

Time (s): cpu = 00:01:15 ; elapsed = 00:00:34 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4238 ; free virtual = 118086

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 17e2df0ce

Time (s): cpu = 00:01:15 ; elapsed = 00:00:34 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4238 ; free virtual = 118086

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 17e2df0ce

Time (s): cpu = 00:01:16 ; elapsed = 00:00:34 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4238 ; free virtual = 118086

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 101fa6a67

Time (s): cpu = 00:01:16 ; elapsed = 00:00:34 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4238 ; free virtual = 118086
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 101fa6a67

Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4238 ; free virtual = 118086
Ending Placer Task | Checksum: 1dfea512

Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4238 ; free virtual = 118086
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 2041.523 ; gain = 147.078 ; free physical = 4238 ; free virtual = 118086
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2041.523 ; gain = 0.000 ; free physical = 4210 ; free virtual = 118086
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2041.523 ; gain = 0.000 ; free physical = 4231 ; free virtual = 118085
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2041.523 ; gain = 0.000 ; free physical = 4231 ; free virtual = 118085
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2041.523 ; gain = 0.000 ; free physical = 4231 ; free virtual = 118085
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 664a8ef ConstDB: 0 ShapeSum: 1799fc23 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 4032fca4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2123.598 ; gain = 77.957 ; free physical = 4144 ; free virtual = 117998

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 4032fca4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2123.598 ; gain = 77.957 ; free physical = 4141 ; free virtual = 117995

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 4032fca4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2123.598 ; gain = 77.957 ; free physical = 4118 ; free virtual = 117972

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 4032fca4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2123.598 ; gain = 77.957 ; free physical = 4118 ; free virtual = 117972
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 130e8881b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4080 ; free virtual = 117934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.618  | TNS=0.000  | WHS=-0.136 | THS=-66.654|

Phase 2 Router Initialization | Checksum: 19276d45b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4080 ; free virtual = 117934

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a3794598

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4073 ; free virtual = 117928

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14501
 Number of Nodes with overlaps = 2323
 Number of Nodes with overlaps = 408
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 965e1ab7

Time (s): cpu = 00:04:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4058 ; free virtual = 117913
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.030 | TNS=-0.030 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 12e6d7db2

Time (s): cpu = 00:04:30 ; elapsed = 00:00:54 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4058 ; free virtual = 117913

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 150e6ca52

Time (s): cpu = 00:04:31 ; elapsed = 00:00:55 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4058 ; free virtual = 117913
Phase 4.1.2 GlobIterForTiming | Checksum: 12d24611e

Time (s): cpu = 00:04:32 ; elapsed = 00:00:55 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4058 ; free virtual = 117913
Phase 4.1 Global Iteration 0 | Checksum: 12d24611e

Time (s): cpu = 00:04:32 ; elapsed = 00:00:55 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4058 ; free virtual = 117913

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 314
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 11174bf85

Time (s): cpu = 00:04:50 ; elapsed = 00:00:59 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4058 ; free virtual = 117913
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.304  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: c9721efb

Time (s): cpu = 00:04:50 ; elapsed = 00:00:59 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4058 ; free virtual = 117913
Phase 4 Rip-up And Reroute | Checksum: c9721efb

Time (s): cpu = 00:04:50 ; elapsed = 00:01:00 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4058 ; free virtual = 117913

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: ee7266d2

Time (s): cpu = 00:04:51 ; elapsed = 00:01:00 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4058 ; free virtual = 117913
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.316  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: ee7266d2

Time (s): cpu = 00:04:51 ; elapsed = 00:01:00 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4058 ; free virtual = 117913

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ee7266d2

Time (s): cpu = 00:04:51 ; elapsed = 00:01:00 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4058 ; free virtual = 117913
Phase 5 Delay and Skew Optimization | Checksum: ee7266d2

Time (s): cpu = 00:04:51 ; elapsed = 00:01:00 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4058 ; free virtual = 117913

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f15a66ed

Time (s): cpu = 00:04:53 ; elapsed = 00:01:00 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4058 ; free virtual = 117913
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.316  | TNS=0.000  | WHS=0.158  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f15a66ed

Time (s): cpu = 00:04:53 ; elapsed = 00:01:01 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4058 ; free virtual = 117913
Phase 6 Post Hold Fix | Checksum: f15a66ed

Time (s): cpu = 00:04:53 ; elapsed = 00:01:01 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4058 ; free virtual = 117913

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 16.8535 %
  Global Horizontal Routing Utilization  = 18.2144 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14b83953a

Time (s): cpu = 00:04:54 ; elapsed = 00:01:01 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4058 ; free virtual = 117913

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14b83953a

Time (s): cpu = 00:04:54 ; elapsed = 00:01:01 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4058 ; free virtual = 117913

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ec7d2ca9

Time (s): cpu = 00:04:55 ; elapsed = 00:01:02 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4058 ; free virtual = 117913

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.316  | TNS=0.000  | WHS=0.158  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ec7d2ca9

Time (s): cpu = 00:04:55 ; elapsed = 00:01:02 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4058 ; free virtual = 117913
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:56 ; elapsed = 00:01:02 . Memory (MB): peak = 2143.852 ; gain = 98.211 ; free physical = 4058 ; free virtual = 117913

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:57 ; elapsed = 00:01:03 . Memory (MB): peak = 2143.852 ; gain = 102.328 ; free physical = 4058 ; free virtual = 117913
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2170.852 ; gain = 0.000 ; free physical = 4020 ; free virtual = 117912
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/vivado_workspace/sudoku_simple/sudoku_simple.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 15:15:02 2018...
