//-----------------------------------------------------------------
//                        RISC-V Test SoC
//                            V0.1
//                     Ultra-Embedded.com
//                     Copyright 2014-2019
//
//                   admin@ultra-embedded.com
//
//                       License: BSD
//-----------------------------------------------------------------
//
// Copyright (c) 2014-2019, Ultra-Embedded.com
// All rights reserved.
// 
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions 
// are met:
//   - Redistributions of source code must retain the above copyright
//     notice, this list of conditions and the following disclaimer.
//   - Redistributions in binary form must reproduce the above copyright
//     notice, this list of conditions and the following disclaimer 
//     in the documentation and/or other materials provided with the 
//     distribution.
//   - Neither the name of the author nor the names of its contributors 
//     may be used to endorse or promote products derived from this 
//     software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE 
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR 
// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF 
// THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 
// SUCH DAMAGE.
//-----------------------------------------------------------------

//-----------------------------------------------------------------
//                          Generated File
//-----------------------------------------------------------------

`define TIMER_CTRL0    8'h8

    `define TIMER_CTRL0_INTERRUPT      1
    `define TIMER_CTRL0_INTERRUPT_DEFAULT    0
    `define TIMER_CTRL0_INTERRUPT_B          1
    `define TIMER_CTRL0_INTERRUPT_T          1
    `define TIMER_CTRL0_INTERRUPT_W          1
    `define TIMER_CTRL0_INTERRUPT_R          1:1

    `define TIMER_CTRL0_ENABLE      2
    `define TIMER_CTRL0_ENABLE_DEFAULT    0
    `define TIMER_CTRL0_ENABLE_B          2
    `define TIMER_CTRL0_ENABLE_T          2
    `define TIMER_CTRL0_ENABLE_W          1
    `define TIMER_CTRL0_ENABLE_R          2:2

`define TIMER_CMP0    8'hc

    `define TIMER_CMP0_VALUE_DEFAULT    0
    `define TIMER_CMP0_VALUE_B          0
    `define TIMER_CMP0_VALUE_T          31
    `define TIMER_CMP0_VALUE_W          32
    `define TIMER_CMP0_VALUE_R          31:0

`define TIMER_VAL0    8'h10

    `define TIMER_VAL0_CURRENT_DEFAULT    0
    `define TIMER_VAL0_CURRENT_B          0
    `define TIMER_VAL0_CURRENT_T          31
    `define TIMER_VAL0_CURRENT_W          32
    `define TIMER_VAL0_CURRENT_R          31:0

`define TIMER_CTRL1    8'h14

    `define TIMER_CTRL1_INTERRUPT      1
    `define TIMER_CTRL1_INTERRUPT_DEFAULT    0
    `define TIMER_CTRL1_INTERRUPT_B          1
    `define TIMER_CTRL1_INTERRUPT_T          1
    `define TIMER_CTRL1_INTERRUPT_W          1
    `define TIMER_CTRL1_INTERRUPT_R          1:1

    `define TIMER_CTRL1_ENABLE      2
    `define TIMER_CTRL1_ENABLE_DEFAULT    0
    `define TIMER_CTRL1_ENABLE_B          2
    `define TIMER_CTRL1_ENABLE_T          2
    `define TIMER_CTRL1_ENABLE_W          1
    `define TIMER_CTRL1_ENABLE_R          2:2

`define TIMER_CMP1    8'h18

    `define TIMER_CMP1_VALUE_DEFAULT    0
    `define TIMER_CMP1_VALUE_B          0
    `define TIMER_CMP1_VALUE_T          31
    `define TIMER_CMP1_VALUE_W          32
    `define TIMER_CMP1_VALUE_R          31:0

`define TIMER_VAL1    8'h1c

    `define TIMER_VAL1_CURRENT_DEFAULT    0
    `define TIMER_VAL1_CURRENT_B          0
    `define TIMER_VAL1_CURRENT_T          31
    `define TIMER_VAL1_CURRENT_W          32
    `define TIMER_VAL1_CURRENT_R          31:0

