{"Source Block": ["hdl/library/intel/avl_adxcvr_octet_swap/avl_adxcvr_octet_swap.v@57:70@HdlStmFor", "\ngenerate\n  genvar i;\n  genvar j;\n\n  for (j = 0; j < 4; j = j + 1) begin: gen_octet\n    for (i = 0; i < NUM_OF_LANES; i = i + 1) begin: gen_lane\n      assign out_data[i*32+j*8+7:i*32+j*8] = in_data[i*32+(3-j)*8+7:i*32+(3-j)*8];\n    end\n    assign out_sof[j] = in_sof[3-j];\n  end\nendgenerate\n\nendmodule\n"], "Clone Blocks": [["hdl/library/intel/avl_adxcvr_octet_swap/avl_adxcvr_octet_swap.v@55:65", "assign in_ready = out_ready;\nassign out_valid = in_valid;\n\ngenerate\n  genvar i;\n  genvar j;\n\n  for (j = 0; j < 4; j = j + 1) begin: gen_octet\n    for (i = 0; i < NUM_OF_LANES; i = i + 1) begin: gen_lane\n      assign out_data[i*32+j*8+7:i*32+j*8] = in_data[i*32+(3-j)*8+7:i*32+(3-j)*8];\n    end\n"], ["hdl/library/intel/avl_adxcvr_octet_swap/avl_adxcvr_octet_swap.v@54:64", "\nassign in_ready = out_ready;\nassign out_valid = in_valid;\n\ngenerate\n  genvar i;\n  genvar j;\n\n  for (j = 0; j < 4; j = j + 1) begin: gen_octet\n    for (i = 0; i < NUM_OF_LANES; i = i + 1) begin: gen_lane\n      assign out_data[i*32+j*8+7:i*32+j*8] = in_data[i*32+(3-j)*8+7:i*32+(3-j)*8];\n"]], "Diff Content": {"Delete": [[62, "  for (j = 0; j < 4; j = j + 1) begin: gen_octet\n"], [63, "    for (i = 0; i < NUM_OF_LANES; i = i + 1) begin: gen_lane\n"], [64, "      assign out_data[i*32+j*8+7:i*32+j*8] = in_data[i*32+(3-j)*8+7:i*32+(3-j)*8];\n"], [66, "    assign out_sof[j] = in_sof[3-j];\n"], [67, "  end\n"]], "Add": [[64, "    for (j = 0; j < 4; j = j + 1) begin: gen_octet\n"], [64, "      for (i = 0; i < NUM_OF_LANES; i = i + 1) begin: gen_lane\n"], [64, "        assign out_data[i*32+j*8+7:i*32+j*8] = in_data[i*32+(3-j)*8+7:i*32+(3-j)*8];\n"], [64, "      end\n"], [64, "      assign out_sof[j] = in_sof[3-j];\n"]]}}