# ==============================================================================
# Questa ModelSim/QuestaSim Configuration File
# NVIDIA GPU Interconnect NoC Verification
# ==============================================================================
#
# This file configures Questa simulation environment settings including
# library mappings, search paths, and default options.
#
# Usage:
#   export QUESTA_INI=/path/to/questa.ini
#   vlog [options] ...
#   vsim [options] ...
#
# Note: This file is typically copied to modelsim.ini in the work directory
#       Questa will use modelsim.ini if present, otherwise questa.ini
#
# ==============================================================================

# ==============================================================================
# Library Mappings
# ==============================================================================
#
# Format: <logical_name> = <physical_path>
# Logical names are used in the design, physical paths point to compiled libraries
#

# Work library (default compilation target)
# This is where compiled design units are stored
work = work

# UVM library (if using standalone UVM)
# Uncomment and adjust path if using UVM library separate from Questa installation
# uvm = ${QUESTA_HOME}/uvm-1.2/uvm_lib

# Standard cell libraries (if needed)
# std_cells = /path/to/std_cells

# IP libraries (if needed)
# ip_lib = /path/to/ip_library

# Memory models (if needed)
# mem_models = /path/to/memory_models

# ==============================================================================
# Search Paths (vlog -L)
# ==============================================================================
#
# Library search paths for vlog compilation
# These are searched when resolving library references
#

# UVM library path (if UVM_HOME is set)
# -L ${UVM_HOME}/lib/uvm-1.2

# ==============================================================================
# Include Directories (vlog +incdir+)
# ==============================================================================
#
# Default include directories
# These are searched for `include directives
#

# Project include directories
# Note: These are typically specified on command line, but can be set here
# +incdir+${PROJECT_ROOT}/rtl
# +incdir+${PROJECT_ROOT}/tb
# +incdir+${PROJECT_ROOT}/pkg
# +incdir+${PROJECT_ROOT}/tests
# +incdir+${PROJECT_ROOT}/config

# UVM include directory (if UVM_HOME is set)
# +incdir+${UVM_HOME}/src

# ==============================================================================
# Default Options
# ==============================================================================
#
# Default compilation and simulation options
# These can be overridden on the command line
#

# SystemVerilog mode
# -sv : Enable SystemVerilog

# Timescale (can be overridden per module)
# -timescale 1ns/1ps

# ==============================================================================
# Coverage Options
# ==============================================================================
#
# Default coverage options
# +cover=cfst : Coverage for code, functional, statement, toggle
#

# ==============================================================================
# Waveform Options
# ==============================================================================
#
# Default waveform settings
#

# Waveform format
# -wlf : Waveform log format (default)
# -vcd : VCD format
# -fsdb : FSDB format (requires Verdi)

# Waveform depth
# -depth all : Record all signals

# ==============================================================================
# Performance Options
# ==============================================================================
#
# Optimization and performance settings
#

# Optimization level
# -O2 : Level 2 optimization (default)

# ==============================================================================
# License Options
# ==============================================================================
#
# License server settings (if needed)
#

# MGLS_LICENSE_FILE is typically set in environment
# License timeout
# -licq : Queue for license

# ==============================================================================
# GUI Options
# ==============================================================================
#
# Default GUI settings for vsim
#

# Enable transcript window
# -transcript : Show transcript window

# ==============================================================================
# File Extensions
# ==============================================================================
#
# File extension mappings (optional, Questa auto-detects)
# .sv : SystemVerilog
# .svh : SystemVerilog header
# .v : Verilog
# .vhd : VHDL
#

# ==============================================================================
# Environment Variables
# ==============================================================================
#
# These variables can be referenced in this file using ${VAR_NAME}
# Common variables:
#   PROJECT_ROOT : Project root directory
#   QUESTA_HOME : Questa installation directory
#   UVM_HOME : UVM installation directory
#

# ==============================================================================
# Notes
# ==============================================================================
#
# 1. This file uses INI format (key = value)
# 2. Lines starting with # are comments
# 3. Environment variables are expanded: ${VAR_NAME}
# 4. Paths can be absolute or relative
# 5. Options with - prefix are command-line flags
# 6. Library mappings use = (equals sign)
# 7. This file is read automatically if QUESTA_INI is set
# 8. Questa will create modelsim.ini in work directory if it doesn't exist
#
# ==============================================================================

# ==============================================================================
# Example Library Setup
# ==============================================================================
#
# To add a custom library:
# 1. Create the library: vlib my_lib
# 2. Add mapping: my_lib = ./my_lib
# 3. Compile to library: vlog -work my_lib my_file.sv
#
# ==============================================================================

