
/*********************************************************************************************
*
* INTEL CONFIDENTIAL
*
* Copyright (C) 2022 Intel Corporation
*
* This software and the related documents ("Material") are Intel copyrighted materials,
* and your use of them is governed by the express license under which they were provided
* to you ("License"). Unless the License provides otherwise, you may not use, modify,
* copy, publish, distribute, disclose or transmit this software or the related documents
* without Intel's prior written permission.
* This software and the related documents are provided as is, with no express or implied
* warranties, other than those that are expressly stated in the License.
* No license under any patent, copyright, trade secret or other intellectual property
* right is granted to or conferred upon you by disclosure or delivery of the Materials,
* either expressly, by implication, inducement, estoppel or otherwise. Any license under
* such intellectual property rights must be expressed and approved by Intel in writing.
*
*********************************************************************************************/
/**
* @file    16g_5c_dnrt_jesd-vex_v3_14_02_24.c
* @brief   JESD-Rx path, data is send from DNRT -> JESD-Rx -> VEX.
* @details DNRT sends traffic, received at jesd_rx, then to glue, then to crux and then to vex
           in this code, vex config is for vex0, nsip is configured for jesd0
*/

/*********************************************************************************************
* LOCAL INCLUDE STATEMENTS                    *
*********************************************************************************************/
#define HIVE_MULTIPLE_PROGRAMS
#include "srp.h"
#include <stdio.h>
#include <stdbool.h>
#include <srp_vex.h>
#include "logger.h"

#include "nsip_hbi.h"
#include "strm2cio.h"
#include "ve32_cell.h"
#include "srp_block_ids.h"
#include "cli.h"
#include "init.h"
#include "all_comps.h"
#include "common_functions.h"
#include<time.h> 

/***********************************************
* LOCAL/PRIVATE MACROS AND DEFINES            *
***********************************************/

//#define printf LOG_PRINT

#define NSIP_HBI_INT_CSR_INT_VALUE 0xFFF
#define FIFO_CONTROL_VALUE 0x00000184
#define CREDIT_CS_VALUE 0x3

#define STRM2CIO_INT_ENABLE_VALUE 0xF
#define STRM2CIO_FIFO_STATUS_CTL_VALUE 0x00000001
#define STRM2CIO_WORD_CNT_CTL_VALUE 0x00000001

#define vex_dump_enabled                   1
#define rsb_capture_mode_en                0        //to dump prefilled data, capture mode enabling not needed.
#define rsb_data_source_mode_en            1        //for rsb source mode en, source mode start also has to be enabled
#define rsb_data_source_mode_start         1        //for rsb source mode start, source mode en also needed
#define prefill_rsb_zero                   0
#define prefill_rsb_valid_constant_data    0
#define prefill_rsb_valid_unique_data      1
#define enable_rsb_dump                    0         //in source mode to dump rsb, disable source mode start,
#define rsb_dump_all_flits                 0         // to dump complete RSB or only 4 flits/stream

fpga_clk_and_sysref_period()
{
    system("frioPciWrite -F s5a1 -P 0x20000 0x10");
    system("frioPciWrite -F s5b1 -P 0x20000 0x10");
    system("frioPciWrite -F s5a1 -P 0x20004 0x1900190");
    system("frioPciWrite -F s5b1 -P 0x20004 0x1900190");

    //enable jesd_ip path or serial or parallel lpbk
    system("frioPciWrite -F s5a3 -P 0x20000 0x03"); //IP
    //system("frioPciWrite -F s5a3 -P 0x20000 0x0"); //Serial
    //system("frioPciWrite -F s5a3 -P 0x20000 0x01"); //Parallel
}

fpga_provided_sysref()
{
   //enable sysref
    system("frioPciWrite -F s5a1 -P 0x20000 0x90");
    system("frioPciWrite -F s5b1 -P 0x20000 0x90");
}

void delay(unsigned int milliseconds)
{
    clock_t start = clock();
    while((clock() - start) * 1000 / CLOCKS_PER_SEC < milliseconds);
}

static int program_cmn_csr_registers()
    {
        uint32_t i=0;
        uint32_t base_address_cmn[] = {DLNK_JESDABC0_CMN_CSR_BASE,  DLNK_JESDABC1_CMN_CSR_BASE,  DLNK_JESDABC2_CMN_CSR_BASE,  DLNK_JESDABC3_CMN_CSR_BASE};
        printf("JESD CMN CSR CONFIG : program_cmn_csr_registers \n");

        for(i=0; i<1; i++)
        {
            //tx and rx paths work independently, so tx clk ctrl not needed now, roshan 12/02/24
            //write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_DEFAULT, 0x00000018, 0x00000018, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_TX_IP_CLK_CTRL_OFFSET");
            write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_DEFAULT, 0x00000018, 0x00000018, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_IP_CLK_CTRL_OFFSET");
            write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_SYSREF_TSAD_OFFSET, JESDABC_CMN_CSR_MEM_RX_SYSREF_TSAD_DEFAULT, 0x0000000f, 0x0000000f, JESDABC_CMN_CSR_MEM_RX_SYSREF_TSAD_RD_MASK, JESDABC_CMN_CSR_MEM_RX_SYSREF_TSAD_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_SYSREF_TSAD");

            //bits 0-15 -> 1b, bits 16-31 -> b, so total is 0x0b001b
            write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_SYNC_POINT_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_RX_SYNC_POINT_CTRL_DEFAULT, 0x000b001b, 0x000b001b, JESDABC_CMN_CSR_MEM_RX_SYNC_POINT_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_RX_SYNC_POINT_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_SYNC_POINT_CTRL");
            write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_BFN_SYSREF_TSAD_OFFSET, JESDABC_CMN_CSR_MEM_RX_BFN_SYSREF_TSAD_DEFAULT, 0x0000000f, 0x0000000f, JESDABC_CMN_CSR_MEM_RX_BFN_SYSREF_TSAD_RD_MASK, JESDABC_CMN_CSR_MEM_RX_BFN_SYSREF_TSAD_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_BFN_SYSREF_TSAD");
            write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_BFN_SYNC_POINT_CTRL_OFFSET, JESDABC_CMN_CSR_MEM_RX_BFN_SYNC_POINT_CTRL_DEFAULT, 0x000b001b, 0x000b001b, JESDABC_CMN_CSR_MEM_RX_BFN_SYNC_POINT_CTRL_RD_MASK, JESDABC_CMN_CSR_MEM_RX_BFN_SYNC_POINT_CTRL_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_BFN_SYNC_POINT_CTRL");

            //this register can be ingnored as per RP, roshan 12/02/24
            //write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_CLK_1P5G_DIV_ENABLE_OFFSET, JESDABC_CMN_CSR_MEM_RX_CLK_1P5G_DIV_ENABLE_DEFAULT, 0x00000018, 0x00000018, JESDABC_CMN_CSR_MEM_RX_CLK_1P5G_DIV_ENABLE_RD_MASK, JESDABC_CMN_CSR_MEM_RX_CLK_1P5G_DIV_ENABLE_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_CLK_1P5G_DIV_ENABLE");
            write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_CLK_GEN_ENABLE_OFFSET, JESDABC_CMN_CSR_MEM_RX_CLK_GEN_ENABLE_DEFAULT, 0x00000001, 0x00000001, JESDABC_CMN_CSR_MEM_RX_CLK_GEN_ENABLE_RD_MASK, JESDABC_CMN_CSR_MEM_RX_CLK_GEN_ENABLE_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_CLK_GEN_ENABLE");

            //this register can be ingnored as per RP, roshan 12/02/24
            //write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_SYNC_POINT_CNT_ENABLE_OFFSET, JESDABC_CMN_CSR_MEM_RX_SYNC_POINT_CNT_ENABLE_DEFAULT, 0x00000018, 0x00000018, JESDABC_CMN_CSR_MEM_RX_SYNC_POINT_CNT_ENABLE_RD_MASK, JESDABC_CMN_CSR_MEM_RX_SYNC_POINT_CNT_ENABLE_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_SYNC_POINT_CNT_ENABLE");
            write_read_expect_18a(base_address_cmn[i]+JESDABC_CMN_CSR_MEM_RX_BFN_SYNC_POINT_CNT_ENABLE_OFFSET, JESDABC_CMN_CSR_MEM_RX_BFN_SYNC_POINT_CNT_ENABLE_DEFAULT, 0x00000018, 0x00000018, JESDABC_CMN_CSR_MEM_RX_BFN_SYNC_POINT_CNT_ENABLE_RD_MASK, JESDABC_CMN_CSR_MEM_RX_BFN_SYNC_POINT_CNT_ENABLE_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_BFN_SYNC_POINT_CNT_ENABLE");
        }
    }

// JESD RX reg
static int program_rx_ip_registers()
{
    uint32_t i=0;
    uint32_t base_address_rx[] = {DLNK_JESDABC0_XIP_204C_RX_BASE,  DLNK_JESDABC1_XIP_204C_RX_BASE,  DLNK_JESDABC2_XIP_204C_RX_BASE,  DLNK_JESDABC3_XIP_204C_RX_BASE};
    printf("JESD RX IP CONFIG : program_rx_ip_registers \n");

    for(i=0; i<1; i++)
    {
        write_read_expect_18a(base_address_rx[i]+JESD_XIP_204C_RX_MEM_RX_SUBCLASS_OFFSET, JESD_XIP_204C_RX_MEM_RX_SUBCLASS_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_RX_MEM_RX_SUBCLASS_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_SUBCLASS_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_SUBCLASS_OFFSET");
        //fec enabled in simulation log, but not supported by dnrt, so disabling
        write_read_expect_18a(base_address_rx[i]+JESD_XIP_204C_RX_MEM_RX_FEC_OFFSET, JESD_XIP_204C_RX_MEM_RX_FEC_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_RX_MEM_RX_FEC_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_FEC_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_FEC_OFFSET");
        write_read_expect_18a(base_address_rx[i]+JESD_XIP_204C_RX_MEM_RX_CRC3_EN_OFFSET, JESD_XIP_204C_RX_MEM_RX_CRC3_EN_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_RX_MEM_RX_CRC3_EN_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_CRC3_EN_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_CRC3_EN_OFFSET");
        write_read_expect_18a(base_address_rx[i]+JESD_XIP_204C_RX_MEM_RX_CRC12_EN_OFFSET, JESD_XIP_204C_RX_MEM_RX_CRC12_EN_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_RX_MEM_RX_CRC12_EN_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_CRC12_EN_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_CRC12_EN_OFFSET");
        write_read_expect_18a(base_address_rx[i]+JESD_XIP_204C_RX_MEM_RX_BIT_ORDER_OFFSET, JESD_XIP_204C_RX_MEM_RX_BIT_ORDER_REG_DEFAULT, 0x00000003, 0x00000003, JESD_XIP_204C_RX_MEM_RX_BIT_ORDER_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_BIT_ORDER_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_BIT_ORDER_OFFSET");

        write_read_expect_18a(base_address_rx[i]+JESD_XIP_204C_RX_MEM_RX_E_OFFSET, JESD_XIP_204C_RX_MEM_RX_E_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_RX_MEM_RX_E_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_E_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_E_OFFSET");
        write_read_expect_18a(base_address_rx[i]+JESD_XIP_204C_RX_MEM_RX_CF_OFFSET, JESD_XIP_204C_RX_MEM_RX_CF_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_RX_MEM_RX_CF_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_CF_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_CF_OFFSET");
        write_read_expect_18a(base_address_rx[i]+JESD_XIP_204C_RX_MEM_RX_HD_OFFSET, JESD_XIP_204C_RX_MEM_RX_HD_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_RX_MEM_RX_HD_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_HD_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_HD_OFFSET");
        write_read_expect_18a(base_address_rx[i]+JESD_XIP_204C_RX_MEM_RX_CMD_EN_OFFSET, JESD_XIP_204C_RX_MEM_RX_CMD_EN_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_RX_MEM_RX_CMD_EN_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_CMD_EN_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_CMD_EN_OFFSET");
        write_read_expect_18a(base_address_rx[i]+JESD_XIP_204C_RX_MEM_RX_CLK_RATIO_OFFSET, JESD_XIP_204C_RX_MEM_RX_CLK_RATIO_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_RX_MEM_RX_CLK_RATIO_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_CLK_RATIO_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_CLK_RATIO_OFFSET");
        write_read_expect_18a(base_address_rx[i]+JESD_XIP_204C_RX_MEM_RX_S_OFFSET, JESD_XIP_204C_RX_MEM_RX_S_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_RX_MEM_RX_S_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_S_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_S_OFFSET");

        write_read_expect_18a(base_address_rx[i]+JESD_XIP_204C_RX_MEM_RX_SONIF_OFFSET, JESD_XIP_204C_RX_MEM_RX_SONIF_REG_DEFAULT, 0x00000100, 0x00000100, JESD_XIP_204C_RX_MEM_RX_SONIF_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_SONIF_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_SONIF_OFFSET");
        write_read_expect_18a(base_address_rx[i]+JESD_XIP_204C_RX_MEM_RX_N_OFFSET, JESD_XIP_204C_RX_MEM_RX_N_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_RX_MEM_RX_N_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_N_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_N_OFFSET");
        write_read_expect_18a(base_address_rx[i]+JESD_XIP_204C_RX_MEM_RX_NTOTAL_OFFSET, JESD_XIP_204C_RX_MEM_RX_NTOTAL_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_RX_MEM_RX_NTOTAL_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_NTOTAL_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_NTOTAL_OFFSET");
        write_read_expect_18a(base_address_rx[i]+JESD_XIP_204C_RX_MEM_RX_CS_OFFSET, JESD_XIP_204C_RX_MEM_RX_CS_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_RX_MEM_RX_CS_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_CS_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_CS_OFFSET");

        write_read_expect_18a(base_address_rx[i]+JESD_XIP_204C_RX_MEM_RX_TL_TEST_MODE_OFFSET, JESD_XIP_204C_RX_MEM_RX_TL_TEST_MODE_REG_DEFAULT, 0x00000000, 0x00000000, JESD_XIP_204C_RX_MEM_RX_TL_TEST_MODE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_TL_TEST_MODE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_TL_TEST_MODE_OFFSET");
        write_read_expect_18a(base_address_rx[i]+JESD_XIP_204C_RX_MEM_RX_SCR_OFFSET, JESD_XIP_204C_RX_MEM_RX_SCR_REG_DEFAULT, 0x00000001, 0x00000001, JESD_XIP_204C_RX_MEM_RX_SCR_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_SCR_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_SCR_OFFSET");

        printf("JESD RX path - UC 5C 16G -LMFS -4-16-8-1 - IQ bandwidth -\n");
        write_read_expect_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_L_OFFSET, JESD_XIP_204C_RX_MEM_RX_L_REG_DEFAULT, 0x00000003, 0x00000003, JESD_XIP_204C_RX_MEM_RX_L_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_L_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_L_OFFSET");
        write_read_expect_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_M_OFFSET, JESD_XIP_204C_RX_MEM_RX_M_REG_DEFAULT, 0x0000000f, 0x0000000f, JESD_XIP_204C_RX_MEM_RX_M_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_M_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_M_OFFSET");
        write_read_expect_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_F_OFFSET, JESD_XIP_204C_RX_MEM_RX_F_REG_DEFAULT, 0x00000007, 0x00000007, JESD_XIP_204C_RX_MEM_RX_F_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_F_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_F_OFFSET");

        write_read_expect_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_THRESH_EMB_ERR_OFFSET, JESD_XIP_204C_RX_MEM_RX_THRESH_EMB_ERR_REG_DEFAULT, 0x00000003, 0x00000003, JESD_XIP_204C_RX_MEM_RX_THRESH_EMB_ERR_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_THRESH_EMB_ERR_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_THRESH_EMB_ERR_OFFSET");
        write_read_expect_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_THRESH_SH_ERR_OFFSET, JESD_XIP_204C_RX_MEM_RX_THRESH_SH_ERR_REG_DEFAULT, 0x00000003, 0x00000003, JESD_XIP_204C_RX_MEM_RX_THRESH_SH_ERR_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_THRESH_SH_ERR_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_THRESH_SH_ERR_OFFSET");
    }
}

// JESD RX glue reg
static int program_crux_clk_csr_registers()
{
    uint32_t i=0;
    uint32_t base_address_crux_clk_csr[] = {DLNK_JESDABC0_CRUX_CLK_CSR_BASE,  DLNK_JESDABC1_CRUX_CLK_CSR_BASE,  DLNK_JESDABC2_CRUX_CLK_CSR_BASE,  DLNK_JESDABC3_CRUX_CLK_CSR_BASE};
    printf("###### : program_crux_clk-csr_registers \n");

    for(i=0; i<1; i++)
    {
        //keeping only 1 stream and commenting out other streams for 18a now, roshan 01/12/23
        //enabling for 8 streams, 14/12/23
        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_DEFAULT, 0x00000000, 0x00000000, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL0");
        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_DEFAULT, 0x00000040, 0x00000040, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL1");
        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_DEFAULT, 0x00000080, 0x00000080, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL2");
        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_DEFAULT, 0x000000c0, 0x000000c0, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL3");
        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_DEFAULT, 0x00000100, 0x00000100, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL4");
        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_DEFAULT, 0x00000140, 0x00000140, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL5");
        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_DEFAULT, 0x00000180, 0x00000180, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL6");
        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_DEFAULT, 0x000001c0, 0x000001c0, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RX_WR_MEM_TBL7");

        //keeping only 1 stream and commenting out other streams for 18a now, roshan 01/12/23
        //enabling for 8 streams, 14/12/23
        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_DEFAULT, 0x00000000, 0x00000000, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL0");
        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_DEFAULT, 0x00000240, 0x00000240, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL1");
        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_DEFAULT, 0x00000480, 0x00000480, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL2");
        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_DEFAULT, 0x000006c0, 0x000006c0, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL3");
        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_DEFAULT, 0x00000900, 0x00000900, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL4");
        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_DEFAULT, 0x00000b40, 0x00000b40, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL5");
        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_DEFAULT, 0x00000d80, 0x00000d80, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL6");
        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_DEFAULT, 0x00000fc0, 0x00000fc0, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RX_RD_MEM_TBL7");

        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_CFG_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_CFG_DEFAULT, 0x000000e8, 0x000000e8, JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_CFG_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_CFG_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_CFG");
        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RX_MEM_STREAM_CFG_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RX_MEM_STREAM_CFG_DEFAULT, 0x0000003f, 0x0000003f, JESDABC_CRUX_CLK_CSR_MEM_RX_MEM_STREAM_CFG_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RX_MEM_STREAM_CFG_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RX_MEM_STREAM_CFG");
    }
}

static int program_rx_glue_registers()
{
    uint32_t i=0;
    uint32_t base_rx_glue[] = {DLNK_JESDABC0_RX_GLUE_BASE,  DLNK_JESDABC1_RX_GLUE_BASE,  DLNK_JESDABC2_RX_GLUE_BASE,  DLNK_JESDABC3_RX_GLUE_BASE};
    printf("JESD RX GLUE CONFIG : program_rx_glue_registers \n");
    for(i=0; i<1; i++)
    {
        write_read_expect_18a(base_rx_glue[i]+JESDABC_RX_GLUE_MEM_RX_GLUE_SONI_OFFSET, JESDABC_RX_GLUE_MEM_RX_GLUE_SONI_DEFAULT, 0x00000001, 0x00000001, JESDABC_RX_GLUE_MEM_RX_GLUE_SONI_RD_MASK, JESDABC_RX_GLUE_MEM_RX_GLUE_SONI_WR_MASK, "RX_GLUE_MEM_RX_GLUE_SONI");
        //write_read_expect_18a(base_rx_glue[i]+JESDABC_RX_GLUE_MEM_RX_DATAPATH_GATE_SEL_OFFSET, JESDABC_RX_GLUE_MEM_RX_DATAPATH_GATE_SEL_DEFAULT, 0x00000001, 0x00000001, JESDABC_RX_GLUE_MEM_RX_DATAPATH_GATE_SEL_RD_MASK, JESDABC_RX_GLUE_MEM_RX_DATAPATH_GATE_SEL_WR_MASK, "RX_DATAPATH_GATE_SEL");
        //write_read_expect_18a(base_rx_glue[i]+JESDABC_RX_GLUE_MEM_RX_DATAPATH_INIT_CYC_CNT_OFFSET, JESDABC_RX_GLUE_MEM_RX_DATAPATH_INIT_CYC_CNT_DEFAULT, 0x00000100, 0x00000100, JESDABC_RX_GLUE_MEM_RX_DATAPATH_INIT_CYC_CNT_RD_MASK, JESDABC_RX_GLUE_MEM_RX_DATAPATH_INIT_CYC_CNT_WR_MASK, "RX_DATAPATH_INIT_CYC_CNT");
    }
}

// JESD enable reg
static int program_enable_registers()
{
    uint32_t i,j = 0;
    uint32_t base_address_rx[] = {DLNK_JESDABC0_XIP_204C_RX_BASE,  DLNK_JESDABC1_XIP_204C_RX_BASE,  DLNK_JESDABC2_XIP_204C_RX_BASE,  DLNK_JESDABC3_XIP_204C_RX_BASE};
    uint32_t base_address_tx[] = {DLNK_JESDABC0_XIP_204C_TX_BASE,  DLNK_JESDABC1_XIP_204C_TX_BASE,  DLNK_JESDABC2_XIP_204C_TX_BASE,  DLNK_JESDABC3_XIP_204C_TX_BASE};
    printf("JESD ENABLE : program_enable_registers \n");

    for(i=0; i<1; i++)
    {
        write_read_expect_18a(base_address_tx[i]+JESD_XIP_204C_TX_MEM_TX_ENABLEMODULE_OFFSET, JESD_XIP_204C_TX_MEM_TX_ENABLEMODULE_REG_DEFAULT, 0x1, 0x1, JESD_XIP_204C_TX_MEM_TX_ENABLEMODULE_REG_RD_MASK, JESD_XIP_204C_TX_MEM_TX_ENABLEMODULE_REG_WR_MASK, "JESD_XIP_204C_TX_MEM_TX_ENABLEMODULE_OFFSET");
    }

    for(i=0; i<1; i++)
    {
        write_read_expect_18a(base_address_rx[i]+JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_OFFSET, JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_REG_DEFAULT, 0x1, 0x1, JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_OFFSET");
    }
}

static int configure_jesd_crux()
{
    //================
    //NSIP_HBI config
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_INTR_INT_HIGH_EN_OFFSET, NSIP_HBI_INTR_INT_HIGH_EN_DEFAULT, NSIP_HBI_INT_CSR_INT_VALUE, NSIP_HBI_INT_CSR_INT_VALUE, NSIP_HBI_INTR_INT_HIGH_EN_RD_MASK, NSIP_HBI_INTR_INT_HIGH_EN_WR_MASK, "NSIP_HBI_INTR_INT_HIGH_EN");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_INTR_INT_LOW_EN_OFFSET, NSIP_HBI_INTR_INT_LOW_EN_DEFAULT, NSIP_HBI_INT_CSR_INT_VALUE, NSIP_HBI_INT_CSR_INT_VALUE, NSIP_HBI_INTR_INT_LOW_EN_RD_MASK, NSIP_HBI_INTR_INT_LOW_EN_WR_MASK, "NSIP_HBI_INTR_INT_LOW_EN");

    // H2B Registers
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_FF_H2B_FIFO_CONTROL_OFFSET,NSIP_HBI_H2B_FF_H2B_FIFO_CONTROL_DEFAULT , FIFO_CONTROL_VALUE, FIFO_CONTROL_VALUE, NSIP_HBI_H2B_FF_H2B_FIFO_CONTROL_RD_MASK, NSIP_HBI_H2B_FF_H2B_FIFO_CONTROL_WR_MASK, "NSIP_HBI_H2B_FF_H2B_FIFO_CONTROL");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_CREDIT_READY_CS_OFFSET, NSIP_HBI_H2B_CREDIT_READY_CS_DEFAULT, CREDIT_CS_VALUE, CREDIT_CS_VALUE, NSIP_HBI_H2B_CREDIT_READY_CS_RD_MASK, NSIP_HBI_H2B_CREDIT_READY_CS_WR_MASK, "NSIP_HBI_H2B_CREDIT_READY_CS");

    //Sending all data to VEX0
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_ROUTE_LKUP_TBL0_OFFSET, NSIP_HBI_H2B_ROUTE_LKUP_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_ROUTE_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_ROUTE_LKUP_TBL_WR_MASK, "H2B_ROUTE_LKUP_TBL0");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_BUF_SZ_HW_TBL0_OFFSET, NSIP_HBI_H2B_BUF_SZ_HW_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_BUF_SZ_HW_TBL_RD_MASK, NSIP_HBI_H2B_BUF_SZ_HW_TBL_WR_MASK, "NSIP_HBI_H2B_BUF_SZ_HW_TBL0");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_ADDR_LKUP_TBL0_OFFSET, NSIP_HBI_H2B_ADDR_LKUP_TBL_DEFAULT, 0x80000000, 0x80000000, NSIP_HBI_H2B_ADDR_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_ADDR_LKUP_TBL_WR_MASK, "H2B_ADDR_LKUP_TBL0");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_TK_ADDR_LKUP_TBL0_OFFSET, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_DEFAULT, 0x18000, 0x18000, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_WR_MASK, "NSIP_HBI_H2B_TK_ADDR_LKUP_TBL0");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL0_OFFSET, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_WR_MASK, "NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL0");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_MD_CONTROL_TBL0_OFFSET, NSIP_HBI_H2B_MD_CONTROL_TBL_DEFAULT, 0x1f, 0x1f, NSIP_HBI_H2B_MD_CONTROL_TBL_RD_MASK, NSIP_HBI_H2B_MD_CONTROL_TBL_WR_MASK, "NSIP_HBI_H2B_MD_CONTROL_TBL0");

    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_ROUTE_LKUP_TBL1_OFFSET, NSIP_HBI_H2B_ROUTE_LKUP_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_ROUTE_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_ROUTE_LKUP_TBL_WR_MASK, "H2B_ROUTE_LKUP_TBL1");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_BUF_SZ_HW_TBL1_OFFSET, NSIP_HBI_H2B_BUF_SZ_HW_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_BUF_SZ_HW_TBL_RD_MASK, NSIP_HBI_H2B_BUF_SZ_HW_TBL_WR_MASK, "NSIP_HBI_H2B_BUF_SZ_HW_TBL1");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_ADDR_LKUP_TBL1_OFFSET, NSIP_HBI_H2B_ADDR_LKUP_TBL_DEFAULT, 0x80000800, 0x80000800, NSIP_HBI_H2B_ADDR_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_ADDR_LKUP_TBL_WR_MASK, "H2B_ADDR_LKUP_TBL1");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_TK_ADDR_LKUP_TBL1_OFFSET, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_DEFAULT, 0x18004, 0x18004, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_WR_MASK, "NSIP_HBI_H2B_TK_ADDR_LKUP_TBL1");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL1_OFFSET, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_WR_MASK, "NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL1");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_MD_CONTROL_TBL1_OFFSET, NSIP_HBI_H2B_MD_CONTROL_TBL_DEFAULT, 0x1f, 0x1f, NSIP_HBI_H2B_MD_CONTROL_TBL_RD_MASK, NSIP_HBI_H2B_MD_CONTROL_TBL_WR_MASK, "NSIP_HBI_H2B_MD_CONTROL_TBL1");

    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_ROUTE_LKUP_TBL2_OFFSET, NSIP_HBI_H2B_ROUTE_LKUP_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_ROUTE_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_ROUTE_LKUP_TBL_WR_MASK, "H2B_ROUTE_LKUP_TBL2");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_BUF_SZ_HW_TBL2_OFFSET, NSIP_HBI_H2B_BUF_SZ_HW_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_BUF_SZ_HW_TBL_RD_MASK, NSIP_HBI_H2B_BUF_SZ_HW_TBL_WR_MASK, "NSIP_HBI_H2B_BUF_SZ_HW_TBL2");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_ADDR_LKUP_TBL2_OFFSET, NSIP_HBI_H2B_ADDR_LKUP_TBL_DEFAULT, 0x80001000, 0x80001000, NSIP_HBI_H2B_ADDR_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_ADDR_LKUP_TBL_WR_MASK, "H2B_ADDR_LKUP_TBL2");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_TK_ADDR_LKUP_TBL2_OFFSET, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_DEFAULT, 0x18008, 0x18008, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_WR_MASK, "NSIP_HBI_H2B_TK_ADDR_LKUP_TBL2");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL2_OFFSET, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_WR_MASK, "NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL2");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_MD_CONTROL_TBL2_OFFSET, NSIP_HBI_H2B_MD_CONTROL_TBL_DEFAULT, 0x1f, 0x1f, NSIP_HBI_H2B_MD_CONTROL_TBL_RD_MASK, NSIP_HBI_H2B_MD_CONTROL_TBL_WR_MASK, "NSIP_HBI_H2B_MD_CONTROL_TBL2");

    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_ROUTE_LKUP_TBL3_OFFSET, NSIP_HBI_H2B_ROUTE_LKUP_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_ROUTE_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_ROUTE_LKUP_TBL_WR_MASK, "H2B_ROUTE_LKUP_TBL3");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_BUF_SZ_HW_TBL3_OFFSET, NSIP_HBI_H2B_BUF_SZ_HW_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_BUF_SZ_HW_TBL_RD_MASK, NSIP_HBI_H2B_BUF_SZ_HW_TBL_WR_MASK, "NSIP_HBI_H2B_BUF_SZ_HW_TBL3");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_ADDR_LKUP_TBL3_OFFSET, NSIP_HBI_H2B_ADDR_LKUP_TBL_DEFAULT, 0x80001800, 0x80001800, NSIP_HBI_H2B_ADDR_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_ADDR_LKUP_TBL_WR_MASK, "H2B_ADDR_LKUP_TBL3");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_TK_ADDR_LKUP_TBL3_OFFSET, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_DEFAULT, 0x1800c, 0x1800c, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_WR_MASK, "NSIP_HBI_H2B_TK_ADDR_LKUP_TBL3");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL3_OFFSET, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_WR_MASK, "NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL3");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_MD_CONTROL_TBL3_OFFSET, NSIP_HBI_H2B_MD_CONTROL_TBL_DEFAULT, 0x1f, 0x1f, NSIP_HBI_H2B_MD_CONTROL_TBL_RD_MASK, NSIP_HBI_H2B_MD_CONTROL_TBL_WR_MASK, "NSIP_HBI_H2B_MD_CONTROL_TBL3");

    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_ROUTE_LKUP_TBL4_OFFSET, NSIP_HBI_H2B_ROUTE_LKUP_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_ROUTE_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_ROUTE_LKUP_TBL_WR_MASK, "H2B_ROUTE_LKUP_TBL4");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_BUF_SZ_HW_TBL4_OFFSET, NSIP_HBI_H2B_BUF_SZ_HW_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_BUF_SZ_HW_TBL_RD_MASK, NSIP_HBI_H2B_BUF_SZ_HW_TBL_WR_MASK, "NSIP_HBI_H2B_BUF_SZ_HW_TBL4");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_ADDR_LKUP_TBL4_OFFSET, NSIP_HBI_H2B_ADDR_LKUP_TBL_DEFAULT, 0x80002000, 0x80002000, NSIP_HBI_H2B_ADDR_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_ADDR_LKUP_TBL_WR_MASK, "H2B_ADDR_LKUP_TBL4");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_TK_ADDR_LKUP_TBL4_OFFSET, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_DEFAULT, 0x18010, 0x18010, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_WR_MASK, "NSIP_HBI_H2B_TK_ADDR_LKUP_TBL4");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL4_OFFSET, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_WR_MASK, "NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL4");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_MD_CONTROL_TBL4_OFFSET, NSIP_HBI_H2B_MD_CONTROL_TBL_DEFAULT, 0x1f, 0x1f, NSIP_HBI_H2B_MD_CONTROL_TBL_RD_MASK, NSIP_HBI_H2B_MD_CONTROL_TBL_WR_MASK, "NSIP_HBI_H2B_MD_CONTROL_TBL4");

    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_ROUTE_LKUP_TBL5_OFFSET, NSIP_HBI_H2B_ROUTE_LKUP_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_ROUTE_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_ROUTE_LKUP_TBL_WR_MASK, "H2B_ROUTE_LKUP_TBL5");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_BUF_SZ_HW_TBL5_OFFSET, NSIP_HBI_H2B_BUF_SZ_HW_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_BUF_SZ_HW_TBL_RD_MASK, NSIP_HBI_H2B_BUF_SZ_HW_TBL_WR_MASK, "NSIP_HBI_H2B_BUF_SZ_HW_TBL5");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_ADDR_LKUP_TBL5_OFFSET, NSIP_HBI_H2B_ADDR_LKUP_TBL_DEFAULT, 0x80002800, 0x80002800, NSIP_HBI_H2B_ADDR_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_ADDR_LKUP_TBL_WR_MASK, "H2B_ADDR_LKUP_TBL5");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_TK_ADDR_LKUP_TBL5_OFFSET, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_DEFAULT, 0x18014, 0x18014, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_WR_MASK, "NSIP_HBI_H2B_TK_ADDR_LKUP_TBL5");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL5_OFFSET, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_WR_MASK, "NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL5");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_MD_CONTROL_TBL5_OFFSET, NSIP_HBI_H2B_MD_CONTROL_TBL_DEFAULT, 0x1f, 0x1f, NSIP_HBI_H2B_MD_CONTROL_TBL_RD_MASK, NSIP_HBI_H2B_MD_CONTROL_TBL_WR_MASK, "NSIP_HBI_H2B_MD_CONTROL_TBL5");

    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_ROUTE_LKUP_TBL6_OFFSET, NSIP_HBI_H2B_ROUTE_LKUP_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_ROUTE_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_ROUTE_LKUP_TBL_WR_MASK, "H2B_ROUTE_LKUP_TBL6");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_BUF_SZ_HW_TBL6_OFFSET, NSIP_HBI_H2B_BUF_SZ_HW_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_BUF_SZ_HW_TBL_RD_MASK, NSIP_HBI_H2B_BUF_SZ_HW_TBL_WR_MASK, "NSIP_HBI_H2B_BUF_SZ_HW_TBL6");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_ADDR_LKUP_TBL6_OFFSET, NSIP_HBI_H2B_ADDR_LKUP_TBL_DEFAULT, 0x80003000, 0x80003000, NSIP_HBI_H2B_ADDR_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_ADDR_LKUP_TBL_WR_MASK, "H2B_ADDR_LKUP_TBL6");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_TK_ADDR_LKUP_TBL6_OFFSET, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_DEFAULT, 0x18018, 0x18018, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_WR_MASK, "NSIP_HBI_H2B_TK_ADDR_LKUP_TBL6");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL6_OFFSET, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_WR_MASK, "NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL6");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_MD_CONTROL_TBL6_OFFSET, NSIP_HBI_H2B_MD_CONTROL_TBL_DEFAULT, 0x1f, 0x1f, NSIP_HBI_H2B_MD_CONTROL_TBL_RD_MASK, NSIP_HBI_H2B_MD_CONTROL_TBL_WR_MASK, "NSIP_HBI_H2B_MD_CONTROL_TBL6");

    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_ROUTE_LKUP_TBL7_OFFSET, NSIP_HBI_H2B_ROUTE_LKUP_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_ROUTE_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_ROUTE_LKUP_TBL_WR_MASK, "H2B_ROUTE_LKUP_TBL7");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_BUF_SZ_HW_TBL7_OFFSET, NSIP_HBI_H2B_BUF_SZ_HW_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_BUF_SZ_HW_TBL_RD_MASK, NSIP_HBI_H2B_BUF_SZ_HW_TBL_WR_MASK, "NSIP_HBI_H2B_BUF_SZ_HW_TBL7");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_ADDR_LKUP_TBL7_OFFSET, NSIP_HBI_H2B_ADDR_LKUP_TBL_DEFAULT, 0x80003800, 0x80003800, NSIP_HBI_H2B_ADDR_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_ADDR_LKUP_TBL_WR_MASK, "H2B_ADDR_LKUP_TBL7");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_TK_ADDR_LKUP_TBL7_OFFSET, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_DEFAULT, 0x1801c, 0x1801c, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_TK_ADDR_LKUP_TBL_WR_MASK, "NSIP_HBI_H2B_TK_ADDR_LKUP_TBL7");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL7_OFFSET, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_DEFAULT, 0x0, 0x0, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_RD_MASK, NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL_WR_MASK, "NSIP_HBI_H2B_TK_ROUTE_LKUP_TBL7");
    write_read_expect_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE+NSIP_HBI_H2B_MD_CONTROL_TBL7_OFFSET, NSIP_HBI_H2B_MD_CONTROL_TBL_DEFAULT, 0x1f, 0x1f, NSIP_HBI_H2B_MD_CONTROL_TBL_RD_MASK, NSIP_HBI_H2B_MD_CONTROL_TBL_WR_MASK, "NSIP_HBI_H2B_MD_CONTROL_TBL7");
}

static void configure_vex()
{
    printf("\nprograming vex\n");
    write_reg_18a(VEXABC0_S2C_STRM2CIO_BASE + STRM2CIO_MEM_STRM2CIO_INT_ENABLE_OFFSET, STRM2CIO_INT_ENABLE_VALUE, STRM2CIO_MEM_STRM2CIO_INT_ENABLE_WR_MASK, "STRM2CIO_INT_ENABLE");
    write_reg_18a(VEXABC0_S2C_STRM2CIO_BASE + STRM2CIO_MEM_STRM2CIO_FIFO_STATUS_CTL_OFFSET, STRM2CIO_FIFO_STATUS_CTL_VALUE, STRM2CIO_MEM_STRM2CIO_FIFO_STATUS_CTL_WR_MASK, "STRM2CIO_MEM_FIFO_STATUS_CTL");
    write_reg_18a(VEXABC0_S2C_STRM2CIO_BASE + STRM2CIO_MEM_STRM2CIO_WORD_CNT_CTL_OFFSET, STRM2CIO_WORD_CNT_CTL_VALUE, STRM2CIO_MEM_STRM2CIO_WORD_CNT_CTL_WR_MASK, "STRM2CIO_MEM_WORD_CNT_CTL");
}

static prefill_rsb_with_valid_constant_data()
{
    uint32_t i=0;
    uint32_t base_address_crux_clk_csr[] = {DLNK_JESDABC0_CRUX_CLK_CSR_BASE,  DLNK_JESDABC1_CRUX_CLK_CSR_BASE,  DLNK_JESDABC2_CRUX_CLK_CSR_BASE,  DLNK_JESDABC3_CRUX_CLK_CSR_BASE};
    int flit_count_pre = 0;
    for(i=0; i<1; i++)
    {
        //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_DEFAULT, 0x01, 0x01, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN");
        for(flit_count_pre=0; flit_count_pre<512; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000005, 0x00000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000005, 0x00000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000005, 0x00000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000005, 0x00000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000005, 0x00000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000005, 0x00000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000005, 0x00000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000005, 0x00000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000005, 0x00000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000005, 0x00000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000005, 0x00000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000005, 0x00000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000005, 0x00000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000005, 0x00000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000005, 0x00000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000005, 0x00000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }
        //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_DEFAULT, 0x00, 0x00, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN");
        printf("\n########Prefil of 512 flits of RSB with valid contant data done\n");
    }
}

static prefill_rsb_with_valid_unique_data()
{
        uint32_t i=0;
    uint32_t base_address_crux_clk_csr[] = {DLNK_JESDABC0_CRUX_CLK_CSR_BASE,  DLNK_JESDABC1_CRUX_CLK_CSR_BASE,  DLNK_JESDABC2_CRUX_CLK_CSR_BASE,  DLNK_JESDABC3_CRUX_CLK_CSR_BASE};
    int flit_count_pre = 0;
    for(i=0; i<1; i++)
    {
        //stream0
        for(flit_count_pre=0; flit_count_pre<1; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000000, 0x00000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000001, 0x00000001, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000002, 0x00000002, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000003, 0x00000003, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000004, 0x00000004, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000005, 0x00000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000006, 0x00000006, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000007, 0x00000007, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000008, 0x00000008, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000009, 0x00000009, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000000a, 0x0000000a, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000000b, 0x0000000b, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000000c, 0x0000000c, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000000d, 0x0000000d, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000000e, 0x0000000e, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000000f, 0x0000000f, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }
        for(flit_count_pre=1; flit_count_pre<2; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000010, 0x00000010, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000011, 0x00000011, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000012, 0x00000012, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000013, 0x00000013, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000014, 0x00000014, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000015, 0x00000015, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000016, 0x00000016, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000017, 0x00000017, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000018, 0x00000018, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000019, 0x00000019, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000001a, 0x0000001a, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000001b, 0x0000001b, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000001c, 0x0000001c, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000001d, 0x0000001d, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000001e, 0x0000001e, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000001f, 0x0000001f, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }
        for(flit_count_pre=2; flit_count_pre<3; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000020, 0x00000020, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000021, 0x00000021, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000022, 0x00000022, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000023, 0x00000023, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000024, 0x00000024, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000025, 0x00000025, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000026, 0x00000026, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000027, 0x00000027, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000028, 0x00000028, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000029, 0x00000029, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000002a, 0x0000002a, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000002b, 0x0000002b, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000002c, 0x0000002c, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000002d, 0x0000002d, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000002e, 0x0000002e, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000002f, 0x0000002f, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }
        for(flit_count_pre=3; flit_count_pre<4; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000030, 0x00000030, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000031, 0x00000031, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000032, 0x00000032, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000033, 0x00000033, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000034, 0x00000034, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000035, 0x00000035, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000036, 0x00000036, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000037, 0x00000037, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000038, 0x00000038, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000039, 0x00000039, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000003a, 0x0000003a, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000003b, 0x0000003b, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000003c, 0x0000003c, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000003d, 0x0000003d, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000003e, 0x0000003e, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000003f, 0x0000003f, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }
        for(flit_count_pre=4; flit_count_pre<64; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000040, 0x00000040, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000041, 0x00000041, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000042, 0x00000042, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000043, 0x00000043, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000044, 0x00000044, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000045, 0x00000045, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000046, 0x00000046, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000047, 0x00000047, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000048, 0x00000048, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000049, 0x00000049, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000004a, 0x0000004a, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000004b, 0x0000004b, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000004c, 0x0000004c, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000004d, 0x0000004d, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000004e, 0x0000004e, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x0000004f, 0x0000004f, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }

        //stream1
        for(flit_count_pre=64; flit_count_pre<65; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x10000000, 0x10000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x10000001, 0x10000001, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x10000002, 0x10000002, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x10000003, 0x10000003, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x10000004, 0x10000004, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x10000005, 0x10000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x10000006, 0x10000006, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x10000007, 0x10000007, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x10000008, 0x10000008, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x10000009, 0x10000009, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x1000000a, 0x1000000a, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x1000000b, 0x1000000b, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x1000000c, 0x1000000c, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x1000000d, 0x1000000d, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x1000000e, 0x1000000e, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x1000000f, 0x1000000f, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }

        for(flit_count_pre=65; flit_count_pre<128; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x10000010, 0x10000010, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x10000011, 0x10000011, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x10000012, 0x10000012, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x10000013, 0x10000013, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x10000014, 0x10000014, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x10000015, 0x10000015, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x10000016, 0x10000016, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x10000017, 0x10000017, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x10000018, 0x10000018, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x10000019, 0x10000019, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x1000001a, 0x1000001a, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x1000001b, 0x1000001b, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x1000001c, 0x1000001c, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x1000001d, 0x1000001d, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x1000001e, 0x1000001e, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x1000001f, 0x1000001f, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }

        //stream2
        for(flit_count_pre=128; flit_count_pre<129; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x20000000, 0x20000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x20000001, 0x20000001, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x20000002, 0x20000002, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x20000003, 0x20000003, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x20000004, 0x20000004, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x20000005, 0x20000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x20000006, 0x20000006, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x20000007, 0x20000007, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x20000008, 0x20000008, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x20000009, 0x20000009, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x2000000a, 0x2000000a, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x2000000b, 0x2000000b, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x2000000c, 0x2000000c, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x2000000d, 0x2000000d, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x2000000e, 0x2000000e, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x2000000f, 0x2000000f, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }
        for(flit_count_pre=129; flit_count_pre<192; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x20000010, 0x20000010, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x20000011, 0x20000011, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x20000012, 0x20000012, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x20000013, 0x20000013, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x20000014, 0x20000014, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x20000015, 0x20000015, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x20000016, 0x20000016, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x20000017, 0x20000017, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x20000018, 0x20000018, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x20000019, 0x20000019, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x2000001a, 0x2000001a, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x2000001b, 0x2000001b, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x2000001c, 0x2000001c, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x2000001d, 0x2000001d, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x2000001e, 0x2000001e, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x2000001f, 0x2000001f, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }

        //stream3
        for(flit_count_pre=192; flit_count_pre<193; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x30000000, 0x30000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x30000001, 0x30000001, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x30000002, 0x30000002, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x30000003, 0x30000003, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x30000004, 0x30000004, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x30000005, 0x30000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x30000006, 0x30000006, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x30000007, 0x30000007, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x30000008, 0x30000008, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x30000009, 0x30000009, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x3000000a, 0x3000000a, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x3000000b, 0x3000000b, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x3000000c, 0x3000000c, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x3000000d, 0x3000000d, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x3000000e, 0x3000000e, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x3000000f, 0x3000000f, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }

        for(flit_count_pre=193; flit_count_pre<256; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x30000010, 0x30000010, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x30000011, 0x30000011, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x30000012, 0x30000012, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x30000013, 0x30000013, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x30000014, 0x30000014, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x30000015, 0x30000015, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x30000016, 0x30000016, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x30000017, 0x30000017, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x30000018, 0x30000018, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x30000019, 0x30000019, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x3000001a, 0x3000001a, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x3000001b, 0x3000001b, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x3000001c, 0x3000001c, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x3000001d, 0x3000001d, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x3000001e, 0x3000001e, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x3000001f, 0x3000001f, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }

        //stream4
        for(flit_count_pre=256; flit_count_pre<257; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x40000000, 0x40000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x40000001, 0x40000001, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x40000002, 0x40000002, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x40000003, 0x40000003, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x40000004, 0x40000004, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x40000005, 0x40000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x40000006, 0x40000006, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x40000007, 0x40000007, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x40000008, 0x40000008, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x40000009, 0x40000009, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x4000000a, 0x4000000a, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x4000000b, 0x4000000b, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x4000000c, 0x4000000c, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x4000000d, 0x4000000d, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x4000000e, 0x4000000e, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x4000000f, 0x4000000f, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }
        for(flit_count_pre=257; flit_count_pre<320; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x40000010, 0x40000010, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x40000011, 0x40000011, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x40000012, 0x40000012, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x40000013, 0x40000013, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x40000014, 0x40000014, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x40000015, 0x40000015, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x40000016, 0x40000016, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x40000017, 0x40000017, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x40000018, 0x40000018, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x40000019, 0x40000019, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x4000001a, 0x4000001a, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x4000001b, 0x4000001b, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x4000001c, 0x4000001c, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x4000001d, 0x4000001d, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x4000001e, 0x4000001e, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x4000001f, 0x4000001f, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }

        //stream5
        for(flit_count_pre=320; flit_count_pre<321; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x50000000, 0x50000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x50000001, 0x50000001, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x50000002, 0x50000002, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x50000003, 0x50000003, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x50000004, 0x50000004, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x50000005, 0x50000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x50000006, 0x50000006, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x50000007, 0x50000007, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x50000008, 0x50000008, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x50000009, 0x50000009, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x5000000a, 0x5000000a, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x5000000b, 0x5000000b, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x5000000c, 0x5000000c, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x5000000d, 0x5000000d, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x5000000e, 0x5000000e, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x5000000f, 0x5000000f, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }

        for(flit_count_pre=321; flit_count_pre<384; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x50000010, 0x50000010, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x50000011, 0x50000011, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x50000012, 0x50000012, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x50000013, 0x50000013, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x50000014, 0x50000014, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x50000015, 0x50000015, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x50000016, 0x50000016, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x50000017, 0x50000017, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x50000018, 0x50000018, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x50000019, 0x50000019, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x5000001a, 0x5000001a, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x5000001b, 0x5000001b, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x5000001c, 0x5000001c, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x5000001d, 0x5000001d, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x5000001e, 0x5000001e, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x5000001f, 0x5000001f, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }

        //stream6
        for(flit_count_pre=384; flit_count_pre<385; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x60000000, 0x60000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x60000001, 0x60000001, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x60000002, 0x60000002, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x60000003, 0x60000003, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x60000004, 0x60000004, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x60000005, 0x60000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x60000006, 0x60000006, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x60000007, 0x60000007, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x60000008, 0x60000008, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x60000009, 0x60000009, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x6000000a, 0x6000000a, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x6000000b, 0x6000000b, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x6000000c, 0x6000000c, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x6000000d, 0x6000000d, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x6000000e, 0x6000000e, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x6000000f, 0x6000000f, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }

        for(flit_count_pre=385; flit_count_pre<448; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x60000010, 0x60000010, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x60000011, 0x60000011, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x60000012, 0x60000012, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x60000013, 0x60000013, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x60000014, 0x60000014, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x60000015, 0x60000015, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x60000016, 0x60000016, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x60000017, 0x60000017, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x60000018, 0x60000018, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x60000019, 0x60000019, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x6000001a, 0x6000001a, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x6000001b, 0x6000001b, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x6000001c, 0x6000001c, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x6000001d, 0x6000001d, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x6000001e, 0x6000001e, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x6000001f, 0x6000001f, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }

        //stream7
        for(flit_count_pre=448; flit_count_pre<449; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x70000000, 0x70000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x70000001, 0x70000001, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x70000002, 0x70000002, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x70000003, 0x70000003, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x70000004, 0x70000004, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x70000005, 0x70000005, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x70000006, 0x70000006, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x70000007, 0x70000007, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x70000008, 0x70000008, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x70000009, 0x70000009, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x7000000a, 0x7000000a, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x7000000b, 0x7000000b, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x7000000c, 0x7000000c, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x7000000d, 0x7000000d, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x7000000e, 0x7000000e, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x7000000f, 0x7000000f, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }

        for(flit_count_pre=449; flit_count_pre<512; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x70000010, 0x70000010, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x70000011, 0x70000011, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x70000012, 0x70000012, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x70000013, 0x70000013, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x70000014, 0x70000014, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x70000015, 0x70000015, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x70000016, 0x70000016, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x70000017, 0x70000017, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x70000018, 0x70000018, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x70000019, 0x70000019, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x7000001a, 0x7000001a, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x7000001b, 0x7000001b, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x7000001c, 0x7000001c, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x7000001d, 0x7000001d, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x7000001e, 0x7000001e, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x7000001f, 0x7000001f, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }
        //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_DEFAULT, 0x00, 0x00, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN");
        printf("\n########Prefil of 512 flits of RSB with valid contant data done\n");
    }
}

static void configure_jesd_block()
{
    uint32_t tx_gb_empty_reg = 0;
    uint32_t tx_gb_full_reg = 0;
    uint32_t rx_gb_empty_reg = 0;
    uint32_t rx_gb_full_reg = 0;
    uint32_t i = 0;

    // function calls - Reg seq usecase
    program_rx_ip_registers();
    //program_cmn_csr_registers();
    program_crux_clk_csr_registers();
    program_rx_glue_registers();
    configure_jesd_crux();
    configure_vex();

#if rsb_capture_mode_en
    //enable rsb data capture
    //rsb freeze mode enabled, roshan 17/03/24
    printf("\n######rsb capture mode is enabled\n");
    write_read_expect_18a(DLNK_JESDABC0_CRUX_CLK_CSR_BASE+JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_CAP_FRZ_EN_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_CAP_FRZ_EN_DEFAULT, 0x01, 0x01, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_CAP_FRZ_EN_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_CAP_FRZ_EN_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_CAP_FRZ_EN");
#else
    printf("\n######rsb capture mode is disabled\n");
#endif

#if rsb_data_source_mode_en
    printf("\n######rsb_data_source_mode_en is enabled\n");
    write_read_expect_18a(DLNK_JESDABC0_CRUX_CLK_CSR_BASE+JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_DEFAULT, 0x01, 0x01, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN");

#else
    printf("\n######rsb_data_source_mode_en is disabled\n");
#endif

#if prefill_rsb_valid_constant_data
    printf("\n########Starting to prefil 512 flits of RSB with valid constant data\n\n");
    prefill_rsb_with_valid_constant_data();
#else
    printf("\n########Disabling Prefil of 512 flits of RSB with valid contant data\n\n");
#endif

#if prefill_rsb_valid_unique_data
    printf("\n########Starting to prefil 512 flits of RSB with valid unique data\n\n");
    prefill_rsb_with_valid_unique_data();
#else
    printf("\n########Disabling Prefil of 512 flits of RSB with valid unique data\n\n");
#endif

    //enable JESD
    program_enable_registers();

    //cmn_csr sysref enable, as per simval log,
    write_read_expect_18a(DLNK_JESDABC0_CMN_CSR_BASE+JESDABC_CMN_CSR_MEM_RX_IP_SYSREF_ENABLE_OFFSET, JESDABC_CMN_CSR_MEM_RX_IP_SYSREF_ENABLE_DEFAULT, 0x00000001, 0x00000001, JESDABC_CMN_CSR_MEM_RX_IP_SYSREF_ENABLE_RD_MASK, JESDABC_CMN_CSR_MEM_RX_IP_SYSREF_ENABLE_WR_MASK, "JESDABC_CMN_CSR_MEM_RX_IP_SYSREF_ENABLE");

#if rsb_data_source_mode_start
    printf("\n######rsb_data_source_start is enabled\n\n");
    write_read_expect_18a(DLNK_JESDABC0_CRUX_CLK_CSR_BASE+JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_START_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_START_DEFAULT, 0x01, 0x01, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_START_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_START_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_START");
#else
    printf("\n######rsb_data_source_start is disabled\n");
#endif
//===========================================
    uint32_t j=0;
    uint32_t base_address_rx[] = {DLNK_JESDABC0_XIP_204C_RX_BASE,  DLNK_JESDABC1_XIP_204C_RX_BASE,  DLNK_JESDABC2_XIP_204C_RX_BASE,  DLNK_JESDABC3_XIP_204C_RX_BASE};
    uint32_t base_address_tx[] = {DLNK_JESDABC0_XIP_204C_TX_BASE,  DLNK_JESDABC1_XIP_204C_TX_BASE,  DLNK_JESDABC2_XIP_204C_TX_BASE,  DLNK_JESDABC3_XIP_204C_TX_BASE};

    for(i=0; i<1; i++)
    {
        tx_gb_empty_reg = read_reg_18a(base_address_tx[i] + JESD_XIP_204C_TX_MEM_TX_GEARBOX_EMPTY_STATUS_OFFSET, "JL_N_TX_GB_EMPTY_REG");
        tx_gb_full_reg = read_reg_18a(base_address_tx[i] + JESD_XIP_204C_TX_MEM_TX_GEARBOX_FULL_STATUS_OFFSET, "JL_N_TX_GB_FULL_REG");
    }
    for(j=0; j<1; j++)
    {
        rx_gb_empty_reg = read_reg_18a(base_address_rx[j] + JESD_XIP_204C_RX_MEM_RX_GEARBOX_EMPTY_STATUS_OFFSET, "JL_N_RX_GB_EMPTY_REG");
        rx_gb_full_reg = read_reg_18a(base_address_rx[j] + JESD_XIP_204C_RX_MEM_RX_GEARBOX_FULL_STATUS_OFFSET, "JL_N_RX_GB_FULL_REG");
    }

    printf(" After jesd enable value for JL_N_TX_GB_EMPTY_REG --------is 0x%x \n", tx_gb_empty_reg);
    printf(" After jesd enable value for JL_N_TX_GB_FULL_REG ---------is 0x%x \n", tx_gb_full_reg);
    printf(" After jesd enable value for JL_N_RX_GB_EMPTY_REG --------is 0x%x \n", rx_gb_empty_reg);
    printf(" After jesd enable value for JL_N_RX_GB_FULL_REG ---------is 0x%x \n", rx_gb_full_reg);
}


int main(int argc, const char *argv[])
{

    int rv = 0;
    fpga_clk_and_sysref_period();
    delay(100);    
    system("/p/frio/tools/frioPciWrite -F s6b3 -P 0x20000 0xa");
    system("/p/frio/tools/frioPciWrite -F s6b3 -P 0x20000 0xb");
    delay(100);
    init(); // Initialize the srp
    delay(1000);


    //clear vex memory
    printf("\n########Starting to clear vex mem \n");
    vex_mem_clear(0, srp);
/*    vex_mem_clear(1, srp);
    vex_mem_clear(2, srp);
    vex_mem_clear(3, srp);
    vex_mem_clear(4, srp);
    vex_mem_clear(5, srp);
    vex_mem_clear(6, srp);
    vex_mem_clear(7, srp);
    vex_mem_clear(8, srp);
    vex_mem_clear(9, srp);
    vex_mem_clear(10, srp);
    printf("########Done clearing vex mem from 0-10\n\n");
*/

    delay(100);
    jesd_reset(JESD_INSTANCE_0,0);
    printf("\n");
    delay(1000);
    fpga_provided_sysref();
    delay(100);
    program_cmn_csr_registers();
    //=====================================================
    delay(100);
    uint32_t base_address_crux_clk_csr[] = {DLNK_JESDABC0_CRUX_CLK_CSR_BASE,  DLNK_JESDABC1_CRUX_CLK_CSR_BASE,  DLNK_JESDABC2_CRUX_CLK_CSR_BASE,  DLNK_JESDABC3_CRUX_CLK_CSR_BASE};

    int flit_count = 0;
    int wr_addr = 0x0;
    int i = 0;

#if prefill_rsb_zero
    i=0;
    int flit_count_pre = 0;
    for(i=0; i<1; i++)
    {
        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_DEFAULT, 0x01, 0x01, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN");
        printf("\n########Starting to prefil 512 flits of RSB to 0\n\n");
        for(flit_count_pre=0; flit_count_pre<512; flit_count_pre++)
        {
            //write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count_pre, flit_count_pre, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");

            // 16 registers *32 bit = 512 bit data 
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000000, 0x00000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA0");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000000, 0x00000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA1");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000000, 0x00000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA2");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000000, 0x00000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA3");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000000, 0x00000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA4");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000000, 0x00000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA5");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000000, 0x00000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA6");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000000, 0x00000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA7");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000000, 0x00000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA8");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000000, 0x00000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA9");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000000, 0x00000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA10");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000000, 0x00000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA11");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000000, 0x00000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA12");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000000, 0x00000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA13");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000000, 0x00000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA14");
            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_DEFAULT, 0x00000000, 0x00000000, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_DATA15");

            write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x0, 0x0, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
        }
        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_DEFAULT, 0x00, 0x00, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_DATA_SRC_EN");
        printf("\n########Prefil of 512 flits of RSB to 0 done\n");
    }
#else
    printf("\n########Disabling Prefil of 512 flits of RSB to 0 after reset\n\n");
#endif

    //=====================================================
    configure_jesd_block();
    delay(1000);

    uint32_t read_value;
    extern void * srp;
    uint32_t error = 0;
    uint32_t write_status = 0;
    uint32_t dev_id =0;
    uint32_t dev_flags = 0;
    uint32_t j = 0;
    uint32_t value24 = 0;
    uint32_t value25 = 0;
    uint32_t value26 = 0;
    uint32_t value27 = 0;
    uint32_t value28 = 0;
    uint32_t value29 = 0;
    uint32_t value30 = 0;
    uint32_t value31 = 0;
    uint32_t value32 = 0;
    uint32_t value33 = 0;
    uint32_t value34 = 0;
    uint32_t value35 = 0;
    uint32_t value36 = 0;
    uint32_t value37 = 0;
    uint32_t value38 = 0;
    uint32_t value39 = 0;
    uint32_t value40 = 0;
    uint32_t value41 = 0;
    uint32_t value42 = 0;
    uint32_t value43 = 0;
    uint32_t value44 = 0;
    uint32_t value45 = 0;
    uint32_t value46 = 0;
    uint32_t value47 = 0;
    uint32_t value48 = 0;
    uint32_t value49 = 0;
    uint32_t value50 = 0;
    // uint32_t stream0_buffer = 0;
    // uint32_t stream1_buffer = 0;
    // uint32_t stream2_buffer = 0;
    // uint32_t stream3_buffer = 0;
    // uint32_t stream4_buffer = 0;
    // uint32_t stream5_buffer = 0;
    // uint32_t stream6_buffer = 0;
    // uint32_t stream7_buffer = 0;
    // uint32_t stream8_buffer = 0;
    // uint32_t stream9_buffer = 0;
    // uint32_t stream10_buffer = 0;
    // uint32_t stream11_buffer = 0;
    // uint32_t stream12_buffer = 0;
    // uint32_t stream13_buffer = 0;
    // uint32_t stream14_buffer = 0;
    // uint32_t stream15_buffer = 0;

    uint32_t value   = 0;
    uint32_t value1   = 0;
    uint32_t value2  = 0;
    uint32_t value3  = 0;
    uint32_t value4  = 0;
    uint32_t value5  = 0;
    uint32_t value6  = 0;
    uint32_t value7  = 0;
    uint32_t value8  = 0;
    uint32_t value9  = 0;
    uint32_t value10 = 0;
    uint32_t value11 = 0;
    uint32_t value12 = 0;
    uint32_t value13 = 0;
    uint32_t value14 = 0;
    uint32_t value15 = 0;
    uint32_t value16 = 0;
    uint32_t value17 = 0;
    uint32_t value18 = 0;
    uint32_t value19 = 0;
    uint32_t value20 = 0;
    uint32_t value21 = 0;
    uint32_t value22 = 0;
    uint32_t value23 = 0;

    uint32_t curr_value  = 0;
    uint32_t curr_value1  = 0;
    uint32_t curr_value2  = 0;
    uint32_t curr_value3  = 0;
    uint32_t curr_value4  = 0;
    uint32_t curr_value5  = 0;
    uint32_t curr_value6  = 0;
    uint32_t curr_value7  = 0;
    uint32_t curr_value8  = 0;
    uint32_t curr_value9  = 0;
    uint32_t curr_value10 = 0;
    uint32_t curr_value11 = 0;
    uint32_t curr_value12 = 0;
    uint32_t curr_value13 = 0;
    uint32_t curr_value14 = 0;
    uint32_t curr_value15 = 0;
    uint32_t curr_value16 = 0;
    uint32_t curr_value17 = 0;
    uint32_t curr_value18 = 0;
    uint32_t curr_value19 = 0;
    uint32_t curr_value20 = 0;
    uint32_t curr_value21 = 0;
    uint32_t curr_value22 = 0;
    uint32_t curr_value23 = 0;
    uint32_t curr_value24 = 0;
    uint32_t curr_value25 = 0;
    uint32_t curr_value26 = 0;
    uint32_t curr_value27 = 0;
    uint32_t curr_value38 = 0;
    uint32_t curr_value39 = 0;
    uint32_t curr_value40 = 0;
    uint32_t curr_value41 = 0;
    uint32_t curr_value42 = 0;
    uint32_t curr_value43 = 0;
    uint32_t curr_value44 = 0;
    uint32_t curr_value45 = 0;

    uint32_t prev_value   = 0;
    uint32_t prev_value1  = 0;
    uint32_t prev_value2  = 0;
    uint32_t prev_value3  = 0;
    uint32_t prev_value4  = 0;
    uint32_t prev_value5  = 0;
    uint32_t prev_value6  = 0;
    uint32_t prev_value7  = 0;
    uint32_t prev_value8  = 0;
    uint32_t prev_value9  = 0;
    uint32_t prev_value10 = 0;
    uint32_t prev_value11 = 0;
    uint32_t prev_value12 = 0;
    uint32_t prev_value13 = 0;
    uint32_t prev_value14 = 0;
    uint32_t prev_value15 = 0;
    uint32_t prev_value16 = 0;
    uint32_t prev_value17 = 0;
    uint32_t prev_value18 = 0;
    uint32_t prev_value19 = 0;
    uint32_t prev_value20 = 0;
    uint32_t prev_value21 = 0;
    uint32_t prev_value22 = 0;
    uint32_t prev_value23 = 0;
    uint32_t prev_value24 = 0;
    uint32_t prev_value25 = 0;
    uint32_t prev_value26 = 0;
    uint32_t prev_value27 = 0;
    uint32_t prev_value38 = 0;
    uint32_t prev_value39 = 0;
    uint32_t prev_value40 = 0;
    uint32_t prev_value41 = 0;
    uint32_t prev_value42 = 0;
    uint32_t prev_value43 = 0;
    uint32_t prev_value44 = 0;
    uint32_t prev_value45 = 0;

    uint32_t print  = 0;
    uint32_t print1  = 0;
    uint32_t print2  = 0;
    uint32_t print3  = 0;
    uint32_t print4  = 0;
    uint32_t print5  = 0;
    uint32_t print6  = 0;
    uint32_t print7  = 0;
    uint32_t print8  = 0;
    uint32_t print9  = 0;
    uint32_t print10 = 0;
    uint32_t print11 = 0;
    uint32_t print12 = 0;
    uint32_t print13 = 0;
    uint32_t print14 = 0;
    uint32_t print15 = 0;
    uint32_t print16 = 0;
    uint32_t print17 = 0;
    uint32_t print18 = 0;
    uint32_t print19 = 0;
    uint32_t print20 = 0;
    uint32_t print21 = 0;
    uint32_t print22 = 0;
    uint32_t print23 = 0;
    uint32_t print24 = 0;
    uint32_t print25 = 0;
    uint32_t print26 = 0;
    uint32_t print27 = 0;
    uint32_t print38 = 0;
    uint32_t print39 = 0;
    uint32_t print40 = 0;
    uint32_t print41 = 0;
    uint32_t print42 = 0;
    uint32_t print43 = 0;
    uint32_t print44 = 0;
    uint32_t print45 = 0;

    uint32_t count = 0;
    uint32_t base_address_rx[] = {DLNK_JESDABC0_XIP_204C_RX_BASE,  DLNK_JESDABC1_XIP_204C_RX_BASE,  DLNK_JESDABC2_XIP_204C_RX_BASE,  DLNK_JESDABC3_XIP_204C_RX_BASE};
    uint32_t base_address_tx[] = {DLNK_JESDABC0_XIP_204C_TX_BASE,  DLNK_JESDABC1_XIP_204C_TX_BASE,  DLNK_JESDABC2_XIP_204C_TX_BASE,  DLNK_JESDABC3_XIP_204C_TX_BASE};

    srp_dev_open(dev_id, dev_flags, &srp);

    delay(2000);
    while(count < 1)
    //while(1)
    {
        for(i=0; i<1; i++)
        {
            value24 = read_reg_18a(base_address_tx[i] + JESD_XIP_204C_TX_MEM_TX_GEARBOX_EMPTY_STATUS_OFFSET, "JL_N_TX_GB_EMPTY_REG");
            value25 = read_reg_18a(base_address_tx[i] + JESD_XIP_204C_TX_MEM_TX_GEARBOX_FULL_STATUS_OFFSET, "JL_N_TX_GB_FULL_REG");
        }
        for(j=0; j<1; j++)
        {
            value26 = read_reg_18a(base_address_rx[j] + JESD_XIP_204C_RX_MEM_RX_GEARBOX_EMPTY_STATUS_OFFSET, "JL_N_RX_GB_EMPTY_REG");
            value27 = read_reg_18a(base_address_rx[j] + JESD_XIP_204C_RX_MEM_RX_GEARBOX_FULL_STATUS_OFFSET, "JL_N_RX_GB_FULL_REG");
        }

        value28  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_SH_LOCK_STATUS_OFFSET, "JESD_XIP_RX_MEM_JL_SH_LOCK_STATUS");
        value32  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_EMB_LOCK_STATUS_OFFSET, "JESD_XIP_RX_MEM_JL_EMB_LOCK_STATUS");
        value36  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_SH_LOCK_LOSS_STATUS_OFFSET, "JESD_XIP_RX_MEM_JL_SH_LOCK_LOSS_STATUS");
        value37  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_EMB_LOCK_LOSS_STATUS_OFFSET, "JESD_XIP_RX_MEM_JL_SH_LOCK_LOSS_STATUS");
        value38  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG0_OFFSET, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG0");
        value39  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG1_OFFSET, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG1");
        value40  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG2_OFFSET, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG2");
        value41  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG3_OFFSET, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG3");
        value48  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_FEC_OFFSET, "JESD_XIP_204C_RX_MEM_RX_FEC");
        value49  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_CRC3_EN_OFFSET, "JESD_XIP_204C_RX_MEM_RX_CRC3_EN");
        value50  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_CRC12_EN_OFFSET, "JESD_XIP_204C_RX_MEM_RX_CRC12_EN");
        //INT STATUS -if jesd 204c and rx cfg en  
        value42  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_MASK_OFFSET, "JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_MASK");
        value43  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_STATUS_OFFSET, "JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_STATUS");
        //lemc boundary phase TODO: can these be predicted?-if jesd 204c and rx cfg en 
        value44  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_LEMC_BOUNDARY_PHASE_OFFSET, "JESD_XIP_204C_RX_MEM_RX_LEMC_BOUNDARY_PHASE");
        //Sysref-  One shot sysref / periodic sysre -if jesd 204c and rx cfg en 
        value45  = read_reg_18a(base_address_rx[0] + JESD_XIP_204C_RX_MEM_RX_SYSREF_COUNTER_STATUS_OFFSET, "JESD_XIP_204C_RX_MEM_RX_SYSREF_COUNTER_STATUS");
        value46  = read_reg_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE + NSIP_HBI_INTR_INT_STATUS_OFFSET, "NSIP_HBI_INTR_INT_STATUS");
        value47  = read_reg_18a(DLNK_JESDABC0_NSIP_HBI_CSR_BASE + NSIP_HBI_H2B_FLIT_COUNT_OFFSET, "NSIP_HBI_H2B_FLIT_COUNT");

        printf("\n\n");
        printf("//############################################################\n");
        printf("Present value of JL_N_TX_GB_EMPTY_REG --------is 0x%x \n", value24);
        printf("Present value of JL_N_TX_GB_FULL_REG ---------is 0x%x \n", value25);
        printf("Present value of JL_N_RX_GB_EMPTY_REG --------is 0x%x \n", value26);
        printf("Present value of for JL_N_RX_GB_FULL_REG ---------is 0x%x \n", value27);
        printf("\n");
        printf("Present value of SH lock of Link0 is 0x%x \n",value28);
        printf("Present value of EMB lock of Link0 is 0x%x \n",value32);
        printf("Present value of SH lock loss of Link0 is 0x%x \n",value36);
        printf("Present value of EMB lock loss of Link0 is 0x%x \n",value37);
        printf("Present value of RX_ERROR_REPORT_LANE_REG0 of Link0 is 0x%x \n",value38);
        printf("Present value of RX_ERROR_REPORT_LANE_REG1 of Link0 is 0x%x \n",value39);
        printf("Present value of RX_ERROR_REPORT_LANE_REG2 of Link0 is 0x%x \n",value40);
        printf("Present value of RX_ERROR_REPORT_LANE_REG3 of Link0 is 0x%x \n",value41);
        printf("Present value of JESD_XIP_204C_RX_MEM_RX_FEC of Link0 is 0x%x \n",value48);
        printf("Present value of JESD_XIP_204C_RX_MEM_RX_CRC3_EN of Link0 is 0x%x \n",value49);
        printf("Present value of JESD_XIP_204C_RX_MEM_RX_CRC12_EN of Link0 is 0x%x \n",value50);
        printf("Present value of RX_CORE_INTERRUPT_MASK of Link0 is 0x%x \n",value42);
        printf("Present value of RX_CORE_INTERRUPT_STATUS of Link0 is 0x%x \n",value43);
        printf("Present value of RX_LEMC_BOUNDARY_PHASE of Link0 is 0x%x \n",value44);
        printf("Present value of RX_SYSREF_COUNTER_STATUS of Link0 is 0x%x \n",value45);
        printf("Present value of NSIP_HBI_INTR_INT_STATUS of Link0 is 0x%x \n",value46);
        printf("Present value of NSIP_HBI_H2B_FLIT_COUNT of Link0 is 0x%x \n",value47);
        printf("\n");

        i=0;
        j=0;
        for(i=0; i<1; i++)
        {
            value   = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE0_OFFSET, "ICOUNTER_REPORT_LANE0");
            value1  = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE1_OFFSET, "ICOUNTER_REPORT_LANE1");
            value2  = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE2_OFFSET, "ICOUNTER_REPORT_LANE2");
            value3  = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE3_OFFSET, "ICOUNTER_REPORT_LANE3");
            value4  = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE4_OFFSET, "ICOUNTER_REPORT_LANE4");
            value5  = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE5_OFFSET, "ICOUNTER_REPORT_LANE5");
            value6  = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE6_OFFSET, "ICOUNTER_REPORT_LANE6");
            value7  = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE7_OFFSET, "ICOUNTER_REPORT_LANE7");
            value8  = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE8_OFFSET, "ICOUNTER_REPORT_LANE8");
            value9  = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE9_OFFSET, "ICOUNTER_REPORT_LANE9");
            value10 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE10_OFFSET, "ICOUNTER_REPORT_LANE10");
            value11 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE11_OFFSET, "ICOUNTER_REPORT_LANE11");
            value12 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE12_OFFSET, "ICOUNTER_REPORT_LANE12");
            value13 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE13_OFFSET, "ICOUNTER_REPORT_LANE13");
            value14 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE14_OFFSET, "ICOUNTER_REPORT_LANE14");
            value15 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE15_OFFSET, "ICOUNTER_REPORT_LANE15");
            value16 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE16_OFFSET, "ICOUNTER_REPORT_LANE16");
            value17 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE17_OFFSET, "ICOUNTER_REPORT_LANE17");
            value18 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE18_OFFSET, "ICOUNTER_REPORT_LANE18");
            value19 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE19_OFFSET, "ICOUNTER_REPORT_LANE19");
            value20 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE20_OFFSET, "ICOUNTER_REPORT_LANE20");
            value21 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE21_OFFSET, "ICOUNTER_REPORT_LANE21");
            value22 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE22_OFFSET, "ICOUNTER_REPORT_LANE22");
            value23 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE23_OFFSET, "ICOUNTER_REPORT_LANE23");
            value26 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_GEARBOX_EMPTY_STATUS_OFFSET, "JL_N_RX_GB_EMPTY_REG");
            value27 = read_reg_18a(base_address_rx[i] + JESD_XIP_204C_RX_MEM_RX_GEARBOX_FULL_STATUS_OFFSET, "JL_N_RX_GB_FULL_REG");
        }
        int j=0;
        for(j=0; j<1; j++)
        {
            value24 = read_reg_18a(base_address_tx[j] + JESD_XIP_204C_TX_MEM_TX_GEARBOX_EMPTY_STATUS_OFFSET, "JL_N_TX_GB_EMPTY_REG");
            value25 = read_reg_18a(base_address_tx[j] + JESD_XIP_204C_TX_MEM_TX_GEARBOX_FULL_STATUS_OFFSET, "JL_N_TX_GB_FULL_REG");
        }
        if( count == 0 )
        {
            printf("\n");
            printf("\n");

            printf(" Present value of ICOUNTER_REPORT_LANE0  is 0x%x \n",  value);
            printf(" Present value of ICOUNTER_REPORT_LANE1  is 0x%x \n",  value1);
            printf(" Present value of ICOUNTER_REPORT_LANE2  is 0x%x \n",  value2);
            printf(" Present value of ICOUNTER_REPORT_LANE3  is 0x%x \n",  value3);
            printf(" Present value of ICOUNTER_REPORT_LANE4  is 0x%x \n",  value4);
            printf(" Present value of ICOUNTER_REPORT_LANE5  is 0x%x \n",  value5);
            printf(" Present value of ICOUNTER_REPORT_LANE6  is 0x%x \n",  value6);
            printf(" Present value of ICOUNTER_REPORT_LANE7  is 0x%x \n",  value7);
            printf(" Present value of ICOUNTER_REPORT_LANE8  is 0x%x \n",  value8);
            printf(" Present value of ICOUNTER_REPORT_LANE9  is 0x%x \n",  value9);
            printf(" Present value of ICOUNTER_REPORT_LANE10 is 0x%x \n", value10);
            printf(" Present value of ICOUNTER_REPORT_LANE11 is 0x%x \n", value11);
            printf(" Present value of ICOUNTER_REPORT_LANE12 is 0x%x \n", value12);
            printf(" Present value of ICOUNTER_REPORT_LANE13 is 0x%x \n", value13);
            printf(" Present value of ICOUNTER_REPORT_LANE14 is 0x%x \n", value14);
            printf(" Present value of ICOUNTER_REPORT_LANE15 is 0x%x \n", value15);
            printf(" Present value of ICOUNTER_REPORT_LANE16 is 0x%x \n", value16);
            printf(" Present value of ICOUNTER_REPORT_LANE17 is 0x%x \n", value17);
            printf(" Present value of ICOUNTER_REPORT_LANE18 is 0x%x \n", value18);
            printf(" Present value of ICOUNTER_REPORT_LANE19 is 0x%x \n", value19);
            printf(" Present value of ICOUNTER_REPORT_LANE20 is 0x%x \n", value20);
            printf(" Present value of ICOUNTER_REPORT_LANE21 is 0x%x \n", value21);
            printf(" Present value of ICOUNTER_REPORT_LANE22 is 0x%x \n", value22);
            printf(" Present value of ICOUNTER_REPORT_LANE23 is 0x%x \n", value23);
            printf(" Present value of JL_N_TX_GB_EMPTY_REG --------is 0x%x \n", value24);
            printf(" Present value of JL_N_TX_GB_FULL_REG ---------is 0x%x \n", value25);
            printf(" Present value of JL_N_RX_GB_EMPTY_REG --------is 0x%x \n", value26);
            printf(" Present value of JL_N_RX_GB_FULL_REG ---------is 0x%x \n", value27);
        }
        if(value)
        {
            curr_value = value;
            if(prev_value != curr_value)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE0 are 0x%x, 0x%x\n", prev_value, curr_value);
                print = 1;
                prev_value = curr_value;
            }
        }

        if(value1)
        {
            curr_value1 = value1;
            if(prev_value1 != curr_value1)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE1 are 0x%x, 0x%x\n", prev_value1, curr_value1);
                print1 = 1;
                prev_value1 = curr_value1;
            }
        }

        if(value2)
        {
            curr_value2 = value2;
            if(prev_value2 != curr_value2)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE2 are 0x%x, 0x%x\n", prev_value2, curr_value2);
                print2 = 1;
                prev_value2 = curr_value2;
            }
        }

        if(value3)
        {
            curr_value3 = value3;
            if(prev_value3 != curr_value3)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE3 are 0x%x, 0x%x\n", prev_value3, curr_value3);
                print3 = 1;
                prev_value3 = curr_value3;
            }
        }

        if(value4)
        {
            curr_value4 = value4;
            if(prev_value4 != curr_value4)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE4 are 0x%x, 0x%x\n", prev_value4, curr_value4);
                print4 = 1;
                prev_value4 = curr_value4;
            }
        }

        if(value5)
        {
            curr_value5 = value5;
            if(prev_value5 != curr_value5)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE5 are 0x%x, 0x%x\n", prev_value5, curr_value5);
                print5 = 1;
                prev_value5 = curr_value5;
            }
        }

        if(value6)
        {
            curr_value6 = value6;
            if(prev_value6 != curr_value6)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE6 are 0x%x, 0x%x\n", prev_value6, curr_value6);
                print6 = 1;
                prev_value6 = curr_value6;
            }
        }

        if(value7)
        {
            curr_value7 = value7;
            if(prev_value7 != curr_value7)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE7 are 0x%x, 0x%x\n", prev_value7, curr_value7);
                print7 = 1;
                prev_value7 = curr_value7;
            }
        }

        if(value8)
        {
            curr_value8 = value8;
            if(prev_value8 != curr_value8)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE8 are 0x%x, 0x%x\n", prev_value8, curr_value8);
                print8 = 1;
                prev_value8 = curr_value8;
            }
        }

        if(value9)
        {
            curr_value9 = value9;
            if(prev_value9 != curr_value9)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE9 are 0x%x, 0x%x\n", prev_value9, curr_value9);
                print9 = 1;
                prev_value9 = curr_value9;
            }
        }

        if(value10)
        {
            curr_value10 = value10;
            if(prev_value10 != curr_value10)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE10 are 0x%x, 0x%x\n", prev_value10, curr_value10);
                print10 = 1;
                prev_value10 = curr_value10;
            }
        }

        if(value11)
        {
            curr_value11 = value11;
            if(prev_value11 != curr_value11)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE11 are 0x%x, 0x%x\n", prev_value11, curr_value11);
                print11 = 1;
                prev_value11 = curr_value11;
            }
        }

        if(value12)
        {
            curr_value12 = value12;
            if(prev_value12 != curr_value12)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE12 are 0x%x, 0x%x\n", prev_value12, curr_value12);
                print12 = 1;
                prev_value12 = curr_value12;
            }
        }

        if(value13)
        {
            curr_value13 = value13;
            if(prev_value13 != curr_value13)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE13 are 0x%x, 0x%x\n", prev_value13, curr_value13);
                print13 = 1;
                prev_value13 = curr_value13;
            }
        }

        if(value14)
        {
            curr_value14 = value14;
            if(prev_value14 != curr_value14)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE14 are 0x%x, 0x%x\n", prev_value14, curr_value14);
                print14 = 1;
                prev_value14 = curr_value14;
            }
        }

        if(value15)
        {
            curr_value15 = value15;
            if(prev_value15 != curr_value15)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE15 are 0x%x, 0x%x\n", prev_value15, curr_value15);
                print15 = 1;
                prev_value15 = curr_value15;
            }
        }

        if(value16)
        {
            curr_value16 = value16;
            if(prev_value16 != curr_value16)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE16 are 0x%x, 0x%x\n", prev_value16, curr_value16);
                print16 = 1;
                prev_value16 = curr_value16;
            }
        }

        if(value17)
        {
            curr_value17 = value17;
            if(prev_value17 != curr_value17)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE17 are 0x%x, 0x%x\n", prev_value17, curr_value17);
                print17 = 1;
                prev_value17 = curr_value17;
            }
        }

        if(value18)
        {
            curr_value18 = value18;
            if(prev_value18 != curr_value18)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE18 are 0x%x, 0x%x\n", prev_value18, curr_value18);
                print18 = 1;
                prev_value18 = curr_value18;
            }
        }

        if(value19)
        {
            curr_value19 = value19;
            if(prev_value19 != curr_value19)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE19 are 0x%x, 0x%x\n", prev_value19, curr_value19);
                print19 = 1;
                prev_value19 = curr_value19;
            }
        }

        if(value20)
        {
            curr_value20 = value20;
            if(prev_value20 != curr_value20)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE20 are 0x%x, 0x%x\n", prev_value20, curr_value20);
                print20 = 1;
                prev_value20 = curr_value20;
            }
        }

        if(value21)
        {
            curr_value21 = value21;
            if(prev_value21 != curr_value21)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE21 are 0x%x, 0x%x\n", prev_value21, curr_value21);
                print21 = 1;
                prev_value21 = curr_value21;
            }
        }

        if(value22)
        {
            curr_value22 = value22;
            if(prev_value22 != curr_value22)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE22 are 0x%x, 0x%x\n", prev_value22, curr_value22);
                print22 = 1;
                prev_value22 = curr_value22;
            }
        }

        if(value23)
        {
            curr_value23 = value23;
            if(prev_value23 != curr_value23)
            {
                printf(" \nprevious and current value for ICOUNTER_REPORT_LANE23 are 0x%x, 0x%x\n", prev_value23, curr_value23);
                print23 = 1;
                prev_value23 = curr_value23;
            }
        }

        if(value24)
        {
            curr_value24 = value24;
            if(prev_value24 != curr_value24)
            {
                printf(" \nprevious and current value for JL_N_TX_GB_EMPTY_REG are 0x%x, 0x%x\n", prev_value24, curr_value24);
                print24 = 1;
                prev_value24 = curr_value24;
            }
        }

        if(value25)
        {
            curr_value25 = value25;
            if(prev_value25 != curr_value25)
            {
                printf(" \nprevious and current value for JL_N_TX_GB_FULL_REG are 0x%x, 0x%x\n", prev_value25, curr_value25);
                print25 = 1;
                prev_value25 = curr_value25;
            }
        }

        if(value26)
        {
            curr_value26 = value26;
            if(prev_value26 != curr_value26)
            {
                printf(" \nprevious and current value for JL_N_RX_GB_EMPTY_REG are 0x%x, 0x%x\n", prev_value26, curr_value26);
                print26 = 1;
                prev_value26 = curr_value26;
            }
        }

        if(value27)
        {
            curr_value27 = value27;
            if(prev_value27 != curr_value27)
            {
                printf(" \nprevious and current value for JL_N_RX_GB_FULL_REG are 0x%x, 0x%x\n", prev_value27, curr_value27);
                print27 = 1;
                prev_value27 = curr_value27;
            }
        }

            if(value38)
            {
                curr_value38 = value38;
                if(prev_value38 != curr_value38)
                {
                printf(" \nprevious and current value for RX_ERROR_REPORT_LANE_REG0 are 0x%x, 0x%x\n", prev_value38, curr_value38);
                    print38 = 1;
                    prev_value38 = curr_value38;
                }
            }
            
            if(value39)
            {
                curr_value39 = value39;
                if(prev_value39 != curr_value39)
                {
                printf(" \nprevious and current value for RX_ERROR_REPORT_LANE_REG1 are 0x%x, 0x%x\n", prev_value39, curr_value39);
                    print39 = 1;
                    prev_value39 = curr_value39;
                }
            }

            if(value40)
            {
                curr_value40 = value40;
                if(prev_value40 != curr_value40)
                {
                printf(" \nprevious and current value for RX_ERROR_REPORT_LANE_REG2 are 0x%x, 0x%x\n", prev_value40, curr_value40);
                    print40 = 1;
                    prev_value40 = curr_value40;
                }
            }

            if(value41)
            {
                curr_value41 = value41;
                if(prev_value41 != curr_value41)
                {
                printf(" \nprevious and current value for RX_ERROR_REPORT_LANE_REG3 are 0x%x, 0x%x\n", prev_value41, curr_value41);
                    print41 = 1;
                    prev_value41 = curr_value38;
                }
            }

            if(value42)
            {
                curr_value42 = value42;
                if(prev_value42 != curr_value42)
                {
                printf(" \nprevious and current value for RX_CORE_INTERRUPT_MASK_OFFSET are 0x%x, 0x%x\n", prev_value42, curr_value42);
                    print42 = 1;
                    prev_value42 = curr_value42;
                }
            }

            if(value43)
            {
                curr_value43 = value43;
                if(prev_value43 != curr_value43)
                {
                printf(" \nprevious and current value for RX_CORE_INTERRUPT_STATUS_OFFSET are 0x%x, 0x%x\n", prev_value43, curr_value43);
                    print43 = 1;
                    prev_value43 = curr_value43;
                }
            }

            if(value44)
            {
                curr_value44 = value44;
                if(prev_value44 != curr_value44)
                {
                printf(" \nprevious and current value for RX_LEMC_BOUNDARY_PHASE are 0x%x, 0x%x\n", prev_value44, curr_value44);
                    print44 = 1;
                    prev_value44 = curr_value44;
                }
            }

            if(value45)
            {
                curr_value45 = value45;
                if(prev_value45 != curr_value45)
                {
                printf(" \nprevious and current value for RX_SYSREF_COUNTER_STATUS are 0x%x, 0x%x\n", prev_value45, curr_value45);
                    print45 = 1;
                    prev_value45 = curr_value45;
                }
            }
//---------------------------------------------------------------------------------------------------------------------------------------------------
        if((print == 1) || (print1 == 1) || (print2 == 1) || (print3 == 1) || (print4 == 1) || (print5 == 1) || (print6 == 1) || (print7 == 1) || (print8 == 1) || (print9 == 1) || (print10 == 1) || (print11 == 1) || (print12 == 1) || (print13 == 1) || (print14 == 1) || (print15 == 1) || (print16 == 1) || (print17 == 1) || (print18 == 1) || (print19 == 1) || (print20 == 1) || (print21 == 1) || (print22 == 1) || (print23 == 1) || (print24 == 1) || (print25 == 1) || (print26 == 1) || (print27 == 1) || (print38 == 1)  || (print39 == 1)  || (print40 == 1)  || (print41 == 1)  || (print42 == 1)  || (print43 == 1)  || (print44 == 1)  || (print45 == 1))
        {
            printf("\n\n");
            printf("\n");
            printf("\n\n");
            print   = 0;
            print1  = 0;
            print2  = 0;
            print3  = 0;
            print4  = 0;
            print5  = 0;
            print6  = 0;
            print7  = 0;
            print8  = 0;
            print9  = 0;
            print10 = 0;
            print11 = 0;
            print12 = 0;
            print13 = 0;
            print14 = 0;
            print15 = 0;
            print16 = 0;
            print17 = 0;
            print18 = 0;
            print19 = 0;
            print20 = 0;
            print21 = 0;
            print22 = 0;
            print23 = 0;
            print24 = 0;
            print25 = 0;
            print26 = 0;
            print27 = 0;
            print38 = 0;
            print39 = 0;
            print40 = 0;
            print41 = 0;
            print42 = 0;
            print43 = 0;
            print44 = 0;
            print45 = 0;
            count   = 1;
        }
        else
        {
            if((count % 3000) == 0)
            printf(" no change in errors and no change in fifo empty or full at both rx and tx \n");
        }
        //if((count % 1000) == 0)
        //    printf("########count is %d \n",count);
        //delay(10000);
        delay(1000);
        count = count + 1;
    }

//+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
#if enable_rsb_dump
        //going to dump RSB 8 streams
        int fill_level0 = 0;
        int fill_level1 = 0;
        int fill_level2 = 0;
        int fill_level3 = 0;
        int fill_level4 = 0;
        int fill_level5 = 0;
        int fill_level6 = 0;
        int fill_level7 = 0;
        uint32_t value38_2 = 0;
        uint32_t value39_2 = 0;
        uint32_t value40_2 = 0;
        uint32_t value41_2 = 0;
        uint32_t value42_2 = 0;
        uint32_t value43_2 = 0;
        uint32_t value44_2 = 0;
        uint32_t value45_2 = 0;
        uint32_t stream0_buffer = 0;
        uint32_t stream1_buffer = 0;
        uint32_t stream2_buffer = 0;
        uint32_t stream3_buffer = 0;
        uint32_t stream4_buffer = 0;
        uint32_t stream5_buffer = 0;
        uint32_t stream6_buffer = 0;
        uint32_t stream7_buffer = 0;
        uint32_t stream8_buffer = 0;
        uint32_t stream9_buffer = 0;
        uint32_t stream10_buffer = 0;
        uint32_t stream11_buffer = 0;
        uint32_t stream12_buffer = 0;
        uint32_t stream13_buffer = 0;
        uint32_t stream14_buffer = 0;
        uint32_t stream15_buffer = 0;
        i = 0;
        flit_count = 0;
        int loop_count = 0;
        while(loop_count < 1)
        {
            //int i_1=0;
            uint32_t base_address_crux_clk_csr[] = {DLNK_JESDABC0_CRUX_CLK_CSR_BASE,  DLNK_JESDABC1_CRUX_CLK_CSR_BASE,  DLNK_JESDABC2_CRUX_CLK_CSR_BASE,  DLNK_JESDABC3_CRUX_CLK_CSR_BASE};
            for(i=0; i<1; i++)
            {
                printf("#######loop_count is %d\n",loop_count);
                //------------------0
                value38_2 = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS0_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS0");
                fill_level0 = (value38_2 && 0x400);
                printf("#######JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS0 register value is 0x%x \n", value38_2);
                printf("#######10th bit of JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS0 register or fill status of rsb buffer value is 0x%x \n", fill_level0);
                if(fill_level0 == 0)
                {
                    printf("#######buffer 0 is not full\n");
                }
                else
                {
                    printf("###############buffer 0 is full\n");
#if rsb_dump_all_flits
                    printf("###RSB buffer0 0-64 flits for stream0 \n");
                    for(flit_count=0; flit_count<64; flit_count++)
#else
                    printf("###RSB buffer0 0-4 flits for stream0 \n");
                    for(flit_count=0; flit_count<4; flit_count++)
#endif
                    {
                        printf("\n#######flit count is %d\n",flit_count);
                        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count, flit_count, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");
                        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x1, 0x1, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
                        stream0_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA0_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA0");
                        stream1_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA1_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA1");
                        stream2_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA2_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA2");
                        stream3_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA3_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA3");
                        stream4_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA4_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA4");
                        stream5_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA5_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA5");
                        stream6_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA6_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA6");
                        stream7_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA7_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA7");
                        stream8_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA8_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA8");
                        stream9_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA9_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA9");
                        stream10_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA10_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA10");
                        stream11_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA11_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA11");
                        stream12_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA12_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA12");
                        stream13_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA13_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA13");
                        stream14_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA14_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA14");
                        stream15_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA15_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA15"); 
                        printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
                    }
                }

                //-------------------------------------1
                value39_2 = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS1_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS1");
                fill_level1 = (value39_2 && 0x400);
                printf("#######JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS1 register value is 0x%x \n", value39_2);
                printf("#######10th bit of JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS1 register or fill status of rsb buffer value is 0x%x \n", fill_level1);
                if(fill_level1 == 0)
                {
                    printf("#######buffer 1 is not full\n");
                }
                else
                {
                    printf("###############buffer 1 is full\n");
                    flit_count = 0;
#if rsb_dump_all_flits
                    printf("###RSB buffer1 64-128 flits for stream1 \n");
                    for(flit_count=64; flit_count<128; flit_count++)
#else
                    printf("###RSB buffer1 64-68 flits for stream1 \n");
                    for(flit_count=64; flit_count<68; flit_count++)
#endif
                    {
                        printf("\n#######flit count is %d\n",flit_count);
                        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count, flit_count, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");
                        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x1, 0x1, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
                        stream0_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA0_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA0");
                        stream1_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA1_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA1");
                        stream2_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA2_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA2");
                        stream3_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA3_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA3");
                        stream4_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA4_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA4");
                        stream5_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA5_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA5");
                        stream6_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA6_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA6");
                        stream7_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA7_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA7");
                        stream8_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA8_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA8");
                        stream9_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA9_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA9");
                        stream10_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA10_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA10");
                        stream11_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA11_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA11");
                        stream12_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA12_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA12");
                        stream13_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA13_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA13");
                        stream14_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA14_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA14");
                        stream15_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA15_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA15");
                        printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
                    }
                }

                //-------------------------------------2
                value40_2 = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS2_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS2");
                fill_level2 = (value40_2 && 0x400);
                printf("#######JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS2 register value is 0x%x \n", value40_2);
                printf("#######10th bit of JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS2 register or fill status of rsb buffer value is 0x%x \n", fill_level2);
                if(fill_level2 == 0)
                {
                    printf("#######buffer 2 is not full\n");
                }
                else
                {
                    printf("###############buffer 2 is full\n");

                    flit_count = 0;
#if rsb_dump_all_flits
                    printf("###RSB buffer2 128-192 flits for stream2 \n");
                    for(flit_count=128; flit_count<192; flit_count++)
#else
                    printf("###RSB buffer2 128-132 flits for stream2 \n");
                    for(flit_count=128; flit_count<132; flit_count++)
#endif
                    {
                        printf("\n#######flit count is %d\n",flit_count);
                        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count, flit_count, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");
                        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x1, 0x1, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
                        stream0_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA0_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA0");
                        stream1_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA1_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA1");
                        stream2_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA2_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA2");
                        stream3_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA3_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA3");
                        stream4_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA4_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA4");
                        stream5_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA5_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA5");
                        stream6_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA6_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA6");
                        stream7_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA7_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA7");
                        stream8_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA8_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA8");
                        stream9_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA9_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA9");
                        stream10_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA10_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA10");
                        stream11_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA11_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA11");
                        stream12_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA12_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA12");
                        stream13_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA13_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA13");
                        stream14_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA14_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA14");
                        stream15_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA15_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA15"); 
                        printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
                    }
                }

                //-------------------------------------3
                value41_2 = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS3_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS3");
                fill_level3 = (value41_2 && 0x400);
                printf("#######JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS3 register value is 0x%x \n", value41_2);
                printf("#######10th bit of JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS3 register or fill status of rsb buffer value is 0x%x \n", fill_level3);
                if(fill_level3 == 0)
                {
                    printf("#######buffer 3 is not full\n");
                }
                else
                {
                    printf("###############buffer 3 is full\n");

                    flit_count = 0;
#if rsb_dump_all_flits
                    printf("###RSB buffer3 192-256 flits for stream3 \n");
                    for(flit_count=192; flit_count<256; flit_count++)
#else
                    printf("###RSB buffer3 192-196 flits for stream3 \n");
                    for(flit_count=192; flit_count<196; flit_count++)
#endif
                    {
                        printf("\n#######flit count is %d\n",flit_count);
                        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count, flit_count, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");
                        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x1, 0x1, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
                        stream0_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA0_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA0");
                        stream1_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA1_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA1");
                        stream2_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA2_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA2");
                        stream3_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA3_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA3");
                        stream4_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA4_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA4");
                        stream5_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA5_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA5");
                        stream6_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA6_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA6");
                        stream7_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA7_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA7");
                        stream8_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA8_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA8");
                        stream9_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA9_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA9");
                        stream10_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA10_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA10");
                        stream11_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA11_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA11");
                        stream12_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA12_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA12");
                        stream13_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA13_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA13");
                        stream14_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA14_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA14");
                        stream15_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA15_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA15"); 
                        printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
                    }
                }

                //-------------------------------------4
                value42_2 = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS4_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS4");
                fill_level4 = (value42_2 && 0x400);
                printf("#######JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS4 register value is 0x%x \n", value42_2);
                printf("#######10th bit of JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS4 register or fill status of rsb buffer value is 0x%x \n", fill_level4);
                if(fill_level4 == 0)
                {
                    printf("#######buffer 4 is not full\n");
                }
                else
                {
                    printf("###############buffer 4 is full\n");
                    flit_count = 0;
#if rsb_dump_all_flits
                    printf("###RSB buffer4 256-320 flits for stream4 \n");
                    for(flit_count=256; flit_count<320; flit_count++)
#else
                    printf("###RSB buffer4 256-260 flits for stream4 \n");
                    for(flit_count=256; flit_count<260; flit_count++)
#endif
                    {
                        printf("\n#######flit count is %d\n",flit_count);
                        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count, flit_count, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");
                        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x1, 0x1, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
                        stream0_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA0_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA0");
                        stream1_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA1_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA1");
                        stream2_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA2_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA2");
                        stream3_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA3_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA3");
                        stream4_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA4_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA4");
                        stream5_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA5_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA5");
                        stream6_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA6_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA6");
                        stream7_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA7_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA7");
                        stream8_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA8_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA8");
                        stream9_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA9_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA9");
                        stream10_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA10_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA10");
                        stream11_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA11_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA11");
                        stream12_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA12_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA12");
                        stream13_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA13_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA13");
                        stream14_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA14_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA14");
                        stream15_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA15_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA15");
                        printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
                    }
                }

                //-------------------------------------5
                value43_2 = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS5_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS5");
                fill_level5 = (value43_2 && 0x400);
                printf("#######JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS5 register value is 0x%x \n", value43_2);
                printf("#######10th bit of JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS5 register or fill status of rsb buffer value is 0x%x \n", fill_level5);
                if(fill_level5 == 0)
                {
                    printf("#######buffer 5 is not full\n");
                }
                else
                {
                    printf("###############buffer 5 is full\n");

                    flit_count = 0;
#if rsb_dump_all_flits
                    printf("###RSB buffer5 320-384 flits for stream5 \n");
                    for(flit_count=320; flit_count<384; flit_count++)
#else
                    printf("###RSB buffer5 320-324 flits for stream5 \n");
                    for(flit_count=320; flit_count<324; flit_count++)
#endif
                    {
                        printf("\n#######flit count is %d\n",flit_count);
                        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count, flit_count, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");
                        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x1, 0x1, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
                        stream0_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA0_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA0");
                        stream1_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA1_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA1");
                        stream2_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA2_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA2");
                        stream3_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA3_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA3");
                        stream4_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA4_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA4");
                        stream5_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA5_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA5");
                        stream6_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA6_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA6");
                        stream7_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA7_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA7");
                        stream8_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA8_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA8");
                        stream9_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA9_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA9");
                        stream10_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA10_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA10");
                        stream11_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA11_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA11");
                        stream12_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA12_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA12");
                        stream13_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA13_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA13");
                        stream14_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA14_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA14");
                        stream15_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA15_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA15"); 
                        printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
                    }
                }

                //-------------------------------------6
                value44_2 = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS6_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS6");
                fill_level6 = (value44_2 && 0x400);
                printf("#######JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS6 register value is 0x%x \n", value44_2);
                printf("#######10th bit of JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS6 register or fill status of rsb buffer value is 0x%x \n", fill_level6);
                if(fill_level6 == 0)
                {
                    printf("#######buffer 6 is not full\n");
                }
                else
                {
                    printf("###############buffer 6 is full\n");

                    flit_count = 0;
#if rsb_dump_all_flits
                    printf("###RSB buffer6 384-448 flits for stream6 \n");
                    for(flit_count=384; flit_count<448; flit_count++)
#else
                    printf("###RSB buffer6 384-388 flits for stream6 \n");
                    for(flit_count=384; flit_count<388; flit_count++)
#endif
                    {
                        printf("\n#######flit count is %d\n",flit_count);
                        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count, flit_count, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");
                        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x1, 0x1, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
                        stream0_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA0_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA0");
                        stream1_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA1_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA1");
                        stream2_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA2_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA2");
                        stream3_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA3_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA3");
                        stream4_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA4_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA4");
                        stream5_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA5_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA5");
                        stream6_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA6_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA6");
                        stream7_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA7_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA7");
                        stream8_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA8_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA8");
                        stream9_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA9_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA9");
                        stream10_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA10_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA10");
                        stream11_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA11_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA11");
                        stream12_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA12_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA12");
                        stream13_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA13_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA13");
                        stream14_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA14_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA14");
                        stream15_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA15_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA15"); 
                        printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
                    }
                }

                //-------------------------------------7
                value45_2 = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS7_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS7");
                fill_level7 = (value45_2 && 0x400);
                printf("#######JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS7 register value is 0x%x \n", value45_2);
                printf("#######10th bit of JESDABC_CRUX_CLK_CSR_MEM_RX_STRM_MEM_STS7 register or fill status of rsb buffer value is 0x%x \n", fill_level7);
                if(fill_level7 == 0)
                {
                    printf("#######buffer 7 is not full\n");
                }
                else
                {
                    printf("###############buffer 7 is full\n");

                    flit_count = 0;
#if rsb_dump_all_flits
                    printf("###RSB buffer7 448-512 flits for stream1 \n");
                    for(flit_count=448; flit_count<512; flit_count++)
#else
                    printf("###RSB buffer7 448-452 flits for stream1 \n");
                    for(flit_count=448; flit_count<452; flit_count++)
#endif
                    {
                        printf("\n#######flit count is %d\n",flit_count);
                        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_DEFAULT, flit_count, flit_count, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_INDIR_ADDR");
                        write_read_expect_18a(base_address_crux_clk_csr[i]+JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_OFFSET, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_DEFAULT, 0x1, 0x1, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_RD_MASK, JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL_WR_MASK, "JESDABC_CRUX_CLK_CSR_MEM_RSB_WR_RD_CTL");
                        stream0_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA0_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA0");
                        stream1_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA1_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA1");
                        stream2_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA2_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA2");
                        stream3_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA3_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA3");
                        stream4_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA4_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA4");
                        stream5_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA5_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA5");
                        stream6_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA6_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA6");
                        stream7_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA7_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA7");
                        stream8_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA8_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA8");
                        stream9_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA9_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA9");
                        stream10_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA10_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA10");
                        stream11_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA11_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA11");
                        stream12_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA12_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA12");
                        stream13_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA13_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA13");
                        stream14_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA14_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA14");
                        stream15_buffer = read_reg_18a(base_address_crux_clk_csr[i] + JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA15_OFFSET, "JESDABC_CRUX_CLK_CSR_MEM_RSB_RD_DATA15"); 
                        printf("%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n%x %x %x %x\n\n", stream0_buffer, stream1_buffer, stream2_buffer, stream3_buffer, stream4_buffer, stream5_buffer, stream6_buffer, stream7_buffer, stream8_buffer, stream9_buffer, stream10_buffer, stream11_buffer, stream12_buffer, stream13_buffer, stream14_buffer, stream15_buffer);
                    }
                }
                //---------------------------------------
            }
            loop_count = loop_count + 1;
        }
#else
    printf("\n#####not dumping RSB \n");
#endif
//+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


#if vex_dump_enabled    
    //=====================================
    printf("To VEX0 8 streams\n");
    system("srpRead 0x63.0.0x28000 64");
    printf("\n");
    system("srpRead 0x63.0.0x28800 64");
    printf("\n");
    system("srpRead 0x63.0.0x29000 64");
    printf("\n");
    system("srpRead 0x63.0.0x29800 64");
    printf("\n");
    system("srpRead 0x63.0.0x2a000 64");
    printf("\n");
    system("srpRead 0x63.0.0x2a800 64");
    printf("\n");
    system("srpRead 0x63.0.0x2b000 64");
    printf("\n");
    system("srpRead 0x63.0.0x2b800 64");
    printf("\n");
#else
    printf("####vex capture and dumping is disabled\n");
#endif
    //=====================================        
    return rv;
}// main ends


