{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635463124935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635463124935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 28 19:18:44 2021 " "Processing started: Thu Oct 28 19:18:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635463124935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635463124935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635463124935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635463125286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635463125286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.v 4 4 " "Found 4 design units, including 4 entities, in source file lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 3/Lab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635463131022 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder " "Found entity 2: fullAdder" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 3/Lab3.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635463131022 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder4 " "Found entity 3: adder4" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 3/Lab3.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635463131022 ""} { "Info" "ISGN_ENTITY_NAME" "4 Lab2 " "Found entity 4: Lab2" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 3/Lab3.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635463131022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635463131022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_testbench.v 2 2 " "Found 2 design units, including 2 entities, in source file lab3_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_testbench " "Found entity 1: lab3_testbench" {  } { { "lab3_testbench.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 3/lab3_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635463131023 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex2bin " "Found entity 2: hex2bin" {  } { { "lab3_testbench.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 3/lab3_testbench.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635463131023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635463131023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3 " "Elaborating entity \"Lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635463131056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab3.v(32) " "Verilog HDL assignment warning at Lab3.v(32): truncated value with size 32 to match size of target (4)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 3/Lab3.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635463131060 "|Lab3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab3.v(37) " "Verilog HDL assignment warning at Lab3.v(37): truncated value with size 32 to match size of target (4)" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 3/Lab3.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635463131060 "|Lab3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2 Lab2:hex1 " "Elaborating entity \"Lab2\" for hierarchy \"Lab2:hex1\"" {  } { { "Lab3.v" "hex1" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 3/Lab3.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635463131063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 adder4:adder " "Elaborating entity \"adder4\" for hierarchy \"adder4:adder\"" {  } { { "Lab3.v" "adder" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 3/Lab3.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635463131064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder adder4:adder\|fullAdder:stage0 " "Elaborating entity \"fullAdder\" for hierarchy \"adder4:adder\|fullAdder:stage0\"" {  } { { "Lab3.v" "stage0" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 3/Lab3.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635463131065 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1635463131449 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outputBus4\[0\] VCC " "Pin \"outputBus4\[0\]\" is stuck at VCC" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 3/Lab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635463131532 "|Lab3|outputBus4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputBus4\[3\] VCC " "Pin \"outputBus4\[3\]\" is stuck at VCC" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 3/Lab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635463131532 "|Lab3|outputBus4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputBus4\[4\] VCC " "Pin \"outputBus4\[4\]\" is stuck at VCC" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 3/Lab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635463131532 "|Lab3|outputBus4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputBus4\[5\] VCC " "Pin \"outputBus4\[5\]\" is stuck at VCC" {  } { { "Lab3.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3201/Lab 3/Lab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635463131532 "|Lab3|outputBus4[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635463131532 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635463131583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635463131986 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635463131986 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635463132051 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635463132051 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635463132051 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635463132051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635463132061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 28 19:18:52 2021 " "Processing ended: Thu Oct 28 19:18:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635463132061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635463132061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635463132061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635463132061 ""}
