Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri May 12 13:28:05 2023
| Host         : LenovoHeather running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WallClock_timing_summary_routed.rpt -pb WallClock_timing_summary_routed.pb -rpx WallClock_timing_summary_routed.rpx -warn_on_violation
| Design       : WallClock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.636        0.000                      0                   44        0.252        0.000                      0                   44        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.636        0.000                      0                   44        0.252        0.000                      0                   44        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 SS_Driver1/SegmentDrivers_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.092ns (27.092%)  route 2.939ns (72.908%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.717     5.320    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  SS_Driver1/SegmentDrivers_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  SS_Driver1/SegmentDrivers_reg[0]/Q
                         net (fo=6, routed)           0.820     6.596    SS_Driver1/Q[0]
    SLICE_X1Y83          LUT4 (Prop_lut4_I0_O)        0.152     6.748 r  SS_Driver1/SevenSegment/O
                         net (fo=1, routed)           0.499     7.247    SS_Driver1/SevenSegment_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.332     7.579 f  SS_Driver1/SevenSegment__3/O
                         net (fo=4, routed)           0.885     8.463    SS_Driver1/SevenSegment__3_n_0
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.152     8.615 r  SS_Driver1/SEG[1]_i_1/O
                         net (fo=1, routed)           0.735     9.350    SS_Driver1_n_5
    SLICE_X0Y78          FDRE                                         r  SEG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593    15.016    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  SEG_reg[1]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)       -0.269    14.986    SEG_reg[1]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 SS_Driver1/SegmentDrivers_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 1.184ns (30.993%)  route 2.636ns (69.007%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.717     5.320    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  SS_Driver1/SegmentDrivers_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  SS_Driver1/SegmentDrivers_reg[0]/Q
                         net (fo=6, routed)           0.820     6.596    SS_Driver1/Q[0]
    SLICE_X1Y83          LUT4 (Prop_lut4_I0_O)        0.152     6.748 r  SS_Driver1/SevenSegment/O
                         net (fo=1, routed)           0.499     7.247    SS_Driver1/SevenSegment_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.332     7.579 f  SS_Driver1/SevenSegment__3/O
                         net (fo=4, routed)           0.311     7.890    SS_Driver1/SevenSegment__3_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.014 r  SS_Driver1/SEG[5]_i_4/O
                         net (fo=3, routed)           0.290     8.304    SS_Driver1/SEG[5]_i_4_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.120     8.424 r  SS_Driver1/SEG[4]_i_1/O
                         net (fo=2, routed)           0.716     9.140    SS_Driver1_n_3
    SLICE_X0Y78          FDRE                                         r  SEG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593    15.016    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  SEG_reg[4]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)       -0.284    14.971    SEG_reg[4]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 SS_Driver1/SegmentDrivers_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 1.184ns (32.493%)  route 2.460ns (67.507%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.717     5.320    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  SS_Driver1/SegmentDrivers_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  SS_Driver1/SegmentDrivers_reg[0]/Q
                         net (fo=6, routed)           0.820     6.596    SS_Driver1/Q[0]
    SLICE_X1Y83          LUT4 (Prop_lut4_I0_O)        0.152     6.748 r  SS_Driver1/SevenSegment/O
                         net (fo=1, routed)           0.499     7.247    SS_Driver1/SevenSegment_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.332     7.579 f  SS_Driver1/SevenSegment__3/O
                         net (fo=4, routed)           0.311     7.890    SS_Driver1/SevenSegment__3_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.014 r  SS_Driver1/SEG[5]_i_4/O
                         net (fo=3, routed)           0.290     8.304    SS_Driver1/SEG[5]_i_4_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.120     8.424 r  SS_Driver1/SEG[4]_i_1/O
                         net (fo=2, routed)           0.539     8.964    SS_Driver1_n_3
    SLICE_X0Y84          FDRE                                         r  SEG_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.599    15.022    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  SEG_reg[4]_lopt_replica/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)       -0.265    14.996    SEG_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 SS_Driver1/SegmentDrivers_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.188ns (31.915%)  route 2.534ns (68.085%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.717     5.320    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  SS_Driver1/SegmentDrivers_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  SS_Driver1/SegmentDrivers_reg[0]/Q
                         net (fo=6, routed)           0.820     6.596    SS_Driver1/Q[0]
    SLICE_X1Y83          LUT4 (Prop_lut4_I0_O)        0.152     6.748 r  SS_Driver1/SevenSegment/O
                         net (fo=1, routed)           0.499     7.247    SS_Driver1/SevenSegment_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.332     7.579 f  SS_Driver1/SevenSegment__3/O
                         net (fo=4, routed)           0.311     7.890    SS_Driver1/SevenSegment__3_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.014 r  SS_Driver1/SEG[5]_i_4/O
                         net (fo=3, routed)           0.290     8.304    SS_Driver1/SEG[5]_i_4_n_0
    SLICE_X0Y84          LUT4 (Prop_lut4_I2_O)        0.124     8.428 r  SS_Driver1/SEG[5]_i_1/O
                         net (fo=1, routed)           0.614     9.042    SS_Driver1_n_2
    SLICE_X0Y78          FDRE                                         r  SEG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593    15.016    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  SEG_reg[5]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)       -0.061    15.194    SEG_reg[5]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 SS_Driver1/SegmentDrivers_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.188ns (31.313%)  route 2.606ns (68.687%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.717     5.320    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  SS_Driver1/SegmentDrivers_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  SS_Driver1/SegmentDrivers_reg[0]/Q
                         net (fo=6, routed)           0.820     6.596    SS_Driver1/Q[0]
    SLICE_X1Y83          LUT4 (Prop_lut4_I0_O)        0.152     6.748 r  SS_Driver1/SevenSegment/O
                         net (fo=1, routed)           0.499     7.247    SS_Driver1/SevenSegment_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.332     7.579 f  SS_Driver1/SevenSegment__3/O
                         net (fo=4, routed)           0.885     8.463    SS_Driver1/SevenSegment__3_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.587 r  SS_Driver1/SEG[6]_i_2/O
                         net (fo=1, routed)           0.402     8.990    SS_Driver1/SEG[6]_i_2_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     9.114 r  SS_Driver1/SEG[6]_i_1/O
                         net (fo=1, routed)           0.000     9.114    SS_Driver1_n_1
    SLICE_X1Y84          FDRE                                         r  SEG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.599    15.022    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  SEG_reg[6]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X1Y84          FDRE (Setup_fdre_C_D)        0.029    15.290    SEG_reg[6]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 SS_Driver1/SegmentDrivers_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.188ns (34.310%)  route 2.275ns (65.690%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.717     5.320    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  SS_Driver1/SegmentDrivers_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  SS_Driver1/SegmentDrivers_reg[0]/Q
                         net (fo=6, routed)           0.820     6.596    SS_Driver1/Q[0]
    SLICE_X1Y83          LUT4 (Prop_lut4_I0_O)        0.152     6.748 r  SS_Driver1/SevenSegment/O
                         net (fo=1, routed)           0.499     7.247    SS_Driver1/SevenSegment_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.332     7.579 f  SS_Driver1/SevenSegment__3/O
                         net (fo=4, routed)           0.311     7.890    SS_Driver1/SevenSegment__3_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.014 r  SS_Driver1/SEG[5]_i_4/O
                         net (fo=3, routed)           0.644     8.658    SS_Driver1/SEG[5]_i_4_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.782 r  SS_Driver1/SEG[0]_i_1/O
                         net (fo=1, routed)           0.000     8.782    SS_Driver1_n_6
    SLICE_X0Y84          FDRE                                         r  SEG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.599    15.022    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  SEG_reg[0]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.029    15.290    SEG_reg[0]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             7.281ns  (required time - arrival time)
  Source:                 SS_Driver1/SegmentDrivers_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 1.064ns (39.534%)  route 1.627ns (60.466%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.717     5.320    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  SS_Driver1/SegmentDrivers_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  SS_Driver1/SegmentDrivers_reg[0]/Q
                         net (fo=6, routed)           0.820     6.596    SS_Driver1/Q[0]
    SLICE_X1Y83          LUT4 (Prop_lut4_I0_O)        0.152     6.748 r  SS_Driver1/SevenSegment/O
                         net (fo=1, routed)           0.499     7.247    SS_Driver1/SevenSegment_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.332     7.579 f  SS_Driver1/SevenSegment__3/O
                         net (fo=4, routed)           0.308     7.887    SS_Driver1/SevenSegment__3_n_0
    SLICE_X0Y84          LUT4 (Prop_lut4_I2_O)        0.124     8.011 r  SS_Driver1/SEG[2]_i_1/O
                         net (fo=1, routed)           0.000     8.011    SS_Driver1_n_4
    SLICE_X0Y84          FDRE                                         r  SEG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.599    15.022    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  SEG_reg[2]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.031    15.292    SEG_reg[2]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  7.281    

Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 SS_Driver1/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.711     5.314    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  SS_Driver1/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  SS_Driver1/Count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.250    SS_Driver1/Count_reg_n_0_[1]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.924 r  SS_Driver1/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    SS_Driver1/Count_reg[0]_i_1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  SS_Driver1/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    SS_Driver1/Count_reg[4]_i_1_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  SS_Driver1/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    SS_Driver1/Count_reg[8]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  SS_Driver1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.266    SS_Driver1/Count_reg[12]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.600 r  SS_Driver1/Count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.600    SS_Driver1/Count_reg[16]_i_1_n_6
    SLICE_X1Y82          FDRE                                         r  SS_Driver1/Count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.597    15.020    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  SS_Driver1/Count_reg[17]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    SS_Driver1/Count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.742ns  (required time - arrival time)
  Source:                 SS_Driver1/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.711     5.314    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  SS_Driver1/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  SS_Driver1/Count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.250    SS_Driver1/Count_reg_n_0_[1]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.924 r  SS_Driver1/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    SS_Driver1/Count_reg[0]_i_1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  SS_Driver1/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    SS_Driver1/Count_reg[4]_i_1_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  SS_Driver1/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    SS_Driver1/Count_reg[8]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  SS_Driver1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.266    SS_Driver1/Count_reg[12]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.579 r  SS_Driver1/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.579    SS_Driver1/Count_reg[16]_i_1_n_4
    SLICE_X1Y82          FDRE                                         r  SS_Driver1/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.597    15.020    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  SS_Driver1/Count_reg[19]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    SS_Driver1/Count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  7.742    

Slack (MET) :             7.816ns  (required time - arrival time)
  Source:                 SS_Driver1/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.711     5.314    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  SS_Driver1/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  SS_Driver1/Count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.250    SS_Driver1/Count_reg_n_0_[1]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.924 r  SS_Driver1/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    SS_Driver1/Count_reg[0]_i_1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  SS_Driver1/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    SS_Driver1/Count_reg[4]_i_1_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  SS_Driver1/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    SS_Driver1/Count_reg[8]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  SS_Driver1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.266    SS_Driver1/Count_reg[12]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.505 r  SS_Driver1/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.505    SS_Driver1/Count_reg[16]_i_1_n_5
    SLICE_X1Y82          FDRE                                         r  SS_Driver1/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.597    15.020    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  SS_Driver1/Count_reg[18]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    SS_Driver1/Count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  7.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  SS_Driver1/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  SS_Driver1/Count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.763    SS_Driver1/Count_reg_n_0_[3]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  SS_Driver1/Count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    SS_Driver1/Count_reg[0]_i_1_n_4
    SLICE_X1Y78          FDRE                                         r  SS_Driver1/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     2.030    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  SS_Driver1/Count_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    SS_Driver1/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.596     1.515    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  SS_Driver1/Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  SS_Driver1/Count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.765    SS_Driver1/Count_reg_n_0_[11]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  SS_Driver1/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    SS_Driver1/Count_reg[8]_i_1_n_4
    SLICE_X1Y80          FDRE                                         r  SS_Driver1/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.867     2.032    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  SS_Driver1/Count_reg[11]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    SS_Driver1/Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.514    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  SS_Driver1/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  SS_Driver1/Count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.764    SS_Driver1/Count_reg_n_0_[7]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  SS_Driver1/Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    SS_Driver1/Count_reg[4]_i_1_n_4
    SLICE_X1Y79          FDRE                                         r  SS_Driver1/Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.866     2.031    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  SS_Driver1/Count_reg[7]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    SS_Driver1/Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.597     1.516    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  SS_Driver1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  SS_Driver1/Count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.766    SS_Driver1/Count_reg_n_0_[15]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  SS_Driver1/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    SS_Driver1/Count_reg[12]_i_1_n_4
    SLICE_X1Y81          FDRE                                         r  SS_Driver1/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.868     2.033    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  SS_Driver1/Count_reg[15]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    SS_Driver1/Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.598     1.517    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  SS_Driver1/Count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  SS_Driver1/Count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.764    SS_Driver1/Count_reg_n_0_[16]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  SS_Driver1/Count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    SS_Driver1/Count_reg[16]_i_1_n_7
    SLICE_X1Y82          FDRE                                         r  SS_Driver1/Count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.869     2.034    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  SS_Driver1/Count_reg[16]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    SS_Driver1/Count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.514    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  SS_Driver1/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  SS_Driver1/Count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.761    SS_Driver1/Count_reg_n_0_[4]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  SS_Driver1/Count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    SS_Driver1/Count_reg[4]_i_1_n_7
    SLICE_X1Y79          FDRE                                         r  SS_Driver1/Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.866     2.031    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  SS_Driver1/Count_reg[4]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    SS_Driver1/Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.596     1.515    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  SS_Driver1/Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  SS_Driver1/Count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.762    SS_Driver1/Count_reg_n_0_[8]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.877 r  SS_Driver1/Count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    SS_Driver1/Count_reg[8]_i_1_n_7
    SLICE_X1Y80          FDRE                                         r  SS_Driver1/Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.867     2.032    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  SS_Driver1/Count_reg[8]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    SS_Driver1/Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.597     1.516    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  SS_Driver1/Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  SS_Driver1/Count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.763    SS_Driver1/Count_reg_n_0_[12]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  SS_Driver1/Count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    SS_Driver1/Count_reg[12]_i_1_n_7
    SLICE_X1Y81          FDRE                                         r  SS_Driver1/Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.868     2.033    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  SS_Driver1/Count_reg[12]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    SS_Driver1/Count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  SS_Driver1/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  SS_Driver1/Count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.764    SS_Driver1/Count_reg_n_0_[2]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.875 r  SS_Driver1/Count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    SS_Driver1/Count_reg[0]_i_1_n_5
    SLICE_X1Y78          FDRE                                         r  SS_Driver1/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     2.030    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  SS_Driver1/Count_reg[2]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    SS_Driver1/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.596     1.515    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  SS_Driver1/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  SS_Driver1/Count_reg[10]/Q
                         net (fo=1, routed)           0.109     1.766    SS_Driver1/Count_reg_n_0_[10]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.877 r  SS_Driver1/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    SS_Driver1/Count_reg[8]_i_1_n_5
    SLICE_X1Y80          FDRE                                         r  SS_Driver1/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.867     2.032    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  SS_Driver1/Count_reg[10]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    SS_Driver1/Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     AN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     SEG_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     SEG_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     SEG_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     SEG_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     SEG_reg[4]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     SEG_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     SEG_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78     SS_Driver1/Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     SS_Driver1/Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     SS_Driver1/Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     SS_Driver1/Count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     SS_Driver1/Count_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     AN_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     SEG_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     SEG_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     SEG_reg[4]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     SEG_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     SS_Driver1/Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     AN_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     SEG_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     SEG_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     SEG_reg[4]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     SEG_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     SS_Driver1/SegmentDrivers_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     SS_Driver1/SegmentDrivers_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     SS_Driver1/SegmentDrivers_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     SS_Driver1/SegmentDrivers_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     SS_Driver1/SegmentDrivers_reg[4]/C



