Source Block: hdl/library/axi_dmac/axi_dmac.v@167:177@HdlIdDef

localparam PCORE_VERSION = 'h00040061;
localparam DMA_ADDR_WIDTH = 32 - C_ADDR_ALIGN_BITS;

localparam HAS_DEST_ADDR = C_DMA_TYPE_DEST == DMA_TYPE_AXI_MM;
localparam HAS_SRC_ADDR = C_DMA_TYPE_SRC == DMA_TYPE_AXI_MM;

// Register interface signals
reg  [31:0]  up_rdata = 'd0;
reg          up_ack = 1'b0;
wire         up_wr;

Diff Content:
+ 172 localparam BYTES_PER_BEAT_WIDTH_DEST = C_DMA_DATA_WIDTH_DEST > 1024 ? 8 :
+ 172 	C_DMA_DATA_WIDTH_DEST > 512 ? 7 :
+ 172 	C_DMA_DATA_WIDTH_DEST > 256 ? 6 :
+ 172 	C_DMA_DATA_WIDTH_DEST > 128 ? 5 :
+ 172 	C_DMA_DATA_WIDTH_DEST > 64 ? 4 :
+ 172 	C_DMA_DATA_WIDTH_DEST > 32 ? 3 :
+ 172 	C_DMA_DATA_WIDTH_DEST > 16 ? 2 :
+ 172 	C_DMA_DATA_WIDTH_DEST > 8 ? 1 : 0;
+ 172 localparam BYTES_PER_BEAT_WIDTH_SRC = C_DMA_DATA_WIDTH_SRC > 1024 ? 8 :
+ 172 	C_DMA_DATA_WIDTH_SRC > 512 ? 7 :
+ 172 	C_DMA_DATA_WIDTH_SRC > 256 ? 6 :
+ 172 	C_DMA_DATA_WIDTH_SRC > 128 ? 5 :
+ 172 	C_DMA_DATA_WIDTH_SRC > 64 ? 4 :
+ 172 	C_DMA_DATA_WIDTH_SRC > 32 ? 3 :
+ 172 	C_DMA_DATA_WIDTH_SRC > 16 ? 2 :
+ 172 	C_DMA_DATA_WIDTH_SRC > 8 ? 1 : 0;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/axi_dmac.v@166:176
localparam DMA_TYPE_FIFO = 2;

localparam PCORE_VERSION = 'h00040061;
localparam DMA_ADDR_WIDTH = 32 - C_ADDR_ALIGN_BITS;

localparam HAS_DEST_ADDR = C_DMA_TYPE_DEST == DMA_TYPE_AXI_MM;
localparam HAS_SRC_ADDR = C_DMA_TYPE_SRC == DMA_TYPE_AXI_MM;

// Register interface signals
reg  [31:0]  up_rdata = 'd0;
reg          up_ack = 1'b0;

