Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue May 10 22:31:10 2022
| Host         : LAPTOP-S9QTJS1I running 64-bit major release  (build 9200)
| Command      : report_methodology -file pcc24_ring_methodology_drc_routed.rpt -pb pcc24_ring_methodology_drc_routed.pb -rpx pcc24_ring_methodology_drc_routed.rpx
| Design       : pcc24_ring
| Device       : xc7a35tfgg484-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 2          |
| TIMING-20 | Warning  | Non-clocked latch             | 4          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset_n relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on uart_txd relative to clock(s) clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch SendData_f1_0_1/package_send_interval_sig_reg cannot be properly analyzed as its control pin SendData_f1_0_1/package_send_interval_sig_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch SendData_f2_3_1/package_send_interval_sig_reg cannot be properly analyzed as its control pin SendData_f2_3_1/package_send_interval_sig_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch SendData_f3_15_1/package_send_interval_sig_reg cannot be properly analyzed as its control pin SendData_f3_15_1/package_send_interval_sig_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch SendData_f6_7_2/package_send_interval_sig_reg cannot be properly analyzed as its control pin SendData_f6_7_2/package_send_interval_sig_reg/G is not reached by a timing clock
Related violations: <none>


