
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.04

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: w_reset_i (input port clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ w_reset_i (in)
                                         w_reset_i (net)
                  0.00    0.00    0.20 ^ _30_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.03    0.14    0.09    0.29 v _30_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _08_ (net)
                  0.14    0.00    0.29 v _33_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.04    0.14    0.44 v _33_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _00_ (net)
                  0.04    0.00    0.44 v bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_r[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bapg.w_ptr_r[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.07    0.37    0.37 v bapg.w_ptr_r[0]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         bapg.w_ptr_binary_r_o[0] (net)
                  0.07    0.00    0.37 v _58_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.19    0.55 v _58_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _27_ (net)
                  0.09    0.00    0.55 v _59_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.02    0.21    0.39    0.94 ^ _59_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         bapg.w_ptr_n[1] (net)
                  0.21    0.00    0.94 ^ _34_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     1    0.01    0.08    0.58    1.52 v _34_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         _11_ (net)
                  0.08    0.00    1.52 v _35_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    1.73 v _35_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _12_ (net)
                  0.08    0.00    1.73 v _36_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.14    1.87 v _36_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _01_ (net)
                  0.05    0.00    1.87 v bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.87   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.09    9.91   library setup time
                                  9.91   data required time
-----------------------------------------------------------------------------
                                  9.91   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_r[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bapg.w_ptr_r[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.07    0.37    0.37 v bapg.w_ptr_r[0]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         bapg.w_ptr_binary_r_o[0] (net)
                  0.07    0.00    0.37 v _58_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.19    0.55 v _58_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _27_ (net)
                  0.09    0.00    0.55 v _59_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.02    0.21    0.39    0.94 ^ _59_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         bapg.w_ptr_n[1] (net)
                  0.21    0.00    0.94 ^ _34_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     1    0.01    0.08    0.58    1.52 v _34_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         _11_ (net)
                  0.08    0.00    1.52 v _35_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    1.73 v _35_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _12_ (net)
                  0.08    0.00    1.73 v _36_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.14    1.87 v _36_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _01_ (net)
                  0.05    0.00    1.87 v bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.87   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.09    9.91   library setup time
                                  9.91   data required time
-----------------------------------------------------------------------------
                                  9.91   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.84e-04   3.04e-05   8.29e-09   6.15e-04  67.5%
Combinational          2.44e-04   5.23e-05   6.88e-09   2.96e-04  32.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.28e-04   8.27e-05   1.52e-08   9.11e-04 100.0%
                          90.9%       9.1%       0.0%
