Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 22 02:21:27 2025
| Host         : YEO-SI-ZHAO-2003 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clkgen/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 227 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.977        0.000                      0                  340        0.180        0.000                      0                  340        4.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.977        0.000                      0                  340        0.180        0.000                      0                  340        4.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 btn_det/pulseC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            petStats/fatigue_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 1.014ns (18.597%)  route 4.439ns (81.403%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.560     5.081    btn_det/clk_IBUF_BUFG
    SLICE_X30Y13         FDRE                                         r  btn_det/pulseC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  btn_det/pulseC_reg/Q
                         net (fo=54, routed)          2.007     7.606    btn_det/pulseC
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.124     7.730 f  btn_det/health[3]_i_4/O
                         net (fo=3, routed)           0.893     8.623    petStats/pulseR_reg_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.747 r  petStats/fatigue[7]_i_9/O
                         net (fo=1, routed)           0.421     9.168    petStats/fatigue[7]_i_9_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.292 r  petStats/fatigue[7]_i_5/O
                         net (fo=4, routed)           0.368     9.660    petStats/fatigue[7]_i_5_n_0
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.124     9.784 r  petStats/fatigue[7]_i_1/O
                         net (fo=5, routed)           0.750    10.534    petStats/fatigue[7]_i_1_n_0
    SLICE_X43Y8          FDRE                                         r  petStats/fatigue_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.446    14.787    petStats/clk_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  petStats/fatigue_reg[4]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X43Y8          FDRE (Setup_fdre_C_R)       -0.429    14.511    petStats/fatigue_reg[4]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 btn_det/pulseC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            petStats/hunger_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 0.766ns (14.708%)  route 4.442ns (85.292%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.560     5.081    btn_det/clk_IBUF_BUFG
    SLICE_X30Y13         FDRE                                         r  btn_det/pulseC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  btn_det/pulseC_reg/Q
                         net (fo=54, routed)          1.309     6.909    btn_det/pulseC
    SLICE_X40Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.033 r  btn_det/hunger[7]_i_4/O
                         net (fo=7, routed)           2.057     9.089    petStats/pulseR_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.213 r  petStats/hunger[7]_i_1/O
                         net (fo=8, routed)           1.076    10.289    petStats/hunger[7]_i_1_n_0
    SLICE_X50Y21         FDRE                                         r  petStats/hunger_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.440    14.781    petStats/clk_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  petStats/hunger_reg[7]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X50Y21         FDRE (Setup_fdre_C_R)       -0.524    14.410    petStats/hunger_reg[7]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 btn_det/pulseC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            petStats/fatigue_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 1.014ns (19.101%)  route 4.295ns (80.899%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.560     5.081    btn_det/clk_IBUF_BUFG
    SLICE_X30Y13         FDRE                                         r  btn_det/pulseC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  btn_det/pulseC_reg/Q
                         net (fo=54, routed)          2.007     7.606    btn_det/pulseC
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.124     7.730 f  btn_det/health[3]_i_4/O
                         net (fo=3, routed)           0.893     8.623    petStats/pulseR_reg_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.747 r  petStats/fatigue[7]_i_9/O
                         net (fo=1, routed)           0.421     9.168    petStats/fatigue[7]_i_9_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.292 r  petStats/fatigue[7]_i_5/O
                         net (fo=4, routed)           0.368     9.660    petStats/fatigue[7]_i_5_n_0
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.124     9.784 r  petStats/fatigue[7]_i_1/O
                         net (fo=5, routed)           0.606    10.390    petStats/fatigue[7]_i_1_n_0
    SLICE_X44Y8          FDRE                                         r  petStats/fatigue_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.447    14.788    petStats/clk_IBUF_BUFG
    SLICE_X44Y8          FDRE                                         r  petStats/fatigue_reg[3]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X44Y8          FDRE (Setup_fdre_C_R)       -0.429    14.512    petStats/fatigue_reg[3]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 btn_det/pulseC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            petStats/fatigue_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.014ns (19.313%)  route 4.236ns (80.687%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.560     5.081    btn_det/clk_IBUF_BUFG
    SLICE_X30Y13         FDRE                                         r  btn_det/pulseC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  btn_det/pulseC_reg/Q
                         net (fo=54, routed)          2.007     7.606    btn_det/pulseC
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.124     7.730 f  btn_det/health[3]_i_4/O
                         net (fo=3, routed)           0.893     8.623    petStats/pulseR_reg_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.747 r  petStats/fatigue[7]_i_9/O
                         net (fo=1, routed)           0.421     9.168    petStats/fatigue[7]_i_9_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.292 r  petStats/fatigue[7]_i_5/O
                         net (fo=4, routed)           0.368     9.660    petStats/fatigue[7]_i_5_n_0
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.124     9.784 r  petStats/fatigue[7]_i_1/O
                         net (fo=5, routed)           0.547    10.332    petStats/fatigue[7]_i_1_n_0
    SLICE_X43Y9          FDRE                                         r  petStats/fatigue_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.445    14.786    petStats/clk_IBUF_BUFG
    SLICE_X43Y9          FDRE                                         r  petStats/fatigue_reg[0]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X43Y9          FDRE (Setup_fdre_C_R)       -0.429    14.510    petStats/fatigue_reg[0]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 btn_det/pulseC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            petStats/fatigue_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.014ns (19.313%)  route 4.236ns (80.687%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.560     5.081    btn_det/clk_IBUF_BUFG
    SLICE_X30Y13         FDRE                                         r  btn_det/pulseC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  btn_det/pulseC_reg/Q
                         net (fo=54, routed)          2.007     7.606    btn_det/pulseC
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.124     7.730 f  btn_det/health[3]_i_4/O
                         net (fo=3, routed)           0.893     8.623    petStats/pulseR_reg_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.747 r  petStats/fatigue[7]_i_9/O
                         net (fo=1, routed)           0.421     9.168    petStats/fatigue[7]_i_9_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.292 r  petStats/fatigue[7]_i_5/O
                         net (fo=4, routed)           0.368     9.660    petStats/fatigue[7]_i_5_n_0
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.124     9.784 r  petStats/fatigue[7]_i_1/O
                         net (fo=5, routed)           0.547    10.332    petStats/fatigue[7]_i_1_n_0
    SLICE_X43Y9          FDRE                                         r  petStats/fatigue_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.445    14.786    petStats/clk_IBUF_BUFG
    SLICE_X43Y9          FDRE                                         r  petStats/fatigue_reg[1]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X43Y9          FDRE (Setup_fdre_C_R)       -0.429    14.510    petStats/fatigue_reg[1]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 btn_det/pulseC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            petStats/fatigue_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.014ns (19.874%)  route 4.088ns (80.126%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.560     5.081    btn_det/clk_IBUF_BUFG
    SLICE_X30Y13         FDRE                                         r  btn_det/pulseC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  btn_det/pulseC_reg/Q
                         net (fo=54, routed)          2.007     7.606    btn_det/pulseC
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.124     7.730 f  btn_det/health[3]_i_4/O
                         net (fo=3, routed)           0.893     8.623    petStats/pulseR_reg_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.747 r  petStats/fatigue[7]_i_9/O
                         net (fo=1, routed)           0.421     9.168    petStats/fatigue[7]_i_9_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.292 r  petStats/fatigue[7]_i_5/O
                         net (fo=4, routed)           0.368     9.660    petStats/fatigue[7]_i_5_n_0
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.124     9.784 r  petStats/fatigue[7]_i_1/O
                         net (fo=5, routed)           0.399    10.183    petStats/fatigue[7]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  petStats/fatigue_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.446    14.787    petStats/clk_IBUF_BUFG
    SLICE_X45Y9          FDRE                                         r  petStats/fatigue_reg[7]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X45Y9          FDRE (Setup_fdre_C_R)       -0.429    14.511    petStats/fatigue_reg[7]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 btn_det/pulseC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            petStats/hunger_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 0.766ns (15.269%)  route 4.251ns (84.731%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.560     5.081    btn_det/clk_IBUF_BUFG
    SLICE_X30Y13         FDRE                                         r  btn_det/pulseC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  btn_det/pulseC_reg/Q
                         net (fo=54, routed)          1.309     6.909    btn_det/pulseC
    SLICE_X40Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.033 r  btn_det/hunger[7]_i_4/O
                         net (fo=7, routed)           2.057     9.089    petStats/pulseR_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.213 r  petStats/hunger[7]_i_1/O
                         net (fo=8, routed)           0.885    10.098    petStats/hunger[7]_i_1_n_0
    SLICE_X48Y22         FDRE                                         r  petStats/hunger_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.437    14.778    petStats/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  petStats/hunger_reg[3]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X48Y22         FDRE (Setup_fdre_C_R)       -0.429    14.502    petStats/hunger_reg[3]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 btn_det/pulseC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            petStats/hunger_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 0.766ns (15.516%)  route 4.171ns (84.484%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.560     5.081    btn_det/clk_IBUF_BUFG
    SLICE_X30Y13         FDRE                                         r  btn_det/pulseC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  btn_det/pulseC_reg/Q
                         net (fo=54, routed)          1.309     6.909    btn_det/pulseC
    SLICE_X40Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.033 r  btn_det/hunger[7]_i_4/O
                         net (fo=7, routed)           2.057     9.089    petStats/pulseR_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.213 r  petStats/hunger[7]_i_1/O
                         net (fo=8, routed)           0.805    10.018    petStats/hunger[7]_i_1_n_0
    SLICE_X49Y19         FDSE                                         r  petStats/hunger_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.440    14.781    petStats/clk_IBUF_BUFG
    SLICE_X49Y19         FDSE                                         r  petStats/hunger_reg[2]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X49Y19         FDSE (Setup_fdse_C_S)       -0.429    14.505    petStats/hunger_reg[2]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 btn_det/pulseC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            petStats/hunger_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 0.766ns (15.702%)  route 4.112ns (84.298%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.560     5.081    btn_det/clk_IBUF_BUFG
    SLICE_X30Y13         FDRE                                         r  btn_det/pulseC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  btn_det/pulseC_reg/Q
                         net (fo=54, routed)          1.309     6.909    btn_det/pulseC
    SLICE_X40Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.033 r  btn_det/hunger[7]_i_4/O
                         net (fo=7, routed)           2.057     9.089    petStats/pulseR_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.213 r  petStats/hunger[7]_i_1/O
                         net (fo=8, routed)           0.746     9.959    petStats/hunger[7]_i_1_n_0
    SLICE_X48Y21         FDRE                                         r  petStats/hunger_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.439    14.780    petStats/clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  petStats/hunger_reg[1]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X48Y21         FDRE (Setup_fdre_C_R)       -0.429    14.504    petStats/hunger_reg[1]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 btn_det/pulseC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            petStats/hunger_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 0.766ns (15.702%)  route 4.112ns (84.298%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.560     5.081    btn_det/clk_IBUF_BUFG
    SLICE_X30Y13         FDRE                                         r  btn_det/pulseC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  btn_det/pulseC_reg/Q
                         net (fo=54, routed)          1.309     6.909    btn_det/pulseC
    SLICE_X40Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.033 r  btn_det/hunger[7]_i_4/O
                         net (fo=7, routed)           2.057     9.089    petStats/pulseR_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.213 r  petStats/hunger[7]_i_1/O
                         net (fo=8, routed)           0.746     9.959    petStats/hunger[7]_i_1_n_0
    SLICE_X48Y21         FDSE                                         r  petStats/hunger_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.439    14.780    petStats/clk_IBUF_BUFG
    SLICE_X48Y21         FDSE                                         r  petStats/hunger_reg[5]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X48Y21         FDSE (Setup_fdse_C_S)       -0.429    14.504    petStats/hunger_reg[5]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  4.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 petStats/tick_1hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            petStats/tick_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.388%)  route 0.144ns (50.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.559     1.442    petStats/clk_IBUF_BUFG
    SLICE_X37Y14         FDRE                                         r  petStats/tick_1hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  petStats/tick_1hz_reg/Q
                         net (fo=5, routed)           0.144     1.728    petStats/tick_1hz
    SLICE_X40Y14         FDRE                                         r  petStats/tick_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.828     1.955    petStats/clk_IBUF_BUFG
    SLICE_X40Y14         FDRE                                         r  petStats/tick_prev_reg/C
                         clock pessimism             -0.478     1.477    
    SLICE_X40Y14         FDRE (Hold_fdre_C_D)         0.070     1.547    petStats/tick_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 btn_det/btnC_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_det/pulseC_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.559     1.442    btn_det/clk_IBUF_BUFG
    SLICE_X30Y13         FDRE                                         r  btn_det/btnC_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.148     1.590 f  btn_det/btnC_prev_reg/Q
                         net (fo=1, routed)           0.059     1.649    btn_det/btnC_prev
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.098     1.747 r  btn_det/pulseC_i_1/O
                         net (fo=1, routed)           0.000     1.747    btn_det/pulseC0
    SLICE_X30Y13         FDRE                                         r  btn_det/pulseC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.827     1.954    btn_det/clk_IBUF_BUFG
    SLICE_X30Y13         FDRE                                         r  btn_det/pulseC_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X30Y13         FDRE (Hold_fdre_C_D)         0.120     1.562    btn_det/pulseC_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 btn_det/btnL_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_det/pulseL_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.558     1.441    btn_det/clk_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  btn_det/btnL_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.128     1.569 f  btn_det/btnL_prev_reg/Q
                         net (fo=1, routed)           0.054     1.624    btn_det/btnL_prev
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.099     1.723 r  btn_det/pulseL_i_1/O
                         net (fo=1, routed)           0.000     1.723    btn_det/pulseL0
    SLICE_X37Y16         FDRE                                         r  btn_det/pulseL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.825     1.952    btn_det/clk_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  btn_det/pulseL_reg/C
                         clock pessimism             -0.511     1.441    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.091     1.532    btn_det/pulseL_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 clkgen/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.010%)  route 0.119ns (38.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.562     1.445    clkgen/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  clkgen/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clkgen/div_cnt_reg[0]/Q
                         net (fo=6, routed)           0.119     1.705    clkgen/div_cnt[0]
    SLICE_X36Y42         LUT5 (Prop_lut5_I1_O)        0.045     1.750 r  clkgen/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.750    clkgen/clk_out_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  clkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.831     1.958    clkgen/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clkgen/clk_out_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.091     1.549    clkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clkgen/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.376%)  route 0.166ns (46.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.562     1.445    clkgen/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  clkgen/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clkgen/div_cnt_reg[2]/Q
                         net (fo=4, routed)           0.166     1.752    clkgen/div_cnt[2]
    SLICE_X37Y42         LUT4 (Prop_lut4_I2_O)        0.049     1.801 r  clkgen/div_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     1.801    clkgen/div_cnt[3]_i_2_n_0
    SLICE_X37Y42         FDRE                                         r  clkgen/div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.831     1.958    clkgen/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  clkgen/div_cnt_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.107     1.552    clkgen/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 clkgen/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/div_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.846%)  route 0.166ns (47.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.562     1.445    clkgen/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  clkgen/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clkgen/div_cnt_reg[2]/Q
                         net (fo=4, routed)           0.166     1.752    clkgen/div_cnt[2]
    SLICE_X37Y42         LUT3 (Prop_lut3_I2_O)        0.045     1.797 r  clkgen/div_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    clkgen/div_cnt[2]_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  clkgen/div_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.831     1.958    clkgen/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  clkgen/div_cnt_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.092     1.537    clkgen/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 petStats/tick_1hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            petStats/tick_1hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.559     1.442    petStats/clk_IBUF_BUFG
    SLICE_X37Y14         FDRE                                         r  petStats/tick_1hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  petStats/tick_1hz_reg/Q
                         net (fo=5, routed)           0.168     1.751    petStats/tick_1hz
    SLICE_X37Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.796 r  petStats/tick_1hz_i_1/O
                         net (fo=1, routed)           0.000     1.796    petStats/tick_1hz_i_1_n_0
    SLICE_X37Y14         FDRE                                         r  petStats/tick_1hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.827     1.954    petStats/clk_IBUF_BUFG
    SLICE_X37Y14         FDRE                                         r  petStats/tick_1hz_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y14         FDRE (Hold_fdre_C_D)         0.091     1.533    petStats/tick_1hz_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 petStats/fatigue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            petStats/fatigue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.895%)  route 0.191ns (51.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.562     1.445    petStats/clk_IBUF_BUFG
    SLICE_X43Y9          FDRE                                         r  petStats/fatigue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  petStats/fatigue_reg[0]/Q
                         net (fo=19, routed)          0.191     1.777    petStats/fatigue[0]
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.042     1.819 r  petStats/fatigue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    petStats/fatigue[1]_i_1_n_0
    SLICE_X43Y9          FDRE                                         r  petStats/fatigue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.832     1.959    petStats/clk_IBUF_BUFG
    SLICE_X43Y9          FDRE                                         r  petStats/fatigue_reg[1]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X43Y9          FDRE (Hold_fdre_C_D)         0.107     1.552    petStats/fatigue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 petStats/counter1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            petStats/counter1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.561     1.444    petStats/clk_IBUF_BUFG
    SLICE_X36Y10         FDRE                                         r  petStats/counter1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  petStats/counter1_reg[6]/Q
                         net (fo=1, routed)           0.121     1.707    petStats/counter1_reg_n_0_[6]
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  petStats/counter1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    petStats/counter1_reg[4]_i_1_n_5
    SLICE_X36Y10         FDRE                                         r  petStats/counter1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.830     1.957    petStats/clk_IBUF_BUFG
    SLICE_X36Y10         FDRE                                         r  petStats/counter1_reg[6]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X36Y10         FDRE (Hold_fdre_C_D)         0.105     1.549    petStats/counter1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 petStats/hunger_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            petStats/hunger_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.556     1.439    petStats/clk_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  petStats/hunger_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  petStats/hunger_reg[7]/Q
                         net (fo=16, routed)          0.187     1.791    petStats/hunger[7]
    SLICE_X50Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.836 r  petStats/hunger[7]_i_3/O
                         net (fo=1, routed)           0.000     1.836    petStats/p_0_in[7]
    SLICE_X50Y21         FDRE                                         r  petStats/hunger_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.825     1.952    petStats/clk_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  petStats/hunger_reg[7]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X50Y21         FDRE (Hold_fdre_C_D)         0.120     1.559    petStats/hunger_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y15   btn_det/btnC_counter_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X35Y17   btn_det/btnC_counter_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X35Y17   btn_det/btnC_counter_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X35Y18   btn_det/btnC_counter_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X35Y18   btn_det/btnC_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y18   btn_det/btnC_counter_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X35Y18   btn_det/btnC_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y19   btn_det/btnC_counter_reg[16]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X35Y19   btn_det/btnC_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y9    petStats/fatigue_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y8    petStats/fatigue_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y8    petStats/fatigue_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y9    petStats/fatigue_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y10   petStats/fatigue_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y9    petStats/fatigue_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   petStats/health_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y15   petStats/health_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y15   petStats/health_reg[6]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y20   btn_det/btnC_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y15   btn_det/btnC_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y15   btn_det/btnC_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y15   btn_det/btnC_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y15   btn_det/btnC_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y16   btn_det/btnC_counter_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y16   btn_det/btnC_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y16   btn_det/btnC_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y16   btn_det/btnC_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y13   btn_det/btnC_prev_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y22   btn_det/btnL_counter_reg[10]/C



