

================================================================
== Vivado HLS Report for 'GELU'
================================================================
* Date:           Tue Oct 15 00:04:14 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.164|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   30|   74|   30|   74|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                |                      |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module        | min | max | min | max |   Type  |
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_generic_tanh_float_s_fu_51  |generic_tanh_float_s  |    1|   45|    1|   45|   none  |
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        7|     53|    5360|   8420|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     32|
|Register         |        -|      -|     287|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        7|     53|    5647|   8452|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|     24|       5|     15|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------+----------------------+---------+-------+------+------+
    |GELU_AXILiteS_s_axi_U           |GELU_AXILiteS_s_axi   |        0|      0|   112|   168|
    |GELU_dmul_64ns_64ocq_U28        |GELU_dmul_64ns_64ocq  |        0|     11|   299|   570|
    |GELU_fadd_32ns_32ncg_U24        |GELU_fadd_32ns_32ncg  |        0|      2|   227|   404|
    |GELU_fmul_32ns_32hbi_U25        |GELU_fmul_32ns_32hbi  |        0|      3|   128|   320|
    |GELU_fpext_32ns_6kbM_U27        |GELU_fpext_32ns_6kbM  |        0|      0|   100|   143|
    |GELU_fptrunc_64nsjbC_U26        |GELU_fptrunc_64nsjbC  |        0|      0|   128|   285|
    |grp_generic_tanh_float_s_fu_51  |generic_tanh_float_s  |        7|     37|  4366|  6530|
    +--------------------------------+----------------------+---------+-------+------+------+
    |Total                           |                      |        7|     53|  5360|  8420|
    +--------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  11|         31|    1|         31|
    |grp_fu_62_p0  |   3|          3|   32|         96|
    |grp_fu_62_p1  |   3|          3|   32|         96|
    |grp_fu_67_p0  |   3|          4|   32|        128|
    |grp_fu_67_p1  |   3|          4|   32|        128|
    |grp_fu_77_p0  |   3|          3|   32|         96|
    |grp_fu_80_p0  |   3|          3|   64|        192|
    |grp_fu_80_p1  |   3|          3|   64|        192|
    +--------------+----+-----------+-----+-----------+
    |Total         |  32|         54|  289|        959|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |  30|   0|   30|          0|
    |grp_generic_tanh_float_s_fu_51_ap_start_reg  |   1|   0|    1|          0|
    |reg_104                                      |  64|   0|   64|          0|
    |reg_85                                       |  32|   0|   32|          0|
    |reg_92                                       |  32|   0|   32|          0|
    |reg_98                                       |  64|   0|   64|          0|
    |tanh_val_reg_118                             |  32|   0|   32|          0|
    |x_read_reg_110                               |  32|   0|   32|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 287|   0|  287|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |     GELU     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     GELU     | return value |
|interrupt               | out |    1| ap_ctrl_hs |     GELU     | return value |
+------------------------+-----+-----+------------+--------------+--------------+

