|fpga_audiofx
clock_ext_50 => pll:pll_inst.inclk0
reset_n_extern => pll:pll_inst.areset
wm8731_clk << pll:pll_inst.c1
i2s_sclk => i2s_slave:i2s_slave_inst.i2s_sclk
i2s_adc_ws => i2s_slave:i2s_slave_inst.i2s_adc_ws
i2s_adc_sdat => i2s_slave:i2s_slave_inst.i2s_adc_sdat
i2s_dac_ws => i2s_slave:i2s_slave_inst.i2s_dac_ws
i2s_dac_sdat << i2s_slave:i2s_slave_inst.i2s_dac_sdat
i2c_sdat <> i2c_master:i2c_master_inst.i2c_dat
i2c_sclk << i2c_master:i2c_master_inst.i2c_clk
uart_rxd => uart_interface:uart_interface_inst.rxd
uart_rxd => la_uart_rxd.DATAIN
uart_txd << uart_interface:uart_interface_inst.txd
la_uart_rxd << uart_rxd.DB_MAX_OUTPUT_PORT_TYPE
la_uart_txd << uart_interface:uart_interface_inst.txd
dram_clk << sdram_interface:sdram_interface_inst.dram_clk
dram_cke << sdram_interface:sdram_interface_inst.dram_cke
dram_dqm[0] << sdram_interface:sdram_interface_inst.dram_dqm[0]
dram_dqm[1] << sdram_interface:sdram_interface_inst.dram_dqm[1]
dram_dqm[2] << sdram_interface:sdram_interface_inst.dram_dqm[2]
dram_dqm[3] << sdram_interface:sdram_interface_inst.dram_dqm[3]
dram_we_n << sdram_interface:sdram_interface_inst.dram_we_n
dram_cas_n << sdram_interface:sdram_interface_inst.dram_cas_n
dram_ras_n << sdram_interface:sdram_interface_inst.dram_ras_n
dram_cs_n << sdram_interface:sdram_interface_inst.dram_cs_n
dram_ba[0] << sdram_interface:sdram_interface_inst.dram_ba[0]
dram_ba[1] << sdram_interface:sdram_interface_inst.dram_ba[1]
dram_addr[0] << sdram_interface:sdram_interface_inst.dram_addr[0]
dram_addr[1] << sdram_interface:sdram_interface_inst.dram_addr[1]
dram_addr[2] << sdram_interface:sdram_interface_inst.dram_addr[2]
dram_addr[3] << sdram_interface:sdram_interface_inst.dram_addr[3]
dram_addr[4] << sdram_interface:sdram_interface_inst.dram_addr[4]
dram_addr[5] << sdram_interface:sdram_interface_inst.dram_addr[5]
dram_addr[6] << sdram_interface:sdram_interface_inst.dram_addr[6]
dram_addr[7] << sdram_interface:sdram_interface_inst.dram_addr[7]
dram_addr[8] << sdram_interface:sdram_interface_inst.dram_addr[8]
dram_addr[9] << sdram_interface:sdram_interface_inst.dram_addr[9]
dram_addr[10] << sdram_interface:sdram_interface_inst.dram_addr[10]
dram_addr[11] << sdram_interface:sdram_interface_inst.dram_addr[11]
dram_addr[12] << sdram_interface:sdram_interface_inst.dram_addr[12]
dram_data[0] <> sdram_interface:sdram_interface_inst.dram_data[0]
dram_data[1] <> sdram_interface:sdram_interface_inst.dram_data[1]
dram_data[2] <> sdram_interface:sdram_interface_inst.dram_data[2]
dram_data[3] <> sdram_interface:sdram_interface_inst.dram_data[3]
dram_data[4] <> sdram_interface:sdram_interface_inst.dram_data[4]
dram_data[5] <> sdram_interface:sdram_interface_inst.dram_data[5]
dram_data[6] <> sdram_interface:sdram_interface_inst.dram_data[6]
dram_data[7] <> sdram_interface:sdram_interface_inst.dram_data[7]
dram_data[8] <> sdram_interface:sdram_interface_inst.dram_data[8]
dram_data[9] <> sdram_interface:sdram_interface_inst.dram_data[9]
dram_data[10] <> sdram_interface:sdram_interface_inst.dram_data[10]
dram_data[11] <> sdram_interface:sdram_interface_inst.dram_data[11]
dram_data[12] <> sdram_interface:sdram_interface_inst.dram_data[12]
dram_data[13] <> sdram_interface:sdram_interface_inst.dram_data[13]
dram_data[14] <> sdram_interface:sdram_interface_inst.dram_data[14]
dram_data[15] <> sdram_interface:sdram_interface_inst.dram_data[15]
dram_data[16] <> sdram_interface:sdram_interface_inst.dram_data[16]
dram_data[17] <> sdram_interface:sdram_interface_inst.dram_data[17]
dram_data[18] <> sdram_interface:sdram_interface_inst.dram_data[18]
dram_data[19] <> sdram_interface:sdram_interface_inst.dram_data[19]
dram_data[20] <> sdram_interface:sdram_interface_inst.dram_data[20]
dram_data[21] <> sdram_interface:sdram_interface_inst.dram_data[21]
dram_data[22] <> sdram_interface:sdram_interface_inst.dram_data[22]
dram_data[23] <> sdram_interface:sdram_interface_inst.dram_data[23]
dram_data[24] <> sdram_interface:sdram_interface_inst.dram_data[24]
dram_data[25] <> sdram_interface:sdram_interface_inst.dram_data[25]
dram_data[26] <> sdram_interface:sdram_interface_inst.dram_data[26]
dram_data[27] <> sdram_interface:sdram_interface_inst.dram_data[27]
dram_data[28] <> sdram_interface:sdram_interface_inst.dram_data[28]
dram_data[29] <> sdram_interface:sdram_interface_inst.dram_data[29]
dram_data[30] <> sdram_interface:sdram_interface_inst.dram_data[30]
dram_data[31] <> sdram_interface:sdram_interface_inst.dram_data[31]


|fpga_audiofx|pll:pll_inst
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
locked <= altpll:altpll_component.locked


|fpga_audiofx|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|fpga_audiofx|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|wm8731_configurator:wm8731_configurator_inst
clock => wm8731_cfg.data[0].CLK
clock => wm8731_cfg.data[1].CLK
clock => wm8731_cfg.data[2].CLK
clock => wm8731_cfg.data[3].CLK
clock => wm8731_cfg.data[4].CLK
clock => wm8731_cfg.data[5].CLK
clock => wm8731_cfg.data[6].CLK
clock => wm8731_cfg.data[7].CLK
clock => wm8731_cfg.data[8].CLK
clock => wm8731_cfg.addr[0].CLK
clock => wm8731_cfg.addr[1].CLK
clock => wm8731_cfg.addr[2].CLK
clock => wm8731_cfg.addr[3].CLK
clock => wm8731_cfg.addr[4].CLK
clock => wm8731_cfg.addr[5].CLK
clock => wm8731_cfg.addr[6].CLK
clock => wait_cnt[0].CLK
clock => wait_cnt[1].CLK
clock => wait_cnt[2].CLK
clock => wait_cnt[3].CLK
clock => wait_cnt[4].CLK
clock => wait_cnt[5].CLK
clock => wait_cnt[6].CLK
clock => wait_cnt[7].CLK
clock => wait_cnt[8].CLK
clock => wait_cnt[9].CLK
clock => init_cnt[0].CLK
clock => init_cnt[1].CLK
clock => init_cnt[2].CLK
clock => init_cnt[3].CLK
clock => state~1.DATAIN
reset_n => wm8731_cfg.data[0].ACLR
reset_n => wm8731_cfg.data[1].ACLR
reset_n => wm8731_cfg.data[2].ACLR
reset_n => wm8731_cfg.data[3].ACLR
reset_n => wm8731_cfg.data[4].ACLR
reset_n => wm8731_cfg.data[5].ACLR
reset_n => wm8731_cfg.data[6].ACLR
reset_n => wm8731_cfg.data[7].ACLR
reset_n => wm8731_cfg.data[8].ACLR
reset_n => wm8731_cfg.addr[0].ACLR
reset_n => wm8731_cfg.addr[1].ACLR
reset_n => wm8731_cfg.addr[2].ACLR
reset_n => wm8731_cfg.addr[3].ACLR
reset_n => wm8731_cfg.addr[4].ACLR
reset_n => wm8731_cfg.addr[5].ACLR
reset_n => wm8731_cfg.addr[6].ACLR
reset_n => wait_cnt[0].ACLR
reset_n => wait_cnt[1].ACLR
reset_n => wait_cnt[2].ACLR
reset_n => wait_cnt[3].ACLR
reset_n => wait_cnt[4].ACLR
reset_n => wait_cnt[5].ACLR
reset_n => wait_cnt[6].ACLR
reset_n => wait_cnt[7].ACLR
reset_n => wait_cnt[8].ACLR
reset_n => wait_cnt[9].ACLR
reset_n => init_cnt[0].ACLR
reset_n => init_cnt[1].ACLR
reset_n => init_cnt[2].ACLR
reset_n => init_cnt[3].ACLR
reset_n => state~3.DATAIN
i2c_busy => state_nxt.OUTPUTSELECT
i2c_busy => state_nxt.OUTPUTSELECT
i2c_busy => state_nxt.OUTPUTSELECT
i2c_busy => state_nxt.OUTPUTSELECT
i2c_busy => state_nxt.OUTPUTSELECT
i2c_busy => state_nxt.OUTPUTSELECT
i2c_busy => state_nxt.OUTPUTSELECT
i2c_busy => state_nxt.OUTPUTSELECT
i2c_busy => init_cnt_nxt.OUTPUTSELECT
i2c_busy => init_cnt_nxt.OUTPUTSELECT
i2c_busy => init_cnt_nxt.OUTPUTSELECT
i2c_busy => init_cnt_nxt.OUTPUTSELECT
i2c_busy => state_nxt.OUTPUTSELECT
i2c_busy => state_nxt.OUTPUTSELECT
i2c_cs <= i2c_cs.DB_MAX_OUTPUT_PORT_TYPE
i2c_mode[0] <= <VCC>
i2c_mode[1] <= <GND>
i2c_slave_addr[0] <= <GND>
i2c_slave_addr[1] <= <VCC>
i2c_slave_addr[2] <= <GND>
i2c_slave_addr[3] <= <VCC>
i2c_slave_addr[4] <= <VCC>
i2c_slave_addr[5] <= <GND>
i2c_slave_addr[6] <= <GND>
i2c_bytes_tx[0] <= <GND>
i2c_bytes_tx[1] <= <VCC>
i2c_bytes_tx[2] <= <GND>
i2c_bytes_tx[3] <= <GND>
i2c_bytes_tx[4] <= <GND>
i2c_bytes_rx[0] <= <GND>
i2c_bytes_rx[1] <= <GND>
i2c_bytes_rx[2] <= <GND>
i2c_bytes_rx[3] <= <GND>
i2c_bytes_rx[4] <= <GND>
i2c_tx_data[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
i2c_tx_data[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
i2c_tx_data[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
i2c_tx_data[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
i2c_tx_data[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
i2c_tx_data[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
i2c_tx_data[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
i2c_tx_data[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
i2c_tx_data_valid <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
i2c_rx_data[0] => ~NO_FANOUT~
i2c_rx_data[1] => ~NO_FANOUT~
i2c_rx_data[2] => ~NO_FANOUT~
i2c_rx_data[3] => ~NO_FANOUT~
i2c_rx_data[4] => ~NO_FANOUT~
i2c_rx_data[5] => ~NO_FANOUT~
i2c_rx_data[6] => ~NO_FANOUT~
i2c_rx_data[7] => ~NO_FANOUT~
i2c_rx_data_valid => ~NO_FANOUT~
i2c_rx_data_en <= <GND>
i2c_error => ~NO_FANOUT~
regif_cs => process_1.IN0
regif_wen => process_1.IN1
regif_addr[0] => LessThan0.IN14
regif_addr[0] => LessThan1.IN14
regif_addr[0] => wm8731_cfg_nxt.DATAB
regif_addr[1] => LessThan0.IN13
regif_addr[1] => LessThan1.IN13
regif_addr[1] => wm8731_cfg_nxt.DATAB
regif_addr[2] => LessThan0.IN12
regif_addr[2] => LessThan1.IN12
regif_addr[2] => wm8731_cfg_nxt.DATAB
regif_addr[3] => LessThan0.IN11
regif_addr[3] => LessThan1.IN11
regif_addr[3] => wm8731_cfg_nxt.DATAB
regif_addr[4] => LessThan0.IN10
regif_addr[4] => LessThan1.IN10
regif_addr[4] => wm8731_cfg_nxt.DATAB
regif_addr[5] => LessThan0.IN9
regif_addr[5] => LessThan1.IN9
regif_addr[5] => wm8731_cfg_nxt.DATAB
regif_addr[6] => LessThan0.IN8
regif_addr[6] => LessThan1.IN8
regif_addr[6] => wm8731_cfg_nxt.DATAB
regif_addr[7] => wm8731_cfg_nxt.DATAB
regif_data_in[0] => wm8731_cfg_nxt.DATAB
regif_data_in[1] => wm8731_cfg_nxt.DATAB
regif_data_in[2] => wm8731_cfg_nxt.DATAB
regif_data_in[3] => wm8731_cfg_nxt.DATAB
regif_data_in[4] => wm8731_cfg_nxt.DATAB
regif_data_in[5] => wm8731_cfg_nxt.DATAB
regif_data_in[6] => wm8731_cfg_nxt.DATAB
regif_data_in[7] => wm8731_cfg_nxt.DATAB
regif_data_out[0] <= <GND>
regif_data_out[1] <= <GND>
regif_data_out[2] <= <GND>
regif_data_out[3] <= <GND>
regif_data_out[4] <= <GND>
regif_data_out[5] <= <GND>
regif_data_out[6] <= <GND>
regif_data_out[7] <= <GND>


|fpga_audiofx|i2c_master:i2c_master_inst
clock => fifo:rx_buf_inst.clock
clock => i2c_clock_dly.CLK
clock => error_int.CLK
clock => bit_cnt[0].CLK
clock => bit_cnt[1].CLK
clock => bit_cnt[2].CLK
clock => rx_byte_cnt[0].CLK
clock => rx_byte_cnt[1].CLK
clock => rx_byte_cnt[2].CLK
clock => rx_byte_cnt[3].CLK
clock => rx_byte_cnt[4].CLK
clock => tx_byte_cnt[0].CLK
clock => tx_byte_cnt[1].CLK
clock => tx_byte_cnt[2].CLK
clock => tx_byte_cnt[3].CLK
clock => tx_byte_cnt[4].CLK
clock => bytes_rx_reg[0].CLK
clock => bytes_rx_reg[1].CLK
clock => bytes_rx_reg[2].CLK
clock => bytes_rx_reg[3].CLK
clock => bytes_rx_reg[4].CLK
clock => bytes_tx_reg[0].CLK
clock => bytes_tx_reg[1].CLK
clock => bytes_tx_reg[2].CLK
clock => bytes_tx_reg[3].CLK
clock => bytes_tx_reg[4].CLK
clock => slave_addr_reg[0].CLK
clock => slave_addr_reg[1].CLK
clock => slave_addr_reg[2].CLK
clock => slave_addr_reg[3].CLK
clock => slave_addr_reg[4].CLK
clock => slave_addr_reg[5].CLK
clock => slave_addr_reg[6].CLK
clock => mode_reg[0].CLK
clock => mode_reg[1].CLK
clock => i2c_rx_shift_reg[0].CLK
clock => i2c_rx_shift_reg[1].CLK
clock => i2c_rx_shift_reg[2].CLK
clock => i2c_rx_shift_reg[3].CLK
clock => i2c_rx_shift_reg[4].CLK
clock => i2c_rx_shift_reg[5].CLK
clock => i2c_rx_shift_reg[6].CLK
clock => i2c_rx_shift_reg[7].CLK
clock => i2c_tx_shift_reg[0].CLK
clock => i2c_tx_shift_reg[1].CLK
clock => i2c_tx_shift_reg[2].CLK
clock => i2c_tx_shift_reg[3].CLK
clock => i2c_tx_shift_reg[4].CLK
clock => i2c_tx_shift_reg[5].CLK
clock => i2c_tx_shift_reg[6].CLK
clock => i2c_tx_shift_reg[7].CLK
clock => fifo:tx_buf_inst.clock
clock => clock_generator:clk_gen.clock
clock => follow_state~1.DATAIN
clock => state~1.DATAIN
reset_n => fifo:rx_buf_inst.reset_n
reset_n => fifo:tx_buf_inst.reset_n
reset_n => clock_generator:clk_gen.reset_n
reset_n => i2c_clock_dly.ACLR
reset_n => error_int.ACLR
reset_n => bit_cnt[0].ACLR
reset_n => bit_cnt[1].ACLR
reset_n => bit_cnt[2].ACLR
reset_n => rx_byte_cnt[0].ACLR
reset_n => rx_byte_cnt[1].ACLR
reset_n => rx_byte_cnt[2].ACLR
reset_n => rx_byte_cnt[3].ACLR
reset_n => rx_byte_cnt[4].ACLR
reset_n => tx_byte_cnt[0].ACLR
reset_n => tx_byte_cnt[1].ACLR
reset_n => tx_byte_cnt[2].ACLR
reset_n => tx_byte_cnt[3].ACLR
reset_n => tx_byte_cnt[4].ACLR
reset_n => bytes_rx_reg[0].ACLR
reset_n => bytes_rx_reg[1].ACLR
reset_n => bytes_rx_reg[2].ACLR
reset_n => bytes_rx_reg[3].ACLR
reset_n => bytes_rx_reg[4].ACLR
reset_n => bytes_tx_reg[0].ACLR
reset_n => bytes_tx_reg[1].ACLR
reset_n => bytes_tx_reg[2].ACLR
reset_n => bytes_tx_reg[3].ACLR
reset_n => bytes_tx_reg[4].ACLR
reset_n => slave_addr_reg[0].ACLR
reset_n => slave_addr_reg[1].ACLR
reset_n => slave_addr_reg[2].ACLR
reset_n => slave_addr_reg[3].ACLR
reset_n => slave_addr_reg[4].ACLR
reset_n => slave_addr_reg[5].ACLR
reset_n => slave_addr_reg[6].ACLR
reset_n => mode_reg[0].ACLR
reset_n => mode_reg[1].ACLR
reset_n => i2c_rx_shift_reg[0].ACLR
reset_n => i2c_rx_shift_reg[1].ACLR
reset_n => i2c_rx_shift_reg[2].ACLR
reset_n => i2c_rx_shift_reg[3].ACLR
reset_n => i2c_rx_shift_reg[4].ACLR
reset_n => i2c_rx_shift_reg[5].ACLR
reset_n => i2c_rx_shift_reg[6].ACLR
reset_n => i2c_rx_shift_reg[7].ACLR
reset_n => i2c_tx_shift_reg[0].ACLR
reset_n => i2c_tx_shift_reg[1].ACLR
reset_n => i2c_tx_shift_reg[2].ACLR
reset_n => i2c_tx_shift_reg[3].ACLR
reset_n => i2c_tx_shift_reg[4].ACLR
reset_n => i2c_tx_shift_reg[5].ACLR
reset_n => i2c_tx_shift_reg[6].ACLR
reset_n => i2c_tx_shift_reg[7].ACLR
reset_n => follow_state~3.DATAIN
reset_n => state~3.DATAIN
i2c_clk <= i2c_clk.DB_MAX_OUTPUT_PORT_TYPE
i2c_dat <> i2c_dat
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
cs => mode_reg_nxt.OUTPUTSELECT
cs => mode_reg_nxt.OUTPUTSELECT
cs => slave_addr_reg_nxt.OUTPUTSELECT
cs => slave_addr_reg_nxt.OUTPUTSELECT
cs => slave_addr_reg_nxt.OUTPUTSELECT
cs => slave_addr_reg_nxt.OUTPUTSELECT
cs => slave_addr_reg_nxt.OUTPUTSELECT
cs => slave_addr_reg_nxt.OUTPUTSELECT
cs => slave_addr_reg_nxt.OUTPUTSELECT
cs => bytes_tx_reg_nxt.OUTPUTSELECT
cs => bytes_tx_reg_nxt.OUTPUTSELECT
cs => bytes_tx_reg_nxt.OUTPUTSELECT
cs => bytes_tx_reg_nxt.OUTPUTSELECT
cs => bytes_tx_reg_nxt.OUTPUTSELECT
cs => bytes_rx_reg_nxt.OUTPUTSELECT
cs => bytes_rx_reg_nxt.OUTPUTSELECT
cs => bytes_rx_reg_nxt.OUTPUTSELECT
cs => bytes_rx_reg_nxt.OUTPUTSELECT
cs => bytes_rx_reg_nxt.OUTPUTSELECT
cs => bit_cnt_nxt.OUTPUTSELECT
cs => bit_cnt_nxt.OUTPUTSELECT
cs => bit_cnt_nxt.OUTPUTSELECT
cs => state_nxt.OUTPUTSELECT
cs => state_nxt.OUTPUTSELECT
cs => state_nxt.OUTPUTSELECT
cs => state_nxt.OUTPUTSELECT
cs => state_nxt.OUTPUTSELECT
cs => state_nxt.OUTPUTSELECT
cs => state_nxt.OUTPUTSELECT
cs => state_nxt.OUTPUTSELECT
cs => state_nxt.OUTPUTSELECT
cs => state_nxt.OUTPUTSELECT
cs => state_nxt.OUTPUTSELECT
mode[0] => mode_reg_nxt.DATAB
mode[1] => mode_reg_nxt.DATAB
slave_addr[0] => slave_addr_reg_nxt.DATAB
slave_addr[1] => slave_addr_reg_nxt.DATAB
slave_addr[2] => slave_addr_reg_nxt.DATAB
slave_addr[3] => slave_addr_reg_nxt.DATAB
slave_addr[4] => slave_addr_reg_nxt.DATAB
slave_addr[5] => slave_addr_reg_nxt.DATAB
slave_addr[6] => slave_addr_reg_nxt.DATAB
bytes_tx[0] => bytes_tx_reg_nxt.DATAB
bytes_tx[1] => bytes_tx_reg_nxt.DATAB
bytes_tx[2] => bytes_tx_reg_nxt.DATAB
bytes_tx[3] => bytes_tx_reg_nxt.DATAB
bytes_tx[4] => bytes_tx_reg_nxt.DATAB
bytes_rx[0] => bytes_rx_reg_nxt.DATAB
bytes_rx[1] => bytes_rx_reg_nxt.DATAB
bytes_rx[2] => bytes_rx_reg_nxt.DATAB
bytes_rx[3] => bytes_rx_reg_nxt.DATAB
bytes_rx[4] => bytes_rx_reg_nxt.DATAB
tx_data[0] => fifo:tx_buf_inst.data_in[0]
tx_data[1] => fifo:tx_buf_inst.data_in[1]
tx_data[2] => fifo:tx_buf_inst.data_in[2]
tx_data[3] => fifo:tx_buf_inst.data_in[3]
tx_data[4] => fifo:tx_buf_inst.data_in[4]
tx_data[5] => fifo:tx_buf_inst.data_in[5]
tx_data[6] => fifo:tx_buf_inst.data_in[6]
tx_data[7] => fifo:tx_buf_inst.data_in[7]
tx_data_valid => fifo:tx_buf_inst.write_en
rx_data[0] <= fifo:rx_buf_inst.data_out[0]
rx_data[1] <= fifo:rx_buf_inst.data_out[1]
rx_data[2] <= fifo:rx_buf_inst.data_out[2]
rx_data[3] <= fifo:rx_buf_inst.data_out[3]
rx_data[4] <= fifo:rx_buf_inst.data_out[4]
rx_data[5] <= fifo:rx_buf_inst.data_out[5]
rx_data[6] <= fifo:rx_buf_inst.data_out[6]
rx_data[7] <= fifo:rx_buf_inst.data_out[7]
rx_data_valid <= fifo:rx_buf_inst.empty
rx_data_en => fifo:rx_buf_inst.read_en
error <= error.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|i2c_master:i2c_master_inst|fifo:rx_buf_inst
clock => fill_cnt_local[0].CLK
clock => fill_cnt_local[1].CLK
clock => fill_cnt_local[2].CLK
clock => fill_cnt_local[3].CLK
clock => fill_cnt_local[4].CLK
clock => read_ptr[0].CLK
clock => read_ptr[1].CLK
clock => read_ptr[2].CLK
clock => read_ptr[3].CLK
clock => write_ptr[0].CLK
clock => write_ptr[1].CLK
clock => write_ptr[2].CLK
clock => write_ptr[3].CLK
clock => ram[15][0].CLK
clock => ram[15][1].CLK
clock => ram[15][2].CLK
clock => ram[15][3].CLK
clock => ram[15][4].CLK
clock => ram[15][5].CLK
clock => ram[15][6].CLK
clock => ram[15][7].CLK
clock => ram[14][0].CLK
clock => ram[14][1].CLK
clock => ram[14][2].CLK
clock => ram[14][3].CLK
clock => ram[14][4].CLK
clock => ram[14][5].CLK
clock => ram[14][6].CLK
clock => ram[14][7].CLK
clock => ram[13][0].CLK
clock => ram[13][1].CLK
clock => ram[13][2].CLK
clock => ram[13][3].CLK
clock => ram[13][4].CLK
clock => ram[13][5].CLK
clock => ram[13][6].CLK
clock => ram[13][7].CLK
clock => ram[12][0].CLK
clock => ram[12][1].CLK
clock => ram[12][2].CLK
clock => ram[12][3].CLK
clock => ram[12][4].CLK
clock => ram[12][5].CLK
clock => ram[12][6].CLK
clock => ram[12][7].CLK
clock => ram[11][0].CLK
clock => ram[11][1].CLK
clock => ram[11][2].CLK
clock => ram[11][3].CLK
clock => ram[11][4].CLK
clock => ram[11][5].CLK
clock => ram[11][6].CLK
clock => ram[11][7].CLK
clock => ram[10][0].CLK
clock => ram[10][1].CLK
clock => ram[10][2].CLK
clock => ram[10][3].CLK
clock => ram[10][4].CLK
clock => ram[10][5].CLK
clock => ram[10][6].CLK
clock => ram[10][7].CLK
clock => ram[9][0].CLK
clock => ram[9][1].CLK
clock => ram[9][2].CLK
clock => ram[9][3].CLK
clock => ram[9][4].CLK
clock => ram[9][5].CLK
clock => ram[9][6].CLK
clock => ram[9][7].CLK
clock => ram[8][0].CLK
clock => ram[8][1].CLK
clock => ram[8][2].CLK
clock => ram[8][3].CLK
clock => ram[8][4].CLK
clock => ram[8][5].CLK
clock => ram[8][6].CLK
clock => ram[8][7].CLK
clock => ram[7][0].CLK
clock => ram[7][1].CLK
clock => ram[7][2].CLK
clock => ram[7][3].CLK
clock => ram[7][4].CLK
clock => ram[7][5].CLK
clock => ram[7][6].CLK
clock => ram[7][7].CLK
clock => ram[6][0].CLK
clock => ram[6][1].CLK
clock => ram[6][2].CLK
clock => ram[6][3].CLK
clock => ram[6][4].CLK
clock => ram[6][5].CLK
clock => ram[6][6].CLK
clock => ram[6][7].CLK
clock => ram[5][0].CLK
clock => ram[5][1].CLK
clock => ram[5][2].CLK
clock => ram[5][3].CLK
clock => ram[5][4].CLK
clock => ram[5][5].CLK
clock => ram[5][6].CLK
clock => ram[5][7].CLK
clock => ram[4][0].CLK
clock => ram[4][1].CLK
clock => ram[4][2].CLK
clock => ram[4][3].CLK
clock => ram[4][4].CLK
clock => ram[4][5].CLK
clock => ram[4][6].CLK
clock => ram[4][7].CLK
clock => ram[3][0].CLK
clock => ram[3][1].CLK
clock => ram[3][2].CLK
clock => ram[3][3].CLK
clock => ram[3][4].CLK
clock => ram[3][5].CLK
clock => ram[3][6].CLK
clock => ram[3][7].CLK
clock => ram[2][0].CLK
clock => ram[2][1].CLK
clock => ram[2][2].CLK
clock => ram[2][3].CLK
clock => ram[2][4].CLK
clock => ram[2][5].CLK
clock => ram[2][6].CLK
clock => ram[2][7].CLK
clock => ram[1][0].CLK
clock => ram[1][1].CLK
clock => ram[1][2].CLK
clock => ram[1][3].CLK
clock => ram[1][4].CLK
clock => ram[1][5].CLK
clock => ram[1][6].CLK
clock => ram[1][7].CLK
clock => ram[0][0].CLK
clock => ram[0][1].CLK
clock => ram[0][2].CLK
clock => ram[0][3].CLK
clock => ram[0][4].CLK
clock => ram[0][5].CLK
clock => ram[0][6].CLK
clock => ram[0][7].CLK
clock => ram_0__7__bypass[0].CLK
clock => ram_0__7__bypass[1].CLK
clock => ram_0__7__bypass[2].CLK
clock => ram_0__7__bypass[3].CLK
clock => ram_0__7__bypass[4].CLK
clock => ram_0__7__bypass[5].CLK
clock => ram_0__7__bypass[6].CLK
clock => ram_0__7__bypass[7].CLK
clock => ram_0__7__bypass[8].CLK
clock => ram_0__7__bypass[9].CLK
clock => ram_0__7__bypass[10].CLK
clock => ram_0__7__bypass[11].CLK
clock => ram_0__7__bypass[12].CLK
clock => ram_0__7__bypass[13].CLK
clock => ram_0__7__bypass[14].CLK
clock => ram_0__7__bypass[15].CLK
clock => ram_0__7__bypass[16].CLK
clock => _~0.CLK
clock => _~1.CLK
clock => _~2.CLK
clock => _~3.CLK
clock => _~4.CLK
clock => _~5.CLK
clock => _~6.CLK
clock => _~7.CLK
clock => _~8.CLK
clock => altsyncram:ram[0][7]__1.clock0
reset_n => fill_cnt_local[0].ACLR
reset_n => fill_cnt_local[1].ACLR
reset_n => fill_cnt_local[2].ACLR
reset_n => fill_cnt_local[3].ACLR
reset_n => fill_cnt_local[4].ACLR
reset_n => read_ptr[0].ACLR
reset_n => read_ptr[1].ACLR
reset_n => read_ptr[2].ACLR
reset_n => read_ptr[3].ACLR
reset_n => write_ptr[0].ACLR
reset_n => write_ptr[1].ACLR
reset_n => write_ptr[2].ACLR
reset_n => write_ptr[3].ACLR
reset_n => ram_0__7__bypass[2].ACLR
reset_n => ram_0__7__bypass[4].ACLR
reset_n => ram_0__7__bypass[6].ACLR
reset_n => ram_0__7__bypass[8].ACLR
reset_n => _~0.ACLR
write_en => process_1.IN1
write_en => process_1.IN0
write_en => process_1.IN0
write_en => ram[15][0].ENA
write_en => ram[15][1].ENA
write_en => ram[15][2].ENA
write_en => ram[15][3].ENA
write_en => ram[15][4].ENA
write_en => ram[15][5].ENA
write_en => ram[15][6].ENA
write_en => ram[15][7].ENA
write_en => ram[14][0].ENA
write_en => ram[14][1].ENA
write_en => ram[14][2].ENA
write_en => ram[14][3].ENA
write_en => ram[14][4].ENA
write_en => ram[14][5].ENA
write_en => ram[14][6].ENA
write_en => ram[14][7].ENA
write_en => ram[13][0].ENA
write_en => ram[13][1].ENA
write_en => ram[13][2].ENA
write_en => ram[13][3].ENA
write_en => ram[13][4].ENA
write_en => ram[13][5].ENA
write_en => ram[13][6].ENA
write_en => ram[13][7].ENA
write_en => ram[12][0].ENA
write_en => ram[12][1].ENA
write_en => ram[12][2].ENA
write_en => ram[12][3].ENA
write_en => ram[12][4].ENA
write_en => ram[12][5].ENA
write_en => ram[12][6].ENA
write_en => ram[12][7].ENA
write_en => ram[11][0].ENA
write_en => ram[11][1].ENA
write_en => ram[11][2].ENA
write_en => ram[11][3].ENA
write_en => ram[11][4].ENA
write_en => ram[11][5].ENA
write_en => ram[11][6].ENA
write_en => ram[11][7].ENA
write_en => ram[10][0].ENA
write_en => ram[10][1].ENA
write_en => ram[10][2].ENA
write_en => ram[10][3].ENA
write_en => ram[10][4].ENA
write_en => ram[10][5].ENA
write_en => ram[10][6].ENA
write_en => ram[10][7].ENA
write_en => ram[9][0].ENA
write_en => ram[9][1].ENA
write_en => ram[9][2].ENA
write_en => ram[9][3].ENA
write_en => ram[9][4].ENA
write_en => ram[9][5].ENA
write_en => ram[9][6].ENA
write_en => ram[9][7].ENA
write_en => ram[8][0].ENA
write_en => ram[8][1].ENA
write_en => ram[8][2].ENA
write_en => ram[8][3].ENA
write_en => ram[8][4].ENA
write_en => ram[8][5].ENA
write_en => ram[8][6].ENA
write_en => ram[8][7].ENA
write_en => ram[7][0].ENA
write_en => ram[7][1].ENA
write_en => ram[7][2].ENA
write_en => ram[7][3].ENA
write_en => ram[7][4].ENA
write_en => ram[7][5].ENA
write_en => ram[7][6].ENA
write_en => ram[7][7].ENA
write_en => ram[6][0].ENA
write_en => ram[6][1].ENA
write_en => ram[6][2].ENA
write_en => ram[6][3].ENA
write_en => ram[6][4].ENA
write_en => ram[6][5].ENA
write_en => ram[6][6].ENA
write_en => ram[6][7].ENA
write_en => ram[5][0].ENA
write_en => ram[5][1].ENA
write_en => ram[5][2].ENA
write_en => ram[5][3].ENA
write_en => ram[5][4].ENA
write_en => ram[5][5].ENA
write_en => ram[5][6].ENA
write_en => ram[5][7].ENA
write_en => ram[4][0].ENA
write_en => ram[4][1].ENA
write_en => ram[4][2].ENA
write_en => ram[4][3].ENA
write_en => ram[4][4].ENA
write_en => ram[4][5].ENA
write_en => ram[4][6].ENA
write_en => ram[4][7].ENA
write_en => ram[3][0].ENA
write_en => ram[3][1].ENA
write_en => ram[3][2].ENA
write_en => ram[3][3].ENA
write_en => ram[3][4].ENA
write_en => ram[3][5].ENA
write_en => ram[3][6].ENA
write_en => ram[3][7].ENA
write_en => ram[2][0].ENA
write_en => ram[2][1].ENA
write_en => ram[2][2].ENA
write_en => ram[2][3].ENA
write_en => ram[2][4].ENA
write_en => ram[2][5].ENA
write_en => ram[2][6].ENA
write_en => ram[2][7].ENA
write_en => ram[1][0].ENA
write_en => ram[1][1].ENA
write_en => ram[1][2].ENA
write_en => ram[1][3].ENA
write_en => ram[1][4].ENA
write_en => ram[1][5].ENA
write_en => ram[1][6].ENA
write_en => ram[1][7].ENA
write_en => ram[0][0].ENA
write_en => ram[0][1].ENA
write_en => ram[0][2].ENA
write_en => ram[0][3].ENA
write_en => ram[0][4].ENA
write_en => ram[0][5].ENA
write_en => ram[0][6].ENA
write_en => ram[0][7].ENA
write_en => ram_0__7__bypass[0].DATAIN
write_en => _.IN4
write_en => altsyncram:ram[0][7]__1.wren_a
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram_0__7__bypass[16].DATAIN
data_in[0] => _~8.DATAIN
data_in[0] => altsyncram:ram[0][7]__1.data_a[7]
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram_0__7__bypass[15].DATAIN
data_in[1] => _~7.DATAIN
data_in[1] => altsyncram:ram[0][7]__1.data_a[6]
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram_0__7__bypass[14].DATAIN
data_in[2] => _~6.DATAIN
data_in[2] => altsyncram:ram[0][7]__1.data_a[5]
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram_0__7__bypass[13].DATAIN
data_in[3] => _~5.DATAIN
data_in[3] => altsyncram:ram[0][7]__1.data_a[4]
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram_0__7__bypass[12].DATAIN
data_in[4] => _~4.DATAIN
data_in[4] => altsyncram:ram[0][7]__1.data_a[3]
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram_0__7__bypass[11].DATAIN
data_in[5] => _~3.DATAIN
data_in[5] => altsyncram:ram[0][7]__1.data_a[2]
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram_0__7__bypass[10].DATAIN
data_in[6] => _~2.DATAIN
data_in[6] => altsyncram:ram[0][7]__1.data_a[1]
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram_0__7__bypass[9].DATAIN
data_in[7] => _~1.DATAIN
data_in[7] => altsyncram:ram[0][7]__1.data_a[0]
read_en => process_1.IN1
read_en => process_1.IN1
read_en => process_1.IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[0] <= fill_cnt_local[0].DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[1] <= fill_cnt_local[1].DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[2] <= fill_cnt_local[2].DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[3] <= fill_cnt_local[3].DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[4] <= fill_cnt_local[4].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|i2c_master:i2c_master_inst|fifo:rx_buf_inst|altsyncram:ram[0][7]__1
wren_a => altsyncram_t8i1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t8i1:auto_generated.data_a[0]
data_a[1] => altsyncram_t8i1:auto_generated.data_a[1]
data_a[2] => altsyncram_t8i1:auto_generated.data_a[2]
data_a[3] => altsyncram_t8i1:auto_generated.data_a[3]
data_a[4] => altsyncram_t8i1:auto_generated.data_a[4]
data_a[5] => altsyncram_t8i1:auto_generated.data_a[5]
data_a[6] => altsyncram_t8i1:auto_generated.data_a[6]
data_a[7] => altsyncram_t8i1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_t8i1:auto_generated.address_a[0]
address_a[1] => altsyncram_t8i1:auto_generated.address_a[1]
address_a[2] => altsyncram_t8i1:auto_generated.address_a[2]
address_a[3] => altsyncram_t8i1:auto_generated.address_a[3]
address_b[0] => altsyncram_t8i1:auto_generated.address_b[0]
address_b[1] => altsyncram_t8i1:auto_generated.address_b[1]
address_b[2] => altsyncram_t8i1:auto_generated.address_b[2]
address_b[3] => altsyncram_t8i1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => altsyncram_t8i1:auto_generated.addressstall_b
clock0 => altsyncram_t8i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_t8i1:auto_generated.q_b[0]
q_b[1] <= altsyncram_t8i1:auto_generated.q_b[1]
q_b[2] <= altsyncram_t8i1:auto_generated.q_b[2]
q_b[3] <= altsyncram_t8i1:auto_generated.q_b[3]
q_b[4] <= altsyncram_t8i1:auto_generated.q_b[4]
q_b[5] <= altsyncram_t8i1:auto_generated.q_b[5]
q_b[6] <= altsyncram_t8i1:auto_generated.q_b[6]
q_b[7] <= altsyncram_t8i1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fpga_audiofx|i2c_master:i2c_master_inst|fifo:rx_buf_inst|altsyncram:ram[0][7]__1|altsyncram_t8i1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
addressstall_b => ram_block1a0.PORTBADDRSTALL
addressstall_b => ram_block1a1.PORTBADDRSTALL
addressstall_b => ram_block1a2.PORTBADDRSTALL
addressstall_b => ram_block1a3.PORTBADDRSTALL
addressstall_b => ram_block1a4.PORTBADDRSTALL
addressstall_b => ram_block1a5.PORTBADDRSTALL
addressstall_b => ram_block1a6.PORTBADDRSTALL
addressstall_b => ram_block1a7.PORTBADDRSTALL
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|fpga_audiofx|i2c_master:i2c_master_inst|fifo:tx_buf_inst
clock => fill_cnt_local[0].CLK
clock => fill_cnt_local[1].CLK
clock => fill_cnt_local[2].CLK
clock => fill_cnt_local[3].CLK
clock => fill_cnt_local[4].CLK
clock => read_ptr[0].CLK
clock => read_ptr[1].CLK
clock => read_ptr[2].CLK
clock => read_ptr[3].CLK
clock => write_ptr[0].CLK
clock => write_ptr[1].CLK
clock => write_ptr[2].CLK
clock => write_ptr[3].CLK
clock => ram[15][0].CLK
clock => ram[15][1].CLK
clock => ram[15][2].CLK
clock => ram[15][3].CLK
clock => ram[15][4].CLK
clock => ram[15][5].CLK
clock => ram[15][6].CLK
clock => ram[15][7].CLK
clock => ram[14][0].CLK
clock => ram[14][1].CLK
clock => ram[14][2].CLK
clock => ram[14][3].CLK
clock => ram[14][4].CLK
clock => ram[14][5].CLK
clock => ram[14][6].CLK
clock => ram[14][7].CLK
clock => ram[13][0].CLK
clock => ram[13][1].CLK
clock => ram[13][2].CLK
clock => ram[13][3].CLK
clock => ram[13][4].CLK
clock => ram[13][5].CLK
clock => ram[13][6].CLK
clock => ram[13][7].CLK
clock => ram[12][0].CLK
clock => ram[12][1].CLK
clock => ram[12][2].CLK
clock => ram[12][3].CLK
clock => ram[12][4].CLK
clock => ram[12][5].CLK
clock => ram[12][6].CLK
clock => ram[12][7].CLK
clock => ram[11][0].CLK
clock => ram[11][1].CLK
clock => ram[11][2].CLK
clock => ram[11][3].CLK
clock => ram[11][4].CLK
clock => ram[11][5].CLK
clock => ram[11][6].CLK
clock => ram[11][7].CLK
clock => ram[10][0].CLK
clock => ram[10][1].CLK
clock => ram[10][2].CLK
clock => ram[10][3].CLK
clock => ram[10][4].CLK
clock => ram[10][5].CLK
clock => ram[10][6].CLK
clock => ram[10][7].CLK
clock => ram[9][0].CLK
clock => ram[9][1].CLK
clock => ram[9][2].CLK
clock => ram[9][3].CLK
clock => ram[9][4].CLK
clock => ram[9][5].CLK
clock => ram[9][6].CLK
clock => ram[9][7].CLK
clock => ram[8][0].CLK
clock => ram[8][1].CLK
clock => ram[8][2].CLK
clock => ram[8][3].CLK
clock => ram[8][4].CLK
clock => ram[8][5].CLK
clock => ram[8][6].CLK
clock => ram[8][7].CLK
clock => ram[7][0].CLK
clock => ram[7][1].CLK
clock => ram[7][2].CLK
clock => ram[7][3].CLK
clock => ram[7][4].CLK
clock => ram[7][5].CLK
clock => ram[7][6].CLK
clock => ram[7][7].CLK
clock => ram[6][0].CLK
clock => ram[6][1].CLK
clock => ram[6][2].CLK
clock => ram[6][3].CLK
clock => ram[6][4].CLK
clock => ram[6][5].CLK
clock => ram[6][6].CLK
clock => ram[6][7].CLK
clock => ram[5][0].CLK
clock => ram[5][1].CLK
clock => ram[5][2].CLK
clock => ram[5][3].CLK
clock => ram[5][4].CLK
clock => ram[5][5].CLK
clock => ram[5][6].CLK
clock => ram[5][7].CLK
clock => ram[4][0].CLK
clock => ram[4][1].CLK
clock => ram[4][2].CLK
clock => ram[4][3].CLK
clock => ram[4][4].CLK
clock => ram[4][5].CLK
clock => ram[4][6].CLK
clock => ram[4][7].CLK
clock => ram[3][0].CLK
clock => ram[3][1].CLK
clock => ram[3][2].CLK
clock => ram[3][3].CLK
clock => ram[3][4].CLK
clock => ram[3][5].CLK
clock => ram[3][6].CLK
clock => ram[3][7].CLK
clock => ram[2][0].CLK
clock => ram[2][1].CLK
clock => ram[2][2].CLK
clock => ram[2][3].CLK
clock => ram[2][4].CLK
clock => ram[2][5].CLK
clock => ram[2][6].CLK
clock => ram[2][7].CLK
clock => ram[1][0].CLK
clock => ram[1][1].CLK
clock => ram[1][2].CLK
clock => ram[1][3].CLK
clock => ram[1][4].CLK
clock => ram[1][5].CLK
clock => ram[1][6].CLK
clock => ram[1][7].CLK
clock => ram[0][0].CLK
clock => ram[0][1].CLK
clock => ram[0][2].CLK
clock => ram[0][3].CLK
clock => ram[0][4].CLK
clock => ram[0][5].CLK
clock => ram[0][6].CLK
clock => ram[0][7].CLK
clock => ram_0__7__bypass[0].CLK
clock => ram_0__7__bypass[1].CLK
clock => ram_0__7__bypass[2].CLK
clock => ram_0__7__bypass[3].CLK
clock => ram_0__7__bypass[4].CLK
clock => ram_0__7__bypass[5].CLK
clock => ram_0__7__bypass[6].CLK
clock => ram_0__7__bypass[7].CLK
clock => ram_0__7__bypass[8].CLK
clock => ram_0__7__bypass[9].CLK
clock => ram_0__7__bypass[10].CLK
clock => ram_0__7__bypass[11].CLK
clock => ram_0__7__bypass[12].CLK
clock => ram_0__7__bypass[13].CLK
clock => ram_0__7__bypass[14].CLK
clock => ram_0__7__bypass[15].CLK
clock => ram_0__7__bypass[16].CLK
clock => _~0.CLK
clock => _~1.CLK
clock => _~2.CLK
clock => _~3.CLK
clock => _~4.CLK
clock => _~5.CLK
clock => _~6.CLK
clock => _~7.CLK
clock => _~8.CLK
clock => altsyncram:ram[0][7]__1.clock0
reset_n => fill_cnt_local[0].ACLR
reset_n => fill_cnt_local[1].ACLR
reset_n => fill_cnt_local[2].ACLR
reset_n => fill_cnt_local[3].ACLR
reset_n => fill_cnt_local[4].ACLR
reset_n => read_ptr[0].ACLR
reset_n => read_ptr[1].ACLR
reset_n => read_ptr[2].ACLR
reset_n => read_ptr[3].ACLR
reset_n => write_ptr[0].ACLR
reset_n => write_ptr[1].ACLR
reset_n => write_ptr[2].ACLR
reset_n => write_ptr[3].ACLR
reset_n => ram_0__7__bypass[2].ACLR
reset_n => ram_0__7__bypass[4].ACLR
reset_n => ram_0__7__bypass[6].ACLR
reset_n => ram_0__7__bypass[8].ACLR
reset_n => _~0.ACLR
write_en => process_1.IN1
write_en => process_1.IN0
write_en => process_1.IN0
write_en => ram[15][0].ENA
write_en => ram[15][1].ENA
write_en => ram[15][2].ENA
write_en => ram[15][3].ENA
write_en => ram[15][4].ENA
write_en => ram[15][5].ENA
write_en => ram[15][6].ENA
write_en => ram[15][7].ENA
write_en => ram[14][0].ENA
write_en => ram[14][1].ENA
write_en => ram[14][2].ENA
write_en => ram[14][3].ENA
write_en => ram[14][4].ENA
write_en => ram[14][5].ENA
write_en => ram[14][6].ENA
write_en => ram[14][7].ENA
write_en => ram[13][0].ENA
write_en => ram[13][1].ENA
write_en => ram[13][2].ENA
write_en => ram[13][3].ENA
write_en => ram[13][4].ENA
write_en => ram[13][5].ENA
write_en => ram[13][6].ENA
write_en => ram[13][7].ENA
write_en => ram[12][0].ENA
write_en => ram[12][1].ENA
write_en => ram[12][2].ENA
write_en => ram[12][3].ENA
write_en => ram[12][4].ENA
write_en => ram[12][5].ENA
write_en => ram[12][6].ENA
write_en => ram[12][7].ENA
write_en => ram[11][0].ENA
write_en => ram[11][1].ENA
write_en => ram[11][2].ENA
write_en => ram[11][3].ENA
write_en => ram[11][4].ENA
write_en => ram[11][5].ENA
write_en => ram[11][6].ENA
write_en => ram[11][7].ENA
write_en => ram[10][0].ENA
write_en => ram[10][1].ENA
write_en => ram[10][2].ENA
write_en => ram[10][3].ENA
write_en => ram[10][4].ENA
write_en => ram[10][5].ENA
write_en => ram[10][6].ENA
write_en => ram[10][7].ENA
write_en => ram[9][0].ENA
write_en => ram[9][1].ENA
write_en => ram[9][2].ENA
write_en => ram[9][3].ENA
write_en => ram[9][4].ENA
write_en => ram[9][5].ENA
write_en => ram[9][6].ENA
write_en => ram[9][7].ENA
write_en => ram[8][0].ENA
write_en => ram[8][1].ENA
write_en => ram[8][2].ENA
write_en => ram[8][3].ENA
write_en => ram[8][4].ENA
write_en => ram[8][5].ENA
write_en => ram[8][6].ENA
write_en => ram[8][7].ENA
write_en => ram[7][0].ENA
write_en => ram[7][1].ENA
write_en => ram[7][2].ENA
write_en => ram[7][3].ENA
write_en => ram[7][4].ENA
write_en => ram[7][5].ENA
write_en => ram[7][6].ENA
write_en => ram[7][7].ENA
write_en => ram[6][0].ENA
write_en => ram[6][1].ENA
write_en => ram[6][2].ENA
write_en => ram[6][3].ENA
write_en => ram[6][4].ENA
write_en => ram[6][5].ENA
write_en => ram[6][6].ENA
write_en => ram[6][7].ENA
write_en => ram[5][0].ENA
write_en => ram[5][1].ENA
write_en => ram[5][2].ENA
write_en => ram[5][3].ENA
write_en => ram[5][4].ENA
write_en => ram[5][5].ENA
write_en => ram[5][6].ENA
write_en => ram[5][7].ENA
write_en => ram[4][0].ENA
write_en => ram[4][1].ENA
write_en => ram[4][2].ENA
write_en => ram[4][3].ENA
write_en => ram[4][4].ENA
write_en => ram[4][5].ENA
write_en => ram[4][6].ENA
write_en => ram[4][7].ENA
write_en => ram[3][0].ENA
write_en => ram[3][1].ENA
write_en => ram[3][2].ENA
write_en => ram[3][3].ENA
write_en => ram[3][4].ENA
write_en => ram[3][5].ENA
write_en => ram[3][6].ENA
write_en => ram[3][7].ENA
write_en => ram[2][0].ENA
write_en => ram[2][1].ENA
write_en => ram[2][2].ENA
write_en => ram[2][3].ENA
write_en => ram[2][4].ENA
write_en => ram[2][5].ENA
write_en => ram[2][6].ENA
write_en => ram[2][7].ENA
write_en => ram[1][0].ENA
write_en => ram[1][1].ENA
write_en => ram[1][2].ENA
write_en => ram[1][3].ENA
write_en => ram[1][4].ENA
write_en => ram[1][5].ENA
write_en => ram[1][6].ENA
write_en => ram[1][7].ENA
write_en => ram[0][0].ENA
write_en => ram[0][1].ENA
write_en => ram[0][2].ENA
write_en => ram[0][3].ENA
write_en => ram[0][4].ENA
write_en => ram[0][5].ENA
write_en => ram[0][6].ENA
write_en => ram[0][7].ENA
write_en => ram_0__7__bypass[0].DATAIN
write_en => _.IN4
write_en => altsyncram:ram[0][7]__1.wren_a
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram_0__7__bypass[16].DATAIN
data_in[0] => _~8.DATAIN
data_in[0] => altsyncram:ram[0][7]__1.data_a[7]
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram_0__7__bypass[15].DATAIN
data_in[1] => _~7.DATAIN
data_in[1] => altsyncram:ram[0][7]__1.data_a[6]
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram_0__7__bypass[14].DATAIN
data_in[2] => _~6.DATAIN
data_in[2] => altsyncram:ram[0][7]__1.data_a[5]
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram_0__7__bypass[13].DATAIN
data_in[3] => _~5.DATAIN
data_in[3] => altsyncram:ram[0][7]__1.data_a[4]
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram_0__7__bypass[12].DATAIN
data_in[4] => _~4.DATAIN
data_in[4] => altsyncram:ram[0][7]__1.data_a[3]
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram_0__7__bypass[11].DATAIN
data_in[5] => _~3.DATAIN
data_in[5] => altsyncram:ram[0][7]__1.data_a[2]
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram_0__7__bypass[10].DATAIN
data_in[6] => _~2.DATAIN
data_in[6] => altsyncram:ram[0][7]__1.data_a[1]
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram_0__7__bypass[9].DATAIN
data_in[7] => _~1.DATAIN
data_in[7] => altsyncram:ram[0][7]__1.data_a[0]
read_en => process_1.IN1
read_en => process_1.IN1
read_en => process_1.IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[0] <= fill_cnt_local[0].DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[1] <= fill_cnt_local[1].DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[2] <= fill_cnt_local[2].DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[3] <= fill_cnt_local[3].DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[4] <= fill_cnt_local[4].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|i2c_master:i2c_master_inst|fifo:tx_buf_inst|altsyncram:ram[0][7]__1
wren_a => altsyncram_t8i1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t8i1:auto_generated.data_a[0]
data_a[1] => altsyncram_t8i1:auto_generated.data_a[1]
data_a[2] => altsyncram_t8i1:auto_generated.data_a[2]
data_a[3] => altsyncram_t8i1:auto_generated.data_a[3]
data_a[4] => altsyncram_t8i1:auto_generated.data_a[4]
data_a[5] => altsyncram_t8i1:auto_generated.data_a[5]
data_a[6] => altsyncram_t8i1:auto_generated.data_a[6]
data_a[7] => altsyncram_t8i1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_t8i1:auto_generated.address_a[0]
address_a[1] => altsyncram_t8i1:auto_generated.address_a[1]
address_a[2] => altsyncram_t8i1:auto_generated.address_a[2]
address_a[3] => altsyncram_t8i1:auto_generated.address_a[3]
address_b[0] => altsyncram_t8i1:auto_generated.address_b[0]
address_b[1] => altsyncram_t8i1:auto_generated.address_b[1]
address_b[2] => altsyncram_t8i1:auto_generated.address_b[2]
address_b[3] => altsyncram_t8i1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => altsyncram_t8i1:auto_generated.addressstall_b
clock0 => altsyncram_t8i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_t8i1:auto_generated.q_b[0]
q_b[1] <= altsyncram_t8i1:auto_generated.q_b[1]
q_b[2] <= altsyncram_t8i1:auto_generated.q_b[2]
q_b[3] <= altsyncram_t8i1:auto_generated.q_b[3]
q_b[4] <= altsyncram_t8i1:auto_generated.q_b[4]
q_b[5] <= altsyncram_t8i1:auto_generated.q_b[5]
q_b[6] <= altsyncram_t8i1:auto_generated.q_b[6]
q_b[7] <= altsyncram_t8i1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fpga_audiofx|i2c_master:i2c_master_inst|fifo:tx_buf_inst|altsyncram:ram[0][7]__1|altsyncram_t8i1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
addressstall_b => ram_block1a0.PORTBADDRSTALL
addressstall_b => ram_block1a1.PORTBADDRSTALL
addressstall_b => ram_block1a2.PORTBADDRSTALL
addressstall_b => ram_block1a3.PORTBADDRSTALL
addressstall_b => ram_block1a4.PORTBADDRSTALL
addressstall_b => ram_block1a5.PORTBADDRSTALL
addressstall_b => ram_block1a6.PORTBADDRSTALL
addressstall_b => ram_block1a7.PORTBADDRSTALL
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|fpga_audiofx|i2c_master:i2c_master_inst|clock_generator:clk_gen
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
reset_n => counter[2].ACLR
reset_n => counter[3].ACLR
reset_n => counter[4].ACLR
reset_n => counter[5].ACLR
reset_n => counter[6].ACLR
enable => clock_out.IN1
enable => counter_nxt.IN1
clock_out <= clock_out.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|i2s_slave:i2s_slave_inst
clock => ain_lr.CLK
clock => aout_cnt_right[0].CLK
clock => aout_cnt_right[1].CLK
clock => aout_cnt_right[2].CLK
clock => aout_cnt_right[3].CLK
clock => aout_cnt_right[4].CLK
clock => aout_cnt_left[0].CLK
clock => aout_cnt_left[1].CLK
clock => aout_cnt_left[2].CLK
clock => aout_cnt_left[3].CLK
clock => aout_cnt_left[4].CLK
clock => ain_cnt[0].CLK
clock => ain_cnt[1].CLK
clock => ain_cnt[2].CLK
clock => ain_cnt[3].CLK
clock => ain_cnt[4].CLK
clock => audio_data_out_cnt[0].CLK
clock => audio_data_out_cnt[1].CLK
clock => audio_data_out_cnt[2].CLK
clock => audio_data_out_cnt[3].CLK
clock => audio_data_out_cnt[4].CLK
clock => audio_data_in_cnt_right[0].CLK
clock => audio_data_in_cnt_right[1].CLK
clock => audio_data_in_cnt_right[2].CLK
clock => audio_data_in_cnt_right[3].CLK
clock => audio_data_in_cnt_right[4].CLK
clock => audio_data_in_cnt_left[0].CLK
clock => audio_data_in_cnt_left[1].CLK
clock => audio_data_in_cnt_left[2].CLK
clock => audio_data_in_cnt_left[3].CLK
clock => audio_data_in_cnt_left[4].CLK
clock => audio_data_out_sreg[0].CLK
clock => audio_data_out_sreg[1].CLK
clock => audio_data_out_sreg[2].CLK
clock => audio_data_out_sreg[3].CLK
clock => audio_data_out_sreg[4].CLK
clock => audio_data_out_sreg[5].CLK
clock => audio_data_out_sreg[6].CLK
clock => audio_data_out_sreg[7].CLK
clock => audio_data_out_sreg[8].CLK
clock => audio_data_out_sreg[9].CLK
clock => audio_data_out_sreg[10].CLK
clock => audio_data_out_sreg[11].CLK
clock => audio_data_out_sreg[12].CLK
clock => audio_data_out_sreg[13].CLK
clock => audio_data_out_sreg[14].CLK
clock => audio_data_out_sreg[15].CLK
clock => audio_data_out_right[0].CLK
clock => audio_data_out_right[1].CLK
clock => audio_data_out_right[2].CLK
clock => audio_data_out_right[3].CLK
clock => audio_data_out_right[4].CLK
clock => audio_data_out_right[5].CLK
clock => audio_data_out_right[6].CLK
clock => audio_data_out_right[7].CLK
clock => audio_data_out_right[8].CLK
clock => audio_data_out_right[9].CLK
clock => audio_data_out_right[10].CLK
clock => audio_data_out_right[11].CLK
clock => audio_data_out_right[12].CLK
clock => audio_data_out_right[13].CLK
clock => audio_data_out_right[14].CLK
clock => audio_data_out_right[15].CLK
clock => audio_data_out_left[0].CLK
clock => audio_data_out_left[1].CLK
clock => audio_data_out_left[2].CLK
clock => audio_data_out_left[3].CLK
clock => audio_data_out_left[4].CLK
clock => audio_data_out_left[5].CLK
clock => audio_data_out_left[6].CLK
clock => audio_data_out_left[7].CLK
clock => audio_data_out_left[8].CLK
clock => audio_data_out_left[9].CLK
clock => audio_data_out_left[10].CLK
clock => audio_data_out_left[11].CLK
clock => audio_data_out_left[12].CLK
clock => audio_data_out_left[13].CLK
clock => audio_data_out_left[14].CLK
clock => audio_data_out_left[15].CLK
clock => audio_data_in_sreg[0].CLK
clock => audio_data_in_sreg[1].CLK
clock => audio_data_in_sreg[2].CLK
clock => audio_data_in_sreg[3].CLK
clock => audio_data_in_sreg[4].CLK
clock => audio_data_in_sreg[5].CLK
clock => audio_data_in_sreg[6].CLK
clock => audio_data_in_sreg[7].CLK
clock => audio_data_in_sreg[8].CLK
clock => audio_data_in_sreg[9].CLK
clock => audio_data_in_sreg[10].CLK
clock => audio_data_in_sreg[11].CLK
clock => audio_data_in_sreg[12].CLK
clock => audio_data_in_sreg[13].CLK
clock => audio_data_in_sreg[14].CLK
clock => audio_data_in_sreg[15].CLK
clock => audio_data_in_right[0].CLK
clock => audio_data_in_right[1].CLK
clock => audio_data_in_right[2].CLK
clock => audio_data_in_right[3].CLK
clock => audio_data_in_right[4].CLK
clock => audio_data_in_right[5].CLK
clock => audio_data_in_right[6].CLK
clock => audio_data_in_right[7].CLK
clock => audio_data_in_right[8].CLK
clock => audio_data_in_right[9].CLK
clock => audio_data_in_right[10].CLK
clock => audio_data_in_right[11].CLK
clock => audio_data_in_right[12].CLK
clock => audio_data_in_right[13].CLK
clock => audio_data_in_right[14].CLK
clock => audio_data_in_right[15].CLK
clock => audio_data_in_left[0].CLK
clock => audio_data_in_left[1].CLK
clock => audio_data_in_left[2].CLK
clock => audio_data_in_left[3].CLK
clock => audio_data_in_left[4].CLK
clock => audio_data_in_left[5].CLK
clock => audio_data_in_left[6].CLK
clock => audio_data_in_left[7].CLK
clock => audio_data_in_left[8].CLK
clock => audio_data_in_left[9].CLK
clock => audio_data_in_left[10].CLK
clock => audio_data_in_left[11].CLK
clock => audio_data_in_left[12].CLK
clock => audio_data_in_left[13].CLK
clock => audio_data_in_left[14].CLK
clock => audio_data_in_left[15].CLK
clock => audio_data_in_lr.CLK
clock => i2s_adc_sdat_reg.CLK
clock => i2s_dac_ws_sreg[0].CLK
clock => i2s_dac_ws_sreg[1].CLK
clock => i2s_adc_ws_sreg[0].CLK
clock => i2s_adc_ws_sreg[1].CLK
clock => i2s_sclk_sreg[0].CLK
clock => i2s_sclk_sreg[1].CLK
clock => i2s_sclk_sreg[2].CLK
clock => state_aout~1.DATAIN
clock => state_ain~1.DATAIN
reset_n => ain_lr.ACLR
reset_n => aout_cnt_right[0].PRESET
reset_n => aout_cnt_right[1].PRESET
reset_n => aout_cnt_right[2].PRESET
reset_n => aout_cnt_right[3].PRESET
reset_n => aout_cnt_right[4].ACLR
reset_n => aout_cnt_left[0].PRESET
reset_n => aout_cnt_left[1].PRESET
reset_n => aout_cnt_left[2].PRESET
reset_n => aout_cnt_left[3].PRESET
reset_n => aout_cnt_left[4].ACLR
reset_n => ain_cnt[0].ACLR
reset_n => ain_cnt[1].ACLR
reset_n => ain_cnt[2].ACLR
reset_n => ain_cnt[3].ACLR
reset_n => ain_cnt[4].PRESET
reset_n => audio_data_out_cnt[0].PRESET
reset_n => audio_data_out_cnt[1].ACLR
reset_n => audio_data_out_cnt[2].ACLR
reset_n => audio_data_out_cnt[3].ACLR
reset_n => audio_data_out_cnt[4].PRESET
reset_n => audio_data_in_cnt_right[0].PRESET
reset_n => audio_data_in_cnt_right[1].ACLR
reset_n => audio_data_in_cnt_right[2].ACLR
reset_n => audio_data_in_cnt_right[3].ACLR
reset_n => audio_data_in_cnt_right[4].PRESET
reset_n => audio_data_in_cnt_left[0].PRESET
reset_n => audio_data_in_cnt_left[1].ACLR
reset_n => audio_data_in_cnt_left[2].ACLR
reset_n => audio_data_in_cnt_left[3].ACLR
reset_n => audio_data_in_cnt_left[4].PRESET
reset_n => audio_data_out_sreg[0].ACLR
reset_n => audio_data_out_sreg[1].ACLR
reset_n => audio_data_out_sreg[2].ACLR
reset_n => audio_data_out_sreg[3].ACLR
reset_n => audio_data_out_sreg[4].ACLR
reset_n => audio_data_out_sreg[5].ACLR
reset_n => audio_data_out_sreg[6].ACLR
reset_n => audio_data_out_sreg[7].ACLR
reset_n => audio_data_out_sreg[8].ACLR
reset_n => audio_data_out_sreg[9].ACLR
reset_n => audio_data_out_sreg[10].ACLR
reset_n => audio_data_out_sreg[11].ACLR
reset_n => audio_data_out_sreg[12].ACLR
reset_n => audio_data_out_sreg[13].ACLR
reset_n => audio_data_out_sreg[14].ACLR
reset_n => audio_data_out_sreg[15].ACLR
reset_n => audio_data_out_right[0].ACLR
reset_n => audio_data_out_right[1].ACLR
reset_n => audio_data_out_right[2].ACLR
reset_n => audio_data_out_right[3].ACLR
reset_n => audio_data_out_right[4].ACLR
reset_n => audio_data_out_right[5].ACLR
reset_n => audio_data_out_right[6].ACLR
reset_n => audio_data_out_right[7].ACLR
reset_n => audio_data_out_right[8].ACLR
reset_n => audio_data_out_right[9].ACLR
reset_n => audio_data_out_right[10].ACLR
reset_n => audio_data_out_right[11].ACLR
reset_n => audio_data_out_right[12].ACLR
reset_n => audio_data_out_right[13].ACLR
reset_n => audio_data_out_right[14].ACLR
reset_n => audio_data_out_right[15].ACLR
reset_n => audio_data_out_left[0].ACLR
reset_n => audio_data_out_left[1].ACLR
reset_n => audio_data_out_left[2].ACLR
reset_n => audio_data_out_left[3].ACLR
reset_n => audio_data_out_left[4].ACLR
reset_n => audio_data_out_left[5].ACLR
reset_n => audio_data_out_left[6].ACLR
reset_n => audio_data_out_left[7].ACLR
reset_n => audio_data_out_left[8].ACLR
reset_n => audio_data_out_left[9].ACLR
reset_n => audio_data_out_left[10].ACLR
reset_n => audio_data_out_left[11].ACLR
reset_n => audio_data_out_left[12].ACLR
reset_n => audio_data_out_left[13].ACLR
reset_n => audio_data_out_left[14].ACLR
reset_n => audio_data_out_left[15].ACLR
reset_n => audio_data_in_sreg[0].ACLR
reset_n => audio_data_in_sreg[1].ACLR
reset_n => audio_data_in_sreg[2].ACLR
reset_n => audio_data_in_sreg[3].ACLR
reset_n => audio_data_in_sreg[4].ACLR
reset_n => audio_data_in_sreg[5].ACLR
reset_n => audio_data_in_sreg[6].ACLR
reset_n => audio_data_in_sreg[7].ACLR
reset_n => audio_data_in_sreg[8].ACLR
reset_n => audio_data_in_sreg[9].ACLR
reset_n => audio_data_in_sreg[10].ACLR
reset_n => audio_data_in_sreg[11].ACLR
reset_n => audio_data_in_sreg[12].ACLR
reset_n => audio_data_in_sreg[13].ACLR
reset_n => audio_data_in_sreg[14].ACLR
reset_n => audio_data_in_sreg[15].ACLR
reset_n => audio_data_in_right[0].ACLR
reset_n => audio_data_in_right[1].ACLR
reset_n => audio_data_in_right[2].ACLR
reset_n => audio_data_in_right[3].ACLR
reset_n => audio_data_in_right[4].ACLR
reset_n => audio_data_in_right[5].ACLR
reset_n => audio_data_in_right[6].ACLR
reset_n => audio_data_in_right[7].ACLR
reset_n => audio_data_in_right[8].ACLR
reset_n => audio_data_in_right[9].ACLR
reset_n => audio_data_in_right[10].ACLR
reset_n => audio_data_in_right[11].ACLR
reset_n => audio_data_in_right[12].ACLR
reset_n => audio_data_in_right[13].ACLR
reset_n => audio_data_in_right[14].ACLR
reset_n => audio_data_in_right[15].ACLR
reset_n => audio_data_in_left[0].ACLR
reset_n => audio_data_in_left[1].ACLR
reset_n => audio_data_in_left[2].ACLR
reset_n => audio_data_in_left[3].ACLR
reset_n => audio_data_in_left[4].ACLR
reset_n => audio_data_in_left[5].ACLR
reset_n => audio_data_in_left[6].ACLR
reset_n => audio_data_in_left[7].ACLR
reset_n => audio_data_in_left[8].ACLR
reset_n => audio_data_in_left[9].ACLR
reset_n => audio_data_in_left[10].ACLR
reset_n => audio_data_in_left[11].ACLR
reset_n => audio_data_in_left[12].ACLR
reset_n => audio_data_in_left[13].ACLR
reset_n => audio_data_in_left[14].ACLR
reset_n => audio_data_in_left[15].ACLR
reset_n => audio_data_in_lr.ACLR
reset_n => i2s_adc_sdat_reg.ACLR
reset_n => i2s_dac_ws_sreg[0].PRESET
reset_n => i2s_dac_ws_sreg[1].PRESET
reset_n => i2s_adc_ws_sreg[0].PRESET
reset_n => i2s_adc_ws_sreg[1].PRESET
reset_n => i2s_sclk_sreg[0].ACLR
reset_n => i2s_sclk_sreg[1].ACLR
reset_n => i2s_sclk_sreg[2].ACLR
reset_n => state_aout~3.DATAIN
reset_n => state_ain~3.DATAIN
i2s_sclk => i2s_sclk_sreg[2].DATAIN
i2s_adc_ws => audio_data_in_lr_nxt.DATAB
i2s_adc_ws => i2s_adc_ws_sreg[1].DATAIN
i2s_adc_ws => audio_data_in_cnt_left_nxt.OUTPUTSELECT
i2s_adc_ws => audio_data_in_cnt_left_nxt.OUTPUTSELECT
i2s_adc_ws => audio_data_in_cnt_left_nxt.OUTPUTSELECT
i2s_adc_ws => audio_data_in_cnt_left_nxt.OUTPUTSELECT
i2s_adc_ws => audio_data_in_cnt_left_nxt.OUTPUTSELECT
i2s_adc_ws => audio_data_in_cnt_right_nxt.OUTPUTSELECT
i2s_adc_ws => audio_data_in_cnt_right_nxt.OUTPUTSELECT
i2s_adc_ws => audio_data_in_cnt_right_nxt.OUTPUTSELECT
i2s_adc_ws => audio_data_in_cnt_right_nxt.OUTPUTSELECT
i2s_adc_ws => audio_data_in_cnt_right_nxt.OUTPUTSELECT
i2s_adc_sdat => i2s_adc_sdat_reg.DATAIN
i2s_dac_ws => i2s_dac_ws_sreg[1].DATAIN
i2s_dac_ws => audio_data_out_sreg_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_sreg_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_sreg_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_sreg_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_sreg_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_sreg_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_sreg_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_sreg_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_sreg_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_sreg_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_sreg_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_sreg_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_sreg_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_sreg_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_sreg_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_sreg_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_left_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_left_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_left_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_left_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_left_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_left_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_left_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_left_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_left_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_left_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_left_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_left_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_left_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_left_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_left_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_left_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_right_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_right_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_right_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_right_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_right_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_right_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_right_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_right_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_right_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_right_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_right_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_right_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_right_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_right_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_right_nxt.OUTPUTSELECT
i2s_dac_ws => audio_data_out_right_nxt.OUTPUTSELECT
i2s_dac_sdat <= audio_data_out_sreg[15].DB_MAX_OUTPUT_PORT_TYPE
ain_left_sync <= ain_left_sync.DB_MAX_OUTPUT_PORT_TYPE
ain_left_data <= ain_left_data.DB_MAX_OUTPUT_PORT_TYPE
ain_right_sync <= ain_right_sync.DB_MAX_OUTPUT_PORT_TYPE
ain_right_data <= ain_right_data.DB_MAX_OUTPUT_PORT_TYPE
aout_left_sync => audio_data_out_left_nxt.OUTPUTSELECT
aout_left_sync => audio_data_out_left_nxt.OUTPUTSELECT
aout_left_sync => audio_data_out_left_nxt.OUTPUTSELECT
aout_left_sync => audio_data_out_left_nxt.OUTPUTSELECT
aout_left_sync => audio_data_out_left_nxt.OUTPUTSELECT
aout_left_sync => audio_data_out_left_nxt.OUTPUTSELECT
aout_left_sync => audio_data_out_left_nxt.OUTPUTSELECT
aout_left_sync => audio_data_out_left_nxt.OUTPUTSELECT
aout_left_sync => audio_data_out_left_nxt.OUTPUTSELECT
aout_left_sync => audio_data_out_left_nxt.OUTPUTSELECT
aout_left_sync => audio_data_out_left_nxt.OUTPUTSELECT
aout_left_sync => audio_data_out_left_nxt.OUTPUTSELECT
aout_left_sync => audio_data_out_left_nxt.OUTPUTSELECT
aout_left_sync => audio_data_out_left_nxt.OUTPUTSELECT
aout_left_sync => audio_data_out_left_nxt.OUTPUTSELECT
aout_left_sync => audio_data_out_left_nxt.OUTPUTSELECT
aout_left_sync => aout_cnt_left_nxt.OUTPUTSELECT
aout_left_sync => aout_cnt_left_nxt.OUTPUTSELECT
aout_left_sync => aout_cnt_left_nxt.OUTPUTSELECT
aout_left_sync => aout_cnt_left_nxt.OUTPUTSELECT
aout_left_sync => aout_cnt_left_nxt.OUTPUTSELECT
aout_left_sync => process_2.IN1
aout_left_data => audio_data_out_left_nxt.DATAB
aout_left_data => audio_data_out_left_nxt.DATAB
aout_right_sync => audio_data_out_right_nxt.OUTPUTSELECT
aout_right_sync => audio_data_out_right_nxt.OUTPUTSELECT
aout_right_sync => audio_data_out_right_nxt.OUTPUTSELECT
aout_right_sync => audio_data_out_right_nxt.OUTPUTSELECT
aout_right_sync => audio_data_out_right_nxt.OUTPUTSELECT
aout_right_sync => audio_data_out_right_nxt.OUTPUTSELECT
aout_right_sync => audio_data_out_right_nxt.OUTPUTSELECT
aout_right_sync => audio_data_out_right_nxt.OUTPUTSELECT
aout_right_sync => audio_data_out_right_nxt.OUTPUTSELECT
aout_right_sync => audio_data_out_right_nxt.OUTPUTSELECT
aout_right_sync => audio_data_out_right_nxt.OUTPUTSELECT
aout_right_sync => audio_data_out_right_nxt.OUTPUTSELECT
aout_right_sync => audio_data_out_right_nxt.OUTPUTSELECT
aout_right_sync => audio_data_out_right_nxt.OUTPUTSELECT
aout_right_sync => audio_data_out_right_nxt.OUTPUTSELECT
aout_right_sync => audio_data_out_right_nxt.OUTPUTSELECT
aout_right_sync => aout_cnt_right_nxt.OUTPUTSELECT
aout_right_sync => aout_cnt_right_nxt.OUTPUTSELECT
aout_right_sync => aout_cnt_right_nxt.OUTPUTSELECT
aout_right_sync => aout_cnt_right_nxt.OUTPUTSELECT
aout_right_sync => aout_cnt_right_nxt.OUTPUTSELECT
aout_right_sync => process_2.IN1
aout_right_data => audio_data_out_right_nxt.DATAB
aout_right_data => audio_data_out_right_nxt.DATAB


|fpga_audiofx|uart_interface:uart_interface_inst
clock => uart_transceiver:uart_transceiver_inst.clock
clock => uart_regif_converter:uart_regif_converter_inst.clock
reset => uart_transceiver:uart_transceiver_inst.reset
reset => uart_regif_converter:uart_regif_converter_inst.reset
rxd => uart_transceiver:uart_transceiver_inst.rxd
txd <= uart_transceiver:uart_transceiver_inst.txd
regif_cs[0] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[0]
regif_cs[1] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[1]
regif_cs[2] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[2]
regif_cs[3] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[3]
regif_cs[4] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[4]
regif_cs[5] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[5]
regif_cs[6] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[6]
regif_cs[7] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[7]
regif_cs[8] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[8]
regif_cs[9] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[9]
regif_cs[10] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[10]
regif_cs[11] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[11]
regif_cs[12] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[12]
regif_cs[13] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[13]
regif_cs[14] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[14]
regif_cs[15] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[15]
regif_cs[16] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[16]
regif_cs[17] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[17]
regif_cs[18] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[18]
regif_cs[19] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[19]
regif_cs[20] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[20]
regif_cs[21] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[21]
regif_cs[22] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[22]
regif_cs[23] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[23]
regif_cs[24] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[24]
regif_cs[25] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[25]
regif_cs[26] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[26]
regif_cs[27] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[27]
regif_cs[28] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[28]
regif_cs[29] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[29]
regif_cs[30] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[30]
regif_cs[31] <= uart_regif_converter:uart_regif_converter_inst.regif_cs[31]
regif_wen <= uart_regif_converter:uart_regif_converter_inst.regif_wen
regif_addr[0] <= uart_regif_converter:uart_regif_converter_inst.regif_addr[0]
regif_addr[1] <= uart_regif_converter:uart_regif_converter_inst.regif_addr[1]
regif_addr[2] <= uart_regif_converter:uart_regif_converter_inst.regif_addr[2]
regif_addr[3] <= uart_regif_converter:uart_regif_converter_inst.regif_addr[3]
regif_addr[4] <= uart_regif_converter:uart_regif_converter_inst.regif_addr[4]
regif_addr[5] <= uart_regif_converter:uart_regif_converter_inst.regif_addr[5]
regif_addr[6] <= uart_regif_converter:uart_regif_converter_inst.regif_addr[6]
regif_addr[7] <= uart_regif_converter:uart_regif_converter_inst.regif_addr[7]
regif_data_in[0] <= uart_regif_converter:uart_regif_converter_inst.regif_data_in[0]
regif_data_in[1] <= uart_regif_converter:uart_regif_converter_inst.regif_data_in[1]
regif_data_in[2] <= uart_regif_converter:uart_regif_converter_inst.regif_data_in[2]
regif_data_in[3] <= uart_regif_converter:uart_regif_converter_inst.regif_data_in[3]
regif_data_in[4] <= uart_regif_converter:uart_regif_converter_inst.regif_data_in[4]
regif_data_in[5] <= uart_regif_converter:uart_regif_converter_inst.regif_data_in[5]
regif_data_in[6] <= uart_regif_converter:uart_regif_converter_inst.regif_data_in[6]
regif_data_in[7] <= uart_regif_converter:uart_regif_converter_inst.regif_data_in[7]
regif_data_out[0] => uart_regif_converter:uart_regif_converter_inst.regif_data_out[0]
regif_data_out[1] => uart_regif_converter:uart_regif_converter_inst.regif_data_out[1]
regif_data_out[2] => uart_regif_converter:uart_regif_converter_inst.regif_data_out[2]
regif_data_out[3] => uart_regif_converter:uart_regif_converter_inst.regif_data_out[3]
regif_data_out[4] => uart_regif_converter:uart_regif_converter_inst.regif_data_out[4]
regif_data_out[5] => uart_regif_converter:uart_regif_converter_inst.regif_data_out[5]
regif_data_out[6] => uart_regif_converter:uart_regif_converter_inst.regif_data_out[6]
regif_data_out[7] => uart_regif_converter:uart_regif_converter_inst.regif_data_out[7]


|fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst
clock => fifo:rxbuf_inst.clock
clock => tx_data_sreg[0].CLK
clock => tx_data_sreg[1].CLK
clock => tx_data_sreg[2].CLK
clock => tx_data_sreg[3].CLK
clock => tx_data_sreg[4].CLK
clock => tx_data_sreg[5].CLK
clock => tx_data_sreg[6].CLK
clock => tx_data_sreg[7].CLK
clock => tx_bitcnt[0].CLK
clock => tx_bitcnt[1].CLK
clock => tx_bitcnt[2].CLK
clock => tx_cnt[0].CLK
clock => tx_cnt[1].CLK
clock => tx_cnt[2].CLK
clock => tx_cnt[3].CLK
clock => tx_cnt[4].CLK
clock => tx_cnt[5].CLK
clock => tx_cnt[6].CLK
clock => tx_cnt[7].CLK
clock => tx_cnt[8].CLK
clock => rx_data_sreg[0].CLK
clock => rx_data_sreg[1].CLK
clock => rx_data_sreg[2].CLK
clock => rx_data_sreg[3].CLK
clock => rx_data_sreg[4].CLK
clock => rx_data_sreg[5].CLK
clock => rx_data_sreg[6].CLK
clock => rx_data_sreg[7].CLK
clock => rx_bitcnt[0].CLK
clock => rx_bitcnt[1].CLK
clock => rx_bitcnt[2].CLK
clock => rx_cnt[0].CLK
clock => rx_cnt[1].CLK
clock => rx_cnt[2].CLK
clock => rx_cnt[3].CLK
clock => rx_cnt[4].CLK
clock => rx_cnt[5].CLK
clock => rx_cnt[6].CLK
clock => rx_cnt[7].CLK
clock => rx_cnt[8].CLK
clock => rxd_reg[0].CLK
clock => rxd_reg[1].CLK
clock => rxd_reg[2].CLK
clock => fifo:txbuf_inst.clock
clock => state_tx~1.DATAIN
clock => state_rx~1.DATAIN
reset => tx_data_sreg[0].ACLR
reset => tx_data_sreg[1].ACLR
reset => tx_data_sreg[2].ACLR
reset => tx_data_sreg[3].ACLR
reset => tx_data_sreg[4].ACLR
reset => tx_data_sreg[5].ACLR
reset => tx_data_sreg[6].ACLR
reset => tx_data_sreg[7].ACLR
reset => tx_bitcnt[0].ACLR
reset => tx_bitcnt[1].ACLR
reset => tx_bitcnt[2].ACLR
reset => tx_cnt[0].ACLR
reset => tx_cnt[1].ACLR
reset => tx_cnt[2].ACLR
reset => tx_cnt[3].ACLR
reset => tx_cnt[4].ACLR
reset => tx_cnt[5].ACLR
reset => tx_cnt[6].ACLR
reset => tx_cnt[7].ACLR
reset => tx_cnt[8].ACLR
reset => rx_data_sreg[0].ACLR
reset => rx_data_sreg[1].ACLR
reset => rx_data_sreg[2].ACLR
reset => rx_data_sreg[3].ACLR
reset => rx_data_sreg[4].ACLR
reset => rx_data_sreg[5].ACLR
reset => rx_data_sreg[6].ACLR
reset => rx_data_sreg[7].ACLR
reset => rx_bitcnt[0].ACLR
reset => rx_bitcnt[1].ACLR
reset => rx_bitcnt[2].ACLR
reset => rx_cnt[0].ACLR
reset => rx_cnt[1].ACLR
reset => rx_cnt[2].ACLR
reset => rx_cnt[3].ACLR
reset => rx_cnt[4].ACLR
reset => rx_cnt[5].ACLR
reset => rx_cnt[6].ACLR
reset => rx_cnt[7].ACLR
reset => rx_cnt[8].ACLR
reset => rxd_reg[0].ACLR
reset => rxd_reg[1].ACLR
reset => rxd_reg[2].ACLR
reset => state_tx~3.DATAIN
reset => state_rx~3.DATAIN
reset => fifo:rxbuf_inst.reset_n
reset => fifo:txbuf_inst.reset_n
rx_data[0] <= rx_data.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data.DB_MAX_OUTPUT_PORT_TYPE
rx_data_valid <= fifo:rxbuf_inst.empty
tx_data[0] => txbuf_data_in.DATAB
tx_data[1] => txbuf_data_in.DATAB
tx_data[2] => txbuf_data_in.DATAB
tx_data[3] => txbuf_data_in.DATAB
tx_data[4] => txbuf_data_in.DATAB
tx_data[5] => txbuf_data_in.DATAB
tx_data[6] => txbuf_data_in.DATAB
tx_data[7] => txbuf_data_in.DATAB
tx_data_valid => txbuf_write_en.OUTPUTSELECT
tx_data_valid => txbuf_data_in[7].OUTPUTSELECT
tx_data_valid => txbuf_data_in[6].OUTPUTSELECT
tx_data_valid => txbuf_data_in[5].OUTPUTSELECT
tx_data_valid => txbuf_data_in[4].OUTPUTSELECT
tx_data_valid => txbuf_data_in[3].OUTPUTSELECT
tx_data_valid => txbuf_data_in[2].OUTPUTSELECT
tx_data_valid => txbuf_data_in[1].OUTPUTSELECT
tx_data_valid => txbuf_data_in[0].OUTPUTSELECT
tx_data_ack <= fifo:txbuf_inst.full
rxd => rxd_reg[2].DATAIN
txd <= Selector8.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst
clock => fill_cnt_local[0].CLK
clock => fill_cnt_local[1].CLK
clock => fill_cnt_local[2].CLK
clock => fill_cnt_local[3].CLK
clock => read_ptr[0].CLK
clock => read_ptr[1].CLK
clock => read_ptr[2].CLK
clock => write_ptr[0].CLK
clock => write_ptr[1].CLK
clock => write_ptr[2].CLK
clock => ram[7][0].CLK
clock => ram[7][1].CLK
clock => ram[7][2].CLK
clock => ram[7][3].CLK
clock => ram[7][4].CLK
clock => ram[7][5].CLK
clock => ram[7][6].CLK
clock => ram[7][7].CLK
clock => ram[6][0].CLK
clock => ram[6][1].CLK
clock => ram[6][2].CLK
clock => ram[6][3].CLK
clock => ram[6][4].CLK
clock => ram[6][5].CLK
clock => ram[6][6].CLK
clock => ram[6][7].CLK
clock => ram[5][0].CLK
clock => ram[5][1].CLK
clock => ram[5][2].CLK
clock => ram[5][3].CLK
clock => ram[5][4].CLK
clock => ram[5][5].CLK
clock => ram[5][6].CLK
clock => ram[5][7].CLK
clock => ram[4][0].CLK
clock => ram[4][1].CLK
clock => ram[4][2].CLK
clock => ram[4][3].CLK
clock => ram[4][4].CLK
clock => ram[4][5].CLK
clock => ram[4][6].CLK
clock => ram[4][7].CLK
clock => ram[3][0].CLK
clock => ram[3][1].CLK
clock => ram[3][2].CLK
clock => ram[3][3].CLK
clock => ram[3][4].CLK
clock => ram[3][5].CLK
clock => ram[3][6].CLK
clock => ram[3][7].CLK
clock => ram[2][0].CLK
clock => ram[2][1].CLK
clock => ram[2][2].CLK
clock => ram[2][3].CLK
clock => ram[2][4].CLK
clock => ram[2][5].CLK
clock => ram[2][6].CLK
clock => ram[2][7].CLK
clock => ram[1][0].CLK
clock => ram[1][1].CLK
clock => ram[1][2].CLK
clock => ram[1][3].CLK
clock => ram[1][4].CLK
clock => ram[1][5].CLK
clock => ram[1][6].CLK
clock => ram[1][7].CLK
clock => ram[0][0].CLK
clock => ram[0][1].CLK
clock => ram[0][2].CLK
clock => ram[0][3].CLK
clock => ram[0][4].CLK
clock => ram[0][5].CLK
clock => ram[0][6].CLK
clock => ram[0][7].CLK
reset_n => fill_cnt_local[0].ACLR
reset_n => fill_cnt_local[1].ACLR
reset_n => fill_cnt_local[2].ACLR
reset_n => fill_cnt_local[3].ACLR
reset_n => read_ptr[0].ACLR
reset_n => read_ptr[1].ACLR
reset_n => read_ptr[2].ACLR
reset_n => write_ptr[0].ACLR
reset_n => write_ptr[1].ACLR
reset_n => write_ptr[2].ACLR
write_en => process_1.IN1
write_en => process_1.IN0
write_en => process_1.IN0
write_en => ram[7][0].ENA
write_en => ram[7][1].ENA
write_en => ram[7][2].ENA
write_en => ram[7][3].ENA
write_en => ram[7][4].ENA
write_en => ram[7][5].ENA
write_en => ram[7][6].ENA
write_en => ram[7][7].ENA
write_en => ram[6][0].ENA
write_en => ram[6][1].ENA
write_en => ram[6][2].ENA
write_en => ram[6][3].ENA
write_en => ram[6][4].ENA
write_en => ram[6][5].ENA
write_en => ram[6][6].ENA
write_en => ram[6][7].ENA
write_en => ram[5][0].ENA
write_en => ram[5][1].ENA
write_en => ram[5][2].ENA
write_en => ram[5][3].ENA
write_en => ram[5][4].ENA
write_en => ram[5][5].ENA
write_en => ram[5][6].ENA
write_en => ram[5][7].ENA
write_en => ram[4][0].ENA
write_en => ram[4][1].ENA
write_en => ram[4][2].ENA
write_en => ram[4][3].ENA
write_en => ram[4][4].ENA
write_en => ram[4][5].ENA
write_en => ram[4][6].ENA
write_en => ram[4][7].ENA
write_en => ram[3][0].ENA
write_en => ram[3][1].ENA
write_en => ram[3][2].ENA
write_en => ram[3][3].ENA
write_en => ram[3][4].ENA
write_en => ram[3][5].ENA
write_en => ram[3][6].ENA
write_en => ram[3][7].ENA
write_en => ram[2][0].ENA
write_en => ram[2][1].ENA
write_en => ram[2][2].ENA
write_en => ram[2][3].ENA
write_en => ram[2][4].ENA
write_en => ram[2][5].ENA
write_en => ram[2][6].ENA
write_en => ram[2][7].ENA
write_en => ram[1][0].ENA
write_en => ram[1][1].ENA
write_en => ram[1][2].ENA
write_en => ram[1][3].ENA
write_en => ram[1][4].ENA
write_en => ram[1][5].ENA
write_en => ram[1][6].ENA
write_en => ram[1][7].ENA
write_en => ram[0][0].ENA
write_en => ram[0][1].ENA
write_en => ram[0][2].ENA
write_en => ram[0][3].ENA
write_en => ram[0][4].ENA
write_en => ram[0][5].ENA
write_en => ram[0][6].ENA
write_en => ram[0][7].ENA
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
read_en => process_1.IN1
read_en => process_1.IN1
read_en => process_1.IN1
data_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[0] <= fill_cnt_local[0].DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[1] <= fill_cnt_local[1].DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[2] <= fill_cnt_local[2].DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[3] <= fill_cnt_local[3].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:txbuf_inst
clock => fill_cnt_local[0].CLK
clock => fill_cnt_local[1].CLK
clock => fill_cnt_local[2].CLK
clock => fill_cnt_local[3].CLK
clock => read_ptr[0].CLK
clock => read_ptr[1].CLK
clock => read_ptr[2].CLK
clock => write_ptr[0].CLK
clock => write_ptr[1].CLK
clock => write_ptr[2].CLK
clock => ram[7][0].CLK
clock => ram[7][1].CLK
clock => ram[7][2].CLK
clock => ram[7][3].CLK
clock => ram[7][4].CLK
clock => ram[7][5].CLK
clock => ram[7][6].CLK
clock => ram[7][7].CLK
clock => ram[6][0].CLK
clock => ram[6][1].CLK
clock => ram[6][2].CLK
clock => ram[6][3].CLK
clock => ram[6][4].CLK
clock => ram[6][5].CLK
clock => ram[6][6].CLK
clock => ram[6][7].CLK
clock => ram[5][0].CLK
clock => ram[5][1].CLK
clock => ram[5][2].CLK
clock => ram[5][3].CLK
clock => ram[5][4].CLK
clock => ram[5][5].CLK
clock => ram[5][6].CLK
clock => ram[5][7].CLK
clock => ram[4][0].CLK
clock => ram[4][1].CLK
clock => ram[4][2].CLK
clock => ram[4][3].CLK
clock => ram[4][4].CLK
clock => ram[4][5].CLK
clock => ram[4][6].CLK
clock => ram[4][7].CLK
clock => ram[3][0].CLK
clock => ram[3][1].CLK
clock => ram[3][2].CLK
clock => ram[3][3].CLK
clock => ram[3][4].CLK
clock => ram[3][5].CLK
clock => ram[3][6].CLK
clock => ram[3][7].CLK
clock => ram[2][0].CLK
clock => ram[2][1].CLK
clock => ram[2][2].CLK
clock => ram[2][3].CLK
clock => ram[2][4].CLK
clock => ram[2][5].CLK
clock => ram[2][6].CLK
clock => ram[2][7].CLK
clock => ram[1][0].CLK
clock => ram[1][1].CLK
clock => ram[1][2].CLK
clock => ram[1][3].CLK
clock => ram[1][4].CLK
clock => ram[1][5].CLK
clock => ram[1][6].CLK
clock => ram[1][7].CLK
clock => ram[0][0].CLK
clock => ram[0][1].CLK
clock => ram[0][2].CLK
clock => ram[0][3].CLK
clock => ram[0][4].CLK
clock => ram[0][5].CLK
clock => ram[0][6].CLK
clock => ram[0][7].CLK
reset_n => fill_cnt_local[0].ACLR
reset_n => fill_cnt_local[1].ACLR
reset_n => fill_cnt_local[2].ACLR
reset_n => fill_cnt_local[3].ACLR
reset_n => read_ptr[0].ACLR
reset_n => read_ptr[1].ACLR
reset_n => read_ptr[2].ACLR
reset_n => write_ptr[0].ACLR
reset_n => write_ptr[1].ACLR
reset_n => write_ptr[2].ACLR
write_en => process_1.IN1
write_en => process_1.IN0
write_en => process_1.IN0
write_en => ram[7][0].ENA
write_en => ram[7][1].ENA
write_en => ram[7][2].ENA
write_en => ram[7][3].ENA
write_en => ram[7][4].ENA
write_en => ram[7][5].ENA
write_en => ram[7][6].ENA
write_en => ram[7][7].ENA
write_en => ram[6][0].ENA
write_en => ram[6][1].ENA
write_en => ram[6][2].ENA
write_en => ram[6][3].ENA
write_en => ram[6][4].ENA
write_en => ram[6][5].ENA
write_en => ram[6][6].ENA
write_en => ram[6][7].ENA
write_en => ram[5][0].ENA
write_en => ram[5][1].ENA
write_en => ram[5][2].ENA
write_en => ram[5][3].ENA
write_en => ram[5][4].ENA
write_en => ram[5][5].ENA
write_en => ram[5][6].ENA
write_en => ram[5][7].ENA
write_en => ram[4][0].ENA
write_en => ram[4][1].ENA
write_en => ram[4][2].ENA
write_en => ram[4][3].ENA
write_en => ram[4][4].ENA
write_en => ram[4][5].ENA
write_en => ram[4][6].ENA
write_en => ram[4][7].ENA
write_en => ram[3][0].ENA
write_en => ram[3][1].ENA
write_en => ram[3][2].ENA
write_en => ram[3][3].ENA
write_en => ram[3][4].ENA
write_en => ram[3][5].ENA
write_en => ram[3][6].ENA
write_en => ram[3][7].ENA
write_en => ram[2][0].ENA
write_en => ram[2][1].ENA
write_en => ram[2][2].ENA
write_en => ram[2][3].ENA
write_en => ram[2][4].ENA
write_en => ram[2][5].ENA
write_en => ram[2][6].ENA
write_en => ram[2][7].ENA
write_en => ram[1][0].ENA
write_en => ram[1][1].ENA
write_en => ram[1][2].ENA
write_en => ram[1][3].ENA
write_en => ram[1][4].ENA
write_en => ram[1][5].ENA
write_en => ram[1][6].ENA
write_en => ram[1][7].ENA
write_en => ram[0][0].ENA
write_en => ram[0][1].ENA
write_en => ram[0][2].ENA
write_en => ram[0][3].ENA
write_en => ram[0][4].ENA
write_en => ram[0][5].ENA
write_en => ram[0][6].ENA
write_en => ram[0][7].ENA
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
read_en => process_1.IN1
read_en => process_1.IN1
read_en => process_1.IN1
data_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[0] <= fill_cnt_local[0].DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[1] <= fill_cnt_local[1].DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[2] <= fill_cnt_local[2].DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[3] <= fill_cnt_local[3].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst
clock => tx_data_reg[0].CLK
clock => tx_data_reg[1].CLK
clock => tx_data_reg[2].CLK
clock => tx_data_reg[3].CLK
clock => tx_data_reg[4].CLK
clock => tx_data_reg[5].CLK
clock => tx_data_reg[6].CLK
clock => tx_data_reg[7].CLK
clock => tx_data_valid~reg0.CLK
clock => char2[0].CLK
clock => char2[1].CLK
clock => char2[2].CLK
clock => char2[3].CLK
clock => char2[4].CLK
clock => char2[5].CLK
clock => char2[6].CLK
clock => char2[7].CLK
clock => ps_regif_data_in[0].CLK
clock => ps_regif_data_in[1].CLK
clock => ps_regif_data_in[2].CLK
clock => ps_regif_data_in[3].CLK
clock => ps_regif_data_in[4].CLK
clock => ps_regif_data_in[5].CLK
clock => ps_regif_data_in[6].CLK
clock => ps_regif_data_in[7].CLK
clock => ps_regif_addr[0].CLK
clock => ps_regif_addr[1].CLK
clock => ps_regif_addr[2].CLK
clock => ps_regif_addr[3].CLK
clock => ps_regif_addr[4].CLK
clock => ps_regif_addr[5].CLK
clock => ps_regif_addr[6].CLK
clock => ps_regif_addr[7].CLK
clock => ps_module_id[0].CLK
clock => ps_module_id[1].CLK
clock => ps_module_id[2].CLK
clock => ps_module_id[3].CLK
clock => ps_module_id[4].CLK
clock => ps_regif_cs[0].CLK
clock => ps_regif_cs[1].CLK
clock => ps_regif_cs[2].CLK
clock => ps_regif_cs[3].CLK
clock => ps_regif_cs[4].CLK
clock => ps_regif_cs[5].CLK
clock => ps_regif_cs[6].CLK
clock => ps_regif_cs[7].CLK
clock => ps_regif_cs[8].CLK
clock => ps_regif_cs[9].CLK
clock => ps_regif_cs[10].CLK
clock => ps_regif_cs[11].CLK
clock => ps_regif_cs[12].CLK
clock => ps_regif_cs[13].CLK
clock => ps_regif_cs[14].CLK
clock => ps_regif_cs[15].CLK
clock => ps_regif_cs[16].CLK
clock => ps_regif_cs[17].CLK
clock => ps_regif_cs[18].CLK
clock => ps_regif_cs[19].CLK
clock => ps_regif_cs[20].CLK
clock => ps_regif_cs[21].CLK
clock => ps_regif_cs[22].CLK
clock => ps_regif_cs[23].CLK
clock => ps_regif_cs[24].CLK
clock => ps_regif_cs[25].CLK
clock => ps_regif_cs[26].CLK
clock => ps_regif_cs[27].CLK
clock => ps_regif_cs[28].CLK
clock => ps_regif_cs[29].CLK
clock => ps_regif_cs[30].CLK
clock => ps_regif_cs[31].CLK
clock => ps_regif_wen.CLK
clock => ps_regif_data_out_valid.CLK
clock => ps_regif_data_out_valid_nxt.CLK
clock => nibble_value3[0].CLK
clock => nibble_value3[1].CLK
clock => nibble_value3[2].CLK
clock => nibble_value3[3].CLK
clock => nibble_value2[0].CLK
clock => nibble_value2[1].CLK
clock => nibble_value2[2].CLK
clock => nibble_value2[3].CLK
clock => nibble_value1[0].CLK
clock => nibble_value1[1].CLK
clock => nibble_value1[2].CLK
clock => nibble_value1[3].CLK
clock => nibble_reg3[0].CLK
clock => nibble_reg3[1].CLK
clock => nibble_reg3[2].CLK
clock => nibble_reg3[3].CLK
clock => nibble_reg2[0].CLK
clock => nibble_reg2[1].CLK
clock => nibble_reg2[2].CLK
clock => nibble_reg2[3].CLK
clock => nibble_reg1[0].CLK
clock => nibble_reg1[1].CLK
clock => nibble_reg1[2].CLK
clock => nibble_reg1[3].CLK
clock => char[0].CLK
clock => char[1].CLK
clock => char[2].CLK
clock => char[3].CLK
clock => char[4].CLK
clock => char[5].CLK
clock => char[6].CLK
clock => char[7].CLK
clock => sc_value[0].CLK
clock => sc_value[1].CLK
clock => sc_value[2].CLK
clock => sc_value[3].CLK
clock => sc_value[4].CLK
clock => sc_value[5].CLK
clock => sc_value[6].CLK
clock => sc_value[7].CLK
clock => re_char.CLK
clock => qu_char.CLK
clock => eq_char.CLK
clock => r_char.CLK
clock => m_char.CLK
clock => sc_valid.CLK
clock => cg_state~1.DATAIN
clock => ps_state~1.DATAIN
clock => sc_state~1.DATAIN
reset => tx_data_reg[0].ACLR
reset => tx_data_reg[1].ACLR
reset => tx_data_reg[2].ACLR
reset => tx_data_reg[3].ACLR
reset => tx_data_reg[4].ACLR
reset => tx_data_reg[5].ACLR
reset => tx_data_reg[6].ACLR
reset => tx_data_reg[7].ACLR
reset => tx_data_valid~reg0.ACLR
reset => char2[0].ACLR
reset => char2[1].ACLR
reset => char2[2].ACLR
reset => char2[3].ACLR
reset => char2[4].ACLR
reset => char2[5].ACLR
reset => char2[6].ACLR
reset => char2[7].ACLR
reset => ps_regif_data_in[0].ACLR
reset => ps_regif_data_in[1].ACLR
reset => ps_regif_data_in[2].ACLR
reset => ps_regif_data_in[3].ACLR
reset => ps_regif_data_in[4].ACLR
reset => ps_regif_data_in[5].ACLR
reset => ps_regif_data_in[6].ACLR
reset => ps_regif_data_in[7].ACLR
reset => ps_regif_addr[0].ACLR
reset => ps_regif_addr[1].ACLR
reset => ps_regif_addr[2].ACLR
reset => ps_regif_addr[3].ACLR
reset => ps_regif_addr[4].ACLR
reset => ps_regif_addr[5].ACLR
reset => ps_regif_addr[6].ACLR
reset => ps_regif_addr[7].ACLR
reset => ps_module_id[0].ACLR
reset => ps_module_id[1].ACLR
reset => ps_module_id[2].ACLR
reset => ps_module_id[3].ACLR
reset => ps_module_id[4].ACLR
reset => ps_regif_cs[0].ACLR
reset => ps_regif_cs[1].ACLR
reset => ps_regif_cs[2].ACLR
reset => ps_regif_cs[3].ACLR
reset => ps_regif_cs[4].ACLR
reset => ps_regif_cs[5].ACLR
reset => ps_regif_cs[6].ACLR
reset => ps_regif_cs[7].ACLR
reset => ps_regif_cs[8].ACLR
reset => ps_regif_cs[9].ACLR
reset => ps_regif_cs[10].ACLR
reset => ps_regif_cs[11].ACLR
reset => ps_regif_cs[12].ACLR
reset => ps_regif_cs[13].ACLR
reset => ps_regif_cs[14].ACLR
reset => ps_regif_cs[15].ACLR
reset => ps_regif_cs[16].ACLR
reset => ps_regif_cs[17].ACLR
reset => ps_regif_cs[18].ACLR
reset => ps_regif_cs[19].ACLR
reset => ps_regif_cs[20].ACLR
reset => ps_regif_cs[21].ACLR
reset => ps_regif_cs[22].ACLR
reset => ps_regif_cs[23].ACLR
reset => ps_regif_cs[24].ACLR
reset => ps_regif_cs[25].ACLR
reset => ps_regif_cs[26].ACLR
reset => ps_regif_cs[27].ACLR
reset => ps_regif_cs[28].ACLR
reset => ps_regif_cs[29].ACLR
reset => ps_regif_cs[30].ACLR
reset => ps_regif_cs[31].ACLR
reset => ps_regif_wen.ACLR
reset => ps_regif_data_out_valid.ACLR
reset => ps_regif_data_out_valid_nxt.ACLR
reset => nibble_value3[0].ACLR
reset => nibble_value3[1].ACLR
reset => nibble_value3[2].ACLR
reset => nibble_value3[3].ACLR
reset => nibble_value2[0].ACLR
reset => nibble_value2[1].ACLR
reset => nibble_value2[2].ACLR
reset => nibble_value2[3].ACLR
reset => nibble_value1[0].ACLR
reset => nibble_value1[1].ACLR
reset => nibble_value1[2].ACLR
reset => nibble_value1[3].ACLR
reset => nibble_reg3[0].ACLR
reset => nibble_reg3[1].ACLR
reset => nibble_reg3[2].ACLR
reset => nibble_reg3[3].ACLR
reset => nibble_reg2[0].ACLR
reset => nibble_reg2[1].ACLR
reset => nibble_reg2[2].ACLR
reset => nibble_reg2[3].ACLR
reset => nibble_reg1[0].ACLR
reset => nibble_reg1[1].ACLR
reset => nibble_reg1[2].ACLR
reset => nibble_reg1[3].ACLR
reset => char[0].ACLR
reset => char[1].ACLR
reset => char[2].ACLR
reset => char[3].ACLR
reset => char[4].ACLR
reset => char[5].ACLR
reset => char[6].ACLR
reset => char[7].ACLR
reset => sc_value[0].ACLR
reset => sc_value[1].ACLR
reset => sc_value[2].ACLR
reset => sc_value[3].ACLR
reset => sc_value[4].ACLR
reset => sc_value[5].ACLR
reset => sc_value[6].ACLR
reset => sc_value[7].ACLR
reset => re_char.ACLR
reset => qu_char.ACLR
reset => eq_char.ACLR
reset => r_char.ACLR
reset => m_char.ACLR
reset => sc_valid.ACLR
reset => cg_state~3.DATAIN
reset => ps_state~3.DATAIN
reset => sc_state~3.DATAIN
rx_data[0] => char_nxt.DATAB
rx_data[0] => Equal6.IN7
rx_data[0] => LessThan0.IN8
rx_data[0] => Equal7.IN7
rx_data[0] => LessThan1.IN8
rx_data[0] => nibble_reg1_nxt.DATAB
rx_data[0] => nibble_reg1_nxt.DATAB
rx_data[0] => nibble_reg1_nxt.DATAB
rx_data[0] => nibble_reg1_nxt.DATAB
rx_data[0] => nibble_reg2_nxt.DATAB
rx_data[0] => LessThan2.IN8
rx_data[0] => Equal8.IN7
rx_data[0] => nibble_reg2_nxt.DATAB
rx_data[0] => nibble_reg2_nxt.DATAB
rx_data[0] => nibble_reg2_nxt.DATAB
rx_data[0] => nibble_reg3_nxt.DATAB
rx_data[0] => LessThan3.IN8
rx_data[0] => nibble_reg3_nxt.DATAB
rx_data[0] => Equal0.IN7
rx_data[0] => Equal1.IN4
rx_data[0] => Equal2.IN7
rx_data[0] => Equal3.IN7
rx_data[0] => Equal4.IN7
rx_data[1] => char_nxt.DATAB
rx_data[1] => Equal6.IN6
rx_data[1] => LessThan0.IN7
rx_data[1] => Equal7.IN6
rx_data[1] => LessThan1.IN7
rx_data[1] => nibble_reg1_nxt.DATAB
rx_data[1] => nibble_reg1_nxt.DATAB
rx_data[1] => nibble_reg1_nxt.DATAB
rx_data[1] => nibble_reg1_nxt.DATAB
rx_data[1] => nibble_reg2_nxt.DATAB
rx_data[1] => LessThan2.IN7
rx_data[1] => Equal8.IN6
rx_data[1] => nibble_reg2_nxt.DATAB
rx_data[1] => nibble_reg2_nxt.DATAB
rx_data[1] => nibble_reg2_nxt.DATAB
rx_data[1] => nibble_reg3_nxt.DATAB
rx_data[1] => LessThan3.IN7
rx_data[1] => nibble_reg3_nxt.DATAB
rx_data[1] => Equal0.IN3
rx_data[1] => Equal1.IN7
rx_data[1] => Equal2.IN2
rx_data[1] => Equal3.IN6
rx_data[1] => Equal4.IN4
rx_data[2] => char_nxt.DATAB
rx_data[2] => Equal6.IN5
rx_data[2] => LessThan0.IN6
rx_data[2] => Equal7.IN5
rx_data[2] => LessThan1.IN6
rx_data[2] => nibble_reg1_nxt.DATAB
rx_data[2] => nibble_reg1_nxt.DATAB
rx_data[2] => nibble_reg1_nxt.DATAB
rx_data[2] => nibble_reg1_nxt.DATAB
rx_data[2] => nibble_reg2_nxt.DATAB
rx_data[2] => LessThan2.IN6
rx_data[2] => Equal8.IN5
rx_data[2] => nibble_reg2_nxt.DATAB
rx_data[2] => nibble_reg2_nxt.DATAB
rx_data[2] => nibble_reg2_nxt.DATAB
rx_data[2] => nibble_reg3_nxt.DATAB
rx_data[2] => LessThan3.IN6
rx_data[2] => nibble_reg3_nxt.DATAB
rx_data[2] => Equal0.IN6
rx_data[2] => Equal1.IN3
rx_data[2] => Equal2.IN6
rx_data[2] => Equal3.IN5
rx_data[2] => Equal4.IN6
rx_data[3] => char_nxt.DATAB
rx_data[3] => Equal6.IN4
rx_data[3] => LessThan0.IN5
rx_data[3] => Equal7.IN4
rx_data[3] => LessThan1.IN5
rx_data[3] => nibble_reg1_nxt.DATAB
rx_data[3] => nibble_reg1_nxt.DATAB
rx_data[3] => nibble_reg1_nxt.DATAB
rx_data[3] => nibble_reg1_nxt.DATAB
rx_data[3] => nibble_reg2_nxt.DATAB
rx_data[3] => LessThan2.IN5
rx_data[3] => Equal8.IN4
rx_data[3] => nibble_reg2_nxt.DATAB
rx_data[3] => nibble_reg2_nxt.DATAB
rx_data[3] => nibble_reg2_nxt.DATAB
rx_data[3] => nibble_reg3_nxt.DATAB
rx_data[3] => LessThan3.IN5
rx_data[3] => nibble_reg3_nxt.DATAB
rx_data[3] => Equal0.IN5
rx_data[3] => Equal1.IN2
rx_data[3] => Equal2.IN5
rx_data[3] => Equal3.IN4
rx_data[3] => Equal4.IN5
rx_data[4] => char_nxt.DATAB
rx_data[4] => Equal5.IN7
rx_data[4] => Equal0.IN2
rx_data[4] => Equal1.IN6
rx_data[4] => Equal2.IN4
rx_data[4] => Equal3.IN3
rx_data[4] => Equal4.IN3
rx_data[5] => char_nxt.DATAB
rx_data[5] => Equal5.IN6
rx_data[5] => Equal0.IN1
rx_data[5] => Equal1.IN1
rx_data[5] => Equal2.IN3
rx_data[5] => Equal3.IN2
rx_data[5] => Equal4.IN2
rx_data[6] => char_nxt.DATAB
rx_data[6] => Equal5.IN5
rx_data[6] => Equal0.IN4
rx_data[6] => Equal1.IN5
rx_data[6] => Equal2.IN1
rx_data[6] => Equal3.IN1
rx_data[6] => Equal4.IN1
rx_data[7] => char_nxt.DATAB
rx_data[7] => Equal5.IN4
rx_data[7] => Equal0.IN0
rx_data[7] => Equal1.IN0
rx_data[7] => Equal2.IN0
rx_data[7] => Equal3.IN0
rx_data[7] => Equal4.IN0
rx_data_valid => m_char_nxt.OUTPUTSELECT
rx_data_valid => sc_valid_nxt.OUTPUTSELECT
rx_data_valid => r_char_nxt.OUTPUTSELECT
rx_data_valid => eq_char_nxt.OUTPUTSELECT
rx_data_valid => qu_char_nxt.OUTPUTSELECT
rx_data_valid => re_char_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg1_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg1_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg1_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg1_nxt.OUTPUTSELECT
rx_data_valid => sc_state_nxt.OUTPUTSELECT
rx_data_valid => sc_state_nxt.OUTPUTSELECT
rx_data_valid => sc_state_nxt.OUTPUTSELECT
rx_data_valid => sc_state_nxt.OUTPUTSELECT
rx_data_valid => sc_state_nxt.OUTPUTSELECT
rx_data_valid => char_nxt.OUTPUTSELECT
rx_data_valid => char_nxt.OUTPUTSELECT
rx_data_valid => char_nxt.OUTPUTSELECT
rx_data_valid => char_nxt.OUTPUTSELECT
rx_data_valid => char_nxt.OUTPUTSELECT
rx_data_valid => char_nxt.OUTPUTSELECT
rx_data_valid => char_nxt.OUTPUTSELECT
rx_data_valid => char_nxt.OUTPUTSELECT
rx_data_valid => nibble_value1_nxt.OUTPUTSELECT
rx_data_valid => nibble_value1_nxt.OUTPUTSELECT
rx_data_valid => nibble_value1_nxt.OUTPUTSELECT
rx_data_valid => nibble_value1_nxt.OUTPUTSELECT
rx_data_valid => nibble_value2_nxt.OUTPUTSELECT
rx_data_valid => nibble_value2_nxt.OUTPUTSELECT
rx_data_valid => nibble_value2_nxt.OUTPUTSELECT
rx_data_valid => nibble_value2_nxt.OUTPUTSELECT
rx_data_valid => nibble_value3_nxt.OUTPUTSELECT
rx_data_valid => nibble_value3_nxt.OUTPUTSELECT
rx_data_valid => nibble_value3_nxt.OUTPUTSELECT
rx_data_valid => nibble_value3_nxt.OUTPUTSELECT
rx_data_valid => sc_state_nxt.OUTPUTSELECT
rx_data_valid => sc_state_nxt.OUTPUTSELECT
rx_data_valid => sc_state_nxt.OUTPUTSELECT
rx_data_valid => sc_state_nxt.OUTPUTSELECT
rx_data_valid => sc_state_nxt.OUTPUTSELECT
rx_data_valid => sc_state_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg1_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg1_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg1_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg1_nxt.OUTPUTSELECT
rx_data_valid => sc_state_nxt.OUTPUTSELECT
rx_data_valid => sc_state_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg2_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg2_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg2_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg2_nxt.OUTPUTSELECT
rx_data_valid => sc_state_nxt.OUTPUTSELECT
rx_data_valid => sc_state_nxt.OUTPUTSELECT
rx_data_valid => sc_state_nxt.OUTPUTSELECT
rx_data_valid => sc_state_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg2_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg2_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg2_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg2_nxt.OUTPUTSELECT
rx_data_valid => nibble_value2_nxt.OUTPUTSELECT
rx_data_valid => nibble_value2_nxt.OUTPUTSELECT
rx_data_valid => nibble_value2_nxt.OUTPUTSELECT
rx_data_valid => nibble_value2_nxt.OUTPUTSELECT
rx_data_valid => nibble_value3_nxt.OUTPUTSELECT
rx_data_valid => nibble_value3_nxt.OUTPUTSELECT
rx_data_valid => nibble_value3_nxt.OUTPUTSELECT
rx_data_valid => nibble_value3_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg3_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg3_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg3_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg3_nxt.OUTPUTSELECT
rx_data_valid => sc_state_nxt.OUTPUTSELECT
rx_data_valid => sc_state_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg3_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg3_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg3_nxt.OUTPUTSELECT
rx_data_valid => nibble_reg3_nxt.OUTPUTSELECT
rx_data_valid => sc_state_nxt.OUTPUTSELECT
rx_data_valid => nibble_value1_nxt.OUTPUTSELECT
rx_data_valid => nibble_value1_nxt.OUTPUTSELECT
rx_data_valid => nibble_value1_nxt.OUTPUTSELECT
rx_data_valid => nibble_value1_nxt.OUTPUTSELECT
rx_data_valid => nibble_value2_nxt.OUTPUTSELECT
rx_data_valid => nibble_value2_nxt.OUTPUTSELECT
rx_data_valid => nibble_value2_nxt.OUTPUTSELECT
rx_data_valid => nibble_value2_nxt.OUTPUTSELECT
rx_data_valid => nibble_value3_nxt.OUTPUTSELECT
rx_data_valid => nibble_value3_nxt.OUTPUTSELECT
rx_data_valid => nibble_value3_nxt.OUTPUTSELECT
rx_data_valid => nibble_value3_nxt.OUTPUTSELECT
rx_data_valid => Selector11.IN3
rx_data_valid => Selector12.IN3
rx_data_valid => Selector13.IN3
rx_data_valid => Selector14.IN1
rx_data_valid => Selector15.IN1
rx_data_valid => Selector16.IN1
rx_data_valid => Selector17.IN1
tx_data[0] <= tx_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_data[1] <= tx_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_data[2] <= tx_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_data[3] <= tx_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_data[4] <= tx_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
tx_data[5] <= tx_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
tx_data[6] <= tx_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
tx_data[7] <= tx_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
tx_data_valid <= tx_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data_ack => tx_data_reg_nxt.OUTPUTSELECT
tx_data_ack => tx_data_reg_nxt.OUTPUTSELECT
tx_data_ack => tx_data_reg_nxt.OUTPUTSELECT
tx_data_ack => tx_data_reg_nxt.OUTPUTSELECT
tx_data_ack => tx_data_reg_nxt.OUTPUTSELECT
tx_data_ack => tx_data_reg_nxt.OUTPUTSELECT
tx_data_ack => tx_data_reg_nxt.OUTPUTSELECT
tx_data_ack => tx_data_reg_nxt.OUTPUTSELECT
tx_data_ack => cg_state_nxt.OUTPUTSELECT
tx_data_ack => cg_state_nxt.OUTPUTSELECT
tx_data_ack => cg_state_nxt.OUTPUTSELECT
tx_data_ack => cg_state_nxt.OUTPUTSELECT
tx_data_ack => tx_data_reg_nxt.OUTPUTSELECT
tx_data_ack => tx_data_reg_nxt.OUTPUTSELECT
tx_data_ack => tx_data_reg_nxt.OUTPUTSELECT
tx_data_ack => tx_data_reg_nxt.OUTPUTSELECT
tx_data_ack => tx_data_reg_nxt.OUTPUTSELECT
tx_data_ack => tx_data_reg_nxt.OUTPUTSELECT
tx_data_ack => tx_data_reg_nxt.OUTPUTSELECT
tx_data_ack => tx_data_reg_nxt.OUTPUTSELECT
tx_data_ack => cg_state_nxt.OUTPUTSELECT
tx_data_ack => cg_state_nxt.OUTPUTSELECT
tx_data_ack => cg_state_nxt.OUTPUTSELECT
tx_data_ack => Selector99.IN2
regif_cs[0] <= ps_regif_cs[0].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[1] <= ps_regif_cs[1].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[2] <= ps_regif_cs[2].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[3] <= ps_regif_cs[3].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[4] <= ps_regif_cs[4].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[5] <= ps_regif_cs[5].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[6] <= ps_regif_cs[6].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[7] <= ps_regif_cs[7].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[8] <= ps_regif_cs[8].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[9] <= ps_regif_cs[9].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[10] <= ps_regif_cs[10].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[11] <= ps_regif_cs[11].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[12] <= ps_regif_cs[12].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[13] <= ps_regif_cs[13].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[14] <= ps_regif_cs[14].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[15] <= ps_regif_cs[15].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[16] <= ps_regif_cs[16].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[17] <= ps_regif_cs[17].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[18] <= ps_regif_cs[18].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[19] <= ps_regif_cs[19].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[20] <= ps_regif_cs[20].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[21] <= ps_regif_cs[21].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[22] <= ps_regif_cs[22].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[23] <= ps_regif_cs[23].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[24] <= ps_regif_cs[24].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[25] <= ps_regif_cs[25].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[26] <= ps_regif_cs[26].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[27] <= ps_regif_cs[27].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[28] <= ps_regif_cs[28].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[29] <= ps_regif_cs[29].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[30] <= ps_regif_cs[30].DB_MAX_OUTPUT_PORT_TYPE
regif_cs[31] <= ps_regif_cs[31].DB_MAX_OUTPUT_PORT_TYPE
regif_wen <= ps_regif_wen.DB_MAX_OUTPUT_PORT_TYPE
regif_addr[0] <= ps_regif_addr[0].DB_MAX_OUTPUT_PORT_TYPE
regif_addr[1] <= ps_regif_addr[1].DB_MAX_OUTPUT_PORT_TYPE
regif_addr[2] <= ps_regif_addr[2].DB_MAX_OUTPUT_PORT_TYPE
regif_addr[3] <= ps_regif_addr[3].DB_MAX_OUTPUT_PORT_TYPE
regif_addr[4] <= ps_regif_addr[4].DB_MAX_OUTPUT_PORT_TYPE
regif_addr[5] <= ps_regif_addr[5].DB_MAX_OUTPUT_PORT_TYPE
regif_addr[6] <= ps_regif_addr[6].DB_MAX_OUTPUT_PORT_TYPE
regif_addr[7] <= ps_regif_addr[7].DB_MAX_OUTPUT_PORT_TYPE
regif_data_in[0] <= ps_regif_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
regif_data_in[1] <= ps_regif_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
regif_data_in[2] <= ps_regif_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
regif_data_in[3] <= ps_regif_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
regif_data_in[4] <= ps_regif_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
regif_data_in[5] <= ps_regif_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
regif_data_in[6] <= ps_regif_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
regif_data_in[7] <= ps_regif_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[0] => LessThan5.IN8
regif_data_out[0] => Add4.IN8
regif_data_out[0] => char2_nxt.DATAB
regif_data_out[1] => LessThan5.IN7
regif_data_out[1] => Add4.IN7
regif_data_out[1] => char2_nxt.DATAB
regif_data_out[2] => LessThan5.IN6
regif_data_out[2] => Add4.IN6
regif_data_out[2] => char2_nxt.DATAB
regif_data_out[3] => LessThan5.IN5
regif_data_out[3] => Add4.IN5
regif_data_out[3] => char2_nxt.DATAB
regif_data_out[4] => LessThan4.IN8
regif_data_out[4] => Add3.IN8
regif_data_out[4] => tx_data_reg_nxt.DATAB
regif_data_out[5] => LessThan4.IN7
regif_data_out[5] => Add3.IN7
regif_data_out[5] => tx_data_reg_nxt.DATAB
regif_data_out[6] => LessThan4.IN6
regif_data_out[6] => Add3.IN6
regif_data_out[6] => tx_data_reg_nxt.DATAB
regif_data_out[7] => LessThan4.IN5
regif_data_out[7] => Add3.IN5
regif_data_out[7] => tx_data_reg_nxt.DATAB


|fpga_audiofx|sdram_interface:sdram_interface_inst
clock => fifo_sync_dc:dcfifo_wr_inst.wrclk
clock => fifo_sync_dc:dcfifo_rd_inst.rdclk
clock_sdram_ctrl => sdram_ctrl:sdram_ctrl_inst.clk_clk
clock_sdram_ctrl => fifo_sync_dc:dcfifo_wr_inst.rdclk
clock_sdram_ctrl => fifo_sync_dc:dcfifo_rd_inst.wrclk
clock_sdram_ctrl => fifo:fifo_be_16_gen:fifo_be.clock
clock_sdram_chip => dram_clk.DATAIN
reset_n => sdram_ctrl:sdram_ctrl_inst.reset_reset_n
reset_n => fifo:fifo_be_16_gen:fifo_be.reset_n
reset_n => fifo_sync_dc:dcfifo_wr_inst.aclr
reset_n => fifo_sync_dc:dcfifo_rd_inst.aclr
sdram_select => dcfifo_wr_write_req.OUTPUTSELECT
sdram_select => dcfifo_rd_read_req.OUTPUTSELECT
sdram_select => sdram_data_out.OUTPUTSELECT
sdram_select => sdram_data_out.OUTPUTSELECT
sdram_select => sdram_data_out.OUTPUTSELECT
sdram_select => sdram_data_out.OUTPUTSELECT
sdram_select => sdram_data_out.OUTPUTSELECT
sdram_select => sdram_data_out.OUTPUTSELECT
sdram_select => sdram_data_out.OUTPUTSELECT
sdram_select => sdram_data_out.OUTPUTSELECT
sdram_select => sdram_data_out.OUTPUTSELECT
sdram_select => sdram_data_out.OUTPUTSELECT
sdram_select => sdram_data_out.OUTPUTSELECT
sdram_select => sdram_data_out.OUTPUTSELECT
sdram_select => sdram_data_out.OUTPUTSELECT
sdram_select => sdram_data_out.OUTPUTSELECT
sdram_select => sdram_data_out.OUTPUTSELECT
sdram_select => sdram_data_out.OUTPUTSELECT
sdram_write_en => dcfifo_wr_write_req.OUTPUTSELECT
sdram_write_en => dcfifo_rd_read_req.OUTPUTSELECT
sdram_write_en => sdram_data_out.OUTPUTSELECT
sdram_write_en => sdram_data_out.OUTPUTSELECT
sdram_write_en => sdram_data_out.OUTPUTSELECT
sdram_write_en => sdram_data_out.OUTPUTSELECT
sdram_write_en => sdram_data_out.OUTPUTSELECT
sdram_write_en => sdram_data_out.OUTPUTSELECT
sdram_write_en => sdram_data_out.OUTPUTSELECT
sdram_write_en => sdram_data_out.OUTPUTSELECT
sdram_write_en => sdram_data_out.OUTPUTSELECT
sdram_write_en => sdram_data_out.OUTPUTSELECT
sdram_write_en => sdram_data_out.OUTPUTSELECT
sdram_write_en => sdram_data_out.OUTPUTSELECT
sdram_write_en => sdram_data_out.OUTPUTSELECT
sdram_write_en => sdram_data_out.OUTPUTSELECT
sdram_write_en => sdram_data_out.OUTPUTSELECT
sdram_write_en => sdram_data_out.OUTPUTSELECT
sdram_write_en => fifo_sync_dc:dcfifo_wr_inst.data[0]
sdram_address[0] => fifo_sync_dc:dcfifo_wr_inst.data[1]
sdram_address[1] => fifo_sync_dc:dcfifo_wr_inst.data[2]
sdram_address[2] => fifo_sync_dc:dcfifo_wr_inst.data[3]
sdram_address[3] => fifo_sync_dc:dcfifo_wr_inst.data[4]
sdram_address[4] => fifo_sync_dc:dcfifo_wr_inst.data[5]
sdram_address[5] => fifo_sync_dc:dcfifo_wr_inst.data[6]
sdram_address[6] => fifo_sync_dc:dcfifo_wr_inst.data[7]
sdram_address[7] => fifo_sync_dc:dcfifo_wr_inst.data[8]
sdram_address[8] => fifo_sync_dc:dcfifo_wr_inst.data[9]
sdram_address[9] => fifo_sync_dc:dcfifo_wr_inst.data[10]
sdram_address[10] => fifo_sync_dc:dcfifo_wr_inst.data[11]
sdram_address[11] => fifo_sync_dc:dcfifo_wr_inst.data[12]
sdram_address[12] => fifo_sync_dc:dcfifo_wr_inst.data[13]
sdram_address[13] => fifo_sync_dc:dcfifo_wr_inst.data[14]
sdram_address[14] => fifo_sync_dc:dcfifo_wr_inst.data[15]
sdram_address[15] => fifo_sync_dc:dcfifo_wr_inst.data[16]
sdram_address[16] => fifo_sync_dc:dcfifo_wr_inst.data[17]
sdram_address[17] => fifo_sync_dc:dcfifo_wr_inst.data[18]
sdram_address[18] => fifo_sync_dc:dcfifo_wr_inst.data[19]
sdram_address[19] => fifo_sync_dc:dcfifo_wr_inst.data[20]
sdram_address[20] => fifo_sync_dc:dcfifo_wr_inst.data[21]
sdram_address[21] => fifo_sync_dc:dcfifo_wr_inst.data[22]
sdram_address[22] => fifo_sync_dc:dcfifo_wr_inst.data[23]
sdram_address[23] => fifo_sync_dc:dcfifo_wr_inst.data[24]
sdram_address[24] => fifo_sync_dc:dcfifo_wr_inst.data[25]
sdram_address[25] => fifo_sync_dc:dcfifo_wr_inst.data[26]
sdram_data_in[0] => fifo_sync_dc:dcfifo_wr_inst.data[27]
sdram_data_in[1] => fifo_sync_dc:dcfifo_wr_inst.data[28]
sdram_data_in[2] => fifo_sync_dc:dcfifo_wr_inst.data[29]
sdram_data_in[3] => fifo_sync_dc:dcfifo_wr_inst.data[30]
sdram_data_in[4] => fifo_sync_dc:dcfifo_wr_inst.data[31]
sdram_data_in[5] => fifo_sync_dc:dcfifo_wr_inst.data[32]
sdram_data_in[6] => fifo_sync_dc:dcfifo_wr_inst.data[33]
sdram_data_in[7] => fifo_sync_dc:dcfifo_wr_inst.data[34]
sdram_data_in[8] => fifo_sync_dc:dcfifo_wr_inst.data[35]
sdram_data_in[9] => fifo_sync_dc:dcfifo_wr_inst.data[36]
sdram_data_in[10] => fifo_sync_dc:dcfifo_wr_inst.data[37]
sdram_data_in[11] => fifo_sync_dc:dcfifo_wr_inst.data[38]
sdram_data_in[12] => fifo_sync_dc:dcfifo_wr_inst.data[39]
sdram_data_in[13] => fifo_sync_dc:dcfifo_wr_inst.data[40]
sdram_data_in[14] => fifo_sync_dc:dcfifo_wr_inst.data[41]
sdram_data_in[15] => fifo_sync_dc:dcfifo_wr_inst.data[42]
sdram_data_out[0] <= sdram_data_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[1] <= sdram_data_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[2] <= sdram_data_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[3] <= sdram_data_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[4] <= sdram_data_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[5] <= sdram_data_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[6] <= sdram_data_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[7] <= sdram_data_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[8] <= sdram_data_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[9] <= sdram_data_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[10] <= sdram_data_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[11] <= sdram_data_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[12] <= sdram_data_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[13] <= sdram_data_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[14] <= sdram_data_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[15] <= sdram_data_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_request_en => sdram_data_out.OUTPUTSELECT
sdram_request_en => sdram_data_out.OUTPUTSELECT
sdram_request_en => sdram_data_out.OUTPUTSELECT
sdram_request_en => sdram_data_out.OUTPUTSELECT
sdram_request_en => sdram_data_out.OUTPUTSELECT
sdram_request_en => sdram_data_out.OUTPUTSELECT
sdram_request_en => sdram_data_out.OUTPUTSELECT
sdram_request_en => sdram_data_out.OUTPUTSELECT
sdram_request_en => sdram_data_out.OUTPUTSELECT
sdram_request_en => sdram_data_out.OUTPUTSELECT
sdram_request_en => sdram_data_out.OUTPUTSELECT
sdram_request_en => sdram_data_out.OUTPUTSELECT
sdram_request_en => sdram_data_out.OUTPUTSELECT
sdram_request_en => sdram_data_out.OUTPUTSELECT
sdram_request_en => sdram_data_out.OUTPUTSELECT
sdram_request_en => sdram_data_out.OUTPUTSELECT
sdram_request_en => dcfifo_wr_write_req.DATAA
sdram_request_en => dcfifo_rd_read_req.DATAA
sdram_req_slot_free <= fifo_sync_dc:dcfifo_wr_inst.wrfull
sdram_data_avail <= fifo_sync_dc:dcfifo_rd_inst.rdempty
dram_clk <= clock_sdram_chip.DB_MAX_OUTPUT_PORT_TYPE
dram_cke <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_cke
dram_dqm[0] <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dqm[0]
dram_dqm[1] <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dqm[1]
dram_dqm[2] <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dqm[2]
dram_dqm[3] <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dqm[3]
dram_we_n <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_we_n
dram_cas_n <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_cas_n
dram_ras_n <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_ras_n
dram_cs_n <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_cs_n
dram_ba[0] <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_ba[0]
dram_ba[1] <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_ba[1]
dram_addr[0] <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_addr[0]
dram_addr[1] <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_addr[1]
dram_addr[2] <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_addr[2]
dram_addr[3] <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_addr[3]
dram_addr[4] <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_addr[4]
dram_addr[5] <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_addr[5]
dram_addr[6] <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_addr[6]
dram_addr[7] <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_addr[7]
dram_addr[8] <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_addr[8]
dram_addr[9] <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_addr[9]
dram_addr[10] <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_addr[10]
dram_addr[11] <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_addr[11]
dram_addr[12] <= sdram_ctrl:sdram_ctrl_inst.wrapper_wire_addr[12]
dram_data[0] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[0]
dram_data[1] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[1]
dram_data[2] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[2]
dram_data[3] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[3]
dram_data[4] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[4]
dram_data[5] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[5]
dram_data[6] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[6]
dram_data[7] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[7]
dram_data[8] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[8]
dram_data[9] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[9]
dram_data[10] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[10]
dram_data[11] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[11]
dram_data[12] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[12]
dram_data[13] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[13]
dram_data[14] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[14]
dram_data[15] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[15]
dram_data[16] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[16]
dram_data[17] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[17]
dram_data[18] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[18]
dram_data[19] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[19]
dram_data[20] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[20]
dram_data[21] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[21]
dram_data[22] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[22]
dram_data[23] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[23]
dram_data[24] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[24]
dram_data[25] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[25]
dram_data[26] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[26]
dram_data[27] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[27]
dram_data[28] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[28]
dram_data[29] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[29]
dram_data[30] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[30]
dram_data[31] <> sdram_ctrl:sdram_ctrl_inst.wrapper_wire_dq[31]


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
data[17] => dcfifo:dcfifo_component.data[17]
data[18] => dcfifo:dcfifo_component.data[18]
data[19] => dcfifo:dcfifo_component.data[19]
data[20] => dcfifo:dcfifo_component.data[20]
data[21] => dcfifo:dcfifo_component.data[21]
data[22] => dcfifo:dcfifo_component.data[22]
data[23] => dcfifo:dcfifo_component.data[23]
data[24] => dcfifo:dcfifo_component.data[24]
data[25] => dcfifo:dcfifo_component.data[25]
data[26] => dcfifo:dcfifo_component.data[26]
data[27] => dcfifo:dcfifo_component.data[27]
data[28] => dcfifo:dcfifo_component.data[28]
data[29] => dcfifo:dcfifo_component.data[29]
data[30] => dcfifo:dcfifo_component.data[30]
data[31] => dcfifo:dcfifo_component.data[31]
data[32] => dcfifo:dcfifo_component.data[32]
data[33] => dcfifo:dcfifo_component.data[33]
data[34] => dcfifo:dcfifo_component.data[34]
data[35] => dcfifo:dcfifo_component.data[35]
data[36] => dcfifo:dcfifo_component.data[36]
data[37] => dcfifo:dcfifo_component.data[37]
data[38] => dcfifo:dcfifo_component.data[38]
data[39] => dcfifo:dcfifo_component.data[39]
data[40] => dcfifo:dcfifo_component.data[40]
data[41] => dcfifo:dcfifo_component.data[41]
data[42] => dcfifo:dcfifo_component.data[42]
data[43] => dcfifo:dcfifo_component.data[43]
data[44] => dcfifo:dcfifo_component.data[44]
data[45] => dcfifo:dcfifo_component.data[45]
data[46] => dcfifo:dcfifo_component.data[46]
data[47] => dcfifo:dcfifo_component.data[47]
data[48] => dcfifo:dcfifo_component.data[48]
data[49] => dcfifo:dcfifo_component.data[49]
data[50] => dcfifo:dcfifo_component.data[50]
data[51] => dcfifo:dcfifo_component.data[51]
data[52] => dcfifo:dcfifo_component.data[52]
data[53] => dcfifo:dcfifo_component.data[53]
data[54] => dcfifo:dcfifo_component.data[54]
data[55] => dcfifo:dcfifo_component.data[55]
data[56] => dcfifo:dcfifo_component.data[56]
data[57] => dcfifo:dcfifo_component.data[57]
data[58] => dcfifo:dcfifo_component.data[58]
data[59] => dcfifo:dcfifo_component.data[59]
data[60] => dcfifo:dcfifo_component.data[60]
data[61] => dcfifo:dcfifo_component.data[61]
data[62] => dcfifo:dcfifo_component.data[62]
data[63] => dcfifo:dcfifo_component.data[63]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
q[17] <= dcfifo:dcfifo_component.q[17]
q[18] <= dcfifo:dcfifo_component.q[18]
q[19] <= dcfifo:dcfifo_component.q[19]
q[20] <= dcfifo:dcfifo_component.q[20]
q[21] <= dcfifo:dcfifo_component.q[21]
q[22] <= dcfifo:dcfifo_component.q[22]
q[23] <= dcfifo:dcfifo_component.q[23]
q[24] <= dcfifo:dcfifo_component.q[24]
q[25] <= dcfifo:dcfifo_component.q[25]
q[26] <= dcfifo:dcfifo_component.q[26]
q[27] <= dcfifo:dcfifo_component.q[27]
q[28] <= dcfifo:dcfifo_component.q[28]
q[29] <= dcfifo:dcfifo_component.q[29]
q[30] <= dcfifo:dcfifo_component.q[30]
q[31] <= dcfifo:dcfifo_component.q[31]
q[32] <= dcfifo:dcfifo_component.q[32]
q[33] <= dcfifo:dcfifo_component.q[33]
q[34] <= dcfifo:dcfifo_component.q[34]
q[35] <= dcfifo:dcfifo_component.q[35]
q[36] <= dcfifo:dcfifo_component.q[36]
q[37] <= dcfifo:dcfifo_component.q[37]
q[38] <= dcfifo:dcfifo_component.q[38]
q[39] <= dcfifo:dcfifo_component.q[39]
q[40] <= dcfifo:dcfifo_component.q[40]
q[41] <= dcfifo:dcfifo_component.q[41]
q[42] <= dcfifo:dcfifo_component.q[42]
q[43] <= dcfifo:dcfifo_component.q[43]
q[44] <= dcfifo:dcfifo_component.q[44]
q[45] <= dcfifo:dcfifo_component.q[45]
q[46] <= dcfifo:dcfifo_component.q[46]
q[47] <= dcfifo:dcfifo_component.q[47]
q[48] <= dcfifo:dcfifo_component.q[48]
q[49] <= dcfifo:dcfifo_component.q[49]
q[50] <= dcfifo:dcfifo_component.q[50]
q[51] <= dcfifo:dcfifo_component.q[51]
q[52] <= dcfifo:dcfifo_component.q[52]
q[53] <= dcfifo:dcfifo_component.q[53]
q[54] <= dcfifo:dcfifo_component.q[54]
q[55] <= dcfifo:dcfifo_component.q[55]
q[56] <= dcfifo:dcfifo_component.q[56]
q[57] <= dcfifo:dcfifo_component.q[57]
q[58] <= dcfifo:dcfifo_component.q[58]
q[59] <= dcfifo:dcfifo_component.q[59]
q[60] <= dcfifo:dcfifo_component.q[60]
q[61] <= dcfifo:dcfifo_component.q[61]
q[62] <= dcfifo:dcfifo_component.q[62]
q[63] <= dcfifo:dcfifo_component.q[63]
rdempty <= dcfifo:dcfifo_component.rdempty
rdfull <= dcfifo:dcfifo_component.rdfull
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw[0]
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw[1]
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw[2]
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw[3]
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw[4]
wrempty <= dcfifo:dcfifo_component.wrempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw[0]
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw[1]
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw[2]
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw[3]
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw[4]


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component
data[0] => dcfifo_han1:auto_generated.data[0]
data[1] => dcfifo_han1:auto_generated.data[1]
data[2] => dcfifo_han1:auto_generated.data[2]
data[3] => dcfifo_han1:auto_generated.data[3]
data[4] => dcfifo_han1:auto_generated.data[4]
data[5] => dcfifo_han1:auto_generated.data[5]
data[6] => dcfifo_han1:auto_generated.data[6]
data[7] => dcfifo_han1:auto_generated.data[7]
data[8] => dcfifo_han1:auto_generated.data[8]
data[9] => dcfifo_han1:auto_generated.data[9]
data[10] => dcfifo_han1:auto_generated.data[10]
data[11] => dcfifo_han1:auto_generated.data[11]
data[12] => dcfifo_han1:auto_generated.data[12]
data[13] => dcfifo_han1:auto_generated.data[13]
data[14] => dcfifo_han1:auto_generated.data[14]
data[15] => dcfifo_han1:auto_generated.data[15]
data[16] => dcfifo_han1:auto_generated.data[16]
data[17] => dcfifo_han1:auto_generated.data[17]
data[18] => dcfifo_han1:auto_generated.data[18]
data[19] => dcfifo_han1:auto_generated.data[19]
data[20] => dcfifo_han1:auto_generated.data[20]
data[21] => dcfifo_han1:auto_generated.data[21]
data[22] => dcfifo_han1:auto_generated.data[22]
data[23] => dcfifo_han1:auto_generated.data[23]
data[24] => dcfifo_han1:auto_generated.data[24]
data[25] => dcfifo_han1:auto_generated.data[25]
data[26] => dcfifo_han1:auto_generated.data[26]
data[27] => dcfifo_han1:auto_generated.data[27]
data[28] => dcfifo_han1:auto_generated.data[28]
data[29] => dcfifo_han1:auto_generated.data[29]
data[30] => dcfifo_han1:auto_generated.data[30]
data[31] => dcfifo_han1:auto_generated.data[31]
data[32] => dcfifo_han1:auto_generated.data[32]
data[33] => dcfifo_han1:auto_generated.data[33]
data[34] => dcfifo_han1:auto_generated.data[34]
data[35] => dcfifo_han1:auto_generated.data[35]
data[36] => dcfifo_han1:auto_generated.data[36]
data[37] => dcfifo_han1:auto_generated.data[37]
data[38] => dcfifo_han1:auto_generated.data[38]
data[39] => dcfifo_han1:auto_generated.data[39]
data[40] => dcfifo_han1:auto_generated.data[40]
data[41] => dcfifo_han1:auto_generated.data[41]
data[42] => dcfifo_han1:auto_generated.data[42]
data[43] => dcfifo_han1:auto_generated.data[43]
data[44] => dcfifo_han1:auto_generated.data[44]
data[45] => dcfifo_han1:auto_generated.data[45]
data[46] => dcfifo_han1:auto_generated.data[46]
data[47] => dcfifo_han1:auto_generated.data[47]
data[48] => dcfifo_han1:auto_generated.data[48]
data[49] => dcfifo_han1:auto_generated.data[49]
data[50] => dcfifo_han1:auto_generated.data[50]
data[51] => dcfifo_han1:auto_generated.data[51]
data[52] => dcfifo_han1:auto_generated.data[52]
data[53] => dcfifo_han1:auto_generated.data[53]
data[54] => dcfifo_han1:auto_generated.data[54]
data[55] => dcfifo_han1:auto_generated.data[55]
data[56] => dcfifo_han1:auto_generated.data[56]
data[57] => dcfifo_han1:auto_generated.data[57]
data[58] => dcfifo_han1:auto_generated.data[58]
data[59] => dcfifo_han1:auto_generated.data[59]
data[60] => dcfifo_han1:auto_generated.data[60]
data[61] => dcfifo_han1:auto_generated.data[61]
data[62] => dcfifo_han1:auto_generated.data[62]
data[63] => dcfifo_han1:auto_generated.data[63]
q[0] <= dcfifo_han1:auto_generated.q[0]
q[1] <= dcfifo_han1:auto_generated.q[1]
q[2] <= dcfifo_han1:auto_generated.q[2]
q[3] <= dcfifo_han1:auto_generated.q[3]
q[4] <= dcfifo_han1:auto_generated.q[4]
q[5] <= dcfifo_han1:auto_generated.q[5]
q[6] <= dcfifo_han1:auto_generated.q[6]
q[7] <= dcfifo_han1:auto_generated.q[7]
q[8] <= dcfifo_han1:auto_generated.q[8]
q[9] <= dcfifo_han1:auto_generated.q[9]
q[10] <= dcfifo_han1:auto_generated.q[10]
q[11] <= dcfifo_han1:auto_generated.q[11]
q[12] <= dcfifo_han1:auto_generated.q[12]
q[13] <= dcfifo_han1:auto_generated.q[13]
q[14] <= dcfifo_han1:auto_generated.q[14]
q[15] <= dcfifo_han1:auto_generated.q[15]
q[16] <= dcfifo_han1:auto_generated.q[16]
q[17] <= dcfifo_han1:auto_generated.q[17]
q[18] <= dcfifo_han1:auto_generated.q[18]
q[19] <= dcfifo_han1:auto_generated.q[19]
q[20] <= dcfifo_han1:auto_generated.q[20]
q[21] <= dcfifo_han1:auto_generated.q[21]
q[22] <= dcfifo_han1:auto_generated.q[22]
q[23] <= dcfifo_han1:auto_generated.q[23]
q[24] <= dcfifo_han1:auto_generated.q[24]
q[25] <= dcfifo_han1:auto_generated.q[25]
q[26] <= dcfifo_han1:auto_generated.q[26]
q[27] <= dcfifo_han1:auto_generated.q[27]
q[28] <= dcfifo_han1:auto_generated.q[28]
q[29] <= dcfifo_han1:auto_generated.q[29]
q[30] <= dcfifo_han1:auto_generated.q[30]
q[31] <= dcfifo_han1:auto_generated.q[31]
q[32] <= dcfifo_han1:auto_generated.q[32]
q[33] <= dcfifo_han1:auto_generated.q[33]
q[34] <= dcfifo_han1:auto_generated.q[34]
q[35] <= dcfifo_han1:auto_generated.q[35]
q[36] <= dcfifo_han1:auto_generated.q[36]
q[37] <= dcfifo_han1:auto_generated.q[37]
q[38] <= dcfifo_han1:auto_generated.q[38]
q[39] <= dcfifo_han1:auto_generated.q[39]
q[40] <= dcfifo_han1:auto_generated.q[40]
q[41] <= dcfifo_han1:auto_generated.q[41]
q[42] <= dcfifo_han1:auto_generated.q[42]
q[43] <= dcfifo_han1:auto_generated.q[43]
q[44] <= dcfifo_han1:auto_generated.q[44]
q[45] <= dcfifo_han1:auto_generated.q[45]
q[46] <= dcfifo_han1:auto_generated.q[46]
q[47] <= dcfifo_han1:auto_generated.q[47]
q[48] <= dcfifo_han1:auto_generated.q[48]
q[49] <= dcfifo_han1:auto_generated.q[49]
q[50] <= dcfifo_han1:auto_generated.q[50]
q[51] <= dcfifo_han1:auto_generated.q[51]
q[52] <= dcfifo_han1:auto_generated.q[52]
q[53] <= dcfifo_han1:auto_generated.q[53]
q[54] <= dcfifo_han1:auto_generated.q[54]
q[55] <= dcfifo_han1:auto_generated.q[55]
q[56] <= dcfifo_han1:auto_generated.q[56]
q[57] <= dcfifo_han1:auto_generated.q[57]
q[58] <= dcfifo_han1:auto_generated.q[58]
q[59] <= dcfifo_han1:auto_generated.q[59]
q[60] <= dcfifo_han1:auto_generated.q[60]
q[61] <= dcfifo_han1:auto_generated.q[61]
q[62] <= dcfifo_han1:auto_generated.q[62]
q[63] <= dcfifo_han1:auto_generated.q[63]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_han1:auto_generated.rdclk
rdreq => dcfifo_han1:auto_generated.rdreq
wrclk => dcfifo_han1:auto_generated.wrclk
wrreq => dcfifo_han1:auto_generated.wrreq
aclr => dcfifo_han1:auto_generated.aclr
rdempty <= dcfifo_han1:auto_generated.rdempty
rdfull <= dcfifo_han1:auto_generated.rdfull
wrempty <= dcfifo_han1:auto_generated.wrempty
wrfull <= dcfifo_han1:auto_generated.wrfull
rdusedw[0] <= dcfifo_han1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_han1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_han1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_han1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_han1:auto_generated.rdusedw[4]
wrusedw[0] <= dcfifo_han1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_han1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_han1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_han1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_han1:auto_generated.wrusedw[4]


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated
aclr => a_graycounter_q57:rdptr_g1p.aclr
aclr => a_graycounter_mjc:wrptr_g1p.aclr
aclr => altsyncram_do41:fifo_ram.aclr1
aclr => delayed_wrptr_g[5].IN0
aclr => rdptr_g[5].IN0
aclr => wrptr_g[5].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_do41:fifo_ram.data_a[0]
data[1] => altsyncram_do41:fifo_ram.data_a[1]
data[2] => altsyncram_do41:fifo_ram.data_a[2]
data[3] => altsyncram_do41:fifo_ram.data_a[3]
data[4] => altsyncram_do41:fifo_ram.data_a[4]
data[5] => altsyncram_do41:fifo_ram.data_a[5]
data[6] => altsyncram_do41:fifo_ram.data_a[6]
data[7] => altsyncram_do41:fifo_ram.data_a[7]
data[8] => altsyncram_do41:fifo_ram.data_a[8]
data[9] => altsyncram_do41:fifo_ram.data_a[9]
data[10] => altsyncram_do41:fifo_ram.data_a[10]
data[11] => altsyncram_do41:fifo_ram.data_a[11]
data[12] => altsyncram_do41:fifo_ram.data_a[12]
data[13] => altsyncram_do41:fifo_ram.data_a[13]
data[14] => altsyncram_do41:fifo_ram.data_a[14]
data[15] => altsyncram_do41:fifo_ram.data_a[15]
data[16] => altsyncram_do41:fifo_ram.data_a[16]
data[17] => altsyncram_do41:fifo_ram.data_a[17]
data[18] => altsyncram_do41:fifo_ram.data_a[18]
data[19] => altsyncram_do41:fifo_ram.data_a[19]
data[20] => altsyncram_do41:fifo_ram.data_a[20]
data[21] => altsyncram_do41:fifo_ram.data_a[21]
data[22] => altsyncram_do41:fifo_ram.data_a[22]
data[23] => altsyncram_do41:fifo_ram.data_a[23]
data[24] => altsyncram_do41:fifo_ram.data_a[24]
data[25] => altsyncram_do41:fifo_ram.data_a[25]
data[26] => altsyncram_do41:fifo_ram.data_a[26]
data[27] => altsyncram_do41:fifo_ram.data_a[27]
data[28] => altsyncram_do41:fifo_ram.data_a[28]
data[29] => altsyncram_do41:fifo_ram.data_a[29]
data[30] => altsyncram_do41:fifo_ram.data_a[30]
data[31] => altsyncram_do41:fifo_ram.data_a[31]
data[32] => altsyncram_do41:fifo_ram.data_a[32]
data[33] => altsyncram_do41:fifo_ram.data_a[33]
data[34] => altsyncram_do41:fifo_ram.data_a[34]
data[35] => altsyncram_do41:fifo_ram.data_a[35]
data[36] => altsyncram_do41:fifo_ram.data_a[36]
data[37] => altsyncram_do41:fifo_ram.data_a[37]
data[38] => altsyncram_do41:fifo_ram.data_a[38]
data[39] => altsyncram_do41:fifo_ram.data_a[39]
data[40] => altsyncram_do41:fifo_ram.data_a[40]
data[41] => altsyncram_do41:fifo_ram.data_a[41]
data[42] => altsyncram_do41:fifo_ram.data_a[42]
data[43] => altsyncram_do41:fifo_ram.data_a[43]
data[44] => altsyncram_do41:fifo_ram.data_a[44]
data[45] => altsyncram_do41:fifo_ram.data_a[45]
data[46] => altsyncram_do41:fifo_ram.data_a[46]
data[47] => altsyncram_do41:fifo_ram.data_a[47]
data[48] => altsyncram_do41:fifo_ram.data_a[48]
data[49] => altsyncram_do41:fifo_ram.data_a[49]
data[50] => altsyncram_do41:fifo_ram.data_a[50]
data[51] => altsyncram_do41:fifo_ram.data_a[51]
data[52] => altsyncram_do41:fifo_ram.data_a[52]
data[53] => altsyncram_do41:fifo_ram.data_a[53]
data[54] => altsyncram_do41:fifo_ram.data_a[54]
data[55] => altsyncram_do41:fifo_ram.data_a[55]
data[56] => altsyncram_do41:fifo_ram.data_a[56]
data[57] => altsyncram_do41:fifo_ram.data_a[57]
data[58] => altsyncram_do41:fifo_ram.data_a[58]
data[59] => altsyncram_do41:fifo_ram.data_a[59]
data[60] => altsyncram_do41:fifo_ram.data_a[60]
data[61] => altsyncram_do41:fifo_ram.data_a[61]
data[62] => altsyncram_do41:fifo_ram.data_a[62]
data[63] => altsyncram_do41:fifo_ram.data_a[63]
q[0] <= altsyncram_do41:fifo_ram.q_b[0]
q[1] <= altsyncram_do41:fifo_ram.q_b[1]
q[2] <= altsyncram_do41:fifo_ram.q_b[2]
q[3] <= altsyncram_do41:fifo_ram.q_b[3]
q[4] <= altsyncram_do41:fifo_ram.q_b[4]
q[5] <= altsyncram_do41:fifo_ram.q_b[5]
q[6] <= altsyncram_do41:fifo_ram.q_b[6]
q[7] <= altsyncram_do41:fifo_ram.q_b[7]
q[8] <= altsyncram_do41:fifo_ram.q_b[8]
q[9] <= altsyncram_do41:fifo_ram.q_b[9]
q[10] <= altsyncram_do41:fifo_ram.q_b[10]
q[11] <= altsyncram_do41:fifo_ram.q_b[11]
q[12] <= altsyncram_do41:fifo_ram.q_b[12]
q[13] <= altsyncram_do41:fifo_ram.q_b[13]
q[14] <= altsyncram_do41:fifo_ram.q_b[14]
q[15] <= altsyncram_do41:fifo_ram.q_b[15]
q[16] <= altsyncram_do41:fifo_ram.q_b[16]
q[17] <= altsyncram_do41:fifo_ram.q_b[17]
q[18] <= altsyncram_do41:fifo_ram.q_b[18]
q[19] <= altsyncram_do41:fifo_ram.q_b[19]
q[20] <= altsyncram_do41:fifo_ram.q_b[20]
q[21] <= altsyncram_do41:fifo_ram.q_b[21]
q[22] <= altsyncram_do41:fifo_ram.q_b[22]
q[23] <= altsyncram_do41:fifo_ram.q_b[23]
q[24] <= altsyncram_do41:fifo_ram.q_b[24]
q[25] <= altsyncram_do41:fifo_ram.q_b[25]
q[26] <= altsyncram_do41:fifo_ram.q_b[26]
q[27] <= altsyncram_do41:fifo_ram.q_b[27]
q[28] <= altsyncram_do41:fifo_ram.q_b[28]
q[29] <= altsyncram_do41:fifo_ram.q_b[29]
q[30] <= altsyncram_do41:fifo_ram.q_b[30]
q[31] <= altsyncram_do41:fifo_ram.q_b[31]
q[32] <= altsyncram_do41:fifo_ram.q_b[32]
q[33] <= altsyncram_do41:fifo_ram.q_b[33]
q[34] <= altsyncram_do41:fifo_ram.q_b[34]
q[35] <= altsyncram_do41:fifo_ram.q_b[35]
q[36] <= altsyncram_do41:fifo_ram.q_b[36]
q[37] <= altsyncram_do41:fifo_ram.q_b[37]
q[38] <= altsyncram_do41:fifo_ram.q_b[38]
q[39] <= altsyncram_do41:fifo_ram.q_b[39]
q[40] <= altsyncram_do41:fifo_ram.q_b[40]
q[41] <= altsyncram_do41:fifo_ram.q_b[41]
q[42] <= altsyncram_do41:fifo_ram.q_b[42]
q[43] <= altsyncram_do41:fifo_ram.q_b[43]
q[44] <= altsyncram_do41:fifo_ram.q_b[44]
q[45] <= altsyncram_do41:fifo_ram.q_b[45]
q[46] <= altsyncram_do41:fifo_ram.q_b[46]
q[47] <= altsyncram_do41:fifo_ram.q_b[47]
q[48] <= altsyncram_do41:fifo_ram.q_b[48]
q[49] <= altsyncram_do41:fifo_ram.q_b[49]
q[50] <= altsyncram_do41:fifo_ram.q_b[50]
q[51] <= altsyncram_do41:fifo_ram.q_b[51]
q[52] <= altsyncram_do41:fifo_ram.q_b[52]
q[53] <= altsyncram_do41:fifo_ram.q_b[53]
q[54] <= altsyncram_do41:fifo_ram.q_b[54]
q[55] <= altsyncram_do41:fifo_ram.q_b[55]
q[56] <= altsyncram_do41:fifo_ram.q_b[56]
q[57] <= altsyncram_do41:fifo_ram.q_b[57]
q[58] <= altsyncram_do41:fifo_ram.q_b[58]
q[59] <= altsyncram_do41:fifo_ram.q_b[59]
q[60] <= altsyncram_do41:fifo_ram.q_b[60]
q[61] <= altsyncram_do41:fifo_ram.q_b[61]
q[62] <= altsyncram_do41:fifo_ram.q_b[62]
q[63] <= altsyncram_do41:fifo_ram.q_b[63]
rdclk => a_graycounter_q57:rdptr_g1p.clock
rdclk => altsyncram_do41:fifo_ram.clock1
rdclk => dffpipe_dd9:rs_brp.clock
rdclk => dffpipe_dd9:rs_bwp.clock
rdclk => alt_synch_pipe_tnl:rs_dgwp.clock
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_c66:rdfull_eq_comp.aeb
rdreq => a_graycounter_q57:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_mjc:wrptr_g1p.clock
wrclk => altsyncram_do41:fifo_ram.clock0
wrclk => dffpipe_dd9:ws_brp.clock
wrclk => dffpipe_dd9:ws_bwp.clock
wrclk => alt_synch_pipe_unl:ws_dgrp.clock
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrempty <= cmpr_c66:wrempty_eq_comp.aeb
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => a_graycounter_mjc:wrptr_g1p.cnt_en
wrreq => altsyncram_do41:fifo_ram.wren_a
wrreq => wrptr_g[5].ENA
wrreq => wrptr_g[4].ENA
wrreq => wrptr_g[3].ENA
wrreq => wrptr_g[2].ENA
wrreq => wrptr_g[1].ENA
wrreq => wrptr_g[0].ENA
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_gray2bin_rgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= gray[5].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN1
gray[5] => bin[5].DATAIN
gray[5] => xor4.IN0


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_gray2bin_rgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= gray[5].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN1
gray[5] => bin[5].DATAIN
gray[5] => xor4.IN0


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_gray2bin_rgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= gray[5].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN1
gray[5] => bin[5].DATAIN
gray[5] => xor4.IN0


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_gray2bin_rgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= gray[5].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN1
gray[5] => bin[5].DATAIN
gray[5] => xor4.IN0


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_mjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
aclr1 => ram_block11a32.CLR1
aclr1 => ram_block11a33.CLR1
aclr1 => ram_block11a34.CLR1
aclr1 => ram_block11a35.CLR1
aclr1 => ram_block11a36.CLR1
aclr1 => ram_block11a37.CLR1
aclr1 => ram_block11a38.CLR1
aclr1 => ram_block11a39.CLR1
aclr1 => ram_block11a40.CLR1
aclr1 => ram_block11a41.CLR1
aclr1 => ram_block11a42.CLR1
aclr1 => ram_block11a43.CLR1
aclr1 => ram_block11a44.CLR1
aclr1 => ram_block11a45.CLR1
aclr1 => ram_block11a46.CLR1
aclr1 => ram_block11a47.CLR1
aclr1 => ram_block11a48.CLR1
aclr1 => ram_block11a49.CLR1
aclr1 => ram_block11a50.CLR1
aclr1 => ram_block11a51.CLR1
aclr1 => ram_block11a52.CLR1
aclr1 => ram_block11a53.CLR1
aclr1 => ram_block11a54.CLR1
aclr1 => ram_block11a55.CLR1
aclr1 => ram_block11a56.CLR1
aclr1 => ram_block11a57.CLR1
aclr1 => ram_block11a58.CLR1
aclr1 => ram_block11a59.CLR1
aclr1 => ram_block11a60.CLR1
aclr1 => ram_block11a61.CLR1
aclr1 => ram_block11a62.CLR1
aclr1 => ram_block11a63.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[0] => ram_block11a32.PORTAADDR
address_a[0] => ram_block11a33.PORTAADDR
address_a[0] => ram_block11a34.PORTAADDR
address_a[0] => ram_block11a35.PORTAADDR
address_a[0] => ram_block11a36.PORTAADDR
address_a[0] => ram_block11a37.PORTAADDR
address_a[0] => ram_block11a38.PORTAADDR
address_a[0] => ram_block11a39.PORTAADDR
address_a[0] => ram_block11a40.PORTAADDR
address_a[0] => ram_block11a41.PORTAADDR
address_a[0] => ram_block11a42.PORTAADDR
address_a[0] => ram_block11a43.PORTAADDR
address_a[0] => ram_block11a44.PORTAADDR
address_a[0] => ram_block11a45.PORTAADDR
address_a[0] => ram_block11a46.PORTAADDR
address_a[0] => ram_block11a47.PORTAADDR
address_a[0] => ram_block11a48.PORTAADDR
address_a[0] => ram_block11a49.PORTAADDR
address_a[0] => ram_block11a50.PORTAADDR
address_a[0] => ram_block11a51.PORTAADDR
address_a[0] => ram_block11a52.PORTAADDR
address_a[0] => ram_block11a53.PORTAADDR
address_a[0] => ram_block11a54.PORTAADDR
address_a[0] => ram_block11a55.PORTAADDR
address_a[0] => ram_block11a56.PORTAADDR
address_a[0] => ram_block11a57.PORTAADDR
address_a[0] => ram_block11a58.PORTAADDR
address_a[0] => ram_block11a59.PORTAADDR
address_a[0] => ram_block11a60.PORTAADDR
address_a[0] => ram_block11a61.PORTAADDR
address_a[0] => ram_block11a62.PORTAADDR
address_a[0] => ram_block11a63.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[1] => ram_block11a32.PORTAADDR1
address_a[1] => ram_block11a33.PORTAADDR1
address_a[1] => ram_block11a34.PORTAADDR1
address_a[1] => ram_block11a35.PORTAADDR1
address_a[1] => ram_block11a36.PORTAADDR1
address_a[1] => ram_block11a37.PORTAADDR1
address_a[1] => ram_block11a38.PORTAADDR1
address_a[1] => ram_block11a39.PORTAADDR1
address_a[1] => ram_block11a40.PORTAADDR1
address_a[1] => ram_block11a41.PORTAADDR1
address_a[1] => ram_block11a42.PORTAADDR1
address_a[1] => ram_block11a43.PORTAADDR1
address_a[1] => ram_block11a44.PORTAADDR1
address_a[1] => ram_block11a45.PORTAADDR1
address_a[1] => ram_block11a46.PORTAADDR1
address_a[1] => ram_block11a47.PORTAADDR1
address_a[1] => ram_block11a48.PORTAADDR1
address_a[1] => ram_block11a49.PORTAADDR1
address_a[1] => ram_block11a50.PORTAADDR1
address_a[1] => ram_block11a51.PORTAADDR1
address_a[1] => ram_block11a52.PORTAADDR1
address_a[1] => ram_block11a53.PORTAADDR1
address_a[1] => ram_block11a54.PORTAADDR1
address_a[1] => ram_block11a55.PORTAADDR1
address_a[1] => ram_block11a56.PORTAADDR1
address_a[1] => ram_block11a57.PORTAADDR1
address_a[1] => ram_block11a58.PORTAADDR1
address_a[1] => ram_block11a59.PORTAADDR1
address_a[1] => ram_block11a60.PORTAADDR1
address_a[1] => ram_block11a61.PORTAADDR1
address_a[1] => ram_block11a62.PORTAADDR1
address_a[1] => ram_block11a63.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[2] => ram_block11a32.PORTAADDR2
address_a[2] => ram_block11a33.PORTAADDR2
address_a[2] => ram_block11a34.PORTAADDR2
address_a[2] => ram_block11a35.PORTAADDR2
address_a[2] => ram_block11a36.PORTAADDR2
address_a[2] => ram_block11a37.PORTAADDR2
address_a[2] => ram_block11a38.PORTAADDR2
address_a[2] => ram_block11a39.PORTAADDR2
address_a[2] => ram_block11a40.PORTAADDR2
address_a[2] => ram_block11a41.PORTAADDR2
address_a[2] => ram_block11a42.PORTAADDR2
address_a[2] => ram_block11a43.PORTAADDR2
address_a[2] => ram_block11a44.PORTAADDR2
address_a[2] => ram_block11a45.PORTAADDR2
address_a[2] => ram_block11a46.PORTAADDR2
address_a[2] => ram_block11a47.PORTAADDR2
address_a[2] => ram_block11a48.PORTAADDR2
address_a[2] => ram_block11a49.PORTAADDR2
address_a[2] => ram_block11a50.PORTAADDR2
address_a[2] => ram_block11a51.PORTAADDR2
address_a[2] => ram_block11a52.PORTAADDR2
address_a[2] => ram_block11a53.PORTAADDR2
address_a[2] => ram_block11a54.PORTAADDR2
address_a[2] => ram_block11a55.PORTAADDR2
address_a[2] => ram_block11a56.PORTAADDR2
address_a[2] => ram_block11a57.PORTAADDR2
address_a[2] => ram_block11a58.PORTAADDR2
address_a[2] => ram_block11a59.PORTAADDR2
address_a[2] => ram_block11a60.PORTAADDR2
address_a[2] => ram_block11a61.PORTAADDR2
address_a[2] => ram_block11a62.PORTAADDR2
address_a[2] => ram_block11a63.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[3] => ram_block11a32.PORTAADDR3
address_a[3] => ram_block11a33.PORTAADDR3
address_a[3] => ram_block11a34.PORTAADDR3
address_a[3] => ram_block11a35.PORTAADDR3
address_a[3] => ram_block11a36.PORTAADDR3
address_a[3] => ram_block11a37.PORTAADDR3
address_a[3] => ram_block11a38.PORTAADDR3
address_a[3] => ram_block11a39.PORTAADDR3
address_a[3] => ram_block11a40.PORTAADDR3
address_a[3] => ram_block11a41.PORTAADDR3
address_a[3] => ram_block11a42.PORTAADDR3
address_a[3] => ram_block11a43.PORTAADDR3
address_a[3] => ram_block11a44.PORTAADDR3
address_a[3] => ram_block11a45.PORTAADDR3
address_a[3] => ram_block11a46.PORTAADDR3
address_a[3] => ram_block11a47.PORTAADDR3
address_a[3] => ram_block11a48.PORTAADDR3
address_a[3] => ram_block11a49.PORTAADDR3
address_a[3] => ram_block11a50.PORTAADDR3
address_a[3] => ram_block11a51.PORTAADDR3
address_a[3] => ram_block11a52.PORTAADDR3
address_a[3] => ram_block11a53.PORTAADDR3
address_a[3] => ram_block11a54.PORTAADDR3
address_a[3] => ram_block11a55.PORTAADDR3
address_a[3] => ram_block11a56.PORTAADDR3
address_a[3] => ram_block11a57.PORTAADDR3
address_a[3] => ram_block11a58.PORTAADDR3
address_a[3] => ram_block11a59.PORTAADDR3
address_a[3] => ram_block11a60.PORTAADDR3
address_a[3] => ram_block11a61.PORTAADDR3
address_a[3] => ram_block11a62.PORTAADDR3
address_a[3] => ram_block11a63.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[4] => ram_block11a32.PORTAADDR4
address_a[4] => ram_block11a33.PORTAADDR4
address_a[4] => ram_block11a34.PORTAADDR4
address_a[4] => ram_block11a35.PORTAADDR4
address_a[4] => ram_block11a36.PORTAADDR4
address_a[4] => ram_block11a37.PORTAADDR4
address_a[4] => ram_block11a38.PORTAADDR4
address_a[4] => ram_block11a39.PORTAADDR4
address_a[4] => ram_block11a40.PORTAADDR4
address_a[4] => ram_block11a41.PORTAADDR4
address_a[4] => ram_block11a42.PORTAADDR4
address_a[4] => ram_block11a43.PORTAADDR4
address_a[4] => ram_block11a44.PORTAADDR4
address_a[4] => ram_block11a45.PORTAADDR4
address_a[4] => ram_block11a46.PORTAADDR4
address_a[4] => ram_block11a47.PORTAADDR4
address_a[4] => ram_block11a48.PORTAADDR4
address_a[4] => ram_block11a49.PORTAADDR4
address_a[4] => ram_block11a50.PORTAADDR4
address_a[4] => ram_block11a51.PORTAADDR4
address_a[4] => ram_block11a52.PORTAADDR4
address_a[4] => ram_block11a53.PORTAADDR4
address_a[4] => ram_block11a54.PORTAADDR4
address_a[4] => ram_block11a55.PORTAADDR4
address_a[4] => ram_block11a56.PORTAADDR4
address_a[4] => ram_block11a57.PORTAADDR4
address_a[4] => ram_block11a58.PORTAADDR4
address_a[4] => ram_block11a59.PORTAADDR4
address_a[4] => ram_block11a60.PORTAADDR4
address_a[4] => ram_block11a61.PORTAADDR4
address_a[4] => ram_block11a62.PORTAADDR4
address_a[4] => ram_block11a63.PORTAADDR4
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[0] => ram_block11a32.PORTBADDR
address_b[0] => ram_block11a33.PORTBADDR
address_b[0] => ram_block11a34.PORTBADDR
address_b[0] => ram_block11a35.PORTBADDR
address_b[0] => ram_block11a36.PORTBADDR
address_b[0] => ram_block11a37.PORTBADDR
address_b[0] => ram_block11a38.PORTBADDR
address_b[0] => ram_block11a39.PORTBADDR
address_b[0] => ram_block11a40.PORTBADDR
address_b[0] => ram_block11a41.PORTBADDR
address_b[0] => ram_block11a42.PORTBADDR
address_b[0] => ram_block11a43.PORTBADDR
address_b[0] => ram_block11a44.PORTBADDR
address_b[0] => ram_block11a45.PORTBADDR
address_b[0] => ram_block11a46.PORTBADDR
address_b[0] => ram_block11a47.PORTBADDR
address_b[0] => ram_block11a48.PORTBADDR
address_b[0] => ram_block11a49.PORTBADDR
address_b[0] => ram_block11a50.PORTBADDR
address_b[0] => ram_block11a51.PORTBADDR
address_b[0] => ram_block11a52.PORTBADDR
address_b[0] => ram_block11a53.PORTBADDR
address_b[0] => ram_block11a54.PORTBADDR
address_b[0] => ram_block11a55.PORTBADDR
address_b[0] => ram_block11a56.PORTBADDR
address_b[0] => ram_block11a57.PORTBADDR
address_b[0] => ram_block11a58.PORTBADDR
address_b[0] => ram_block11a59.PORTBADDR
address_b[0] => ram_block11a60.PORTBADDR
address_b[0] => ram_block11a61.PORTBADDR
address_b[0] => ram_block11a62.PORTBADDR
address_b[0] => ram_block11a63.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[1] => ram_block11a32.PORTBADDR1
address_b[1] => ram_block11a33.PORTBADDR1
address_b[1] => ram_block11a34.PORTBADDR1
address_b[1] => ram_block11a35.PORTBADDR1
address_b[1] => ram_block11a36.PORTBADDR1
address_b[1] => ram_block11a37.PORTBADDR1
address_b[1] => ram_block11a38.PORTBADDR1
address_b[1] => ram_block11a39.PORTBADDR1
address_b[1] => ram_block11a40.PORTBADDR1
address_b[1] => ram_block11a41.PORTBADDR1
address_b[1] => ram_block11a42.PORTBADDR1
address_b[1] => ram_block11a43.PORTBADDR1
address_b[1] => ram_block11a44.PORTBADDR1
address_b[1] => ram_block11a45.PORTBADDR1
address_b[1] => ram_block11a46.PORTBADDR1
address_b[1] => ram_block11a47.PORTBADDR1
address_b[1] => ram_block11a48.PORTBADDR1
address_b[1] => ram_block11a49.PORTBADDR1
address_b[1] => ram_block11a50.PORTBADDR1
address_b[1] => ram_block11a51.PORTBADDR1
address_b[1] => ram_block11a52.PORTBADDR1
address_b[1] => ram_block11a53.PORTBADDR1
address_b[1] => ram_block11a54.PORTBADDR1
address_b[1] => ram_block11a55.PORTBADDR1
address_b[1] => ram_block11a56.PORTBADDR1
address_b[1] => ram_block11a57.PORTBADDR1
address_b[1] => ram_block11a58.PORTBADDR1
address_b[1] => ram_block11a59.PORTBADDR1
address_b[1] => ram_block11a60.PORTBADDR1
address_b[1] => ram_block11a61.PORTBADDR1
address_b[1] => ram_block11a62.PORTBADDR1
address_b[1] => ram_block11a63.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[2] => ram_block11a32.PORTBADDR2
address_b[2] => ram_block11a33.PORTBADDR2
address_b[2] => ram_block11a34.PORTBADDR2
address_b[2] => ram_block11a35.PORTBADDR2
address_b[2] => ram_block11a36.PORTBADDR2
address_b[2] => ram_block11a37.PORTBADDR2
address_b[2] => ram_block11a38.PORTBADDR2
address_b[2] => ram_block11a39.PORTBADDR2
address_b[2] => ram_block11a40.PORTBADDR2
address_b[2] => ram_block11a41.PORTBADDR2
address_b[2] => ram_block11a42.PORTBADDR2
address_b[2] => ram_block11a43.PORTBADDR2
address_b[2] => ram_block11a44.PORTBADDR2
address_b[2] => ram_block11a45.PORTBADDR2
address_b[2] => ram_block11a46.PORTBADDR2
address_b[2] => ram_block11a47.PORTBADDR2
address_b[2] => ram_block11a48.PORTBADDR2
address_b[2] => ram_block11a49.PORTBADDR2
address_b[2] => ram_block11a50.PORTBADDR2
address_b[2] => ram_block11a51.PORTBADDR2
address_b[2] => ram_block11a52.PORTBADDR2
address_b[2] => ram_block11a53.PORTBADDR2
address_b[2] => ram_block11a54.PORTBADDR2
address_b[2] => ram_block11a55.PORTBADDR2
address_b[2] => ram_block11a56.PORTBADDR2
address_b[2] => ram_block11a57.PORTBADDR2
address_b[2] => ram_block11a58.PORTBADDR2
address_b[2] => ram_block11a59.PORTBADDR2
address_b[2] => ram_block11a60.PORTBADDR2
address_b[2] => ram_block11a61.PORTBADDR2
address_b[2] => ram_block11a62.PORTBADDR2
address_b[2] => ram_block11a63.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[3] => ram_block11a32.PORTBADDR3
address_b[3] => ram_block11a33.PORTBADDR3
address_b[3] => ram_block11a34.PORTBADDR3
address_b[3] => ram_block11a35.PORTBADDR3
address_b[3] => ram_block11a36.PORTBADDR3
address_b[3] => ram_block11a37.PORTBADDR3
address_b[3] => ram_block11a38.PORTBADDR3
address_b[3] => ram_block11a39.PORTBADDR3
address_b[3] => ram_block11a40.PORTBADDR3
address_b[3] => ram_block11a41.PORTBADDR3
address_b[3] => ram_block11a42.PORTBADDR3
address_b[3] => ram_block11a43.PORTBADDR3
address_b[3] => ram_block11a44.PORTBADDR3
address_b[3] => ram_block11a45.PORTBADDR3
address_b[3] => ram_block11a46.PORTBADDR3
address_b[3] => ram_block11a47.PORTBADDR3
address_b[3] => ram_block11a48.PORTBADDR3
address_b[3] => ram_block11a49.PORTBADDR3
address_b[3] => ram_block11a50.PORTBADDR3
address_b[3] => ram_block11a51.PORTBADDR3
address_b[3] => ram_block11a52.PORTBADDR3
address_b[3] => ram_block11a53.PORTBADDR3
address_b[3] => ram_block11a54.PORTBADDR3
address_b[3] => ram_block11a55.PORTBADDR3
address_b[3] => ram_block11a56.PORTBADDR3
address_b[3] => ram_block11a57.PORTBADDR3
address_b[3] => ram_block11a58.PORTBADDR3
address_b[3] => ram_block11a59.PORTBADDR3
address_b[3] => ram_block11a60.PORTBADDR3
address_b[3] => ram_block11a61.PORTBADDR3
address_b[3] => ram_block11a62.PORTBADDR3
address_b[3] => ram_block11a63.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[4] => ram_block11a32.PORTBADDR4
address_b[4] => ram_block11a33.PORTBADDR4
address_b[4] => ram_block11a34.PORTBADDR4
address_b[4] => ram_block11a35.PORTBADDR4
address_b[4] => ram_block11a36.PORTBADDR4
address_b[4] => ram_block11a37.PORTBADDR4
address_b[4] => ram_block11a38.PORTBADDR4
address_b[4] => ram_block11a39.PORTBADDR4
address_b[4] => ram_block11a40.PORTBADDR4
address_b[4] => ram_block11a41.PORTBADDR4
address_b[4] => ram_block11a42.PORTBADDR4
address_b[4] => ram_block11a43.PORTBADDR4
address_b[4] => ram_block11a44.PORTBADDR4
address_b[4] => ram_block11a45.PORTBADDR4
address_b[4] => ram_block11a46.PORTBADDR4
address_b[4] => ram_block11a47.PORTBADDR4
address_b[4] => ram_block11a48.PORTBADDR4
address_b[4] => ram_block11a49.PORTBADDR4
address_b[4] => ram_block11a50.PORTBADDR4
address_b[4] => ram_block11a51.PORTBADDR4
address_b[4] => ram_block11a52.PORTBADDR4
address_b[4] => ram_block11a53.PORTBADDR4
address_b[4] => ram_block11a54.PORTBADDR4
address_b[4] => ram_block11a55.PORTBADDR4
address_b[4] => ram_block11a56.PORTBADDR4
address_b[4] => ram_block11a57.PORTBADDR4
address_b[4] => ram_block11a58.PORTBADDR4
address_b[4] => ram_block11a59.PORTBADDR4
address_b[4] => ram_block11a60.PORTBADDR4
address_b[4] => ram_block11a61.PORTBADDR4
address_b[4] => ram_block11a62.PORTBADDR4
address_b[4] => ram_block11a63.PORTBADDR4
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
addressstall_b => ram_block11a32.PORTBADDRSTALL
addressstall_b => ram_block11a33.PORTBADDRSTALL
addressstall_b => ram_block11a34.PORTBADDRSTALL
addressstall_b => ram_block11a35.PORTBADDRSTALL
addressstall_b => ram_block11a36.PORTBADDRSTALL
addressstall_b => ram_block11a37.PORTBADDRSTALL
addressstall_b => ram_block11a38.PORTBADDRSTALL
addressstall_b => ram_block11a39.PORTBADDRSTALL
addressstall_b => ram_block11a40.PORTBADDRSTALL
addressstall_b => ram_block11a41.PORTBADDRSTALL
addressstall_b => ram_block11a42.PORTBADDRSTALL
addressstall_b => ram_block11a43.PORTBADDRSTALL
addressstall_b => ram_block11a44.PORTBADDRSTALL
addressstall_b => ram_block11a45.PORTBADDRSTALL
addressstall_b => ram_block11a46.PORTBADDRSTALL
addressstall_b => ram_block11a47.PORTBADDRSTALL
addressstall_b => ram_block11a48.PORTBADDRSTALL
addressstall_b => ram_block11a49.PORTBADDRSTALL
addressstall_b => ram_block11a50.PORTBADDRSTALL
addressstall_b => ram_block11a51.PORTBADDRSTALL
addressstall_b => ram_block11a52.PORTBADDRSTALL
addressstall_b => ram_block11a53.PORTBADDRSTALL
addressstall_b => ram_block11a54.PORTBADDRSTALL
addressstall_b => ram_block11a55.PORTBADDRSTALL
addressstall_b => ram_block11a56.PORTBADDRSTALL
addressstall_b => ram_block11a57.PORTBADDRSTALL
addressstall_b => ram_block11a58.PORTBADDRSTALL
addressstall_b => ram_block11a59.PORTBADDRSTALL
addressstall_b => ram_block11a60.PORTBADDRSTALL
addressstall_b => ram_block11a61.PORTBADDRSTALL
addressstall_b => ram_block11a62.PORTBADDRSTALL
addressstall_b => ram_block11a63.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock0 => ram_block11a32.CLK0
clock0 => ram_block11a33.CLK0
clock0 => ram_block11a34.CLK0
clock0 => ram_block11a35.CLK0
clock0 => ram_block11a36.CLK0
clock0 => ram_block11a37.CLK0
clock0 => ram_block11a38.CLK0
clock0 => ram_block11a39.CLK0
clock0 => ram_block11a40.CLK0
clock0 => ram_block11a41.CLK0
clock0 => ram_block11a42.CLK0
clock0 => ram_block11a43.CLK0
clock0 => ram_block11a44.CLK0
clock0 => ram_block11a45.CLK0
clock0 => ram_block11a46.CLK0
clock0 => ram_block11a47.CLK0
clock0 => ram_block11a48.CLK0
clock0 => ram_block11a49.CLK0
clock0 => ram_block11a50.CLK0
clock0 => ram_block11a51.CLK0
clock0 => ram_block11a52.CLK0
clock0 => ram_block11a53.CLK0
clock0 => ram_block11a54.CLK0
clock0 => ram_block11a55.CLK0
clock0 => ram_block11a56.CLK0
clock0 => ram_block11a57.CLK0
clock0 => ram_block11a58.CLK0
clock0 => ram_block11a59.CLK0
clock0 => ram_block11a60.CLK0
clock0 => ram_block11a61.CLK0
clock0 => ram_block11a62.CLK0
clock0 => ram_block11a63.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => ram_block11a32.CLK1
clock1 => ram_block11a33.CLK1
clock1 => ram_block11a34.CLK1
clock1 => ram_block11a35.CLK1
clock1 => ram_block11a36.CLK1
clock1 => ram_block11a37.CLK1
clock1 => ram_block11a38.CLK1
clock1 => ram_block11a39.CLK1
clock1 => ram_block11a40.CLK1
clock1 => ram_block11a41.CLK1
clock1 => ram_block11a42.CLK1
clock1 => ram_block11a43.CLK1
clock1 => ram_block11a44.CLK1
clock1 => ram_block11a45.CLK1
clock1 => ram_block11a46.CLK1
clock1 => ram_block11a47.CLK1
clock1 => ram_block11a48.CLK1
clock1 => ram_block11a49.CLK1
clock1 => ram_block11a50.CLK1
clock1 => ram_block11a51.CLK1
clock1 => ram_block11a52.CLK1
clock1 => ram_block11a53.CLK1
clock1 => ram_block11a54.CLK1
clock1 => ram_block11a55.CLK1
clock1 => ram_block11a56.CLK1
clock1 => ram_block11a57.CLK1
clock1 => ram_block11a58.CLK1
clock1 => ram_block11a59.CLK1
clock1 => ram_block11a60.CLK1
clock1 => ram_block11a61.CLK1
clock1 => ram_block11a62.CLK1
clock1 => ram_block11a63.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
data_a[32] => ram_block11a32.PORTADATAIN
data_a[33] => ram_block11a33.PORTADATAIN
data_a[34] => ram_block11a34.PORTADATAIN
data_a[35] => ram_block11a35.PORTADATAIN
data_a[36] => ram_block11a36.PORTADATAIN
data_a[37] => ram_block11a37.PORTADATAIN
data_a[38] => ram_block11a38.PORTADATAIN
data_a[39] => ram_block11a39.PORTADATAIN
data_a[40] => ram_block11a40.PORTADATAIN
data_a[41] => ram_block11a41.PORTADATAIN
data_a[42] => ram_block11a42.PORTADATAIN
data_a[43] => ram_block11a43.PORTADATAIN
data_a[44] => ram_block11a44.PORTADATAIN
data_a[45] => ram_block11a45.PORTADATAIN
data_a[46] => ram_block11a46.PORTADATAIN
data_a[47] => ram_block11a47.PORTADATAIN
data_a[48] => ram_block11a48.PORTADATAIN
data_a[49] => ram_block11a49.PORTADATAIN
data_a[50] => ram_block11a50.PORTADATAIN
data_a[51] => ram_block11a51.PORTADATAIN
data_a[52] => ram_block11a52.PORTADATAIN
data_a[53] => ram_block11a53.PORTADATAIN
data_a[54] => ram_block11a54.PORTADATAIN
data_a[55] => ram_block11a55.PORTADATAIN
data_a[56] => ram_block11a56.PORTADATAIN
data_a[57] => ram_block11a57.PORTADATAIN
data_a[58] => ram_block11a58.PORTADATAIN
data_a[59] => ram_block11a59.PORTADATAIN
data_a[60] => ram_block11a60.PORTADATAIN
data_a[61] => ram_block11a61.PORTADATAIN
data_a[62] => ram_block11a62.PORTADATAIN
data_a[63] => ram_block11a63.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
q_b[32] <= ram_block11a32.PORTBDATAOUT
q_b[33] <= ram_block11a33.PORTBDATAOUT
q_b[34] <= ram_block11a34.PORTBDATAOUT
q_b[35] <= ram_block11a35.PORTBDATAOUT
q_b[36] <= ram_block11a36.PORTBDATAOUT
q_b[37] <= ram_block11a37.PORTBDATAOUT
q_b[38] <= ram_block11a38.PORTBDATAOUT
q_b[39] <= ram_block11a39.PORTBDATAOUT
q_b[40] <= ram_block11a40.PORTBDATAOUT
q_b[41] <= ram_block11a41.PORTBDATAOUT
q_b[42] <= ram_block11a42.PORTBDATAOUT
q_b[43] <= ram_block11a43.PORTBDATAOUT
q_b[44] <= ram_block11a44.PORTBDATAOUT
q_b[45] <= ram_block11a45.PORTBDATAOUT
q_b[46] <= ram_block11a46.PORTBDATAOUT
q_b[47] <= ram_block11a47.PORTBDATAOUT
q_b[48] <= ram_block11a48.PORTBDATAOUT
q_b[49] <= ram_block11a49.PORTBDATAOUT
q_b[50] <= ram_block11a50.PORTBDATAOUT
q_b[51] <= ram_block11a51.PORTBDATAOUT
q_b[52] <= ram_block11a52.PORTBDATAOUT
q_b[53] <= ram_block11a53.PORTBDATAOUT
q_b[54] <= ram_block11a54.PORTBDATAOUT
q_b[55] <= ram_block11a55.PORTBDATAOUT
q_b[56] <= ram_block11a56.PORTBDATAOUT
q_b[57] <= ram_block11a57.PORTBDATAOUT
q_b[58] <= ram_block11a58.PORTBDATAOUT
q_b[59] <= ram_block11a59.PORTBDATAOUT
q_b[60] <= ram_block11a60.PORTBDATAOUT
q_b[61] <= ram_block11a61.PORTBDATAOUT
q_b[62] <= ram_block11a62.PORTBDATAOUT
q_b[63] <= ram_block11a63.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a32.PORTAWE
wren_a => ram_block11a33.PORTAWE
wren_a => ram_block11a34.PORTAWE
wren_a => ram_block11a35.PORTAWE
wren_a => ram_block11a36.PORTAWE
wren_a => ram_block11a37.PORTAWE
wren_a => ram_block11a38.PORTAWE
wren_a => ram_block11a39.PORTAWE
wren_a => ram_block11a40.PORTAWE
wren_a => ram_block11a41.PORTAWE
wren_a => ram_block11a42.PORTAWE
wren_a => ram_block11a43.PORTAWE
wren_a => ram_block11a44.PORTAWE
wren_a => ram_block11a45.PORTAWE
wren_a => ram_block11a46.PORTAWE
wren_a => ram_block11a47.PORTAWE
wren_a => ram_block11a48.PORTAWE
wren_a => ram_block11a49.PORTAWE
wren_a => ram_block11a50.PORTAWE
wren_a => ram_block11a51.PORTAWE
wren_a => ram_block11a52.PORTAWE
wren_a => ram_block11a53.PORTAWE
wren_a => ram_block11a54.PORTAWE
wren_a => ram_block11a55.PORTAWE
wren_a => ram_block11a56.PORTAWE
wren_a => ram_block11a57.PORTAWE
wren_a => ram_block11a58.PORTAWE
wren_a => ram_block11a59.PORTAWE
wren_a => ram_block11a60.PORTAWE
wren_a => ram_block11a61.PORTAWE
wren_a => ram_block11a62.PORTAWE
wren_a => ram_block11a63.PORTAWE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|dffpipe_dd9:rs_brp
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|dffpipe_dd9:rs_bwp
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp
clock => dffpipe_ed9:dffpipe13.clock
clrn => dffpipe_ed9:dffpipe13.clrn
d[0] => dffpipe_ed9:dffpipe13.d[0]
d[1] => dffpipe_ed9:dffpipe13.d[1]
d[2] => dffpipe_ed9:dffpipe13.d[2]
d[3] => dffpipe_ed9:dffpipe13.d[3]
d[4] => dffpipe_ed9:dffpipe13.d[4]
d[5] => dffpipe_ed9:dffpipe13.d[5]
q[0] <= dffpipe_ed9:dffpipe13.q[0]
q[1] <= dffpipe_ed9:dffpipe13.q[1]
q[2] <= dffpipe_ed9:dffpipe13.q[2]
q[3] <= dffpipe_ed9:dffpipe13.q[3]
q[4] <= dffpipe_ed9:dffpipe13.q[4]
q[5] <= dffpipe_ed9:dffpipe13.q[5]


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|dffpipe_dd9:ws_brp
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|dffpipe_dd9:ws_bwp
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp
clock => dffpipe_fd9:dffpipe16.clock
clrn => dffpipe_fd9:dffpipe16.clrn
d[0] => dffpipe_fd9:dffpipe16.d[0]
d[1] => dffpipe_fd9:dffpipe16.d[1]
d[2] => dffpipe_fd9:dffpipe16.d[2]
d[3] => dffpipe_fd9:dffpipe16.d[3]
d[4] => dffpipe_fd9:dffpipe16.d[4]
d[5] => dffpipe_fd9:dffpipe16.d[5]
q[0] <= dffpipe_fd9:dffpipe16.q[0]
q[1] <= dffpipe_fd9:dffpipe16.q[1]
q[2] <= dffpipe_fd9:dffpipe16.q[2]
q[3] <= dffpipe_fd9:dffpipe16.q[3]
q[4] <= dffpipe_fd9:dffpipe16.q[4]
q[5] <= dffpipe_fd9:dffpipe16.q[5]


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|cmpr_c66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|cmpr_c66:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|cmpr_c66:wrempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|cmpr_c66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
rdempty <= dcfifo:dcfifo_component.rdempty
rdfull <= dcfifo:dcfifo_component.rdfull
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw[0]
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw[1]
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw[2]
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw[3]
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw[4]
wrempty <= dcfifo:dcfifo_component.wrempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw[0]
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw[1]
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw[2]
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw[3]
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw[4]


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component
data[0] => dcfifo_ban1:auto_generated.data[0]
data[1] => dcfifo_ban1:auto_generated.data[1]
data[2] => dcfifo_ban1:auto_generated.data[2]
data[3] => dcfifo_ban1:auto_generated.data[3]
data[4] => dcfifo_ban1:auto_generated.data[4]
data[5] => dcfifo_ban1:auto_generated.data[5]
data[6] => dcfifo_ban1:auto_generated.data[6]
data[7] => dcfifo_ban1:auto_generated.data[7]
data[8] => dcfifo_ban1:auto_generated.data[8]
data[9] => dcfifo_ban1:auto_generated.data[9]
data[10] => dcfifo_ban1:auto_generated.data[10]
data[11] => dcfifo_ban1:auto_generated.data[11]
data[12] => dcfifo_ban1:auto_generated.data[12]
data[13] => dcfifo_ban1:auto_generated.data[13]
data[14] => dcfifo_ban1:auto_generated.data[14]
data[15] => dcfifo_ban1:auto_generated.data[15]
q[0] <= dcfifo_ban1:auto_generated.q[0]
q[1] <= dcfifo_ban1:auto_generated.q[1]
q[2] <= dcfifo_ban1:auto_generated.q[2]
q[3] <= dcfifo_ban1:auto_generated.q[3]
q[4] <= dcfifo_ban1:auto_generated.q[4]
q[5] <= dcfifo_ban1:auto_generated.q[5]
q[6] <= dcfifo_ban1:auto_generated.q[6]
q[7] <= dcfifo_ban1:auto_generated.q[7]
q[8] <= dcfifo_ban1:auto_generated.q[8]
q[9] <= dcfifo_ban1:auto_generated.q[9]
q[10] <= dcfifo_ban1:auto_generated.q[10]
q[11] <= dcfifo_ban1:auto_generated.q[11]
q[12] <= dcfifo_ban1:auto_generated.q[12]
q[13] <= dcfifo_ban1:auto_generated.q[13]
q[14] <= dcfifo_ban1:auto_generated.q[14]
q[15] <= dcfifo_ban1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_ban1:auto_generated.rdclk
rdreq => dcfifo_ban1:auto_generated.rdreq
wrclk => dcfifo_ban1:auto_generated.wrclk
wrreq => dcfifo_ban1:auto_generated.wrreq
aclr => dcfifo_ban1:auto_generated.aclr
rdempty <= dcfifo_ban1:auto_generated.rdempty
rdfull <= dcfifo_ban1:auto_generated.rdfull
wrempty <= dcfifo_ban1:auto_generated.wrempty
wrfull <= dcfifo_ban1:auto_generated.wrfull
rdusedw[0] <= dcfifo_ban1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_ban1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_ban1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_ban1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_ban1:auto_generated.rdusedw[4]
wrusedw[0] <= dcfifo_ban1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_ban1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_ban1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_ban1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_ban1:auto_generated.wrusedw[4]


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated
aclr => a_graycounter_q57:rdptr_g1p.aclr
aclr => a_graycounter_mjc:wrptr_g1p.aclr
aclr => altsyncram_7o41:fifo_ram.aclr1
aclr => delayed_wrptr_g[5].IN0
aclr => rdptr_g[5].IN0
aclr => wrptr_g[5].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_7o41:fifo_ram.data_a[0]
data[1] => altsyncram_7o41:fifo_ram.data_a[1]
data[2] => altsyncram_7o41:fifo_ram.data_a[2]
data[3] => altsyncram_7o41:fifo_ram.data_a[3]
data[4] => altsyncram_7o41:fifo_ram.data_a[4]
data[5] => altsyncram_7o41:fifo_ram.data_a[5]
data[6] => altsyncram_7o41:fifo_ram.data_a[6]
data[7] => altsyncram_7o41:fifo_ram.data_a[7]
data[8] => altsyncram_7o41:fifo_ram.data_a[8]
data[9] => altsyncram_7o41:fifo_ram.data_a[9]
data[10] => altsyncram_7o41:fifo_ram.data_a[10]
data[11] => altsyncram_7o41:fifo_ram.data_a[11]
data[12] => altsyncram_7o41:fifo_ram.data_a[12]
data[13] => altsyncram_7o41:fifo_ram.data_a[13]
data[14] => altsyncram_7o41:fifo_ram.data_a[14]
data[15] => altsyncram_7o41:fifo_ram.data_a[15]
q[0] <= altsyncram_7o41:fifo_ram.q_b[0]
q[1] <= altsyncram_7o41:fifo_ram.q_b[1]
q[2] <= altsyncram_7o41:fifo_ram.q_b[2]
q[3] <= altsyncram_7o41:fifo_ram.q_b[3]
q[4] <= altsyncram_7o41:fifo_ram.q_b[4]
q[5] <= altsyncram_7o41:fifo_ram.q_b[5]
q[6] <= altsyncram_7o41:fifo_ram.q_b[6]
q[7] <= altsyncram_7o41:fifo_ram.q_b[7]
q[8] <= altsyncram_7o41:fifo_ram.q_b[8]
q[9] <= altsyncram_7o41:fifo_ram.q_b[9]
q[10] <= altsyncram_7o41:fifo_ram.q_b[10]
q[11] <= altsyncram_7o41:fifo_ram.q_b[11]
q[12] <= altsyncram_7o41:fifo_ram.q_b[12]
q[13] <= altsyncram_7o41:fifo_ram.q_b[13]
q[14] <= altsyncram_7o41:fifo_ram.q_b[14]
q[15] <= altsyncram_7o41:fifo_ram.q_b[15]
rdclk => a_graycounter_q57:rdptr_g1p.clock
rdclk => altsyncram_7o41:fifo_ram.clock1
rdclk => dffpipe_dd9:rs_brp.clock
rdclk => dffpipe_dd9:rs_bwp.clock
rdclk => alt_synch_pipe_vnl:rs_dgwp.clock
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_c66:rdfull_eq_comp.aeb
rdreq => a_graycounter_q57:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_mjc:wrptr_g1p.clock
wrclk => altsyncram_7o41:fifo_ram.clock0
wrclk => dffpipe_dd9:ws_brp.clock
wrclk => dffpipe_dd9:ws_bwp.clock
wrclk => alt_synch_pipe_0ol:ws_dgrp.clock
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrempty <= cmpr_c66:wrempty_eq_comp.aeb
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => a_graycounter_mjc:wrptr_g1p.cnt_en
wrreq => altsyncram_7o41:fifo_ram.wren_a
wrreq => wrptr_g[5].ENA
wrreq => wrptr_g[4].ENA
wrreq => wrptr_g[3].ENA
wrreq => wrptr_g[2].ENA
wrreq => wrptr_g[1].ENA
wrreq => wrptr_g[0].ENA
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_gray2bin_rgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= gray[5].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN1
gray[5] => bin[5].DATAIN
gray[5] => xor4.IN0


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_gray2bin_rgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= gray[5].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN1
gray[5] => bin[5].DATAIN
gray[5] => xor4.IN0


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_gray2bin_rgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= gray[5].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN1
gray[5] => bin[5].DATAIN
gray[5] => xor4.IN0


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_gray2bin_rgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= gray[5].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN1
gray[5] => bin[5].DATAIN
gray[5] => xor4.IN0


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_q57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|altsyncram_7o41:fifo_ram
aclr1 => ram_block5a0.CLR1
aclr1 => ram_block5a1.CLR1
aclr1 => ram_block5a2.CLR1
aclr1 => ram_block5a3.CLR1
aclr1 => ram_block5a4.CLR1
aclr1 => ram_block5a5.CLR1
aclr1 => ram_block5a6.CLR1
aclr1 => ram_block5a7.CLR1
aclr1 => ram_block5a8.CLR1
aclr1 => ram_block5a9.CLR1
aclr1 => ram_block5a10.CLR1
aclr1 => ram_block5a11.CLR1
aclr1 => ram_block5a12.CLR1
aclr1 => ram_block5a13.CLR1
aclr1 => ram_block5a14.CLR1
aclr1 => ram_block5a15.CLR1
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:rs_brp
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:rs_bwp
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp
clock => dffpipe_gd9:dffpipe6.clock
clrn => dffpipe_gd9:dffpipe6.clrn
d[0] => dffpipe_gd9:dffpipe6.d[0]
d[1] => dffpipe_gd9:dffpipe6.d[1]
d[2] => dffpipe_gd9:dffpipe6.d[2]
d[3] => dffpipe_gd9:dffpipe6.d[3]
d[4] => dffpipe_gd9:dffpipe6.d[4]
d[5] => dffpipe_gd9:dffpipe6.d[5]
q[0] <= dffpipe_gd9:dffpipe6.q[0]
q[1] <= dffpipe_gd9:dffpipe6.q[1]
q[2] <= dffpipe_gd9:dffpipe6.q[2]
q[3] <= dffpipe_gd9:dffpipe6.q[3]
q[4] <= dffpipe_gd9:dffpipe6.q[4]
q[5] <= dffpipe_gd9:dffpipe6.q[5]


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_vnl:rs_dgwp|dffpipe_gd9:dffpipe6
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_bwp
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp
clock => dffpipe_hd9:dffpipe9.clock
clrn => dffpipe_hd9:dffpipe9.clrn
d[0] => dffpipe_hd9:dffpipe9.d[0]
d[1] => dffpipe_hd9:dffpipe9.d[1]
d[2] => dffpipe_hd9:dffpipe9.d[2]
d[3] => dffpipe_hd9:dffpipe9.d[3]
d[4] => dffpipe_hd9:dffpipe9.d[4]
d[5] => dffpipe_hd9:dffpipe9.d[5]
q[0] <= dffpipe_hd9:dffpipe9.q[0]
q[1] <= dffpipe_hd9:dffpipe9.q[1]
q[2] <= dffpipe_hd9:dffpipe9.q[2]
q[3] <= dffpipe_hd9:dffpipe9.q[3]
q[4] <= dffpipe_hd9:dffpipe9.q[4]
q[5] <= dffpipe_hd9:dffpipe9.q[5]


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|cmpr_c66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|cmpr_c66:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|cmpr_c66:wrempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|cmpr_c66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst
clk_clk => sdram_ctrl_wrapper:wrapper.clk
clk_clk => altera_reset_controller:rst_controller.clk
reset_reset_n => altera_reset_controller:rst_controller.reset_in0
wrapper_wire_addr[0] <= sdram_ctrl_wrapper:wrapper.zs_addr[0]
wrapper_wire_addr[1] <= sdram_ctrl_wrapper:wrapper.zs_addr[1]
wrapper_wire_addr[2] <= sdram_ctrl_wrapper:wrapper.zs_addr[2]
wrapper_wire_addr[3] <= sdram_ctrl_wrapper:wrapper.zs_addr[3]
wrapper_wire_addr[4] <= sdram_ctrl_wrapper:wrapper.zs_addr[4]
wrapper_wire_addr[5] <= sdram_ctrl_wrapper:wrapper.zs_addr[5]
wrapper_wire_addr[6] <= sdram_ctrl_wrapper:wrapper.zs_addr[6]
wrapper_wire_addr[7] <= sdram_ctrl_wrapper:wrapper.zs_addr[7]
wrapper_wire_addr[8] <= sdram_ctrl_wrapper:wrapper.zs_addr[8]
wrapper_wire_addr[9] <= sdram_ctrl_wrapper:wrapper.zs_addr[9]
wrapper_wire_addr[10] <= sdram_ctrl_wrapper:wrapper.zs_addr[10]
wrapper_wire_addr[11] <= sdram_ctrl_wrapper:wrapper.zs_addr[11]
wrapper_wire_addr[12] <= sdram_ctrl_wrapper:wrapper.zs_addr[12]
wrapper_wire_ba[0] <= sdram_ctrl_wrapper:wrapper.zs_ba[0]
wrapper_wire_ba[1] <= sdram_ctrl_wrapper:wrapper.zs_ba[1]
wrapper_wire_cas_n <= sdram_ctrl_wrapper:wrapper.zs_cas_n
wrapper_wire_cke <= sdram_ctrl_wrapper:wrapper.zs_cke
wrapper_wire_cs_n <= sdram_ctrl_wrapper:wrapper.zs_cs_n
wrapper_wire_dq[0] <> sdram_ctrl_wrapper:wrapper.zs_dq[0]
wrapper_wire_dq[1] <> sdram_ctrl_wrapper:wrapper.zs_dq[1]
wrapper_wire_dq[2] <> sdram_ctrl_wrapper:wrapper.zs_dq[2]
wrapper_wire_dq[3] <> sdram_ctrl_wrapper:wrapper.zs_dq[3]
wrapper_wire_dq[4] <> sdram_ctrl_wrapper:wrapper.zs_dq[4]
wrapper_wire_dq[5] <> sdram_ctrl_wrapper:wrapper.zs_dq[5]
wrapper_wire_dq[6] <> sdram_ctrl_wrapper:wrapper.zs_dq[6]
wrapper_wire_dq[7] <> sdram_ctrl_wrapper:wrapper.zs_dq[7]
wrapper_wire_dq[8] <> sdram_ctrl_wrapper:wrapper.zs_dq[8]
wrapper_wire_dq[9] <> sdram_ctrl_wrapper:wrapper.zs_dq[9]
wrapper_wire_dq[10] <> sdram_ctrl_wrapper:wrapper.zs_dq[10]
wrapper_wire_dq[11] <> sdram_ctrl_wrapper:wrapper.zs_dq[11]
wrapper_wire_dq[12] <> sdram_ctrl_wrapper:wrapper.zs_dq[12]
wrapper_wire_dq[13] <> sdram_ctrl_wrapper:wrapper.zs_dq[13]
wrapper_wire_dq[14] <> sdram_ctrl_wrapper:wrapper.zs_dq[14]
wrapper_wire_dq[15] <> sdram_ctrl_wrapper:wrapper.zs_dq[15]
wrapper_wire_dq[16] <> sdram_ctrl_wrapper:wrapper.zs_dq[16]
wrapper_wire_dq[17] <> sdram_ctrl_wrapper:wrapper.zs_dq[17]
wrapper_wire_dq[18] <> sdram_ctrl_wrapper:wrapper.zs_dq[18]
wrapper_wire_dq[19] <> sdram_ctrl_wrapper:wrapper.zs_dq[19]
wrapper_wire_dq[20] <> sdram_ctrl_wrapper:wrapper.zs_dq[20]
wrapper_wire_dq[21] <> sdram_ctrl_wrapper:wrapper.zs_dq[21]
wrapper_wire_dq[22] <> sdram_ctrl_wrapper:wrapper.zs_dq[22]
wrapper_wire_dq[23] <> sdram_ctrl_wrapper:wrapper.zs_dq[23]
wrapper_wire_dq[24] <> sdram_ctrl_wrapper:wrapper.zs_dq[24]
wrapper_wire_dq[25] <> sdram_ctrl_wrapper:wrapper.zs_dq[25]
wrapper_wire_dq[26] <> sdram_ctrl_wrapper:wrapper.zs_dq[26]
wrapper_wire_dq[27] <> sdram_ctrl_wrapper:wrapper.zs_dq[27]
wrapper_wire_dq[28] <> sdram_ctrl_wrapper:wrapper.zs_dq[28]
wrapper_wire_dq[29] <> sdram_ctrl_wrapper:wrapper.zs_dq[29]
wrapper_wire_dq[30] <> sdram_ctrl_wrapper:wrapper.zs_dq[30]
wrapper_wire_dq[31] <> sdram_ctrl_wrapper:wrapper.zs_dq[31]
wrapper_wire_dqm[0] <= sdram_ctrl_wrapper:wrapper.zs_dqm[0]
wrapper_wire_dqm[1] <= sdram_ctrl_wrapper:wrapper.zs_dqm[1]
wrapper_wire_dqm[2] <= sdram_ctrl_wrapper:wrapper.zs_dqm[2]
wrapper_wire_dqm[3] <= sdram_ctrl_wrapper:wrapper.zs_dqm[3]
wrapper_wire_ras_n <= sdram_ctrl_wrapper:wrapper.zs_ras_n
wrapper_wire_we_n <= sdram_ctrl_wrapper:wrapper.zs_we_n
wrapper_s1_address[0] => sdram_ctrl_wrapper:wrapper.az_addr[0]
wrapper_s1_address[1] => sdram_ctrl_wrapper:wrapper.az_addr[1]
wrapper_s1_address[2] => sdram_ctrl_wrapper:wrapper.az_addr[2]
wrapper_s1_address[3] => sdram_ctrl_wrapper:wrapper.az_addr[3]
wrapper_s1_address[4] => sdram_ctrl_wrapper:wrapper.az_addr[4]
wrapper_s1_address[5] => sdram_ctrl_wrapper:wrapper.az_addr[5]
wrapper_s1_address[6] => sdram_ctrl_wrapper:wrapper.az_addr[6]
wrapper_s1_address[7] => sdram_ctrl_wrapper:wrapper.az_addr[7]
wrapper_s1_address[8] => sdram_ctrl_wrapper:wrapper.az_addr[8]
wrapper_s1_address[9] => sdram_ctrl_wrapper:wrapper.az_addr[9]
wrapper_s1_address[10] => sdram_ctrl_wrapper:wrapper.az_addr[10]
wrapper_s1_address[11] => sdram_ctrl_wrapper:wrapper.az_addr[11]
wrapper_s1_address[12] => sdram_ctrl_wrapper:wrapper.az_addr[12]
wrapper_s1_address[13] => sdram_ctrl_wrapper:wrapper.az_addr[13]
wrapper_s1_address[14] => sdram_ctrl_wrapper:wrapper.az_addr[14]
wrapper_s1_address[15] => sdram_ctrl_wrapper:wrapper.az_addr[15]
wrapper_s1_address[16] => sdram_ctrl_wrapper:wrapper.az_addr[16]
wrapper_s1_address[17] => sdram_ctrl_wrapper:wrapper.az_addr[17]
wrapper_s1_address[18] => sdram_ctrl_wrapper:wrapper.az_addr[18]
wrapper_s1_address[19] => sdram_ctrl_wrapper:wrapper.az_addr[19]
wrapper_s1_address[20] => sdram_ctrl_wrapper:wrapper.az_addr[20]
wrapper_s1_address[21] => sdram_ctrl_wrapper:wrapper.az_addr[21]
wrapper_s1_address[22] => sdram_ctrl_wrapper:wrapper.az_addr[22]
wrapper_s1_address[23] => sdram_ctrl_wrapper:wrapper.az_addr[23]
wrapper_s1_address[24] => sdram_ctrl_wrapper:wrapper.az_addr[24]
wrapper_s1_byteenable_n[0] => sdram_ctrl_wrapper:wrapper.az_be_n[0]
wrapper_s1_byteenable_n[1] => sdram_ctrl_wrapper:wrapper.az_be_n[1]
wrapper_s1_byteenable_n[2] => sdram_ctrl_wrapper:wrapper.az_be_n[2]
wrapper_s1_byteenable_n[3] => sdram_ctrl_wrapper:wrapper.az_be_n[3]
wrapper_s1_chipselect => sdram_ctrl_wrapper:wrapper.az_cs
wrapper_s1_writedata[0] => sdram_ctrl_wrapper:wrapper.az_data[0]
wrapper_s1_writedata[1] => sdram_ctrl_wrapper:wrapper.az_data[1]
wrapper_s1_writedata[2] => sdram_ctrl_wrapper:wrapper.az_data[2]
wrapper_s1_writedata[3] => sdram_ctrl_wrapper:wrapper.az_data[3]
wrapper_s1_writedata[4] => sdram_ctrl_wrapper:wrapper.az_data[4]
wrapper_s1_writedata[5] => sdram_ctrl_wrapper:wrapper.az_data[5]
wrapper_s1_writedata[6] => sdram_ctrl_wrapper:wrapper.az_data[6]
wrapper_s1_writedata[7] => sdram_ctrl_wrapper:wrapper.az_data[7]
wrapper_s1_writedata[8] => sdram_ctrl_wrapper:wrapper.az_data[8]
wrapper_s1_writedata[9] => sdram_ctrl_wrapper:wrapper.az_data[9]
wrapper_s1_writedata[10] => sdram_ctrl_wrapper:wrapper.az_data[10]
wrapper_s1_writedata[11] => sdram_ctrl_wrapper:wrapper.az_data[11]
wrapper_s1_writedata[12] => sdram_ctrl_wrapper:wrapper.az_data[12]
wrapper_s1_writedata[13] => sdram_ctrl_wrapper:wrapper.az_data[13]
wrapper_s1_writedata[14] => sdram_ctrl_wrapper:wrapper.az_data[14]
wrapper_s1_writedata[15] => sdram_ctrl_wrapper:wrapper.az_data[15]
wrapper_s1_writedata[16] => sdram_ctrl_wrapper:wrapper.az_data[16]
wrapper_s1_writedata[17] => sdram_ctrl_wrapper:wrapper.az_data[17]
wrapper_s1_writedata[18] => sdram_ctrl_wrapper:wrapper.az_data[18]
wrapper_s1_writedata[19] => sdram_ctrl_wrapper:wrapper.az_data[19]
wrapper_s1_writedata[20] => sdram_ctrl_wrapper:wrapper.az_data[20]
wrapper_s1_writedata[21] => sdram_ctrl_wrapper:wrapper.az_data[21]
wrapper_s1_writedata[22] => sdram_ctrl_wrapper:wrapper.az_data[22]
wrapper_s1_writedata[23] => sdram_ctrl_wrapper:wrapper.az_data[23]
wrapper_s1_writedata[24] => sdram_ctrl_wrapper:wrapper.az_data[24]
wrapper_s1_writedata[25] => sdram_ctrl_wrapper:wrapper.az_data[25]
wrapper_s1_writedata[26] => sdram_ctrl_wrapper:wrapper.az_data[26]
wrapper_s1_writedata[27] => sdram_ctrl_wrapper:wrapper.az_data[27]
wrapper_s1_writedata[28] => sdram_ctrl_wrapper:wrapper.az_data[28]
wrapper_s1_writedata[29] => sdram_ctrl_wrapper:wrapper.az_data[29]
wrapper_s1_writedata[30] => sdram_ctrl_wrapper:wrapper.az_data[30]
wrapper_s1_writedata[31] => sdram_ctrl_wrapper:wrapper.az_data[31]
wrapper_s1_read_n => sdram_ctrl_wrapper:wrapper.az_rd_n
wrapper_s1_write_n => sdram_ctrl_wrapper:wrapper.az_wr_n
wrapper_s1_readdata[0] <= sdram_ctrl_wrapper:wrapper.za_data[0]
wrapper_s1_readdata[1] <= sdram_ctrl_wrapper:wrapper.za_data[1]
wrapper_s1_readdata[2] <= sdram_ctrl_wrapper:wrapper.za_data[2]
wrapper_s1_readdata[3] <= sdram_ctrl_wrapper:wrapper.za_data[3]
wrapper_s1_readdata[4] <= sdram_ctrl_wrapper:wrapper.za_data[4]
wrapper_s1_readdata[5] <= sdram_ctrl_wrapper:wrapper.za_data[5]
wrapper_s1_readdata[6] <= sdram_ctrl_wrapper:wrapper.za_data[6]
wrapper_s1_readdata[7] <= sdram_ctrl_wrapper:wrapper.za_data[7]
wrapper_s1_readdata[8] <= sdram_ctrl_wrapper:wrapper.za_data[8]
wrapper_s1_readdata[9] <= sdram_ctrl_wrapper:wrapper.za_data[9]
wrapper_s1_readdata[10] <= sdram_ctrl_wrapper:wrapper.za_data[10]
wrapper_s1_readdata[11] <= sdram_ctrl_wrapper:wrapper.za_data[11]
wrapper_s1_readdata[12] <= sdram_ctrl_wrapper:wrapper.za_data[12]
wrapper_s1_readdata[13] <= sdram_ctrl_wrapper:wrapper.za_data[13]
wrapper_s1_readdata[14] <= sdram_ctrl_wrapper:wrapper.za_data[14]
wrapper_s1_readdata[15] <= sdram_ctrl_wrapper:wrapper.za_data[15]
wrapper_s1_readdata[16] <= sdram_ctrl_wrapper:wrapper.za_data[16]
wrapper_s1_readdata[17] <= sdram_ctrl_wrapper:wrapper.za_data[17]
wrapper_s1_readdata[18] <= sdram_ctrl_wrapper:wrapper.za_data[18]
wrapper_s1_readdata[19] <= sdram_ctrl_wrapper:wrapper.za_data[19]
wrapper_s1_readdata[20] <= sdram_ctrl_wrapper:wrapper.za_data[20]
wrapper_s1_readdata[21] <= sdram_ctrl_wrapper:wrapper.za_data[21]
wrapper_s1_readdata[22] <= sdram_ctrl_wrapper:wrapper.za_data[22]
wrapper_s1_readdata[23] <= sdram_ctrl_wrapper:wrapper.za_data[23]
wrapper_s1_readdata[24] <= sdram_ctrl_wrapper:wrapper.za_data[24]
wrapper_s1_readdata[25] <= sdram_ctrl_wrapper:wrapper.za_data[25]
wrapper_s1_readdata[26] <= sdram_ctrl_wrapper:wrapper.za_data[26]
wrapper_s1_readdata[27] <= sdram_ctrl_wrapper:wrapper.za_data[27]
wrapper_s1_readdata[28] <= sdram_ctrl_wrapper:wrapper.za_data[28]
wrapper_s1_readdata[29] <= sdram_ctrl_wrapper:wrapper.za_data[29]
wrapper_s1_readdata[30] <= sdram_ctrl_wrapper:wrapper.za_data[30]
wrapper_s1_readdata[31] <= sdram_ctrl_wrapper:wrapper.za_data[31]
wrapper_s1_readdatavalid <= sdram_ctrl_wrapper:wrapper.za_valid
wrapper_s1_waitrequest <= sdram_ctrl_wrapper:wrapper.za_waitrequest


|fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_addr[22] => az_addr[22].IN1
az_addr[23] => az_addr[23].IN1
az_addr[24] => az_addr[24].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_be_n[2] => comb.DATAA
az_be_n[3] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_data[16] => az_data[16].IN1
az_data[17] => az_data[17].IN1
az_data[18] => az_data[18].IN1
az_data[19] => az_data[19].IN1
az_data[20] => az_data[20].IN1
az_data[21] => az_data[21].IN1
az_data[22] => az_data[22].IN1
az_data[23] => az_data[23].IN1
az_data[24] => az_data[24].IN1
az_data[25] => az_data[25].IN1
az_data[26] => az_data[26].IN1
az_data[27] => az_data[27].IN1
az_data[28] => az_data[28].IN1
az_data[29] => az_data[29].IN1
az_data[30] => az_data[30].IN1
az_data[31] => az_data[31].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[16] <= za_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[17] <= za_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[18] <= za_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[19] <= za_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[20] <= za_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[21] <= za_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[22] <= za_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[23] <= za_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[24] <= za_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[25] <= za_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[26] <= za_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[27] <= za_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[28] <= za_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[29] <= za_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[30] <= za_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[31] <= za_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[12] <= zs_addr[12].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dq[16] <> zs_dq[16]
zs_dq[17] <> zs_dq[17]
zs_dq[18] <> zs_dq[18]
zs_dq[19] <> zs_dq[19]
zs_dq[20] <> zs_dq[20]
zs_dq[21] <> zs_dq[21]
zs_dq[22] <> zs_dq[22]
zs_dq[23] <> zs_dq[23]
zs_dq[24] <> zs_dq[24]
zs_dq[25] <> zs_dq[25]
zs_dq[26] <> zs_dq[26]
zs_dq[27] <> zs_dq[27]
zs_dq[28] <> zs_dq[28]
zs_dq[29] <> zs_dq[29]
zs_dq[30] <> zs_dq[30]
zs_dq[31] <> zs_dq[31]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[2] <= zs_dqm[2].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[3] <= zs_dqm[3].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_0[41].CLK
clk => entry_0[42].CLK
clk => entry_0[43].CLK
clk => entry_0[44].CLK
clk => entry_0[45].CLK
clk => entry_0[46].CLK
clk => entry_0[47].CLK
clk => entry_0[48].CLK
clk => entry_0[49].CLK
clk => entry_0[50].CLK
clk => entry_0[51].CLK
clk => entry_0[52].CLK
clk => entry_0[53].CLK
clk => entry_0[54].CLK
clk => entry_0[55].CLK
clk => entry_0[56].CLK
clk => entry_0[57].CLK
clk => entry_0[58].CLK
clk => entry_0[59].CLK
clk => entry_0[60].CLK
clk => entry_0[61].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_1[41].CLK
clk => entry_1[42].CLK
clk => entry_1[43].CLK
clk => entry_1[44].CLK
clk => entry_1[45].CLK
clk => entry_1[46].CLK
clk => entry_1[47].CLK
clk => entry_1[48].CLK
clk => entry_1[49].CLK
clk => entry_1[50].CLK
clk => entry_1[51].CLK
clk => entry_1[52].CLK
clk => entry_1[53].CLK
clk => entry_1[54].CLK
clk => entry_1[55].CLK
clk => entry_1[56].CLK
clk => entry_1[57].CLK
clk => entry_1[58].CLK
clk => entry_1[59].CLK
clk => entry_1[60].CLK
clk => entry_1[61].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
wr_data[41] => entry_1.DATAB
wr_data[41] => entry_0.DATAA
wr_data[42] => entry_1.DATAB
wr_data[42] => entry_0.DATAA
wr_data[43] => entry_1.DATAB
wr_data[43] => entry_0.DATAA
wr_data[44] => entry_1.DATAB
wr_data[44] => entry_0.DATAA
wr_data[45] => entry_1.DATAB
wr_data[45] => entry_0.DATAA
wr_data[46] => entry_1.DATAB
wr_data[46] => entry_0.DATAA
wr_data[47] => entry_1.DATAB
wr_data[47] => entry_0.DATAA
wr_data[48] => entry_1.DATAB
wr_data[48] => entry_0.DATAA
wr_data[49] => entry_1.DATAB
wr_data[49] => entry_0.DATAA
wr_data[50] => entry_1.DATAB
wr_data[50] => entry_0.DATAA
wr_data[51] => entry_1.DATAB
wr_data[51] => entry_0.DATAA
wr_data[52] => entry_1.DATAB
wr_data[52] => entry_0.DATAA
wr_data[53] => entry_1.DATAB
wr_data[53] => entry_0.DATAA
wr_data[54] => entry_1.DATAB
wr_data[54] => entry_0.DATAA
wr_data[55] => entry_1.DATAB
wr_data[55] => entry_0.DATAA
wr_data[56] => entry_1.DATAB
wr_data[56] => entry_0.DATAA
wr_data[57] => entry_1.DATAB
wr_data[57] => entry_0.DATAA
wr_data[58] => entry_1.DATAB
wr_data[58] => entry_0.DATAA
wr_data[59] => entry_1.DATAB
wr_data[59] => entry_0.DATAA
wr_data[60] => entry_1.DATAB
wr_data[60] => entry_0.DATAA
wr_data[61] => entry_1.DATAB
wr_data[61] => entry_0.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[41] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[42] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[43] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[44] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[45] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[46] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[47] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[48] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[49] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[50] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[51] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[52] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[53] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[54] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[55] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[56] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[57] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[58] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[59] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[60] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[61] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be
clock => fill_cnt_local[0].CLK
clock => fill_cnt_local[1].CLK
clock => fill_cnt_local[2].CLK
clock => fill_cnt_local[3].CLK
clock => fill_cnt_local[4].CLK
clock => fill_cnt_local[5].CLK
clock => read_ptr[0].CLK
clock => read_ptr[1].CLK
clock => read_ptr[2].CLK
clock => read_ptr[3].CLK
clock => read_ptr[4].CLK
clock => write_ptr[0].CLK
clock => write_ptr[1].CLK
clock => write_ptr[2].CLK
clock => write_ptr[3].CLK
clock => write_ptr[4].CLK
clock => ram[31][0].CLK
clock => ram[30][0].CLK
clock => ram[29][0].CLK
clock => ram[28][0].CLK
clock => ram[27][0].CLK
clock => ram[26][0].CLK
clock => ram[25][0].CLK
clock => ram[24][0].CLK
clock => ram[23][0].CLK
clock => ram[22][0].CLK
clock => ram[21][0].CLK
clock => ram[20][0].CLK
clock => ram[19][0].CLK
clock => ram[18][0].CLK
clock => ram[17][0].CLK
clock => ram[16][0].CLK
clock => ram[15][0].CLK
clock => ram[14][0].CLK
clock => ram[13][0].CLK
clock => ram[12][0].CLK
clock => ram[11][0].CLK
clock => ram[10][0].CLK
clock => ram[9][0].CLK
clock => ram[8][0].CLK
clock => ram[7][0].CLK
clock => ram[6][0].CLK
clock => ram[5][0].CLK
clock => ram[4][0].CLK
clock => ram[3][0].CLK
clock => ram[2][0].CLK
clock => ram[1][0].CLK
clock => ram[0][0].CLK
reset_n => fill_cnt_local[0].ACLR
reset_n => fill_cnt_local[1].ACLR
reset_n => fill_cnt_local[2].ACLR
reset_n => fill_cnt_local[3].ACLR
reset_n => fill_cnt_local[4].ACLR
reset_n => fill_cnt_local[5].ACLR
reset_n => read_ptr[0].ACLR
reset_n => read_ptr[1].ACLR
reset_n => read_ptr[2].ACLR
reset_n => read_ptr[3].ACLR
reset_n => read_ptr[4].ACLR
reset_n => write_ptr[0].ACLR
reset_n => write_ptr[1].ACLR
reset_n => write_ptr[2].ACLR
reset_n => write_ptr[3].ACLR
reset_n => write_ptr[4].ACLR
write_en => process_1.IN1
write_en => process_1.IN0
write_en => process_1.IN0
write_en => ram[31][0].ENA
write_en => ram[30][0].ENA
write_en => ram[29][0].ENA
write_en => ram[28][0].ENA
write_en => ram[27][0].ENA
write_en => ram[26][0].ENA
write_en => ram[25][0].ENA
write_en => ram[24][0].ENA
write_en => ram[23][0].ENA
write_en => ram[22][0].ENA
write_en => ram[21][0].ENA
write_en => ram[20][0].ENA
write_en => ram[19][0].ENA
write_en => ram[18][0].ENA
write_en => ram[17][0].ENA
write_en => ram[16][0].ENA
write_en => ram[15][0].ENA
write_en => ram[14][0].ENA
write_en => ram[13][0].ENA
write_en => ram[12][0].ENA
write_en => ram[11][0].ENA
write_en => ram[10][0].ENA
write_en => ram[9][0].ENA
write_en => ram[8][0].ENA
write_en => ram[7][0].ENA
write_en => ram[6][0].ENA
write_en => ram[5][0].ENA
write_en => ram[4][0].ENA
write_en => ram[3][0].ENA
write_en => ram[2][0].ENA
write_en => ram[1][0].ENA
write_en => ram[0][0].ENA
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
read_en => process_1.IN1
read_en => process_1.IN1
read_en => process_1.IN1
data_out[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[0] <= fill_cnt_local[0].DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[1] <= fill_cnt_local[1].DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[2] <= fill_cnt_local[2].DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[3] <= fill_cnt_local[3].DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[4] <= fill_cnt_local[4].DB_MAX_OUTPUT_PORT_TYPE
fill_cnt[5] <= fill_cnt_local[5].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|delay_unit:delay_unit_inst
clock => s2p_unit:s2p_unit_0.clock
clock => outport_cnt[0].CLK
clock => outport_cnt[1].CLK
clock => outport_cnt[2].CLK
clock => outport_cnt[3].CLK
clock => max_write_pointer_1[0].CLK
clock => max_write_pointer_1[1].CLK
clock => max_write_pointer_1[2].CLK
clock => max_write_pointer_1[3].CLK
clock => max_write_pointer_1[4].CLK
clock => max_write_pointer_1[5].CLK
clock => max_write_pointer_1[6].CLK
clock => max_write_pointer_1[7].CLK
clock => max_write_pointer_1[8].CLK
clock => max_write_pointer_1[9].CLK
clock => max_write_pointer_1[10].CLK
clock => max_write_pointer_1[11].CLK
clock => max_write_pointer_1[12].CLK
clock => max_write_pointer_1[13].CLK
clock => max_write_pointer_1[14].CLK
clock => max_write_pointer_1[15].CLK
clock => max_write_pointer_1[16].CLK
clock => max_write_pointer_1[17].CLK
clock => max_write_pointer_1[18].CLK
clock => max_write_pointer_1[19].CLK
clock => max_write_pointer_1[20].CLK
clock => max_write_pointer_1[21].CLK
clock => max_write_pointer_1[22].CLK
clock => max_write_pointer_1[23].CLK
clock => max_write_pointer_1[24].CLK
clock => max_write_pointer_1[25].CLK
clock => max_write_pointer_0[0].CLK
clock => max_write_pointer_0[1].CLK
clock => max_write_pointer_0[2].CLK
clock => max_write_pointer_0[3].CLK
clock => max_write_pointer_0[4].CLK
clock => max_write_pointer_0[5].CLK
clock => max_write_pointer_0[6].CLK
clock => max_write_pointer_0[7].CLK
clock => max_write_pointer_0[8].CLK
clock => max_write_pointer_0[9].CLK
clock => max_write_pointer_0[10].CLK
clock => max_write_pointer_0[11].CLK
clock => max_write_pointer_0[12].CLK
clock => max_write_pointer_0[13].CLK
clock => max_write_pointer_0[14].CLK
clock => max_write_pointer_0[15].CLK
clock => max_write_pointer_0[16].CLK
clock => max_write_pointer_0[17].CLK
clock => max_write_pointer_0[18].CLK
clock => max_write_pointer_0[19].CLK
clock => max_write_pointer_0[20].CLK
clock => max_write_pointer_0[21].CLK
clock => max_write_pointer_0[22].CLK
clock => max_write_pointer_0[23].CLK
clock => max_write_pointer_0[24].CLK
clock => max_write_pointer_0[25].CLK
clock => write_pointer_1[0].CLK
clock => write_pointer_1[1].CLK
clock => write_pointer_1[2].CLK
clock => write_pointer_1[3].CLK
clock => write_pointer_1[4].CLK
clock => write_pointer_1[5].CLK
clock => write_pointer_1[6].CLK
clock => write_pointer_1[7].CLK
clock => write_pointer_1[8].CLK
clock => write_pointer_1[9].CLK
clock => write_pointer_1[10].CLK
clock => write_pointer_1[11].CLK
clock => write_pointer_1[12].CLK
clock => write_pointer_1[13].CLK
clock => write_pointer_1[14].CLK
clock => write_pointer_1[15].CLK
clock => write_pointer_1[16].CLK
clock => write_pointer_1[17].CLK
clock => write_pointer_1[18].CLK
clock => write_pointer_1[19].CLK
clock => write_pointer_1[20].CLK
clock => write_pointer_1[21].CLK
clock => write_pointer_1[22].CLK
clock => write_pointer_1[23].CLK
clock => write_pointer_1[24].CLK
clock => write_pointer_1[25].CLK
clock => write_pointer_0[0].CLK
clock => write_pointer_0[1].CLK
clock => write_pointer_0[2].CLK
clock => write_pointer_0[3].CLK
clock => write_pointer_0[4].CLK
clock => write_pointer_0[5].CLK
clock => write_pointer_0[6].CLK
clock => write_pointer_0[7].CLK
clock => write_pointer_0[8].CLK
clock => write_pointer_0[9].CLK
clock => write_pointer_0[10].CLK
clock => write_pointer_0[11].CLK
clock => write_pointer_0[12].CLK
clock => write_pointer_0[13].CLK
clock => write_pointer_0[14].CLK
clock => write_pointer_0[15].CLK
clock => write_pointer_0[16].CLK
clock => write_pointer_0[17].CLK
clock => write_pointer_0[18].CLK
clock => write_pointer_0[19].CLK
clock => write_pointer_0[20].CLK
clock => write_pointer_0[21].CLK
clock => write_pointer_0[22].CLK
clock => write_pointer_0[23].CLK
clock => write_pointer_0[24].CLK
clock => write_pointer_0[25].CLK
clock => output_delay_1[4][0].CLK
clock => output_delay_1[4][1].CLK
clock => output_delay_1[4][2].CLK
clock => output_delay_1[4][3].CLK
clock => output_delay_1[4][4].CLK
clock => output_delay_1[4][5].CLK
clock => output_delay_1[4][6].CLK
clock => output_delay_1[4][7].CLK
clock => output_delay_1[3][0].CLK
clock => output_delay_1[3][1].CLK
clock => output_delay_1[3][2].CLK
clock => output_delay_1[3][3].CLK
clock => output_delay_1[3][4].CLK
clock => output_delay_1[3][5].CLK
clock => output_delay_1[3][6].CLK
clock => output_delay_1[3][7].CLK
clock => output_delay_1[2][0].CLK
clock => output_delay_1[2][1].CLK
clock => output_delay_1[2][2].CLK
clock => output_delay_1[2][3].CLK
clock => output_delay_1[2][4].CLK
clock => output_delay_1[2][5].CLK
clock => output_delay_1[2][6].CLK
clock => output_delay_1[2][7].CLK
clock => output_delay_1[1][0].CLK
clock => output_delay_1[1][1].CLK
clock => output_delay_1[1][2].CLK
clock => output_delay_1[1][3].CLK
clock => output_delay_1[1][4].CLK
clock => output_delay_1[1][5].CLK
clock => output_delay_1[1][6].CLK
clock => output_delay_1[1][7].CLK
clock => output_delay_1[0][0].CLK
clock => output_delay_1[0][1].CLK
clock => output_delay_1[0][2].CLK
clock => output_delay_1[0][3].CLK
clock => output_delay_1[0][4].CLK
clock => output_delay_1[0][5].CLK
clock => output_delay_1[0][6].CLK
clock => output_delay_1[0][7].CLK
clock => output_delay_0[4][0].CLK
clock => output_delay_0[4][1].CLK
clock => output_delay_0[4][2].CLK
clock => output_delay_0[4][3].CLK
clock => output_delay_0[4][4].CLK
clock => output_delay_0[4][5].CLK
clock => output_delay_0[4][6].CLK
clock => output_delay_0[4][7].CLK
clock => output_delay_0[3][0].CLK
clock => output_delay_0[3][1].CLK
clock => output_delay_0[3][2].CLK
clock => output_delay_0[3][3].CLK
clock => output_delay_0[3][4].CLK
clock => output_delay_0[3][5].CLK
clock => output_delay_0[3][6].CLK
clock => output_delay_0[3][7].CLK
clock => output_delay_0[2][0].CLK
clock => output_delay_0[2][1].CLK
clock => output_delay_0[2][2].CLK
clock => output_delay_0[2][3].CLK
clock => output_delay_0[2][4].CLK
clock => output_delay_0[2][5].CLK
clock => output_delay_0[2][6].CLK
clock => output_delay_0[2][7].CLK
clock => output_delay_0[1][0].CLK
clock => output_delay_0[1][1].CLK
clock => output_delay_0[1][2].CLK
clock => output_delay_0[1][3].CLK
clock => output_delay_0[1][4].CLK
clock => output_delay_0[1][5].CLK
clock => output_delay_0[1][6].CLK
clock => output_delay_0[1][7].CLK
clock => output_delay_0[0][0].CLK
clock => output_delay_0[0][1].CLK
clock => output_delay_0[0][2].CLK
clock => output_delay_0[0][3].CLK
clock => output_delay_0[0][4].CLK
clock => output_delay_0[0][5].CLK
clock => output_delay_0[0][6].CLK
clock => output_delay_0[0][7].CLK
clock => control_1[0].CLK
clock => control_1[1].CLK
clock => control_1[2].CLK
clock => control_1[3].CLK
clock => control_1[4].CLK
clock => control_1[5].CLK
clock => control_1[6].CLK
clock => control_1[7].CLK
clock => control_0[0].CLK
clock => control_0[1].CLK
clock => control_0[2].CLK
clock => control_0[3].CLK
clock => control_0[4].CLK
clock => control_0[5].CLK
clock => control_0[6].CLK
clock => control_0[7].CLK
clock => s2p_unit:s2p_unit_1.clock
clock => p2s_unit:p2s_loop_0:0:p2s_unit_0.clock
clock => p2s_unit:p2s_loop_0:1:p2s_unit_0.clock
clock => p2s_unit:p2s_loop_0:2:p2s_unit_0.clock
clock => p2s_unit:p2s_loop_0:3:p2s_unit_0.clock
clock => p2s_unit:p2s_loop_0:4:p2s_unit_0.clock
clock => p2s_unit:p2s_loop_1:0:p2s_unit_1.clock
clock => p2s_unit:p2s_loop_1:1:p2s_unit_1.clock
clock => p2s_unit:p2s_loop_1:2:p2s_unit_1.clock
clock => p2s_unit:p2s_loop_1:3:p2s_unit_1.clock
clock => p2s_unit:p2s_loop_1:4:p2s_unit_1.clock
clock => state~1.DATAIN
reset => s2p_unit:s2p_unit_0.reset
reset => outport_cnt[0].ACLR
reset => outport_cnt[1].ACLR
reset => outport_cnt[2].ACLR
reset => outport_cnt[3].ACLR
reset => max_write_pointer_1[0].ACLR
reset => max_write_pointer_1[1].ACLR
reset => max_write_pointer_1[2].ACLR
reset => max_write_pointer_1[3].ACLR
reset => max_write_pointer_1[4].ACLR
reset => max_write_pointer_1[5].ACLR
reset => max_write_pointer_1[6].ACLR
reset => max_write_pointer_1[7].ACLR
reset => max_write_pointer_1[8].ACLR
reset => max_write_pointer_1[9].ACLR
reset => max_write_pointer_1[10].ACLR
reset => max_write_pointer_1[11].ACLR
reset => max_write_pointer_1[12].ACLR
reset => max_write_pointer_1[13].ACLR
reset => max_write_pointer_1[14].ACLR
reset => max_write_pointer_1[15].ACLR
reset => max_write_pointer_1[16].ACLR
reset => max_write_pointer_1[17].ACLR
reset => max_write_pointer_1[18].ACLR
reset => max_write_pointer_1[19].ACLR
reset => max_write_pointer_1[20].ACLR
reset => max_write_pointer_1[21].ACLR
reset => max_write_pointer_1[22].ACLR
reset => max_write_pointer_1[23].ACLR
reset => max_write_pointer_1[24].ACLR
reset => max_write_pointer_1[25].ACLR
reset => max_write_pointer_0[0].ACLR
reset => max_write_pointer_0[1].ACLR
reset => max_write_pointer_0[2].ACLR
reset => max_write_pointer_0[3].ACLR
reset => max_write_pointer_0[4].ACLR
reset => max_write_pointer_0[5].ACLR
reset => max_write_pointer_0[6].ACLR
reset => max_write_pointer_0[7].ACLR
reset => max_write_pointer_0[8].ACLR
reset => max_write_pointer_0[9].ACLR
reset => max_write_pointer_0[10].ACLR
reset => max_write_pointer_0[11].ACLR
reset => max_write_pointer_0[12].ACLR
reset => max_write_pointer_0[13].ACLR
reset => max_write_pointer_0[14].ACLR
reset => max_write_pointer_0[15].ACLR
reset => max_write_pointer_0[16].ACLR
reset => max_write_pointer_0[17].ACLR
reset => max_write_pointer_0[18].ACLR
reset => max_write_pointer_0[19].ACLR
reset => max_write_pointer_0[20].ACLR
reset => max_write_pointer_0[21].ACLR
reset => max_write_pointer_0[22].ACLR
reset => max_write_pointer_0[23].ACLR
reset => max_write_pointer_0[24].ACLR
reset => max_write_pointer_0[25].ACLR
reset => write_pointer_1[0].ACLR
reset => write_pointer_1[1].ACLR
reset => write_pointer_1[2].ACLR
reset => write_pointer_1[3].ACLR
reset => write_pointer_1[4].ACLR
reset => write_pointer_1[5].ACLR
reset => write_pointer_1[6].ACLR
reset => write_pointer_1[7].ACLR
reset => write_pointer_1[8].ACLR
reset => write_pointer_1[9].ACLR
reset => write_pointer_1[10].ACLR
reset => write_pointer_1[11].ACLR
reset => write_pointer_1[12].ACLR
reset => write_pointer_1[13].ACLR
reset => write_pointer_1[14].ACLR
reset => write_pointer_1[15].ACLR
reset => write_pointer_1[16].ACLR
reset => write_pointer_1[17].ACLR
reset => write_pointer_1[18].ACLR
reset => write_pointer_1[19].ACLR
reset => write_pointer_1[20].ACLR
reset => write_pointer_1[21].ACLR
reset => write_pointer_1[22].ACLR
reset => write_pointer_1[23].ACLR
reset => write_pointer_1[24].PRESET
reset => write_pointer_1[25].ACLR
reset => write_pointer_0[0].ACLR
reset => write_pointer_0[1].ACLR
reset => write_pointer_0[2].ACLR
reset => write_pointer_0[3].ACLR
reset => write_pointer_0[4].ACLR
reset => write_pointer_0[5].ACLR
reset => write_pointer_0[6].ACLR
reset => write_pointer_0[7].ACLR
reset => write_pointer_0[8].ACLR
reset => write_pointer_0[9].ACLR
reset => write_pointer_0[10].ACLR
reset => write_pointer_0[11].ACLR
reset => write_pointer_0[12].ACLR
reset => write_pointer_0[13].ACLR
reset => write_pointer_0[14].ACLR
reset => write_pointer_0[15].ACLR
reset => write_pointer_0[16].ACLR
reset => write_pointer_0[17].ACLR
reset => write_pointer_0[18].ACLR
reset => write_pointer_0[19].ACLR
reset => write_pointer_0[20].ACLR
reset => write_pointer_0[21].ACLR
reset => write_pointer_0[22].ACLR
reset => write_pointer_0[23].ACLR
reset => write_pointer_0[24].ACLR
reset => write_pointer_0[25].ACLR
reset => output_delay_1[4][0].ACLR
reset => output_delay_1[4][1].ACLR
reset => output_delay_1[4][2].ACLR
reset => output_delay_1[4][3].ACLR
reset => output_delay_1[4][4].ACLR
reset => output_delay_1[4][5].ACLR
reset => output_delay_1[4][6].ACLR
reset => output_delay_1[4][7].ACLR
reset => output_delay_1[3][0].ACLR
reset => output_delay_1[3][1].ACLR
reset => output_delay_1[3][2].ACLR
reset => output_delay_1[3][3].ACLR
reset => output_delay_1[3][4].ACLR
reset => output_delay_1[3][5].ACLR
reset => output_delay_1[3][6].ACLR
reset => output_delay_1[3][7].ACLR
reset => output_delay_1[2][0].ACLR
reset => output_delay_1[2][1].ACLR
reset => output_delay_1[2][2].ACLR
reset => output_delay_1[2][3].ACLR
reset => output_delay_1[2][4].ACLR
reset => output_delay_1[2][5].ACLR
reset => output_delay_1[2][6].ACLR
reset => output_delay_1[2][7].ACLR
reset => output_delay_1[1][0].ACLR
reset => output_delay_1[1][1].ACLR
reset => output_delay_1[1][2].ACLR
reset => output_delay_1[1][3].ACLR
reset => output_delay_1[1][4].ACLR
reset => output_delay_1[1][5].ACLR
reset => output_delay_1[1][6].ACLR
reset => output_delay_1[1][7].ACLR
reset => output_delay_1[0][0].ACLR
reset => output_delay_1[0][1].ACLR
reset => output_delay_1[0][2].ACLR
reset => output_delay_1[0][3].ACLR
reset => output_delay_1[0][4].ACLR
reset => output_delay_1[0][5].ACLR
reset => output_delay_1[0][6].ACLR
reset => output_delay_1[0][7].ACLR
reset => output_delay_0[4][0].ACLR
reset => output_delay_0[4][1].ACLR
reset => output_delay_0[4][2].ACLR
reset => output_delay_0[4][3].ACLR
reset => output_delay_0[4][4].ACLR
reset => output_delay_0[4][5].ACLR
reset => output_delay_0[4][6].ACLR
reset => output_delay_0[4][7].ACLR
reset => output_delay_0[3][0].ACLR
reset => output_delay_0[3][1].ACLR
reset => output_delay_0[3][2].ACLR
reset => output_delay_0[3][3].ACLR
reset => output_delay_0[3][4].ACLR
reset => output_delay_0[3][5].ACLR
reset => output_delay_0[3][6].ACLR
reset => output_delay_0[3][7].ACLR
reset => output_delay_0[2][0].ACLR
reset => output_delay_0[2][1].ACLR
reset => output_delay_0[2][2].ACLR
reset => output_delay_0[2][3].ACLR
reset => output_delay_0[2][4].ACLR
reset => output_delay_0[2][5].ACLR
reset => output_delay_0[2][6].ACLR
reset => output_delay_0[2][7].ACLR
reset => output_delay_0[1][0].ACLR
reset => output_delay_0[1][1].ACLR
reset => output_delay_0[1][2].ACLR
reset => output_delay_0[1][3].ACLR
reset => output_delay_0[1][4].ACLR
reset => output_delay_0[1][5].ACLR
reset => output_delay_0[1][6].ACLR
reset => output_delay_0[1][7].ACLR
reset => output_delay_0[0][0].ACLR
reset => output_delay_0[0][1].ACLR
reset => output_delay_0[0][2].ACLR
reset => output_delay_0[0][3].ACLR
reset => output_delay_0[0][4].ACLR
reset => output_delay_0[0][5].ACLR
reset => output_delay_0[0][6].ACLR
reset => output_delay_0[0][7].ACLR
reset => control_1[0].PRESET
reset => control_1[1].PRESET
reset => control_1[2].ACLR
reset => control_1[3].ACLR
reset => control_1[4].ACLR
reset => control_1[5].ACLR
reset => control_1[6].ACLR
reset => control_1[7].ACLR
reset => control_0[0].PRESET
reset => control_0[1].PRESET
reset => control_0[2].ACLR
reset => control_0[3].ACLR
reset => control_0[4].ACLR
reset => control_0[5].ACLR
reset => control_0[6].ACLR
reset => control_0[7].ACLR
reset => s2p_unit:s2p_unit_1.reset
reset => p2s_unit:p2s_loop_0:0:p2s_unit_0.reset
reset => p2s_unit:p2s_loop_0:1:p2s_unit_0.reset
reset => p2s_unit:p2s_loop_0:2:p2s_unit_0.reset
reset => p2s_unit:p2s_loop_0:3:p2s_unit_0.reset
reset => p2s_unit:p2s_loop_0:4:p2s_unit_0.reset
reset => p2s_unit:p2s_loop_1:0:p2s_unit_1.reset
reset => p2s_unit:p2s_loop_1:1:p2s_unit_1.reset
reset => p2s_unit:p2s_loop_1:2:p2s_unit_1.reset
reset => p2s_unit:p2s_loop_1:3:p2s_unit_1.reset
reset => p2s_unit:p2s_loop_1:4:p2s_unit_1.reset
reset => state~3.DATAIN
ain_sync_0 => s2p_unit:s2p_unit_0.ain_sync
ain_data_0 => s2p_unit:s2p_unit_0.ain_data
ain_sync_1 => s2p_unit:s2p_unit_1.ain_sync
ain_data_1 => s2p_unit:s2p_unit_1.ain_data
aout_sync_0[0] <= p2s_unit:p2s_loop_0:0:p2s_unit_0.aout_sync
aout_sync_0[1] <= p2s_unit:p2s_loop_0:1:p2s_unit_0.aout_sync
aout_sync_0[2] <= p2s_unit:p2s_loop_0:2:p2s_unit_0.aout_sync
aout_sync_0[3] <= p2s_unit:p2s_loop_0:3:p2s_unit_0.aout_sync
aout_sync_0[4] <= p2s_unit:p2s_loop_0:4:p2s_unit_0.aout_sync
aout_data_0[0] <= p2s_unit:p2s_loop_0:0:p2s_unit_0.aout_data
aout_data_0[1] <= p2s_unit:p2s_loop_0:1:p2s_unit_0.aout_data
aout_data_0[2] <= p2s_unit:p2s_loop_0:2:p2s_unit_0.aout_data
aout_data_0[3] <= p2s_unit:p2s_loop_0:3:p2s_unit_0.aout_data
aout_data_0[4] <= p2s_unit:p2s_loop_0:4:p2s_unit_0.aout_data
aout_sync_1[0] <= p2s_unit:p2s_loop_1:0:p2s_unit_1.aout_sync
aout_sync_1[1] <= p2s_unit:p2s_loop_1:1:p2s_unit_1.aout_sync
aout_sync_1[2] <= p2s_unit:p2s_loop_1:2:p2s_unit_1.aout_sync
aout_sync_1[3] <= p2s_unit:p2s_loop_1:3:p2s_unit_1.aout_sync
aout_sync_1[4] <= p2s_unit:p2s_loop_1:4:p2s_unit_1.aout_sync
aout_data_1[0] <= p2s_unit:p2s_loop_1:0:p2s_unit_1.aout_data
aout_data_1[1] <= p2s_unit:p2s_loop_1:1:p2s_unit_1.aout_data
aout_data_1[2] <= p2s_unit:p2s_loop_1:2:p2s_unit_1.aout_data
aout_data_1[3] <= p2s_unit:p2s_loop_1:3:p2s_unit_1.aout_data
aout_data_1[4] <= p2s_unit:p2s_loop_1:4:p2s_unit_1.aout_data
regif_cs => regif_data_out.OUTPUTSELECT
regif_cs => regif_data_out.OUTPUTSELECT
regif_cs => regif_data_out.OUTPUTSELECT
regif_cs => regif_data_out.OUTPUTSELECT
regif_cs => regif_data_out.OUTPUTSELECT
regif_cs => regif_data_out.OUTPUTSELECT
regif_cs => regif_data_out.OUTPUTSELECT
regif_cs => regif_data_out.OUTPUTSELECT
regif_cs => control_0[7].ENA
regif_cs => control_0[6].ENA
regif_cs => control_0[5].ENA
regif_cs => control_0[4].ENA
regif_cs => control_0[3].ENA
regif_cs => control_0[2].ENA
regif_cs => control_0[1].ENA
regif_cs => control_0[0].ENA
regif_cs => control_1[7].ENA
regif_cs => control_1[6].ENA
regif_cs => control_1[5].ENA
regif_cs => control_1[4].ENA
regif_cs => control_1[3].ENA
regif_cs => control_1[2].ENA
regif_cs => control_1[1].ENA
regif_cs => control_1[0].ENA
regif_cs => output_delay_0[0][7].ENA
regif_cs => output_delay_0[0][6].ENA
regif_cs => output_delay_0[0][5].ENA
regif_cs => output_delay_0[0][4].ENA
regif_cs => output_delay_0[0][3].ENA
regif_cs => output_delay_0[0][2].ENA
regif_cs => output_delay_0[0][1].ENA
regif_cs => output_delay_0[0][0].ENA
regif_cs => output_delay_0[1][7].ENA
regif_cs => output_delay_0[1][6].ENA
regif_cs => output_delay_0[1][5].ENA
regif_cs => output_delay_0[1][4].ENA
regif_cs => output_delay_0[1][3].ENA
regif_cs => output_delay_0[1][2].ENA
regif_cs => output_delay_0[1][1].ENA
regif_cs => output_delay_0[1][0].ENA
regif_cs => output_delay_0[2][7].ENA
regif_cs => output_delay_0[2][6].ENA
regif_cs => output_delay_0[2][5].ENA
regif_cs => output_delay_0[2][4].ENA
regif_cs => output_delay_0[2][3].ENA
regif_cs => output_delay_0[2][2].ENA
regif_cs => output_delay_0[2][1].ENA
regif_cs => output_delay_0[2][0].ENA
regif_cs => output_delay_0[3][7].ENA
regif_cs => output_delay_0[3][6].ENA
regif_cs => output_delay_0[3][5].ENA
regif_cs => output_delay_0[3][4].ENA
regif_cs => output_delay_0[3][3].ENA
regif_cs => output_delay_0[3][2].ENA
regif_cs => output_delay_0[3][1].ENA
regif_cs => output_delay_0[3][0].ENA
regif_cs => output_delay_0[4][7].ENA
regif_cs => output_delay_0[4][6].ENA
regif_cs => output_delay_0[4][5].ENA
regif_cs => output_delay_0[4][4].ENA
regif_cs => output_delay_0[4][3].ENA
regif_cs => output_delay_0[4][2].ENA
regif_cs => output_delay_0[4][1].ENA
regif_cs => output_delay_0[4][0].ENA
regif_cs => output_delay_1[0][7].ENA
regif_cs => output_delay_1[0][6].ENA
regif_cs => output_delay_1[0][5].ENA
regif_cs => output_delay_1[0][4].ENA
regif_cs => output_delay_1[0][3].ENA
regif_cs => output_delay_1[0][2].ENA
regif_cs => output_delay_1[0][1].ENA
regif_cs => output_delay_1[0][0].ENA
regif_cs => output_delay_1[1][7].ENA
regif_cs => output_delay_1[1][6].ENA
regif_cs => output_delay_1[1][5].ENA
regif_cs => output_delay_1[1][4].ENA
regif_cs => output_delay_1[1][3].ENA
regif_cs => output_delay_1[1][2].ENA
regif_cs => output_delay_1[1][1].ENA
regif_cs => output_delay_1[1][0].ENA
regif_cs => output_delay_1[2][7].ENA
regif_cs => output_delay_1[2][6].ENA
regif_cs => output_delay_1[2][5].ENA
regif_cs => output_delay_1[2][4].ENA
regif_cs => output_delay_1[2][3].ENA
regif_cs => output_delay_1[2][2].ENA
regif_cs => output_delay_1[2][1].ENA
regif_cs => output_delay_1[2][0].ENA
regif_cs => output_delay_1[3][7].ENA
regif_cs => output_delay_1[3][6].ENA
regif_cs => output_delay_1[3][5].ENA
regif_cs => output_delay_1[3][4].ENA
regif_cs => output_delay_1[3][3].ENA
regif_cs => output_delay_1[3][2].ENA
regif_cs => output_delay_1[3][1].ENA
regif_cs => output_delay_1[3][0].ENA
regif_cs => output_delay_1[4][7].ENA
regif_cs => output_delay_1[4][6].ENA
regif_cs => output_delay_1[4][5].ENA
regif_cs => output_delay_1[4][4].ENA
regif_cs => output_delay_1[4][3].ENA
regif_cs => output_delay_1[4][2].ENA
regif_cs => output_delay_1[4][1].ENA
regif_cs => output_delay_1[4][0].ENA
regif_wen => control_0_nxt.OUTPUTSELECT
regif_wen => control_0_nxt.OUTPUTSELECT
regif_wen => control_0_nxt.OUTPUTSELECT
regif_wen => control_0_nxt.OUTPUTSELECT
regif_wen => control_0_nxt.OUTPUTSELECT
regif_wen => control_0_nxt.OUTPUTSELECT
regif_wen => control_0_nxt.OUTPUTSELECT
regif_wen => control_0_nxt.OUTPUTSELECT
regif_wen => control_1_nxt.OUTPUTSELECT
regif_wen => control_1_nxt.OUTPUTSELECT
regif_wen => control_1_nxt.OUTPUTSELECT
regif_wen => control_1_nxt.OUTPUTSELECT
regif_wen => control_1_nxt.OUTPUTSELECT
regif_wen => control_1_nxt.OUTPUTSELECT
regif_wen => control_1_nxt.OUTPUTSELECT
regif_wen => control_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_1_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => output_delay_0_nxt.OUTPUTSELECT
regif_wen => regif_data_out.OUTPUTSELECT
regif_wen => regif_data_out.OUTPUTSELECT
regif_wen => regif_data_out.OUTPUTSELECT
regif_wen => regif_data_out.OUTPUTSELECT
regif_wen => regif_data_out.OUTPUTSELECT
regif_wen => regif_data_out.OUTPUTSELECT
regif_wen => regif_data_out.OUTPUTSELECT
regif_wen => regif_data_out.OUTPUTSELECT
regif_addr[0] => Decoder1.IN2
regif_addr[0] => LessThan0.IN16
regif_addr[0] => Add0.IN16
regif_addr[0] => LessThan1.IN16
regif_addr[0] => Mux8.IN5
regif_addr[0] => Mux9.IN5
regif_addr[0] => Mux10.IN5
regif_addr[0] => Mux11.IN5
regif_addr[0] => Mux12.IN5
regif_addr[0] => Mux13.IN5
regif_addr[0] => Mux14.IN5
regif_addr[0] => Mux15.IN5
regif_addr[0] => Equal0.IN7
regif_addr[0] => Equal1.IN7
regif_addr[1] => LessThan0.IN15
regif_addr[1] => Add0.IN15
regif_addr[1] => LessThan1.IN15
regif_addr[1] => Add1.IN14
regif_addr[1] => Equal0.IN6
regif_addr[1] => Equal1.IN6
regif_addr[2] => LessThan0.IN14
regif_addr[2] => Add0.IN14
regif_addr[2] => LessThan1.IN14
regif_addr[2] => Add1.IN13
regif_addr[2] => Equal0.IN5
regif_addr[2] => Equal1.IN5
regif_addr[3] => LessThan0.IN13
regif_addr[3] => Add0.IN13
regif_addr[3] => LessThan1.IN13
regif_addr[3] => Add1.IN12
regif_addr[3] => Equal0.IN4
regif_addr[3] => Equal1.IN4
regif_addr[4] => LessThan0.IN12
regif_addr[4] => Add0.IN12
regif_addr[4] => LessThan1.IN12
regif_addr[4] => Add1.IN11
regif_addr[4] => Equal0.IN3
regif_addr[4] => Equal1.IN3
regif_addr[5] => LessThan0.IN11
regif_addr[5] => Add0.IN11
regif_addr[5] => LessThan1.IN11
regif_addr[5] => Add1.IN10
regif_addr[5] => Equal0.IN2
regif_addr[5] => Equal1.IN2
regif_addr[6] => LessThan0.IN10
regif_addr[6] => Add0.IN10
regif_addr[6] => LessThan1.IN10
regif_addr[6] => Add1.IN9
regif_addr[6] => Equal0.IN1
regif_addr[6] => Equal1.IN1
regif_addr[7] => LessThan0.IN9
regif_addr[7] => Add0.IN9
regif_addr[7] => LessThan1.IN9
regif_addr[7] => Add1.IN8
regif_addr[7] => Equal0.IN0
regif_addr[7] => Equal1.IN0
regif_data_in[0] => output_delay_1_nxt.DATAB
regif_data_in[0] => output_delay_1_nxt.DATAB
regif_data_in[0] => output_delay_1_nxt.DATAB
regif_data_in[0] => output_delay_1_nxt.DATAB
regif_data_in[0] => output_delay_1_nxt.DATAB
regif_data_in[0] => output_delay_0_nxt.DATAB
regif_data_in[0] => output_delay_0_nxt.DATAB
regif_data_in[0] => output_delay_0_nxt.DATAB
regif_data_in[0] => output_delay_0_nxt.DATAB
regif_data_in[0] => output_delay_0_nxt.DATAB
regif_data_in[0] => control_0_nxt.DATAB
regif_data_in[0] => control_1_nxt.DATAB
regif_data_in[1] => output_delay_1_nxt.DATAB
regif_data_in[1] => output_delay_1_nxt.DATAB
regif_data_in[1] => output_delay_1_nxt.DATAB
regif_data_in[1] => output_delay_1_nxt.DATAB
regif_data_in[1] => output_delay_1_nxt.DATAB
regif_data_in[1] => output_delay_0_nxt.DATAB
regif_data_in[1] => output_delay_0_nxt.DATAB
regif_data_in[1] => output_delay_0_nxt.DATAB
regif_data_in[1] => output_delay_0_nxt.DATAB
regif_data_in[1] => output_delay_0_nxt.DATAB
regif_data_in[1] => control_0_nxt.DATAB
regif_data_in[1] => control_1_nxt.DATAB
regif_data_in[2] => output_delay_1_nxt.DATAB
regif_data_in[2] => output_delay_1_nxt.DATAB
regif_data_in[2] => output_delay_1_nxt.DATAB
regif_data_in[2] => output_delay_1_nxt.DATAB
regif_data_in[2] => output_delay_1_nxt.DATAB
regif_data_in[2] => output_delay_0_nxt.DATAB
regif_data_in[2] => output_delay_0_nxt.DATAB
regif_data_in[2] => output_delay_0_nxt.DATAB
regif_data_in[2] => output_delay_0_nxt.DATAB
regif_data_in[2] => output_delay_0_nxt.DATAB
regif_data_in[2] => control_0_nxt.DATAB
regif_data_in[2] => control_1_nxt.DATAB
regif_data_in[3] => output_delay_1_nxt.DATAB
regif_data_in[3] => output_delay_1_nxt.DATAB
regif_data_in[3] => output_delay_1_nxt.DATAB
regif_data_in[3] => output_delay_1_nxt.DATAB
regif_data_in[3] => output_delay_1_nxt.DATAB
regif_data_in[3] => output_delay_0_nxt.DATAB
regif_data_in[3] => output_delay_0_nxt.DATAB
regif_data_in[3] => output_delay_0_nxt.DATAB
regif_data_in[3] => output_delay_0_nxt.DATAB
regif_data_in[3] => output_delay_0_nxt.DATAB
regif_data_in[3] => control_0_nxt.DATAB
regif_data_in[3] => control_1_nxt.DATAB
regif_data_in[4] => output_delay_1_nxt.DATAB
regif_data_in[4] => output_delay_1_nxt.DATAB
regif_data_in[4] => output_delay_1_nxt.DATAB
regif_data_in[4] => output_delay_1_nxt.DATAB
regif_data_in[4] => output_delay_1_nxt.DATAB
regif_data_in[4] => output_delay_0_nxt.DATAB
regif_data_in[4] => output_delay_0_nxt.DATAB
regif_data_in[4] => output_delay_0_nxt.DATAB
regif_data_in[4] => output_delay_0_nxt.DATAB
regif_data_in[4] => output_delay_0_nxt.DATAB
regif_data_in[4] => control_0_nxt.DATAB
regif_data_in[4] => control_1_nxt.DATAB
regif_data_in[5] => output_delay_1_nxt.DATAB
regif_data_in[5] => output_delay_1_nxt.DATAB
regif_data_in[5] => output_delay_1_nxt.DATAB
regif_data_in[5] => output_delay_1_nxt.DATAB
regif_data_in[5] => output_delay_1_nxt.DATAB
regif_data_in[5] => output_delay_0_nxt.DATAB
regif_data_in[5] => output_delay_0_nxt.DATAB
regif_data_in[5] => output_delay_0_nxt.DATAB
regif_data_in[5] => output_delay_0_nxt.DATAB
regif_data_in[5] => output_delay_0_nxt.DATAB
regif_data_in[5] => control_0_nxt.DATAB
regif_data_in[5] => control_1_nxt.DATAB
regif_data_in[6] => output_delay_1_nxt.DATAB
regif_data_in[6] => output_delay_1_nxt.DATAB
regif_data_in[6] => output_delay_1_nxt.DATAB
regif_data_in[6] => output_delay_1_nxt.DATAB
regif_data_in[6] => output_delay_1_nxt.DATAB
regif_data_in[6] => output_delay_0_nxt.DATAB
regif_data_in[6] => output_delay_0_nxt.DATAB
regif_data_in[6] => output_delay_0_nxt.DATAB
regif_data_in[6] => output_delay_0_nxt.DATAB
regif_data_in[6] => output_delay_0_nxt.DATAB
regif_data_in[6] => control_0_nxt.DATAB
regif_data_in[6] => control_1_nxt.DATAB
regif_data_in[7] => output_delay_1_nxt.DATAB
regif_data_in[7] => output_delay_1_nxt.DATAB
regif_data_in[7] => output_delay_1_nxt.DATAB
regif_data_in[7] => output_delay_1_nxt.DATAB
regif_data_in[7] => output_delay_1_nxt.DATAB
regif_data_in[7] => output_delay_0_nxt.DATAB
regif_data_in[7] => output_delay_0_nxt.DATAB
regif_data_in[7] => output_delay_0_nxt.DATAB
regif_data_in[7] => output_delay_0_nxt.DATAB
regif_data_in[7] => output_delay_0_nxt.DATAB
regif_data_in[7] => control_0_nxt.DATAB
regif_data_in[7] => control_1_nxt.DATAB
regif_data_out[0] <= regif_data_out.DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[1] <= regif_data_out.DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[2] <= regif_data_out.DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[3] <= regif_data_out.DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[4] <= regif_data_out.DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[5] <= regif_data_out.DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[6] <= regif_data_out.DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[7] <= regif_data_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_select <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
sdram_write_en <= sdram_write_en.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[0] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[1] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[2] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[3] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[4] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[5] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[6] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[7] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[8] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[9] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[10] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[11] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[12] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[13] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[14] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[15] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[16] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[17] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[18] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[19] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[20] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[21] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[22] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[23] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[24] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
sdram_address[25] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_in[0] => p2s_data_0.DATAB
sdram_data_in[0] => p2s_data_0.DATAB
sdram_data_in[0] => p2s_data_0.DATAB
sdram_data_in[0] => p2s_data_0.DATAB
sdram_data_in[0] => p2s_data_0.DATAB
sdram_data_in[0] => p2s_data_1.DATAB
sdram_data_in[0] => p2s_data_1.DATAB
sdram_data_in[0] => p2s_data_1.DATAB
sdram_data_in[0] => p2s_data_1.DATAB
sdram_data_in[0] => p2s_data_1.DATAB
sdram_data_in[1] => p2s_data_0.DATAB
sdram_data_in[1] => p2s_data_0.DATAB
sdram_data_in[1] => p2s_data_0.DATAB
sdram_data_in[1] => p2s_data_0.DATAB
sdram_data_in[1] => p2s_data_0.DATAB
sdram_data_in[1] => p2s_data_1.DATAB
sdram_data_in[1] => p2s_data_1.DATAB
sdram_data_in[1] => p2s_data_1.DATAB
sdram_data_in[1] => p2s_data_1.DATAB
sdram_data_in[1] => p2s_data_1.DATAB
sdram_data_in[2] => p2s_data_0.DATAB
sdram_data_in[2] => p2s_data_0.DATAB
sdram_data_in[2] => p2s_data_0.DATAB
sdram_data_in[2] => p2s_data_0.DATAB
sdram_data_in[2] => p2s_data_0.DATAB
sdram_data_in[2] => p2s_data_1.DATAB
sdram_data_in[2] => p2s_data_1.DATAB
sdram_data_in[2] => p2s_data_1.DATAB
sdram_data_in[2] => p2s_data_1.DATAB
sdram_data_in[2] => p2s_data_1.DATAB
sdram_data_in[3] => p2s_data_0.DATAB
sdram_data_in[3] => p2s_data_0.DATAB
sdram_data_in[3] => p2s_data_0.DATAB
sdram_data_in[3] => p2s_data_0.DATAB
sdram_data_in[3] => p2s_data_0.DATAB
sdram_data_in[3] => p2s_data_1.DATAB
sdram_data_in[3] => p2s_data_1.DATAB
sdram_data_in[3] => p2s_data_1.DATAB
sdram_data_in[3] => p2s_data_1.DATAB
sdram_data_in[3] => p2s_data_1.DATAB
sdram_data_in[4] => p2s_data_0.DATAB
sdram_data_in[4] => p2s_data_0.DATAB
sdram_data_in[4] => p2s_data_0.DATAB
sdram_data_in[4] => p2s_data_0.DATAB
sdram_data_in[4] => p2s_data_0.DATAB
sdram_data_in[4] => p2s_data_1.DATAB
sdram_data_in[4] => p2s_data_1.DATAB
sdram_data_in[4] => p2s_data_1.DATAB
sdram_data_in[4] => p2s_data_1.DATAB
sdram_data_in[4] => p2s_data_1.DATAB
sdram_data_in[5] => p2s_data_0.DATAB
sdram_data_in[5] => p2s_data_0.DATAB
sdram_data_in[5] => p2s_data_0.DATAB
sdram_data_in[5] => p2s_data_0.DATAB
sdram_data_in[5] => p2s_data_0.DATAB
sdram_data_in[5] => p2s_data_1.DATAB
sdram_data_in[5] => p2s_data_1.DATAB
sdram_data_in[5] => p2s_data_1.DATAB
sdram_data_in[5] => p2s_data_1.DATAB
sdram_data_in[5] => p2s_data_1.DATAB
sdram_data_in[6] => p2s_data_0.DATAB
sdram_data_in[6] => p2s_data_0.DATAB
sdram_data_in[6] => p2s_data_0.DATAB
sdram_data_in[6] => p2s_data_0.DATAB
sdram_data_in[6] => p2s_data_0.DATAB
sdram_data_in[6] => p2s_data_1.DATAB
sdram_data_in[6] => p2s_data_1.DATAB
sdram_data_in[6] => p2s_data_1.DATAB
sdram_data_in[6] => p2s_data_1.DATAB
sdram_data_in[6] => p2s_data_1.DATAB
sdram_data_in[7] => p2s_data_0.DATAB
sdram_data_in[7] => p2s_data_0.DATAB
sdram_data_in[7] => p2s_data_0.DATAB
sdram_data_in[7] => p2s_data_0.DATAB
sdram_data_in[7] => p2s_data_0.DATAB
sdram_data_in[7] => p2s_data_1.DATAB
sdram_data_in[7] => p2s_data_1.DATAB
sdram_data_in[7] => p2s_data_1.DATAB
sdram_data_in[7] => p2s_data_1.DATAB
sdram_data_in[7] => p2s_data_1.DATAB
sdram_data_in[8] => p2s_data_0.DATAB
sdram_data_in[8] => p2s_data_0.DATAB
sdram_data_in[8] => p2s_data_0.DATAB
sdram_data_in[8] => p2s_data_0.DATAB
sdram_data_in[8] => p2s_data_0.DATAB
sdram_data_in[8] => p2s_data_1.DATAB
sdram_data_in[8] => p2s_data_1.DATAB
sdram_data_in[8] => p2s_data_1.DATAB
sdram_data_in[8] => p2s_data_1.DATAB
sdram_data_in[8] => p2s_data_1.DATAB
sdram_data_in[9] => p2s_data_0.DATAB
sdram_data_in[9] => p2s_data_0.DATAB
sdram_data_in[9] => p2s_data_0.DATAB
sdram_data_in[9] => p2s_data_0.DATAB
sdram_data_in[9] => p2s_data_0.DATAB
sdram_data_in[9] => p2s_data_1.DATAB
sdram_data_in[9] => p2s_data_1.DATAB
sdram_data_in[9] => p2s_data_1.DATAB
sdram_data_in[9] => p2s_data_1.DATAB
sdram_data_in[9] => p2s_data_1.DATAB
sdram_data_in[10] => p2s_data_0.DATAB
sdram_data_in[10] => p2s_data_0.DATAB
sdram_data_in[10] => p2s_data_0.DATAB
sdram_data_in[10] => p2s_data_0.DATAB
sdram_data_in[10] => p2s_data_0.DATAB
sdram_data_in[10] => p2s_data_1.DATAB
sdram_data_in[10] => p2s_data_1.DATAB
sdram_data_in[10] => p2s_data_1.DATAB
sdram_data_in[10] => p2s_data_1.DATAB
sdram_data_in[10] => p2s_data_1.DATAB
sdram_data_in[11] => p2s_data_0.DATAB
sdram_data_in[11] => p2s_data_0.DATAB
sdram_data_in[11] => p2s_data_0.DATAB
sdram_data_in[11] => p2s_data_0.DATAB
sdram_data_in[11] => p2s_data_0.DATAB
sdram_data_in[11] => p2s_data_1.DATAB
sdram_data_in[11] => p2s_data_1.DATAB
sdram_data_in[11] => p2s_data_1.DATAB
sdram_data_in[11] => p2s_data_1.DATAB
sdram_data_in[11] => p2s_data_1.DATAB
sdram_data_in[12] => p2s_data_0.DATAB
sdram_data_in[12] => p2s_data_0.DATAB
sdram_data_in[12] => p2s_data_0.DATAB
sdram_data_in[12] => p2s_data_0.DATAB
sdram_data_in[12] => p2s_data_0.DATAB
sdram_data_in[12] => p2s_data_1.DATAB
sdram_data_in[12] => p2s_data_1.DATAB
sdram_data_in[12] => p2s_data_1.DATAB
sdram_data_in[12] => p2s_data_1.DATAB
sdram_data_in[12] => p2s_data_1.DATAB
sdram_data_in[13] => p2s_data_0.DATAB
sdram_data_in[13] => p2s_data_0.DATAB
sdram_data_in[13] => p2s_data_0.DATAB
sdram_data_in[13] => p2s_data_0.DATAB
sdram_data_in[13] => p2s_data_0.DATAB
sdram_data_in[13] => p2s_data_1.DATAB
sdram_data_in[13] => p2s_data_1.DATAB
sdram_data_in[13] => p2s_data_1.DATAB
sdram_data_in[13] => p2s_data_1.DATAB
sdram_data_in[13] => p2s_data_1.DATAB
sdram_data_in[14] => p2s_data_0.DATAB
sdram_data_in[14] => p2s_data_0.DATAB
sdram_data_in[14] => p2s_data_0.DATAB
sdram_data_in[14] => p2s_data_0.DATAB
sdram_data_in[14] => p2s_data_0.DATAB
sdram_data_in[14] => p2s_data_1.DATAB
sdram_data_in[14] => p2s_data_1.DATAB
sdram_data_in[14] => p2s_data_1.DATAB
sdram_data_in[14] => p2s_data_1.DATAB
sdram_data_in[14] => p2s_data_1.DATAB
sdram_data_in[15] => p2s_data_0.DATAB
sdram_data_in[15] => p2s_data_0.DATAB
sdram_data_in[15] => p2s_data_0.DATAB
sdram_data_in[15] => p2s_data_0.DATAB
sdram_data_in[15] => p2s_data_0.DATAB
sdram_data_in[15] => p2s_data_1.DATAB
sdram_data_in[15] => p2s_data_1.DATAB
sdram_data_in[15] => p2s_data_1.DATAB
sdram_data_in[15] => p2s_data_1.DATAB
sdram_data_in[15] => p2s_data_1.DATAB
sdram_data_out[0] <= Selector50.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[1] <= Selector49.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[2] <= Selector48.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[3] <= Selector47.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[4] <= Selector46.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[5] <= Selector45.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[6] <= Selector44.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[7] <= Selector43.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[8] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[9] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[10] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[11] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[12] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[13] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[14] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[15] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
sdram_request_en <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_select.DATAA
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_data_out.OUTPUTSELECT
sdram_req_slot_free => sdram_select.DATAA
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => sdram_address.OUTPUTSELECT
sdram_req_slot_free => Selector2.IN4
sdram_req_slot_free => Selector5.IN4
sdram_req_slot_free => Selector7.IN6
sdram_req_slot_free => Selector8.IN5
sdram_req_slot_free => sdram_write_en.DATAB
sdram_req_slot_free => inc_write_pointer_0.DATAB
sdram_req_slot_free => s2p_ack_0.DATAB
sdram_req_slot_free => inc_write_pointer_1.DATAB
sdram_req_slot_free => s2p_ack_1.DATAB
sdram_req_slot_free => Selector1.IN2
sdram_req_slot_free => state_nxt.DATAA
sdram_req_slot_free => Selector4.IN2
sdram_req_slot_free => state_nxt.DATAA
sdram_data_avail => fsm_control.IN1
sdram_data_avail => fsm_control.IN1


|fpga_audiofx|delay_unit:delay_unit_inst|s2p_unit:s2p_unit_0
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|delay_unit:delay_unit_inst|s2p_unit:s2p_unit_1
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:0:p2s_unit_0
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:1:p2s_unit_0
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:2:p2s_unit_0
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:3:p2s_unit_0
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:4:p2s_unit_0
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:0:p2s_unit_1
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:1:p2s_unit_1
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:2:p2s_unit_1
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:4:p2s_unit_1
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:gain_left_inst
clock => p2s_unit:p2s_unit_0.clock
clock => regif_data_out_reg[0].CLK
clock => regif_data_out_reg[1].CLK
clock => regif_data_out_reg[2].CLK
clock => regif_data_out_reg[3].CLK
clock => regif_data_out_reg[4].CLK
clock => regif_data_out_reg[5].CLK
clock => regif_data_out_reg[6].CLK
clock => regif_data_out_reg[7].CLK
clock => internal_reg[0].CLK
clock => internal_reg[1].CLK
clock => internal_reg[2].CLK
clock => internal_reg[3].CLK
clock => internal_reg[4].CLK
clock => internal_reg[5].CLK
clock => internal_reg[6].CLK
clock => internal_reg[7].CLK
clock => s2p_unit:s2p_unit_0.clock
reset => p2s_unit:p2s_unit_0.reset
reset => regif_data_out_reg[0].ACLR
reset => regif_data_out_reg[1].ACLR
reset => regif_data_out_reg[2].ACLR
reset => regif_data_out_reg[3].ACLR
reset => regif_data_out_reg[4].ACLR
reset => regif_data_out_reg[5].ACLR
reset => regif_data_out_reg[6].ACLR
reset => regif_data_out_reg[7].ACLR
reset => internal_reg[0].PRESET
reset => internal_reg[1].ACLR
reset => internal_reg[2].ACLR
reset => internal_reg[3].ACLR
reset => internal_reg[4].ACLR
reset => internal_reg[5].ACLR
reset => internal_reg[6].ACLR
reset => internal_reg[7].ACLR
reset => s2p_unit:s2p_unit_0.reset
ain_sync => s2p_unit:s2p_unit_0.ain_sync
ain_data => s2p_unit:s2p_unit_0.ain_data
aout_sync <= p2s_unit:p2s_unit_0.aout_sync
aout_data <= p2s_unit:p2s_unit_0.aout_data
regif_cs => regif_data_out_next[7].OUTPUTSELECT
regif_cs => regif_data_out_next[6].OUTPUTSELECT
regif_cs => regif_data_out_next[5].OUTPUTSELECT
regif_cs => regif_data_out_next[4].OUTPUTSELECT
regif_cs => regif_data_out_next[3].OUTPUTSELECT
regif_cs => regif_data_out_next[2].OUTPUTSELECT
regif_cs => regif_data_out_next[1].OUTPUTSELECT
regif_cs => regif_data_out_next[0].OUTPUTSELECT
regif_cs => internal_reg[7].ENA
regif_cs => internal_reg[6].ENA
regif_cs => internal_reg[5].ENA
regif_cs => internal_reg[4].ENA
regif_cs => internal_reg[3].ENA
regif_cs => internal_reg[2].ENA
regif_cs => internal_reg[1].ENA
regif_cs => internal_reg[0].ENA
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_addr[0] => Equal0.IN7
regif_addr[1] => Equal0.IN6
regif_addr[2] => Equal0.IN5
regif_addr[3] => Equal0.IN4
regif_addr[4] => Equal0.IN3
regif_addr[5] => Equal0.IN2
regif_addr[6] => Equal0.IN1
regif_addr[7] => Equal0.IN0
regif_data_in[0] => internal_next.DATAB
regif_data_in[1] => internal_next.DATAB
regif_data_in[2] => internal_next.DATAB
regif_data_in[3] => internal_next.DATAB
regif_data_in[4] => internal_next.DATAB
regif_data_in[5] => internal_next.DATAB
regif_data_in[6] => internal_next.DATAB
regif_data_in[7] => internal_next.DATAB
regif_data_out[0] <= regif_data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[1] <= regif_data_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[2] <= regif_data_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[3] <= regif_data_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[4] <= regif_data_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[5] <= regif_data_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[6] <= regif_data_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[7] <= regif_data_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:gain_left_inst|p2s_unit:p2s_unit_0
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:gain_left_inst|s2p_unit:s2p_unit_0
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|gain_control:gain_right_inst
clock => p2s_unit:p2s_unit_0.clock
clock => regif_data_out_reg[0].CLK
clock => regif_data_out_reg[1].CLK
clock => regif_data_out_reg[2].CLK
clock => regif_data_out_reg[3].CLK
clock => regif_data_out_reg[4].CLK
clock => regif_data_out_reg[5].CLK
clock => regif_data_out_reg[6].CLK
clock => regif_data_out_reg[7].CLK
clock => internal_reg[0].CLK
clock => internal_reg[1].CLK
clock => internal_reg[2].CLK
clock => internal_reg[3].CLK
clock => internal_reg[4].CLK
clock => internal_reg[5].CLK
clock => internal_reg[6].CLK
clock => internal_reg[7].CLK
clock => s2p_unit:s2p_unit_0.clock
reset => p2s_unit:p2s_unit_0.reset
reset => regif_data_out_reg[0].ACLR
reset => regif_data_out_reg[1].ACLR
reset => regif_data_out_reg[2].ACLR
reset => regif_data_out_reg[3].ACLR
reset => regif_data_out_reg[4].ACLR
reset => regif_data_out_reg[5].ACLR
reset => regif_data_out_reg[6].ACLR
reset => regif_data_out_reg[7].ACLR
reset => internal_reg[0].PRESET
reset => internal_reg[1].ACLR
reset => internal_reg[2].ACLR
reset => internal_reg[3].ACLR
reset => internal_reg[4].ACLR
reset => internal_reg[5].ACLR
reset => internal_reg[6].ACLR
reset => internal_reg[7].ACLR
reset => s2p_unit:s2p_unit_0.reset
ain_sync => s2p_unit:s2p_unit_0.ain_sync
ain_data => s2p_unit:s2p_unit_0.ain_data
aout_sync <= p2s_unit:p2s_unit_0.aout_sync
aout_data <= p2s_unit:p2s_unit_0.aout_data
regif_cs => regif_data_out_next[7].OUTPUTSELECT
regif_cs => regif_data_out_next[6].OUTPUTSELECT
regif_cs => regif_data_out_next[5].OUTPUTSELECT
regif_cs => regif_data_out_next[4].OUTPUTSELECT
regif_cs => regif_data_out_next[3].OUTPUTSELECT
regif_cs => regif_data_out_next[2].OUTPUTSELECT
regif_cs => regif_data_out_next[1].OUTPUTSELECT
regif_cs => regif_data_out_next[0].OUTPUTSELECT
regif_cs => internal_reg[7].ENA
regif_cs => internal_reg[6].ENA
regif_cs => internal_reg[5].ENA
regif_cs => internal_reg[4].ENA
regif_cs => internal_reg[3].ENA
regif_cs => internal_reg[2].ENA
regif_cs => internal_reg[1].ENA
regif_cs => internal_reg[0].ENA
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_addr[0] => Equal0.IN7
regif_addr[1] => Equal0.IN6
regif_addr[2] => Equal0.IN5
regif_addr[3] => Equal0.IN4
regif_addr[4] => Equal0.IN3
regif_addr[5] => Equal0.IN2
regif_addr[6] => Equal0.IN1
regif_addr[7] => Equal0.IN0
regif_data_in[0] => internal_next.DATAB
regif_data_in[1] => internal_next.DATAB
regif_data_in[2] => internal_next.DATAB
regif_data_in[3] => internal_next.DATAB
regif_data_in[4] => internal_next.DATAB
regif_data_in[5] => internal_next.DATAB
regif_data_in[6] => internal_next.DATAB
regif_data_in[7] => internal_next.DATAB
regif_data_out[0] <= regif_data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[1] <= regif_data_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[2] <= regif_data_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[3] <= regif_data_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[4] <= regif_data_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[5] <= regif_data_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[6] <= regif_data_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[7] <= regif_data_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:gain_right_inst|p2s_unit:p2s_unit_0
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:gain_right_inst|s2p_unit:s2p_unit_0
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|gain_control:\gain_left_gen:1:gain_left_inst
clock => p2s_unit:p2s_unit_0.clock
clock => regif_data_out_reg[0].CLK
clock => regif_data_out_reg[1].CLK
clock => regif_data_out_reg[2].CLK
clock => regif_data_out_reg[3].CLK
clock => regif_data_out_reg[4].CLK
clock => regif_data_out_reg[5].CLK
clock => regif_data_out_reg[6].CLK
clock => regif_data_out_reg[7].CLK
clock => internal_reg[0].CLK
clock => internal_reg[1].CLK
clock => internal_reg[2].CLK
clock => internal_reg[3].CLK
clock => internal_reg[4].CLK
clock => internal_reg[5].CLK
clock => internal_reg[6].CLK
clock => internal_reg[7].CLK
clock => s2p_unit:s2p_unit_0.clock
reset => p2s_unit:p2s_unit_0.reset
reset => regif_data_out_reg[0].ACLR
reset => regif_data_out_reg[1].ACLR
reset => regif_data_out_reg[2].ACLR
reset => regif_data_out_reg[3].ACLR
reset => regif_data_out_reg[4].ACLR
reset => regif_data_out_reg[5].ACLR
reset => regif_data_out_reg[6].ACLR
reset => regif_data_out_reg[7].ACLR
reset => internal_reg[0].PRESET
reset => internal_reg[1].ACLR
reset => internal_reg[2].ACLR
reset => internal_reg[3].ACLR
reset => internal_reg[4].ACLR
reset => internal_reg[5].ACLR
reset => internal_reg[6].ACLR
reset => internal_reg[7].ACLR
reset => s2p_unit:s2p_unit_0.reset
ain_sync => s2p_unit:s2p_unit_0.ain_sync
ain_data => s2p_unit:s2p_unit_0.ain_data
aout_sync <= p2s_unit:p2s_unit_0.aout_sync
aout_data <= p2s_unit:p2s_unit_0.aout_data
regif_cs => regif_data_out_next[7].OUTPUTSELECT
regif_cs => regif_data_out_next[6].OUTPUTSELECT
regif_cs => regif_data_out_next[5].OUTPUTSELECT
regif_cs => regif_data_out_next[4].OUTPUTSELECT
regif_cs => regif_data_out_next[3].OUTPUTSELECT
regif_cs => regif_data_out_next[2].OUTPUTSELECT
regif_cs => regif_data_out_next[1].OUTPUTSELECT
regif_cs => regif_data_out_next[0].OUTPUTSELECT
regif_cs => internal_reg[7].ENA
regif_cs => internal_reg[6].ENA
regif_cs => internal_reg[5].ENA
regif_cs => internal_reg[4].ENA
regif_cs => internal_reg[3].ENA
regif_cs => internal_reg[2].ENA
regif_cs => internal_reg[1].ENA
regif_cs => internal_reg[0].ENA
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_addr[0] => Equal0.IN7
regif_addr[1] => Equal0.IN6
regif_addr[2] => Equal0.IN5
regif_addr[3] => Equal0.IN4
regif_addr[4] => Equal0.IN3
regif_addr[5] => Equal0.IN2
regif_addr[6] => Equal0.IN1
regif_addr[7] => Equal0.IN0
regif_data_in[0] => internal_next.DATAB
regif_data_in[1] => internal_next.DATAB
regif_data_in[2] => internal_next.DATAB
regif_data_in[3] => internal_next.DATAB
regif_data_in[4] => internal_next.DATAB
regif_data_in[5] => internal_next.DATAB
regif_data_in[6] => internal_next.DATAB
regif_data_in[7] => internal_next.DATAB
regif_data_out[0] <= regif_data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[1] <= regif_data_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[2] <= regif_data_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[3] <= regif_data_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[4] <= regif_data_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[5] <= regif_data_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[6] <= regif_data_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[7] <= regif_data_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:\gain_left_gen:1:gain_left_inst|p2s_unit:p2s_unit_0
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:\gain_left_gen:1:gain_left_inst|s2p_unit:s2p_unit_0
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|gain_control:\gain_left_gen:2:gain_left_inst
clock => p2s_unit:p2s_unit_0.clock
clock => regif_data_out_reg[0].CLK
clock => regif_data_out_reg[1].CLK
clock => regif_data_out_reg[2].CLK
clock => regif_data_out_reg[3].CLK
clock => regif_data_out_reg[4].CLK
clock => regif_data_out_reg[5].CLK
clock => regif_data_out_reg[6].CLK
clock => regif_data_out_reg[7].CLK
clock => internal_reg[0].CLK
clock => internal_reg[1].CLK
clock => internal_reg[2].CLK
clock => internal_reg[3].CLK
clock => internal_reg[4].CLK
clock => internal_reg[5].CLK
clock => internal_reg[6].CLK
clock => internal_reg[7].CLK
clock => s2p_unit:s2p_unit_0.clock
reset => p2s_unit:p2s_unit_0.reset
reset => regif_data_out_reg[0].ACLR
reset => regif_data_out_reg[1].ACLR
reset => regif_data_out_reg[2].ACLR
reset => regif_data_out_reg[3].ACLR
reset => regif_data_out_reg[4].ACLR
reset => regif_data_out_reg[5].ACLR
reset => regif_data_out_reg[6].ACLR
reset => regif_data_out_reg[7].ACLR
reset => internal_reg[0].PRESET
reset => internal_reg[1].ACLR
reset => internal_reg[2].ACLR
reset => internal_reg[3].ACLR
reset => internal_reg[4].ACLR
reset => internal_reg[5].ACLR
reset => internal_reg[6].ACLR
reset => internal_reg[7].ACLR
reset => s2p_unit:s2p_unit_0.reset
ain_sync => s2p_unit:s2p_unit_0.ain_sync
ain_data => s2p_unit:s2p_unit_0.ain_data
aout_sync <= p2s_unit:p2s_unit_0.aout_sync
aout_data <= p2s_unit:p2s_unit_0.aout_data
regif_cs => regif_data_out_next[7].OUTPUTSELECT
regif_cs => regif_data_out_next[6].OUTPUTSELECT
regif_cs => regif_data_out_next[5].OUTPUTSELECT
regif_cs => regif_data_out_next[4].OUTPUTSELECT
regif_cs => regif_data_out_next[3].OUTPUTSELECT
regif_cs => regif_data_out_next[2].OUTPUTSELECT
regif_cs => regif_data_out_next[1].OUTPUTSELECT
regif_cs => regif_data_out_next[0].OUTPUTSELECT
regif_cs => internal_reg[7].ENA
regif_cs => internal_reg[6].ENA
regif_cs => internal_reg[5].ENA
regif_cs => internal_reg[4].ENA
regif_cs => internal_reg[3].ENA
regif_cs => internal_reg[2].ENA
regif_cs => internal_reg[1].ENA
regif_cs => internal_reg[0].ENA
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_addr[0] => Equal0.IN7
regif_addr[1] => Equal0.IN6
regif_addr[2] => Equal0.IN5
regif_addr[3] => Equal0.IN4
regif_addr[4] => Equal0.IN3
regif_addr[5] => Equal0.IN2
regif_addr[6] => Equal0.IN1
regif_addr[7] => Equal0.IN0
regif_data_in[0] => internal_next.DATAB
regif_data_in[1] => internal_next.DATAB
regif_data_in[2] => internal_next.DATAB
regif_data_in[3] => internal_next.DATAB
regif_data_in[4] => internal_next.DATAB
regif_data_in[5] => internal_next.DATAB
regif_data_in[6] => internal_next.DATAB
regif_data_in[7] => internal_next.DATAB
regif_data_out[0] <= regif_data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[1] <= regif_data_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[2] <= regif_data_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[3] <= regif_data_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[4] <= regif_data_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[5] <= regif_data_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[6] <= regif_data_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[7] <= regif_data_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:\gain_left_gen:2:gain_left_inst|p2s_unit:p2s_unit_0
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|gain_control:\gain_left_gen:3:gain_left_inst
clock => p2s_unit:p2s_unit_0.clock
clock => regif_data_out_reg[0].CLK
clock => regif_data_out_reg[1].CLK
clock => regif_data_out_reg[2].CLK
clock => regif_data_out_reg[3].CLK
clock => regif_data_out_reg[4].CLK
clock => regif_data_out_reg[5].CLK
clock => regif_data_out_reg[6].CLK
clock => regif_data_out_reg[7].CLK
clock => internal_reg[0].CLK
clock => internal_reg[1].CLK
clock => internal_reg[2].CLK
clock => internal_reg[3].CLK
clock => internal_reg[4].CLK
clock => internal_reg[5].CLK
clock => internal_reg[6].CLK
clock => internal_reg[7].CLK
clock => s2p_unit:s2p_unit_0.clock
reset => p2s_unit:p2s_unit_0.reset
reset => regif_data_out_reg[0].ACLR
reset => regif_data_out_reg[1].ACLR
reset => regif_data_out_reg[2].ACLR
reset => regif_data_out_reg[3].ACLR
reset => regif_data_out_reg[4].ACLR
reset => regif_data_out_reg[5].ACLR
reset => regif_data_out_reg[6].ACLR
reset => regif_data_out_reg[7].ACLR
reset => internal_reg[0].PRESET
reset => internal_reg[1].ACLR
reset => internal_reg[2].ACLR
reset => internal_reg[3].ACLR
reset => internal_reg[4].ACLR
reset => internal_reg[5].ACLR
reset => internal_reg[6].ACLR
reset => internal_reg[7].ACLR
reset => s2p_unit:s2p_unit_0.reset
ain_sync => s2p_unit:s2p_unit_0.ain_sync
ain_data => s2p_unit:s2p_unit_0.ain_data
aout_sync <= p2s_unit:p2s_unit_0.aout_sync
aout_data <= p2s_unit:p2s_unit_0.aout_data
regif_cs => regif_data_out_next[7].OUTPUTSELECT
regif_cs => regif_data_out_next[6].OUTPUTSELECT
regif_cs => regif_data_out_next[5].OUTPUTSELECT
regif_cs => regif_data_out_next[4].OUTPUTSELECT
regif_cs => regif_data_out_next[3].OUTPUTSELECT
regif_cs => regif_data_out_next[2].OUTPUTSELECT
regif_cs => regif_data_out_next[1].OUTPUTSELECT
regif_cs => regif_data_out_next[0].OUTPUTSELECT
regif_cs => internal_reg[7].ENA
regif_cs => internal_reg[6].ENA
regif_cs => internal_reg[5].ENA
regif_cs => internal_reg[4].ENA
regif_cs => internal_reg[3].ENA
regif_cs => internal_reg[2].ENA
regif_cs => internal_reg[1].ENA
regif_cs => internal_reg[0].ENA
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_addr[0] => Equal0.IN7
regif_addr[1] => Equal0.IN6
regif_addr[2] => Equal0.IN5
regif_addr[3] => Equal0.IN4
regif_addr[4] => Equal0.IN3
regif_addr[5] => Equal0.IN2
regif_addr[6] => Equal0.IN1
regif_addr[7] => Equal0.IN0
regif_data_in[0] => internal_next.DATAB
regif_data_in[1] => internal_next.DATAB
regif_data_in[2] => internal_next.DATAB
regif_data_in[3] => internal_next.DATAB
regif_data_in[4] => internal_next.DATAB
regif_data_in[5] => internal_next.DATAB
regif_data_in[6] => internal_next.DATAB
regif_data_in[7] => internal_next.DATAB
regif_data_out[0] <= regif_data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[1] <= regif_data_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[2] <= regif_data_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[3] <= regif_data_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[4] <= regif_data_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[5] <= regif_data_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[6] <= regif_data_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[7] <= regif_data_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:\gain_left_gen:3:gain_left_inst|p2s_unit:p2s_unit_0
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:\gain_left_gen:3:gain_left_inst|s2p_unit:s2p_unit_0
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|gain_control:\gain_left_gen:4:gain_left_inst
clock => p2s_unit:p2s_unit_0.clock
clock => regif_data_out_reg[0].CLK
clock => regif_data_out_reg[1].CLK
clock => regif_data_out_reg[2].CLK
clock => regif_data_out_reg[3].CLK
clock => regif_data_out_reg[4].CLK
clock => regif_data_out_reg[5].CLK
clock => regif_data_out_reg[6].CLK
clock => regif_data_out_reg[7].CLK
clock => internal_reg[0].CLK
clock => internal_reg[1].CLK
clock => internal_reg[2].CLK
clock => internal_reg[3].CLK
clock => internal_reg[4].CLK
clock => internal_reg[5].CLK
clock => internal_reg[6].CLK
clock => internal_reg[7].CLK
clock => s2p_unit:s2p_unit_0.clock
reset => p2s_unit:p2s_unit_0.reset
reset => regif_data_out_reg[0].ACLR
reset => regif_data_out_reg[1].ACLR
reset => regif_data_out_reg[2].ACLR
reset => regif_data_out_reg[3].ACLR
reset => regif_data_out_reg[4].ACLR
reset => regif_data_out_reg[5].ACLR
reset => regif_data_out_reg[6].ACLR
reset => regif_data_out_reg[7].ACLR
reset => internal_reg[0].PRESET
reset => internal_reg[1].ACLR
reset => internal_reg[2].ACLR
reset => internal_reg[3].ACLR
reset => internal_reg[4].ACLR
reset => internal_reg[5].ACLR
reset => internal_reg[6].ACLR
reset => internal_reg[7].ACLR
reset => s2p_unit:s2p_unit_0.reset
ain_sync => s2p_unit:s2p_unit_0.ain_sync
ain_data => s2p_unit:s2p_unit_0.ain_data
aout_sync <= p2s_unit:p2s_unit_0.aout_sync
aout_data <= p2s_unit:p2s_unit_0.aout_data
regif_cs => regif_data_out_next[7].OUTPUTSELECT
regif_cs => regif_data_out_next[6].OUTPUTSELECT
regif_cs => regif_data_out_next[5].OUTPUTSELECT
regif_cs => regif_data_out_next[4].OUTPUTSELECT
regif_cs => regif_data_out_next[3].OUTPUTSELECT
regif_cs => regif_data_out_next[2].OUTPUTSELECT
regif_cs => regif_data_out_next[1].OUTPUTSELECT
regif_cs => regif_data_out_next[0].OUTPUTSELECT
regif_cs => internal_reg[7].ENA
regif_cs => internal_reg[6].ENA
regif_cs => internal_reg[5].ENA
regif_cs => internal_reg[4].ENA
regif_cs => internal_reg[3].ENA
regif_cs => internal_reg[2].ENA
regif_cs => internal_reg[1].ENA
regif_cs => internal_reg[0].ENA
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_addr[0] => Equal0.IN7
regif_addr[1] => Equal0.IN6
regif_addr[2] => Equal0.IN5
regif_addr[3] => Equal0.IN4
regif_addr[4] => Equal0.IN3
regif_addr[5] => Equal0.IN2
regif_addr[6] => Equal0.IN1
regif_addr[7] => Equal0.IN0
regif_data_in[0] => internal_next.DATAB
regif_data_in[1] => internal_next.DATAB
regif_data_in[2] => internal_next.DATAB
regif_data_in[3] => internal_next.DATAB
regif_data_in[4] => internal_next.DATAB
regif_data_in[5] => internal_next.DATAB
regif_data_in[6] => internal_next.DATAB
regif_data_in[7] => internal_next.DATAB
regif_data_out[0] <= regif_data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[1] <= regif_data_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[2] <= regif_data_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[3] <= regif_data_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[4] <= regif_data_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[5] <= regif_data_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[6] <= regif_data_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[7] <= regif_data_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:\gain_left_gen:4:gain_left_inst|p2s_unit:p2s_unit_0
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:\gain_left_gen:4:gain_left_inst|s2p_unit:s2p_unit_0
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|gain_control:\gain_left_gen:5:gain_left_inst
clock => p2s_unit:p2s_unit_0.clock
clock => regif_data_out_reg[0].CLK
clock => regif_data_out_reg[1].CLK
clock => regif_data_out_reg[2].CLK
clock => regif_data_out_reg[3].CLK
clock => regif_data_out_reg[4].CLK
clock => regif_data_out_reg[5].CLK
clock => regif_data_out_reg[6].CLK
clock => regif_data_out_reg[7].CLK
clock => internal_reg[0].CLK
clock => internal_reg[1].CLK
clock => internal_reg[2].CLK
clock => internal_reg[3].CLK
clock => internal_reg[4].CLK
clock => internal_reg[5].CLK
clock => internal_reg[6].CLK
clock => internal_reg[7].CLK
clock => s2p_unit:s2p_unit_0.clock
reset => p2s_unit:p2s_unit_0.reset
reset => regif_data_out_reg[0].ACLR
reset => regif_data_out_reg[1].ACLR
reset => regif_data_out_reg[2].ACLR
reset => regif_data_out_reg[3].ACLR
reset => regif_data_out_reg[4].ACLR
reset => regif_data_out_reg[5].ACLR
reset => regif_data_out_reg[6].ACLR
reset => regif_data_out_reg[7].ACLR
reset => internal_reg[0].PRESET
reset => internal_reg[1].ACLR
reset => internal_reg[2].ACLR
reset => internal_reg[3].ACLR
reset => internal_reg[4].ACLR
reset => internal_reg[5].ACLR
reset => internal_reg[6].ACLR
reset => internal_reg[7].ACLR
reset => s2p_unit:s2p_unit_0.reset
ain_sync => s2p_unit:s2p_unit_0.ain_sync
ain_data => s2p_unit:s2p_unit_0.ain_data
aout_sync <= p2s_unit:p2s_unit_0.aout_sync
aout_data <= p2s_unit:p2s_unit_0.aout_data
regif_cs => regif_data_out_next[7].OUTPUTSELECT
regif_cs => regif_data_out_next[6].OUTPUTSELECT
regif_cs => regif_data_out_next[5].OUTPUTSELECT
regif_cs => regif_data_out_next[4].OUTPUTSELECT
regif_cs => regif_data_out_next[3].OUTPUTSELECT
regif_cs => regif_data_out_next[2].OUTPUTSELECT
regif_cs => regif_data_out_next[1].OUTPUTSELECT
regif_cs => regif_data_out_next[0].OUTPUTSELECT
regif_cs => internal_reg[7].ENA
regif_cs => internal_reg[6].ENA
regif_cs => internal_reg[5].ENA
regif_cs => internal_reg[4].ENA
regif_cs => internal_reg[3].ENA
regif_cs => internal_reg[2].ENA
regif_cs => internal_reg[1].ENA
regif_cs => internal_reg[0].ENA
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_addr[0] => Equal0.IN7
regif_addr[1] => Equal0.IN6
regif_addr[2] => Equal0.IN5
regif_addr[3] => Equal0.IN4
regif_addr[4] => Equal0.IN3
regif_addr[5] => Equal0.IN2
regif_addr[6] => Equal0.IN1
regif_addr[7] => Equal0.IN0
regif_data_in[0] => internal_next.DATAB
regif_data_in[1] => internal_next.DATAB
regif_data_in[2] => internal_next.DATAB
regif_data_in[3] => internal_next.DATAB
regif_data_in[4] => internal_next.DATAB
regif_data_in[5] => internal_next.DATAB
regif_data_in[6] => internal_next.DATAB
regif_data_in[7] => internal_next.DATAB
regif_data_out[0] <= regif_data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[1] <= regif_data_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[2] <= regif_data_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[3] <= regif_data_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[4] <= regif_data_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[5] <= regif_data_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[6] <= regif_data_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[7] <= regif_data_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:\gain_left_gen:5:gain_left_inst|s2p_unit:s2p_unit_0
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|gain_control:\gain_right_gen:1:gain_right_inst
clock => p2s_unit:p2s_unit_0.clock
clock => regif_data_out_reg[0].CLK
clock => regif_data_out_reg[1].CLK
clock => regif_data_out_reg[2].CLK
clock => regif_data_out_reg[3].CLK
clock => regif_data_out_reg[4].CLK
clock => regif_data_out_reg[5].CLK
clock => regif_data_out_reg[6].CLK
clock => regif_data_out_reg[7].CLK
clock => internal_reg[0].CLK
clock => internal_reg[1].CLK
clock => internal_reg[2].CLK
clock => internal_reg[3].CLK
clock => internal_reg[4].CLK
clock => internal_reg[5].CLK
clock => internal_reg[6].CLK
clock => internal_reg[7].CLK
clock => s2p_unit:s2p_unit_0.clock
reset => p2s_unit:p2s_unit_0.reset
reset => regif_data_out_reg[0].ACLR
reset => regif_data_out_reg[1].ACLR
reset => regif_data_out_reg[2].ACLR
reset => regif_data_out_reg[3].ACLR
reset => regif_data_out_reg[4].ACLR
reset => regif_data_out_reg[5].ACLR
reset => regif_data_out_reg[6].ACLR
reset => regif_data_out_reg[7].ACLR
reset => internal_reg[0].PRESET
reset => internal_reg[1].ACLR
reset => internal_reg[2].ACLR
reset => internal_reg[3].ACLR
reset => internal_reg[4].ACLR
reset => internal_reg[5].ACLR
reset => internal_reg[6].ACLR
reset => internal_reg[7].ACLR
reset => s2p_unit:s2p_unit_0.reset
ain_sync => s2p_unit:s2p_unit_0.ain_sync
ain_data => s2p_unit:s2p_unit_0.ain_data
aout_sync <= p2s_unit:p2s_unit_0.aout_sync
aout_data <= p2s_unit:p2s_unit_0.aout_data
regif_cs => regif_data_out_next[7].OUTPUTSELECT
regif_cs => regif_data_out_next[6].OUTPUTSELECT
regif_cs => regif_data_out_next[5].OUTPUTSELECT
regif_cs => regif_data_out_next[4].OUTPUTSELECT
regif_cs => regif_data_out_next[3].OUTPUTSELECT
regif_cs => regif_data_out_next[2].OUTPUTSELECT
regif_cs => regif_data_out_next[1].OUTPUTSELECT
regif_cs => regif_data_out_next[0].OUTPUTSELECT
regif_cs => internal_reg[7].ENA
regif_cs => internal_reg[6].ENA
regif_cs => internal_reg[5].ENA
regif_cs => internal_reg[4].ENA
regif_cs => internal_reg[3].ENA
regif_cs => internal_reg[2].ENA
regif_cs => internal_reg[1].ENA
regif_cs => internal_reg[0].ENA
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_addr[0] => Equal0.IN7
regif_addr[1] => Equal0.IN6
regif_addr[2] => Equal0.IN5
regif_addr[3] => Equal0.IN4
regif_addr[4] => Equal0.IN3
regif_addr[5] => Equal0.IN2
regif_addr[6] => Equal0.IN1
regif_addr[7] => Equal0.IN0
regif_data_in[0] => internal_next.DATAB
regif_data_in[1] => internal_next.DATAB
regif_data_in[2] => internal_next.DATAB
regif_data_in[3] => internal_next.DATAB
regif_data_in[4] => internal_next.DATAB
regif_data_in[5] => internal_next.DATAB
regif_data_in[6] => internal_next.DATAB
regif_data_in[7] => internal_next.DATAB
regif_data_out[0] <= regif_data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[1] <= regif_data_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[2] <= regif_data_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[3] <= regif_data_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[4] <= regif_data_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[5] <= regif_data_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[6] <= regif_data_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[7] <= regif_data_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:\gain_right_gen:1:gain_right_inst|p2s_unit:p2s_unit_0
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|gain_control:\gain_right_gen:2:gain_right_inst
clock => p2s_unit:p2s_unit_0.clock
clock => regif_data_out_reg[0].CLK
clock => regif_data_out_reg[1].CLK
clock => regif_data_out_reg[2].CLK
clock => regif_data_out_reg[3].CLK
clock => regif_data_out_reg[4].CLK
clock => regif_data_out_reg[5].CLK
clock => regif_data_out_reg[6].CLK
clock => regif_data_out_reg[7].CLK
clock => internal_reg[0].CLK
clock => internal_reg[1].CLK
clock => internal_reg[2].CLK
clock => internal_reg[3].CLK
clock => internal_reg[4].CLK
clock => internal_reg[5].CLK
clock => internal_reg[6].CLK
clock => internal_reg[7].CLK
clock => s2p_unit:s2p_unit_0.clock
reset => p2s_unit:p2s_unit_0.reset
reset => regif_data_out_reg[0].ACLR
reset => regif_data_out_reg[1].ACLR
reset => regif_data_out_reg[2].ACLR
reset => regif_data_out_reg[3].ACLR
reset => regif_data_out_reg[4].ACLR
reset => regif_data_out_reg[5].ACLR
reset => regif_data_out_reg[6].ACLR
reset => regif_data_out_reg[7].ACLR
reset => internal_reg[0].PRESET
reset => internal_reg[1].ACLR
reset => internal_reg[2].ACLR
reset => internal_reg[3].ACLR
reset => internal_reg[4].ACLR
reset => internal_reg[5].ACLR
reset => internal_reg[6].ACLR
reset => internal_reg[7].ACLR
reset => s2p_unit:s2p_unit_0.reset
ain_sync => s2p_unit:s2p_unit_0.ain_sync
ain_data => s2p_unit:s2p_unit_0.ain_data
aout_sync <= p2s_unit:p2s_unit_0.aout_sync
aout_data <= p2s_unit:p2s_unit_0.aout_data
regif_cs => regif_data_out_next[7].OUTPUTSELECT
regif_cs => regif_data_out_next[6].OUTPUTSELECT
regif_cs => regif_data_out_next[5].OUTPUTSELECT
regif_cs => regif_data_out_next[4].OUTPUTSELECT
regif_cs => regif_data_out_next[3].OUTPUTSELECT
regif_cs => regif_data_out_next[2].OUTPUTSELECT
regif_cs => regif_data_out_next[1].OUTPUTSELECT
regif_cs => regif_data_out_next[0].OUTPUTSELECT
regif_cs => internal_reg[7].ENA
regif_cs => internal_reg[6].ENA
regif_cs => internal_reg[5].ENA
regif_cs => internal_reg[4].ENA
regif_cs => internal_reg[3].ENA
regif_cs => internal_reg[2].ENA
regif_cs => internal_reg[1].ENA
regif_cs => internal_reg[0].ENA
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_addr[0] => Equal0.IN7
regif_addr[1] => Equal0.IN6
regif_addr[2] => Equal0.IN5
regif_addr[3] => Equal0.IN4
regif_addr[4] => Equal0.IN3
regif_addr[5] => Equal0.IN2
regif_addr[6] => Equal0.IN1
regif_addr[7] => Equal0.IN0
regif_data_in[0] => internal_next.DATAB
regif_data_in[1] => internal_next.DATAB
regif_data_in[2] => internal_next.DATAB
regif_data_in[3] => internal_next.DATAB
regif_data_in[4] => internal_next.DATAB
regif_data_in[5] => internal_next.DATAB
regif_data_in[6] => internal_next.DATAB
regif_data_in[7] => internal_next.DATAB
regif_data_out[0] <= regif_data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[1] <= regif_data_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[2] <= regif_data_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[3] <= regif_data_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[4] <= regif_data_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[5] <= regif_data_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[6] <= regif_data_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[7] <= regif_data_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:\gain_right_gen:2:gain_right_inst|p2s_unit:p2s_unit_0
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|gain_control:\gain_right_gen:3:gain_right_inst
clock => p2s_unit:p2s_unit_0.clock
clock => regif_data_out_reg[0].CLK
clock => regif_data_out_reg[1].CLK
clock => regif_data_out_reg[2].CLK
clock => regif_data_out_reg[3].CLK
clock => regif_data_out_reg[4].CLK
clock => regif_data_out_reg[5].CLK
clock => regif_data_out_reg[6].CLK
clock => regif_data_out_reg[7].CLK
clock => internal_reg[0].CLK
clock => internal_reg[1].CLK
clock => internal_reg[2].CLK
clock => internal_reg[3].CLK
clock => internal_reg[4].CLK
clock => internal_reg[5].CLK
clock => internal_reg[6].CLK
clock => internal_reg[7].CLK
clock => s2p_unit:s2p_unit_0.clock
reset => p2s_unit:p2s_unit_0.reset
reset => regif_data_out_reg[0].ACLR
reset => regif_data_out_reg[1].ACLR
reset => regif_data_out_reg[2].ACLR
reset => regif_data_out_reg[3].ACLR
reset => regif_data_out_reg[4].ACLR
reset => regif_data_out_reg[5].ACLR
reset => regif_data_out_reg[6].ACLR
reset => regif_data_out_reg[7].ACLR
reset => internal_reg[0].PRESET
reset => internal_reg[1].ACLR
reset => internal_reg[2].ACLR
reset => internal_reg[3].ACLR
reset => internal_reg[4].ACLR
reset => internal_reg[5].ACLR
reset => internal_reg[6].ACLR
reset => internal_reg[7].ACLR
reset => s2p_unit:s2p_unit_0.reset
ain_sync => s2p_unit:s2p_unit_0.ain_sync
ain_data => s2p_unit:s2p_unit_0.ain_data
aout_sync <= p2s_unit:p2s_unit_0.aout_sync
aout_data <= p2s_unit:p2s_unit_0.aout_data
regif_cs => regif_data_out_next[7].OUTPUTSELECT
regif_cs => regif_data_out_next[6].OUTPUTSELECT
regif_cs => regif_data_out_next[5].OUTPUTSELECT
regif_cs => regif_data_out_next[4].OUTPUTSELECT
regif_cs => regif_data_out_next[3].OUTPUTSELECT
regif_cs => regif_data_out_next[2].OUTPUTSELECT
regif_cs => regif_data_out_next[1].OUTPUTSELECT
regif_cs => regif_data_out_next[0].OUTPUTSELECT
regif_cs => internal_reg[7].ENA
regif_cs => internal_reg[6].ENA
regif_cs => internal_reg[5].ENA
regif_cs => internal_reg[4].ENA
regif_cs => internal_reg[3].ENA
regif_cs => internal_reg[2].ENA
regif_cs => internal_reg[1].ENA
regif_cs => internal_reg[0].ENA
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_addr[0] => Equal0.IN7
regif_addr[1] => Equal0.IN6
regif_addr[2] => Equal0.IN5
regif_addr[3] => Equal0.IN4
regif_addr[4] => Equal0.IN3
regif_addr[5] => Equal0.IN2
regif_addr[6] => Equal0.IN1
regif_addr[7] => Equal0.IN0
regif_data_in[0] => internal_next.DATAB
regif_data_in[1] => internal_next.DATAB
regif_data_in[2] => internal_next.DATAB
regif_data_in[3] => internal_next.DATAB
regif_data_in[4] => internal_next.DATAB
regif_data_in[5] => internal_next.DATAB
regif_data_in[6] => internal_next.DATAB
regif_data_in[7] => internal_next.DATAB
regif_data_out[0] <= regif_data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[1] <= regif_data_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[2] <= regif_data_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[3] <= regif_data_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[4] <= regif_data_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[5] <= regif_data_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[6] <= regif_data_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[7] <= regif_data_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:\gain_right_gen:3:gain_right_inst|p2s_unit:p2s_unit_0
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|gain_control:\gain_right_gen:4:gain_right_inst
clock => p2s_unit:p2s_unit_0.clock
clock => regif_data_out_reg[0].CLK
clock => regif_data_out_reg[1].CLK
clock => regif_data_out_reg[2].CLK
clock => regif_data_out_reg[3].CLK
clock => regif_data_out_reg[4].CLK
clock => regif_data_out_reg[5].CLK
clock => regif_data_out_reg[6].CLK
clock => regif_data_out_reg[7].CLK
clock => internal_reg[0].CLK
clock => internal_reg[1].CLK
clock => internal_reg[2].CLK
clock => internal_reg[3].CLK
clock => internal_reg[4].CLK
clock => internal_reg[5].CLK
clock => internal_reg[6].CLK
clock => internal_reg[7].CLK
clock => s2p_unit:s2p_unit_0.clock
reset => p2s_unit:p2s_unit_0.reset
reset => regif_data_out_reg[0].ACLR
reset => regif_data_out_reg[1].ACLR
reset => regif_data_out_reg[2].ACLR
reset => regif_data_out_reg[3].ACLR
reset => regif_data_out_reg[4].ACLR
reset => regif_data_out_reg[5].ACLR
reset => regif_data_out_reg[6].ACLR
reset => regif_data_out_reg[7].ACLR
reset => internal_reg[0].PRESET
reset => internal_reg[1].ACLR
reset => internal_reg[2].ACLR
reset => internal_reg[3].ACLR
reset => internal_reg[4].ACLR
reset => internal_reg[5].ACLR
reset => internal_reg[6].ACLR
reset => internal_reg[7].ACLR
reset => s2p_unit:s2p_unit_0.reset
ain_sync => s2p_unit:s2p_unit_0.ain_sync
ain_data => s2p_unit:s2p_unit_0.ain_data
aout_sync <= p2s_unit:p2s_unit_0.aout_sync
aout_data <= p2s_unit:p2s_unit_0.aout_data
regif_cs => regif_data_out_next[7].OUTPUTSELECT
regif_cs => regif_data_out_next[6].OUTPUTSELECT
regif_cs => regif_data_out_next[5].OUTPUTSELECT
regif_cs => regif_data_out_next[4].OUTPUTSELECT
regif_cs => regif_data_out_next[3].OUTPUTSELECT
regif_cs => regif_data_out_next[2].OUTPUTSELECT
regif_cs => regif_data_out_next[1].OUTPUTSELECT
regif_cs => regif_data_out_next[0].OUTPUTSELECT
regif_cs => internal_reg[7].ENA
regif_cs => internal_reg[6].ENA
regif_cs => internal_reg[5].ENA
regif_cs => internal_reg[4].ENA
regif_cs => internal_reg[3].ENA
regif_cs => internal_reg[2].ENA
regif_cs => internal_reg[1].ENA
regif_cs => internal_reg[0].ENA
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_addr[0] => Equal0.IN7
regif_addr[1] => Equal0.IN6
regif_addr[2] => Equal0.IN5
regif_addr[3] => Equal0.IN4
regif_addr[4] => Equal0.IN3
regif_addr[5] => Equal0.IN2
regif_addr[6] => Equal0.IN1
regif_addr[7] => Equal0.IN0
regif_data_in[0] => internal_next.DATAB
regif_data_in[1] => internal_next.DATAB
regif_data_in[2] => internal_next.DATAB
regif_data_in[3] => internal_next.DATAB
regif_data_in[4] => internal_next.DATAB
regif_data_in[5] => internal_next.DATAB
regif_data_in[6] => internal_next.DATAB
regif_data_in[7] => internal_next.DATAB
regif_data_out[0] <= regif_data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[1] <= regif_data_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[2] <= regif_data_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[3] <= regif_data_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[4] <= regif_data_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[5] <= regif_data_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[6] <= regif_data_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[7] <= regif_data_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:\gain_right_gen:4:gain_right_inst|p2s_unit:p2s_unit_0
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|gain_control:\gain_right_gen:5:gain_right_inst
clock => p2s_unit:p2s_unit_0.clock
clock => regif_data_out_reg[0].CLK
clock => regif_data_out_reg[1].CLK
clock => regif_data_out_reg[2].CLK
clock => regif_data_out_reg[3].CLK
clock => regif_data_out_reg[4].CLK
clock => regif_data_out_reg[5].CLK
clock => regif_data_out_reg[6].CLK
clock => regif_data_out_reg[7].CLK
clock => internal_reg[0].CLK
clock => internal_reg[1].CLK
clock => internal_reg[2].CLK
clock => internal_reg[3].CLK
clock => internal_reg[4].CLK
clock => internal_reg[5].CLK
clock => internal_reg[6].CLK
clock => internal_reg[7].CLK
clock => s2p_unit:s2p_unit_0.clock
reset => p2s_unit:p2s_unit_0.reset
reset => regif_data_out_reg[0].ACLR
reset => regif_data_out_reg[1].ACLR
reset => regif_data_out_reg[2].ACLR
reset => regif_data_out_reg[3].ACLR
reset => regif_data_out_reg[4].ACLR
reset => regif_data_out_reg[5].ACLR
reset => regif_data_out_reg[6].ACLR
reset => regif_data_out_reg[7].ACLR
reset => internal_reg[0].PRESET
reset => internal_reg[1].ACLR
reset => internal_reg[2].ACLR
reset => internal_reg[3].ACLR
reset => internal_reg[4].ACLR
reset => internal_reg[5].ACLR
reset => internal_reg[6].ACLR
reset => internal_reg[7].ACLR
reset => s2p_unit:s2p_unit_0.reset
ain_sync => s2p_unit:s2p_unit_0.ain_sync
ain_data => s2p_unit:s2p_unit_0.ain_data
aout_sync <= p2s_unit:p2s_unit_0.aout_sync
aout_data <= p2s_unit:p2s_unit_0.aout_data
regif_cs => regif_data_out_next[7].OUTPUTSELECT
regif_cs => regif_data_out_next[6].OUTPUTSELECT
regif_cs => regif_data_out_next[5].OUTPUTSELECT
regif_cs => regif_data_out_next[4].OUTPUTSELECT
regif_cs => regif_data_out_next[3].OUTPUTSELECT
regif_cs => regif_data_out_next[2].OUTPUTSELECT
regif_cs => regif_data_out_next[1].OUTPUTSELECT
regif_cs => regif_data_out_next[0].OUTPUTSELECT
regif_cs => internal_reg[7].ENA
regif_cs => internal_reg[6].ENA
regif_cs => internal_reg[5].ENA
regif_cs => internal_reg[4].ENA
regif_cs => internal_reg[3].ENA
regif_cs => internal_reg[2].ENA
regif_cs => internal_reg[1].ENA
regif_cs => internal_reg[0].ENA
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => internal_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_wen => regif_data_out_next.OUTPUTSELECT
regif_addr[0] => Equal0.IN7
regif_addr[1] => Equal0.IN6
regif_addr[2] => Equal0.IN5
regif_addr[3] => Equal0.IN4
regif_addr[4] => Equal0.IN3
regif_addr[5] => Equal0.IN2
regif_addr[6] => Equal0.IN1
regif_addr[7] => Equal0.IN0
regif_data_in[0] => internal_next.DATAB
regif_data_in[1] => internal_next.DATAB
regif_data_in[2] => internal_next.DATAB
regif_data_in[3] => internal_next.DATAB
regif_data_in[4] => internal_next.DATAB
regif_data_in[5] => internal_next.DATAB
regif_data_in[6] => internal_next.DATAB
regif_data_in[7] => internal_next.DATAB
regif_data_out[0] <= regif_data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[1] <= regif_data_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[2] <= regif_data_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[3] <= regif_data_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[4] <= regif_data_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[5] <= regif_data_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[6] <= regif_data_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
regif_data_out[7] <= regif_data_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:\gain_right_gen:5:gain_right_inst|p2s_unit:p2s_unit_0
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc2_3
clock => p2s_unit:p2s.clock
clock => s2p_unit:s2p_a.clock
clock => s2p_unit:s2p_b.clock
reset => p2s_unit:p2s.reset
reset => s2p_unit:s2p_a.reset
reset => s2p_unit:s2p_b.reset
ain_sync[0] => s2p_unit:s2p_a.ain_sync
ain_sync[1] => s2p_unit:s2p_b.ain_sync
ain_data[0] => s2p_unit:s2p_a.ain_data
ain_data[1] => s2p_unit:s2p_b.ain_data
aout_sync <= p2s_unit:p2s.aout_sync
aout_data <= p2s_unit:p2s.aout_data


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc2_3|p2s_unit:p2s
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc2_3|s2p_unit:s2p_a
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc2_3|s2p_unit:s2p_b
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc4_5
clock => p2s_unit:p2s.clock
clock => s2p_unit:s2p_a.clock
clock => s2p_unit:s2p_b.clock
reset => p2s_unit:p2s.reset
reset => s2p_unit:s2p_a.reset
reset => s2p_unit:s2p_b.reset
ain_sync[0] => s2p_unit:s2p_a.ain_sync
ain_sync[1] => s2p_unit:s2p_b.ain_sync
ain_data[0] => s2p_unit:s2p_a.ain_data
ain_data[1] => s2p_unit:s2p_b.ain_data
aout_sync <= p2s_unit:p2s.aout_sync
aout_data <= p2s_unit:p2s.aout_data


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc4_5|p2s_unit:p2s
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc4_5|s2p_unit:s2p_a
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc4_5|s2p_unit:s2p_b
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc6_7
clock => p2s_unit:p2s.clock
clock => s2p_unit:s2p_a.clock
clock => s2p_unit:s2p_b.clock
reset => p2s_unit:p2s.reset
reset => s2p_unit:s2p_a.reset
reset => s2p_unit:s2p_b.reset
ain_sync[0] => s2p_unit:s2p_a.ain_sync
ain_sync[1] => s2p_unit:s2p_b.ain_sync
ain_data[0] => s2p_unit:s2p_a.ain_data
ain_data[1] => s2p_unit:s2p_b.ain_data
aout_sync <= p2s_unit:p2s.aout_sync
aout_data <= p2s_unit:p2s.aout_data


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc6_7|p2s_unit:p2s
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc8_9
clock => p2s_unit:p2s.clock
clock => s2p_unit:s2p_a.clock
clock => s2p_unit:s2p_b.clock
reset => p2s_unit:p2s.reset
reset => s2p_unit:s2p_a.reset
reset => s2p_unit:s2p_b.reset
ain_sync[0] => s2p_unit:s2p_a.ain_sync
ain_sync[1] => s2p_unit:s2p_b.ain_sync
ain_data[0] => s2p_unit:s2p_a.ain_data
ain_data[1] => s2p_unit:s2p_b.ain_data
aout_sync <= p2s_unit:p2s.aout_sync
aout_data <= p2s_unit:p2s.aout_data


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_b
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc10_11
clock => p2s_unit:p2s.clock
clock => s2p_unit:s2p_a.clock
clock => s2p_unit:s2p_b.clock
reset => p2s_unit:p2s.reset
reset => s2p_unit:s2p_a.reset
reset => s2p_unit:s2p_b.reset
ain_sync[0] => s2p_unit:s2p_a.ain_sync
ain_sync[1] => s2p_unit:s2p_b.ain_sync
ain_data[0] => s2p_unit:s2p_a.ain_data
ain_data[1] => s2p_unit:s2p_b.ain_data
aout_sync <= p2s_unit:p2s.aout_sync
aout_data <= p2s_unit:p2s.aout_data


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc12_13
clock => p2s_unit:p2s.clock
clock => s2p_unit:s2p_a.clock
clock => s2p_unit:s2p_b.clock
reset => p2s_unit:p2s.reset
reset => s2p_unit:s2p_a.reset
reset => s2p_unit:s2p_b.reset
ain_sync[0] => s2p_unit:s2p_a.ain_sync
ain_sync[1] => s2p_unit:s2p_b.ain_sync
ain_data[0] => s2p_unit:s2p_a.ain_data
ain_data[1] => s2p_unit:s2p_b.ain_data
aout_sync <= p2s_unit:p2s.aout_sync
aout_data <= p2s_unit:p2s.aout_data


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_b
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_0
clock => p2s_unit:p2s.clock
clock => s2p_unit:s2p_a.clock
clock => s2p_unit:s2p_b.clock
reset => p2s_unit:p2s.reset
reset => s2p_unit:s2p_a.reset
reset => s2p_unit:s2p_b.reset
ain_sync[0] => s2p_unit:s2p_a.ain_sync
ain_sync[1] => s2p_unit:s2p_b.ain_sync
ain_data[0] => s2p_unit:s2p_a.ain_data
ain_data[1] => s2p_unit:s2p_b.ain_data
aout_sync <= p2s_unit:p2s.aout_sync
aout_data <= p2s_unit:p2s.aout_data


|fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_0|p2s_unit:p2s
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_0|s2p_unit:s2p_a
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_0|s2p_unit:s2p_b
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_1
clock => p2s_unit:p2s.clock
clock => s2p_unit:s2p_a.clock
clock => s2p_unit:s2p_b.clock
reset => p2s_unit:p2s.reset
reset => s2p_unit:s2p_a.reset
reset => s2p_unit:s2p_b.reset
ain_sync[0] => s2p_unit:s2p_a.ain_sync
ain_sync[1] => s2p_unit:s2p_b.ain_sync
ain_data[0] => s2p_unit:s2p_a.ain_data
ain_data[1] => s2p_unit:s2p_b.ain_data
aout_sync <= p2s_unit:p2s.aout_sync
aout_data <= p2s_unit:p2s.aout_data


|fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_1|p2s_unit:p2s
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_1|s2p_unit:s2p_a
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|mixer_unit:mixer_unit_inst_mx_left_1|s2p_unit:s2p_b
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_0
clock => p2s_unit:p2s.clock
clock => s2p_unit:s2p_a.clock
clock => s2p_unit:s2p_b.clock
reset => p2s_unit:p2s.reset
reset => s2p_unit:s2p_a.reset
reset => s2p_unit:s2p_b.reset
ain_sync[0] => s2p_unit:s2p_a.ain_sync
ain_sync[1] => s2p_unit:s2p_b.ain_sync
ain_data[0] => s2p_unit:s2p_a.ain_data
ain_data[1] => s2p_unit:s2p_b.ain_data
aout_sync <= p2s_unit:p2s.aout_sync
aout_data <= p2s_unit:p2s.aout_data


|fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_1
clock => p2s_unit:p2s.clock
clock => s2p_unit:s2p_a.clock
clock => s2p_unit:s2p_b.clock
reset => p2s_unit:p2s.reset
reset => s2p_unit:s2p_a.reset
reset => s2p_unit:s2p_b.reset
ain_sync[0] => s2p_unit:s2p_a.ain_sync
ain_sync[1] => s2p_unit:s2p_b.ain_sync
ain_data[0] => s2p_unit:s2p_a.ain_data
ain_data[1] => s2p_unit:s2p_b.ain_data
aout_sync <= p2s_unit:p2s.aout_sync
aout_data <= p2s_unit:p2s.aout_data


|fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => state.CLK
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => state.ACLR
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => bit_counter_nxt.OUTPUTSELECT
smp_valid => aout_data.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => sample_nxt.OUTPUTSELECT
smp_valid => state_nxt.OUTPUTSELECT
smp_valid => aout_sync.DATAB
smp_ack <= state.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] => sample_nxt.DATAB
smp_data[1] => sample_nxt.DATAB
smp_data[2] => sample_nxt.DATAB
smp_data[3] => sample_nxt.DATAB
smp_data[4] => sample_nxt.DATAB
smp_data[5] => sample_nxt.DATAB
smp_data[6] => sample_nxt.DATAB
smp_data[7] => sample_nxt.DATAB
smp_data[8] => sample_nxt.DATAB
smp_data[9] => sample_nxt.DATAB
smp_data[10] => sample_nxt.DATAB
smp_data[11] => sample_nxt.DATAB
smp_data[12] => sample_nxt.DATAB
smp_data[13] => sample_nxt.DATAB
smp_data[14] => sample_nxt.DATAB
smp_data[15] => aout_data.DATAB
aout_sync <= aout_sync.DB_MAX_OUTPUT_PORT_TYPE
aout_data <= aout_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


|fpga_audiofx|mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b
clock => sample[0].CLK
clock => sample[1].CLK
clock => sample[2].CLK
clock => sample[3].CLK
clock => sample[4].CLK
clock => sample[5].CLK
clock => sample[6].CLK
clock => sample[7].CLK
clock => sample[8].CLK
clock => sample[9].CLK
clock => sample[10].CLK
clock => sample[11].CLK
clock => sample[12].CLK
clock => sample[13].CLK
clock => sample[14].CLK
clock => sample[15].CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => state~1.DATAIN
reset => sample[0].ACLR
reset => sample[1].ACLR
reset => sample[2].ACLR
reset => sample[3].ACLR
reset => sample[4].ACLR
reset => sample[5].ACLR
reset => sample[6].ACLR
reset => sample[7].ACLR
reset => sample[8].ACLR
reset => sample[9].ACLR
reset => sample[10].ACLR
reset => sample[11].ACLR
reset => sample[12].ACLR
reset => sample[13].ACLR
reset => sample[14].ACLR
reset => sample[15].ACLR
reset => bit_counter[0].ACLR
reset => bit_counter[1].ACLR
reset => bit_counter[2].ACLR
reset => bit_counter[3].ACLR
reset => state~3.DATAIN
smp_ack => fsm_logic.IN0
smp_valid <= smp_valid.DB_MAX_OUTPUT_PORT_TYPE
smp_data[0] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[1] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[2] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[3] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[4] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[5] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[6] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[7] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[8] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[9] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[10] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[11] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[12] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[13] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[14] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
smp_data[15] <= smp_data.DB_MAX_OUTPUT_PORT_TYPE
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => state_nxt.OUTPUTSELECT
ain_sync => cnt_reset.DATAA
ain_sync => din_en.DATAA
ain_sync => fsm_logic.IN1
ain_data => sample[0].DATAIN


