# TCL File Generated by Component Editor 18.0
# Fri Oct 04 06:57:50 PDT 2019
# DO NOT MODIFY


# 
# core164 "core164" v1.0
#  2019.10.04.06:57:50
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module core164
# 
set_module_property DESCRIPTION ""
set_module_property NAME core164
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME core164
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL core164
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file core164.v VERILOG PATH ../core164.v TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter memsel_p0 STD_LOGIC_VECTOR 0
set_parameter_property memsel_p0 DEFAULT_VALUE 0
set_parameter_property memsel_p0 DISPLAY_NAME memsel_p0
set_parameter_property memsel_p0 WIDTH 5
set_parameter_property memsel_p0 TYPE STD_LOGIC_VECTOR
set_parameter_property memsel_p0 UNITS None
set_parameter_property memsel_p0 ALLOWED_RANGES 0:31
set_parameter_property memsel_p0 HDL_PARAMETER true
add_parameter memsel_p1 STD_LOGIC_VECTOR 0
set_parameter_property memsel_p1 DEFAULT_VALUE 0
set_parameter_property memsel_p1 DISPLAY_NAME memsel_p1
set_parameter_property memsel_p1 WIDTH 5
set_parameter_property memsel_p1 TYPE STD_LOGIC_VECTOR
set_parameter_property memsel_p1 UNITS None
set_parameter_property memsel_p1 ALLOWED_RANGES 0:31
set_parameter_property memsel_p1 HDL_PARAMETER true
add_parameter memsel_p2 STD_LOGIC_VECTOR 0
set_parameter_property memsel_p2 DEFAULT_VALUE 0
set_parameter_property memsel_p2 DISPLAY_NAME memsel_p2
set_parameter_property memsel_p2 WIDTH 5
set_parameter_property memsel_p2 TYPE STD_LOGIC_VECTOR
set_parameter_property memsel_p2 UNITS None
set_parameter_property memsel_p2 ALLOWED_RANGES 0:31
set_parameter_property memsel_p2 HDL_PARAMETER true
add_parameter memsel_p3 STD_LOGIC_VECTOR 0
set_parameter_property memsel_p3 DEFAULT_VALUE 0
set_parameter_property memsel_p3 DISPLAY_NAME memsel_p3
set_parameter_property memsel_p3 WIDTH 5
set_parameter_property memsel_p3 TYPE STD_LOGIC_VECTOR
set_parameter_property memsel_p3 UNITS None
set_parameter_property memsel_p3 ALLOWED_RANGES 0:31
set_parameter_property memsel_p3 HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point externals
# 
add_interface externals conduit end
set_interface_property externals associatedClock clock
set_interface_property externals associatedReset reset
set_interface_property externals ENABLED true
set_interface_property externals EXPORT_OF ""
set_interface_property externals PORT_NAME_MAP ""
set_interface_property externals CMSIS_SVD_VARIABLES ""
set_interface_property externals SVD_ADDRESS_GROUP ""

add_interface_port externals power power Input 1
add_interface_port externals sw_restart restart Input 1
add_interface_port externals sw_single_step single_step Input 1


# 
# connection point membus_slave_0
# 
add_interface membus_slave_0 conduit end
set_interface_property membus_slave_0 associatedClock clock
set_interface_property membus_slave_0 associatedReset reset
set_interface_property membus_slave_0 ENABLED true
set_interface_property membus_slave_0 EXPORT_OF ""
set_interface_property membus_slave_0 PORT_NAME_MAP ""
set_interface_property membus_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property membus_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port membus_slave_0 membus_addr_ack_p0 addr_ack Output 1
add_interface_port membus_slave_0 membus_fmc_select_p0 fmc_select Input 1
add_interface_port membus_slave_0 membus_ma_p0 ma Input 15
add_interface_port membus_slave_0 membus_mb_in_p0 mb_write Input 36
add_interface_port membus_slave_0 membus_mb_out_p0 mb_read Output 36
add_interface_port membus_slave_0 membus_rd_rq_p0 rd_rq Input 1
add_interface_port membus_slave_0 membus_rd_rs_p0 rd_rs Output 1
add_interface_port membus_slave_0 membus_rq_cyc_p0 rq_cyc Input 1
add_interface_port membus_slave_0 membus_sel_p0 sel Input 4
add_interface_port membus_slave_0 membus_wr_rq_p0 wr_rq Input 1
add_interface_port membus_slave_0 membus_wr_rs_p0 wr_rs Input 1


# 
# connection point membus_slave_1
# 
add_interface membus_slave_1 conduit end
set_interface_property membus_slave_1 associatedClock clock
set_interface_property membus_slave_1 associatedReset reset
set_interface_property membus_slave_1 ENABLED true
set_interface_property membus_slave_1 EXPORT_OF ""
set_interface_property membus_slave_1 PORT_NAME_MAP ""
set_interface_property membus_slave_1 CMSIS_SVD_VARIABLES ""
set_interface_property membus_slave_1 SVD_ADDRESS_GROUP ""

add_interface_port membus_slave_1 membus_addr_ack_p1 addr_ack Output 1
add_interface_port membus_slave_1 membus_fmc_select_p1 fmc_select Input 1
add_interface_port membus_slave_1 membus_ma_p1 ma Input 15
add_interface_port membus_slave_1 membus_mb_in_p1 mb_write Input 36
add_interface_port membus_slave_1 membus_mb_out_p1 mb_read Output 36
add_interface_port membus_slave_1 membus_rd_rq_p1 rd_rq Input 1
add_interface_port membus_slave_1 membus_rd_rs_p1 rd_rs Output 1
add_interface_port membus_slave_1 membus_rq_cyc_p1 rq_cyc Input 1
add_interface_port membus_slave_1 membus_sel_p1 sel Input 4
add_interface_port membus_slave_1 membus_wr_rq_p1 wr_rq Input 1
add_interface_port membus_slave_1 membus_wr_rs_p1 wr_rs Input 1


# 
# connection point membus_slave_2
# 
add_interface membus_slave_2 conduit end
set_interface_property membus_slave_2 associatedClock clock
set_interface_property membus_slave_2 associatedReset reset
set_interface_property membus_slave_2 ENABLED true
set_interface_property membus_slave_2 EXPORT_OF ""
set_interface_property membus_slave_2 PORT_NAME_MAP ""
set_interface_property membus_slave_2 CMSIS_SVD_VARIABLES ""
set_interface_property membus_slave_2 SVD_ADDRESS_GROUP ""

add_interface_port membus_slave_2 membus_addr_ack_p2 addr_ack Output 1
add_interface_port membus_slave_2 membus_fmc_select_p2 fmc_select Input 1
add_interface_port membus_slave_2 membus_ma_p2 ma Input 15
add_interface_port membus_slave_2 membus_mb_in_p2 mb_write Input 36
add_interface_port membus_slave_2 membus_mb_out_p2 mb_read Output 36
add_interface_port membus_slave_2 membus_rd_rq_p2 rd_rq Input 1
add_interface_port membus_slave_2 membus_rd_rs_p2 rd_rs Output 1
add_interface_port membus_slave_2 membus_rq_cyc_p2 rq_cyc Input 1
add_interface_port membus_slave_2 membus_sel_p2 sel Input 4
add_interface_port membus_slave_2 membus_wr_rq_p2 wr_rq Input 1
add_interface_port membus_slave_2 membus_wr_rs_p2 wr_rs Input 1


# 
# connection point membus_slave_3
# 
add_interface membus_slave_3 conduit end
set_interface_property membus_slave_3 associatedClock clock
set_interface_property membus_slave_3 associatedReset reset
set_interface_property membus_slave_3 ENABLED true
set_interface_property membus_slave_3 EXPORT_OF ""
set_interface_property membus_slave_3 PORT_NAME_MAP ""
set_interface_property membus_slave_3 CMSIS_SVD_VARIABLES ""
set_interface_property membus_slave_3 SVD_ADDRESS_GROUP ""

add_interface_port membus_slave_3 membus_addr_ack_p3 addr_ack Output 1
add_interface_port membus_slave_3 membus_fmc_select_p3 fmc_select Input 1
add_interface_port membus_slave_3 membus_ma_p3 ma Input 15
add_interface_port membus_slave_3 membus_mb_in_p3 mb_write Input 36
add_interface_port membus_slave_3 membus_mb_out_p3 mb_read Output 36
add_interface_port membus_slave_3 membus_rd_rq_p3 rd_rq Input 1
add_interface_port membus_slave_3 membus_rd_rs_p3 rd_rs Output 1
add_interface_port membus_slave_3 membus_rq_cyc_p3 rq_cyc Input 1
add_interface_port membus_slave_3 membus_sel_p3 sel Input 4
add_interface_port membus_slave_3 membus_wr_rq_p3 wr_rq Input 1
add_interface_port membus_slave_3 membus_wr_rs_p3 wr_rs Input 1


# 
# connection point mem_master
# 
add_interface mem_master conduit end
set_interface_property mem_master associatedClock clock
set_interface_property mem_master associatedReset reset
set_interface_property mem_master ENABLED true
set_interface_property mem_master EXPORT_OF ""
set_interface_property mem_master PORT_NAME_MAP ""
set_interface_property mem_master CMSIS_SVD_VARIABLES ""
set_interface_property mem_master SVD_ADDRESS_GROUP ""

add_interface_port mem_master m_address address Output 18
add_interface_port mem_master m_read read Output 1
add_interface_port mem_master m_readdata readdata Input 36
add_interface_port mem_master m_waitrequest waitrequest Input 1
add_interface_port mem_master m_write write Output 1
add_interface_port mem_master m_writedata writedata Output 36

