<?xml version='1.0' encoding='ISO-8859-1' ?>
<!-- Autogenerated Book-level XML file. -->
<!-- Created by Topicgen v1.1.4 -->
<!-- Using LegacyStandardAnalyzer -->
<!-- Creation Date: 2023-11-01 08:54:03 -->
<manual text="Verilog In User Guide" description="Describes how to use Verilog In to import a design from Verilog Hardware Description Language (HDL) format into the OpenAccess database format" href="verinuserTOC.html" pdfref="verinuser.pdf" type="User Guide" >
   <topic  href="chap1.html#pgfId-1014261" text="Introduction to Verilog In" >
      <topic  href="chap1_ct_Prerequisites_for_Using_Verilog_In.html#pgfId-1058848" text="Prerequisites for Using Verilog In" >
         <topic  href="chap1_ct_Prerequisites_for_Using_Verilog_In.html#pgfId-1058098" text="Licensing Requirements" />
         <topic  href="chap1_ct_Prerequisites_for_Using_Verilog_In.html#pgfId-1067935" text="Memory Requirements" />
      </topic>
      <topic  href="chap1_re_Verilog_In_Design_Flow.html#pgfId-1014281" text="Verilog In Design Flow" />
      <topic  href="chap1_tk_Starting_Verilog_In.html#pgfId-1036184" text="Starting Verilog In" />
      <topic  href="chap1_tk_Importing_Data_with_Verilog_In.html#pgfId-1034482" text="Importing Data with Verilog In" />
      <topic  href="chap1_tk_Saving_Import_Options_in_Verilog_In.html#pgfId-1044605" text="Saving Import Options in Verilog In" />
      <topic  href="chap1_tk_Loading_Import_Options_in_Verilog_In.html#pgfId-1062534" text="Loading Import Options in Verilog In" />
      <topic  href="chap1_re_Classification_of_Modules_in_Verilog_In.html#pgfId-1015038" text="Classification of Modules in Verilog In" >
         <topic  href="chap1_re_Classification_of_Modules_in_Verilog_In.html#pgfId-1064896" text="Behavioral Cell Modules" />
         <topic  href="chap1_re_Classification_of_Modules_in_Verilog_In.html#pgfId-1065039" text="Structural Cell Modules" />
         <topic  href="chap1_re_Classification_of_Modules_in_Verilog_In.html#pgfId-1065072" text="Verilog HDL Cell Modules" />
      </topic>
      <topic  href="chap1_re_Guidelines_for_Design_Modification_in_Verilog_In.html#pgfId-1015094" text="Guidelines for Design Modification in Verilog In" />
      <topic  href="chap1_re_Guidelines_for_Creating_and_Editing_Symbols.html#pgfId-1015120" text="Guidelines for Creating and Editing Symbols" />
      <topic  href="chap1_re_Significance_of_Reference_Libraries_for_Importing_Incomplete_Designs.html#pgfId-1021467" text="Significance of Reference Libraries for Importing Incomplete Designs" />
      <topic  href="chap1_re_Escaped_Name_Mapping_in_Verilog_In.html#pgfId-1021559" text="Escaped Name Mapping in Verilog In" />
      <topic  href="chap1_re_Parameters_and_Defparams_in_Verilog_In.html#pgfId-1026683" text="Parameters and Defparams in Verilog In" />
      <topic  href="chap1_re_Exceptions_in_Data_Import_by_Verilog_In.html#pgfId-1015341" text="Exceptions in Data Import by Verilog In" />
      <topic  href="chap1_re_Output_Files_Created_by_Verilog_In.html#pgfId-1015347" text="Output Files Created by Verilog In" >
         <topic  href="chap1_re_Output_Files_Created_by_Verilog_In.html#pgfId-1015354" text="The verilogIn.log File" />
         <topic  href="chap1_re_Output_Files_Created_by_Verilog_In.html#pgfId-1015373" text="The verilogIn.map.table File" />
      </topic>
   </topic>
   <topic  href="chap2.html#pgfId-1014261" text="Verilog In Command-Line Mode" >
      <topic  href="chap2_tk_Starting_Verilog_In_in_Command-Line_Mode.html#pgfId-1014279" text="Starting Verilog In in Command-Line Mode" />
      <topic  href="chap2_re_Components_of_the_ihdl_Command.html#pgfId-1030562" text="Components of the ihdl Command" >
         <topic  href="chap2_re_Components_of_the_ihdl_Command.html#pgfId-1014291" text="The ihdl_files File" />
         <topic  href="chap2_re_Components_of_the_ihdl_Command.html#pgfId-1014297" text="Options Specified with -f in the ihdl Command" />
         <topic  href="chap2_re_Components_of_the_ihdl_Command.html#pgfId-1020024" text="The ihdl_parameter File" />
      </topic>
      <topic  href="chap2_re_Parameters_Specified_in_the_ihdl_parameter_File.html#pgfId-1023195" text="Parameters Specified in the ihdl_parameter File" />
      <topic  href="chap2_re_Customization_of_Verilog_In_Defaults_Using_the_cdsenv_File.html#pgfId-1030759" text="Customization of Verilog In Defaults Using the .cdsenv File" />
      <topic  href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#pgfId-1037846" text="Verilog In Options and Parameters Specified in the ihdl_parameter File" />
      <topic  href="chap2_re_Net_Expression_Parameters.html#pgfId-1021006" text="Net Expression Parameters" />
   </topic>
   <topic  href="chap3.html#pgfId-1030001" text="Verilog In with Verilog 2001 Support" >
      <topic  href="chap3.html#pgfId-1025121" text="Signed Arithmetic" />
      <topic  href="chap3.html#pgfId-1026328" text="Sized and Typed Parameters and Local Parameters" />
      <topic  href="chap3.html#pgfId-1026042" text="Attributes in HDL Source" />
      <topic  href="chap3.html#pgfId-1026781" text="Inherited Connections" />
      <topic  href="chap3.html#pgfId-1029883" text="Named Parameter Assignment" />
      <topic  href="chap3.html#pgfId-1025123" text="ANSI-C Style Port Declarations" />
      <topic  href="chap3.html#pgfId-1032914" text="Combined Port and Type Declaration" />
      <topic  href="chap3.html#pgfId-1025125" text="Indexed Part Selects" />
      <topic  href="chap3.html#pgfId-1029347" text="Power Operator and Arithmetic Shift Operator" />
   </topic>
   <topic  href="appA.html#pgfId-1014261" text="Verilog In Form" >
      <topic  href="appA.html#pgfId-1059067" text="Import Options" />
      <topic  href="appA.html#pgfId-1058500" text="Global Net Options" />
      <topic  href="appA.html#pgfId-1065005" text="Schematic Generation Options" />
   </topic>
   <topic  href="appB.html#pgfId-1014261" text="Pre-Compiled Libraries in Verilog In" >
      <topic  href="appB_tk_Creating_Pre-Compiled_Libraries.html#pgfId-1014335" text="Creating Pre-Compiled Libraries" />
      <topic  href="appB_ct_Uses_of_Pre-Compiled_Libraries.html#pgfId-1014349" text="Uses of Pre-Compiled Libraries" />
      <topic  href="appB_re_Guidelines_for_Using_Pre-Compiled_Libraries.html#pgfId-1014356" text="Guidelines for Using Pre-Compiled Libraries" />
      <topic  href="appB_re_Limitations_of_Using_Pre-Compiled_Libraries_in_Verilog_In.html#pgfId-1014362" text="Limitations of Using Pre-Compiled Libraries in Verilog In" />
      <topic  href="appB_ct_Acceleration_of_Pre-Compiled_Library_Creation.html#pgfId-1014367" text="Acceleration of Pre-Compiled Library Creation" />
      <topic  href="appB_ct_Results_of_Accelerating_the_Design_Import_Process.html#pgfId-1020203" text="Results of Accelerating the Design Import Process" />
   </topic>
</manual>
