VPR FPGA Placement and Routing.
Version: 8.1.0-dev+5845ee0f4
Revision: v8.0.0-6734-g5845ee0f4
Compiled: 2022-12-17T21:49:09
Compiler: GNU 9.4.0 on Linux-5.4.0-135-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/pradyumna/vtr-verilog-to-routing//vpr/vpr /home/pradyumna/vtr-verilog-to-routing//vtr_flow/arch/timing/EArch.xml /home/pradyumna/vtr-verilog-to-routing//vtr_flow/benchmarks/blif/tseng.blif --route_chan_width 100 --disp on

Using up to 1 parallel worker(s)

Architecture file: /home/pradyumna/vtr-verilog-to-routing//vtr_flow/arch/timing/EArch.xml
Circuit name: tseng

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 7.5 MiB, delta_rss +1.6 MiB)

Timing analysis: ON
Circuit netlist file: tseng.net
Circuit placement file: tseng.place
Circuit routing file: tseng.route
Circuit SDC file: tseng.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 14.8 MiB, delta_rss +7.4 MiB)
Circuit file: /home/pradyumna/vtr-verilog-to-routing//vtr_flow/benchmarks/blif/tseng.blif
# Load circuit
# Load circuit took 0.01 seconds (max_rss 17.2 MiB, delta_rss +2.4 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 17.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 17.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 17.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1605
    .input :      52
    .latch :     385
    .output:     122
    6-LUT  :    1046
  Nets  : 1483
    Avg Fanout:     3.1
    Max Fanout:   388.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 6012
  Timing Graph Edges: 8936
  Timing Graph Levels: 30
# Build Timing Graph took 0.01 seconds (max_rss 18.0 MiB, delta_rss +0.8 MiB)
Netlist contains 1 clocks
  Netlist Clock 'pclk' Fanout: 385 pins (6.4%), 385 blocks (24.0%)
# Load Timing Constraints

SDC file 'tseng.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'pclk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'pclk' Source: 'pclk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 18.0 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing '/home/pradyumna/vtr-verilog-to-routing//vtr_flow/benchmarks/blif/tseng.blif'.

After removing unused inputs...
	total blocks: 1605, total nets: 1483, total inputs: 52, total outputs: 122
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    48/1221      3%                            3     5 x 5     
    96/1221      7%                            5     5 x 5     
   144/1221     11%                            8     6 x 6     
   192/1221     15%                           10     6 x 6     
   240/1221     19%                           12     6 x 6     
   288/1221     23%                           15     7 x 7     
   336/1221     27%                           17     7 x 7     
   384/1221     31%                           20     7 x 7     
   432/1221     35%                           22     8 x 8     
   480/1221     39%                           24     8 x 8     
   528/1221     43%                           27     9 x 9     
   576/1221     47%                           29     9 x 9     
   624/1221     51%                           32     9 x 9     
   672/1221     55%                           34     9 x 9     
   720/1221     58%                           36    10 x 10    
   768/1221     62%                           39    10 x 10    
   816/1221     66%                           41    10 x 10    
   864/1221     70%                           44    10 x 10    
   912/1221     74%                           46    10 x 10    
   960/1221     78%                           48    10 x 10    
  1008/1221     82%                           52    11 x 11    
  1056/1221     86%                           64    11 x 11    
  1104/1221     90%                          112    11 x 11    
  1152/1221     94%                          160    11 x 11    
  1200/1221     98%                          208    11 x 11    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 525
  LEs used for logic and registers    : 347
  LEs used for logic only             : 178
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.000183441 sec
Full Max Req/Worst Slack updates 1 in 1.1597e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000146778 sec
FPGA sized to 11 x 11 (auto)
Device Utilization: 0.64 (target 1.00)
	Block Utilization: 0.60 Type: io
	Block Utilization: 0.89 Type: clb

Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        174                               0.701149                     0.298851   
       clb         56                                22.6786                      9.23214   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 914 out of 1483 nets, 569 nets not absorbed.

Netlist conversion complete.

# Packing took 1.10 seconds (max_rss 27.8 MiB, delta_rss +9.8 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'tseng.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.148669 seconds).
Warning 2: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.15 seconds (max_rss 65.6 MiB, delta_rss +37.8 MiB)
Warning 3: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io              : 174
   inpad          : 52
   outpad         : 122
  clb             : 56
   fle            : 525
    lut5inter     : 525
     ble5         : 1047
      flut5       : 1047
       lut5       : 1046
        lut       : 1046
       ff         : 385

# Create Device
## Build Device Grid
FPGA sized to 11 x 11: 121 grid tiles (auto)

Resource usage...
	Netlist
		174	blocks of type: io
	Architecture
		288	blocks of type: io
	Netlist
		56	blocks of type: clb
	Architecture
		63	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		2	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		1	blocks of type: memory

Device Utilization: 0.64 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.60 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.89 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 65.6 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:6038
OPIN->CHANX/CHANY edge count before creating direct connections: 17560
OPIN->CHANX/CHANY edge count after creating direct connections: 17616
CHAN->CHAN type edge count:90476
## Build routing resource graph took 0.08 seconds (max_rss 65.6 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 15052
  RR Graph Edges: 114130
# Create Device took 0.08 seconds (max_rss 65.6 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.17 seconds (max_rss 65.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 65.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.17 seconds (max_rss 65.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.01 seconds (max_rss 65.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.01 seconds (max_rss 65.6 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 65.6 MiB, delta_rss +0.0 MiB)

There are 1338 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 6024

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 60.2372 td_cost: 1.63522e-07
Initial placement estimated Critical Path Delay (CPD): 6.81174 ns
Initial placement estimated setup Total Negative Slack (sTNS): -1071.12 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -6.81174 ns

Initial placement estimated setup slack histogram:
[ -6.8e-09: -6.2e-09)  20 (  3.9%) |*****
[ -6.2e-09: -5.6e-09)   4 (  0.8%) |*
[ -5.6e-09:   -5e-09)  17 (  3.4%) |****
[   -5e-09: -4.3e-09)   3 (  0.6%) |*
[ -4.3e-09: -3.7e-09)   6 (  1.2%) |*
[ -3.7e-09: -3.1e-09)  13 (  2.6%) |***
[ -3.1e-09: -2.5e-09)  18 (  3.6%) |****
[ -2.5e-09: -1.9e-09) 130 ( 25.6%) |********************************
[ -1.9e-09: -1.3e-09) 192 ( 37.9%) |***********************************************
[ -1.3e-09: -6.6e-10) 104 ( 20.5%) |*************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 704
Warning 4: Starting t: 96 of 230 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 5.6e-04   0.910      48.25 1.331e-07    6.662       -982   -6.662   0.575  0.0399   10.0     1.00       704  0.200
   2    0.0 5.4e-04   0.962      44.41 1.2362e-07   6.371       -968   -6.371   0.513  0.0185   10.0     1.00      1408  0.950
   3    0.0 5.1e-04   0.990      42.95 1.2775e-07   5.881       -937   -5.881   0.436  0.0087   10.0     1.00      2112  0.950
   4    0.0 4.8e-04   0.993      42.38 1.224e-07    5.802       -924   -5.802   0.435  0.0068   10.0     1.03      2816  0.950
   5    0.0 4.6e-04   0.989      41.59 1.1509e-07   5.787       -904   -5.787   0.412  0.0064    9.9     1.07      3520  0.950
   6    0.0 4.4e-04   0.997      40.99 9.4929e-08   5.787       -914   -5.787   0.422  0.0035    9.6     1.29      4224  0.950
   7    0.0 4.1e-04   0.993      40.09 8.5545e-08   5.743       -912   -5.743   0.405  0.0028    9.5     1.42      4928  0.950
   8    0.0 3.9e-04   0.995      39.72 7.0485e-08   5.693       -882   -5.693   0.401  0.0051    9.1     1.68      5632  0.950
   9    0.0 3.7e-04   0.997      39.51 5.7698e-08   5.699       -883   -5.699   0.364  0.0024    8.8     1.96      6336  0.950
  10    0.0 3.6e-04   0.994      38.96 4.2996e-08   5.699       -881   -5.699   0.381  0.0041    8.1     2.48      7040  0.950
  11    0.0 3.4e-04   0.999      38.80 3.5103e-08   5.785       -883   -5.785   0.379  0.0016    7.6     2.86      7744  0.950
  12    0.0 3.2e-04   0.998      38.80 3.0674e-08   5.785       -899   -5.785   0.366  0.0015    7.2     3.22      8448  0.950
  13    0.0 3.0e-04   0.996      38.46 2.678e-08    5.785       -885   -5.785   0.382  0.0022    6.6     3.62      9152  0.950
  14    0.0 2.9e-04   0.996      38.10 2.44e-08     5.785       -883   -5.785   0.347  0.0030    6.2     3.92      9856  0.950
  15    0.0 2.7e-04   0.997      38.13 2.1346e-08   5.785       -884   -5.785   0.337  0.0018    5.7     4.38     10560  0.950
  16    0.0 2.6e-04   1.000      38.43 1.9257e-08   5.785       -879   -5.785   0.369  0.0009    5.1     4.83     11264  0.950
  17    0.0 2.5e-04   0.998      38.23 1.8219e-08   5.785       -880   -5.785   0.332  0.0007    4.7     5.11     11968  0.950
  18    0.0 2.4e-04   0.999      38.08 1.6987e-08   5.785       -900   -5.785   0.331  0.0008    4.2     5.51     12672  0.950
  19    0.0 2.2e-04   0.999      37.85 1.61e-08     5.785       -901   -5.785   0.312  0.0007    3.7     5.86     13376  0.950
  20    0.0 2.1e-04   0.999      37.80 1.5179e-08   5.785       -902   -5.785   0.315  0.0012    3.3     6.23     14080  0.950
  21    0.0 2.0e-04   0.997      37.48 1.4519e-08   5.785       -884   -5.785   0.335  0.0012    2.9     6.55     14784  0.950
  22    0.0 1.9e-04   0.998      37.33 1.4059e-08   5.785       -887   -5.785   0.308  0.0011    2.6     6.78     15488  0.950
  23    0.0 1.8e-04   1.000      37.23 1.3547e-08   5.785       -884   -5.785   0.293  0.0006    2.2     7.05     16192  0.950
  24    0.0 1.7e-04   0.998      37.13 1.3128e-08   5.785       -898   -5.785   0.322  0.0013    1.9     7.30     16896  0.950
  25    0.0 1.6e-04   1.000      37.01 1.2806e-08   5.785       -900   -5.785   0.307  0.0011    1.7     7.48     17600  0.950
  26    0.0 1.6e-04   0.998      36.73 1.2539e-08   5.785       -883   -5.785   0.301  0.0015    1.5     7.65     18304  0.950
  27    0.0 1.5e-04   1.000      36.64 1.2314e-08   5.785       -876   -5.785   0.315  0.0005    1.2     7.81     19008  0.950
  28    0.0 1.4e-04   0.998      36.52 1.2135e-08   5.785       -877   -5.785   0.308  0.0009    1.1     7.93     19712  0.950
  29    0.0 1.3e-04   0.999      36.45 1.2024e-08   5.785       -876   -5.785   0.321  0.0004    1.0     8.00     20416  0.950
  30    0.0 1.3e-04   0.999      36.33 1.2007e-08   5.785       -879   -5.785   0.298  0.0012    1.0     8.00     21120  0.950
  31    0.0 1.2e-04   1.000      36.35 1.1943e-08   5.785       -881   -5.785   0.261  0.0002    1.0     8.00     21824  0.950
  32    0.0 1.1e-04   1.000      36.37 1.1942e-08   5.785       -878   -5.785   0.301  0.0006    1.0     8.00     22528  0.950
  33    0.0 1.1e-04   1.000      36.32 1.1942e-08   5.785       -872   -5.785   0.297  0.0003    1.0     8.00     23232  0.950
  34    0.0 1.0e-04   0.999      36.25 1.1943e-08   5.785       -872   -5.785   0.277  0.0007    1.0     8.00     23936  0.950
  35    0.0 9.8e-05   0.999      36.12 1.1957e-08   5.785       -872   -5.785   0.241  0.0008    1.0     8.00     24640  0.950
  36    0.0 9.4e-05   1.000      36.05 1.1943e-08   5.785       -872   -5.785   0.267  0.0002    1.0     8.00     25344  0.950
  37    0.0 8.9e-05   0.999      35.97 1.1941e-08   5.785       -872   -5.785   0.233  0.0008    1.0     8.00     26048  0.950
  38    0.0 8.4e-05   1.001      35.95 1.1942e-08   5.785       -871   -5.785   0.220  0.0003    1.0     8.00     26752  0.950
  39    0.0 8.0e-05   0.999      35.86 1.1944e-08   5.785       -873   -5.785   0.209  0.0005    1.0     8.00     27456  0.950
  40    0.0 7.6e-05   1.000      35.85 1.1943e-08   5.785       -872   -5.785   0.239  0.0004    1.0     8.00     28160  0.950
  41    0.0 7.2e-05   1.000      35.79 1.194e-08    5.785       -877   -5.785   0.212  0.0002    1.0     8.00     28864  0.950
  42    0.0 6.9e-05   1.000      35.79 1.1939e-08   5.785       -871   -5.785   0.205  0.0003    1.0     8.00     29568  0.950
  43    0.0 6.5e-05   0.999      35.74 1.194e-08    5.785       -872   -5.785   0.172  0.0004    1.0     8.00     30272  0.950
  44    0.0 6.2e-05   1.000      35.69 1.1941e-08   5.785       -871   -5.785   0.188  0.0002    1.0     8.00     30976  0.950
  45    0.0 5.9e-05   0.999      35.62 1.1943e-08   5.785       -877   -5.785   0.183  0.0003    1.0     8.00     31680  0.950
  46    0.0 5.6e-05   1.000      35.58 1.1943e-08   5.785       -882   -5.785   0.166  0.0001    1.0     8.00     32384  0.950
  47    0.0 5.3e-05   1.000      35.53 1.1944e-08   5.785       -879   -5.785   0.162  0.0002    1.0     8.00     33088  0.950
  48    0.0 5.1e-05   1.000      35.55 1.1945e-08   5.785       -885   -5.785   0.186  0.0001    1.0     8.00     33792  0.950
  49    0.0 4.8e-05   1.000      35.50 1.1943e-08   5.785       -885   -5.785   0.196  0.0002    1.0     8.00     34496  0.950
  50    0.0 4.6e-05   1.000      35.47 1.1942e-08   5.785       -885   -5.785   0.152  0.0002    1.0     8.00     35200  0.950
  51    0.0 4.3e-05   1.000      35.44 1.1944e-08   5.785       -886   -5.785   0.180  0.0001    1.0     8.00     35904  0.950
  52    0.0 4.1e-05   1.000      35.46 1.1944e-08   5.785       -888   -5.785   0.168  0.0001    1.0     8.00     36608  0.950
  53    0.0 3.9e-05   1.000      35.43 1.1941e-08   5.785       -887   -5.785   0.180  0.0001    1.0     8.00     37312  0.950
  54    0.0 3.7e-05   1.000      35.41 1.1943e-08   5.785       -887   -5.785   0.178  0.0001    1.0     8.00     38016  0.950
  55    0.0 3.5e-05   1.000      35.38 1.1942e-08   5.785       -886   -5.785   0.145  0.0001    1.0     8.00     38720  0.950
  56    0.0 2.8e-05   1.000      35.36 1.1942e-08   5.785       -886   -5.785   0.134  0.0001    1.0     8.00     39424  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=35.3411, TD costs=1.19412e-08, CPD=  5.785 (ns) 
  57    0.0 2.3e-05   1.000      35.34 1.1941e-08   5.785       -883   -5.785   0.095  0.0001    1.0     8.00     40128  0.800
  58    0.0 1.8e-05   1.000      35.33 1.1942e-08   5.785       -886   -5.785   0.092  0.0001    1.0     8.00     40832  0.800
  59    0.0 1.4e-05   1.000      35.31 1.1942e-08   5.785       -885   -5.785   0.087  0.0001    1.0     8.00     41536  0.800
  60    0.0 1.2e-05   1.000      35.30 1.1942e-08   5.785       -886   -5.785   0.104  0.0001    1.0     8.00     42240  0.800
  61    0.0 9.3e-06   1.000      35.29 1.1942e-08   5.785       -885   -5.785   0.099  0.0001    1.0     8.00     42944  0.800
  62    0.0 0.0e+00   1.000      35.27 1.1941e-08   5.785       -882   -5.785   0.033  0.0000    1.0     8.00     43648  0.800
## Placement Quench took 0.01 seconds (max_rss 65.6 MiB)
post-quench CPD = 5.78527 (ns) 

BB estimate of min-dist (placement) wire length: 3527

Completed placement consistency check successfully.

Swaps called: 43878

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 5.78527 ns, Fmax: 172.853 MHz
Placement estimated setup Worst Negative Slack (sWNS): -5.78527 ns
Placement estimated setup Total Negative Slack (sTNS): -881.563 ns

Placement estimated setup slack histogram:
[ -5.8e-09: -5.3e-09)  19 (  3.7%) |*****
[ -5.3e-09: -4.8e-09)   6 (  1.2%) |**
[ -4.8e-09: -4.3e-09)  16 (  3.2%) |****
[ -4.3e-09: -3.8e-09)   3 (  0.6%) |*
[ -3.8e-09: -3.2e-09)   5 (  1.0%) |*
[ -3.2e-09: -2.7e-09)  19 (  3.7%) |*****
[ -2.7e-09: -2.2e-09)  15 (  3.0%) |****
[ -2.2e-09: -1.7e-09)  75 ( 14.8%) |********************
[ -1.7e-09: -1.2e-09) 178 ( 35.1%) |***********************************************
[ -1.2e-09: -7.1e-10) 171 ( 33.7%) |*********************************************

Placement estimated geomean non-virtual intra-domain period: 5.78527 ns (172.853 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 5.78527 ns (172.853 MHz)

Placement cost: 0.999999, bb_cost: 35.2711, td_cost: 1.19412e-08, 

Placement resource usage:
  io  implemented as io : 174
  clb implemented as clb: 56

Placement number of temperatures: 62
Placement total # of swap attempts: 43878
	Swaps accepted: 11912 (27.1 %)
	Swaps rejected: 29517 (67.3 %)
	Swaps aborted :  2449 ( 5.6 %)


Percentage of different move types:
	Uniform move: 28.52 % (acc=26.95 %, rej=73.05 %, aborted=0.00 %)
	Median move: 22.39 % (acc=27.46 %, rej=63.39 %, aborted=9.15 %)
	W. Centroid move: 19.96 % (acc=31.06 %, rej=62.75 %, aborted=6.19 %)
	Centroid move: 25.08 % (acc=27.78 %, rej=63.86 %, aborted=8.37 %)
	W. Median move: 1.56 % (acc=9.37 %, rej=77.89 %, aborted=12.74 %)
	Crit. Uniform move: 1.25 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Feasible Region move: 1.24 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)

Placement Quench timing analysis took 0.00129721 seconds (0.0011209 STA, 0.000176304 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0749248 seconds (0.0651937 STA, 0.00973107 slack) (64 full updates: 64 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.25 seconds (max_rss 65.6 MiB, delta_rss +0.0 MiB)
Incr Slack updates 64 in 0.00577109 sec
Full Max Req/Worst Slack updates 8 in 0.000140215 sec
Incr Max Req/Worst Slack updates 56 in 0.00136372 sec
Incr Criticality updates 54 in 0.00494697 sec
Full Criticality updates 10 in 0.00163671 sec

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  59 (  4.2%) |******
[      0.1:      0.2) 291 ( 20.9%) |*****************************
[      0.2:      0.3) 470 ( 33.8%) |***********************************************
[      0.3:      0.4) 172 ( 12.4%) |*****************
[      0.4:      0.5) 123 (  8.8%) |************
[      0.5:      0.6)  55 (  4.0%) |******
[      0.6:      0.7)  45 (  3.2%) |*****
[      0.7:      0.8)  58 (  4.2%) |******
[      0.8:      0.9)  44 (  3.2%) |****
[      0.9:        1)  75 (  5.4%) |********
## Initializing router criticalities took 0.01 seconds (max_rss 65.6 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   62884     568    1338     490 ( 3.255%)    5789 (32.2%)    6.587     -1070.     -6.587      0.000      0.000      N/A
   2    0.0     0.5    6   50659     388    1090     268 ( 1.780%)    5817 (32.3%)    6.586     -1051.     -6.586      0.000      0.000      N/A
   3    0.0     0.6    2   39367     279     788     215 ( 1.428%)    5940 (33.0%)    6.593     -1050.     -6.593      0.000      0.000      N/A
   4    0.0     0.8    2   35082     220     675     162 ( 1.076%)    6020 (33.4%)    6.586     -1050.     -6.586      0.000      0.000      N/A
   5    0.0     1.1    1   29184     179     572     140 ( 0.930%)    6068 (33.7%)    6.586     -1066.     -6.586      0.000      0.000      N/A
   6    0.0     1.4    0   25293     147     497      91 ( 0.605%)    6186 (34.4%)    6.589     -1066.     -6.589      0.000      0.000      N/A
   7    0.0     1.9    1   20529     106     388      64 ( 0.425%)    6213 (34.5%)    6.589     -1069.     -6.589      0.000      0.000      N/A
   8    0.0     2.4    0   15871      74     298      33 ( 0.219%)    6277 (34.9%)    6.589     -1069.     -6.589      0.000      0.000      N/A
   9    0.0     3.1    0   10136      44     172      15 ( 0.100%)    6330 (35.2%)    6.589     -1072.     -6.589      0.000      0.000      N/A
  10    0.0     4.1    0    6868      27     117       9 ( 0.060%)    6336 (35.2%)    6.589     -1073.     -6.589      0.000      0.000       14
  11    0.0     5.3    1    4806      13      49       4 ( 0.027%)    6363 (35.4%)    6.589     -1072.     -6.589      0.000      0.000       14
  12    0.0     6.9    0    2451       6      25       1 ( 0.007%)    6385 (35.5%)    6.589     -1073.     -6.589      0.000      0.000       13
  13    0.0     9.0    0     338       2       8       0 ( 0.000%)    6389 (35.5%)    6.589     -1074.     -6.589      0.000      0.000       12
Restoring best routing
Critical path: 6.58904 ns
Successfully routed after 13 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  54 (  3.9%) |******
[      0.1:      0.2) 258 ( 18.5%) |**************************
[      0.2:      0.3) 461 ( 33.1%) |***********************************************
[      0.3:      0.4) 226 ( 16.2%) |***********************
[      0.4:      0.5) 134 (  9.6%) |**************
[      0.5:      0.6)  50 (  3.6%) |*****
[      0.6:      0.7)  61 (  4.4%) |******
[      0.7:      0.8)  37 (  2.7%) |****
[      0.8:      0.9)  51 (  3.7%) |*****
[      0.9:        1)  60 (  4.3%) |******
Router Stats: total_nets_routed: 2053 total_connections_routed: 6017 total_heap_pushes: 303468 total_heap_pops: 78358
# Routing took 0.11 seconds (max_rss 65.6 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 65.6 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -820319211
Circuit successfully routed with a channel width factor of 100.
Incr Slack updates 14 in 0.00120683 sec
Full Max Req/Worst Slack updates 3 in 5.7403e-05 sec
Incr Max Req/Worst Slack updates 11 in 0.000285758 sec
Incr Criticality updates 8 in 0.000613008 sec
Full Criticality updates 6 in 0.000828968 sec
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 65.6 MiB, delta_rss +0.0 MiB)
Found 1718 mismatches between routing and packing results.
Fixed 1125 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.02 seconds (max_rss 65.6 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        174                               0.701149                     0.298851   
       clb         56                                22.6786                      9.23214   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 914 out of 1483 nets, 569 nets not absorbed.


Average number of bends per net: 1.81338  Maximum # of bends: 43

Number of global nets: 1
Number of routed nets (nonglobal): 568
Wire length results (in units of 1 clb segments)...
	Total wirelength: 6389, average net length: 11.2482
	Maximum net length: 171

Wire length results in terms of physical segments...
	Total wiring segments used: 1856, average wire segments per net: 3.26761
	Maximum segments used by a net: 49
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.7:      0.8)  4 (  2.0%) |****
[      0.5:      0.6) 18 (  9.0%) |*****************
[      0.4:      0.5) 50 ( 25.0%) |************************************************
[      0.3:      0.4) 46 ( 23.0%) |********************************************
[      0.2:      0.3) 36 ( 18.0%) |***********************************
[      0.1:      0.2) 18 (  9.0%) |*****************
[        0:      0.1) 28 ( 14.0%) |***************************
Maximum routing channel utilization:      0.61 at (4,4)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      42  25.182      100
                         1      38  18.182      100
                         2      43  22.091      100
                         3      46  29.727      100
                         4      61  36.455      100
                         5      61  36.545      100
                         6      59  34.364      100
                         7      48  31.636      100
                         8      48  27.909      100
                         9      53  29.364      100
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      35  20.545      100
                         1      28  15.000      100
                         2      40  23.364      100
                         3      57  36.000      100
                         4      71  44.455      100
                         5      48  28.909      100
                         6      55  29.000      100
                         7      61  36.000      100
                         8      58  32.455      100
                         9      47  23.636      100

Total tracks in x-direction: 1000, in y-direction: 1000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.73532e+06
	Total used logic block area: 3.01806e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 696123., per logic tile: 5753.08

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4   3000
                                                      Y      4   3000

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.308

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.311

Segment usage by type (index):              name type utilization
                               ----------------- ---- -----------
                               unnamed_segment_0    0       0.619

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.9e-10:    4e-10) 175 ( 34.5%) |***********************************************
[    4e-10:  5.1e-10)   7 (  1.4%) |**
[  5.1e-10:  6.1e-10) 168 ( 33.1%) |*********************************************
[  6.1e-10:  7.2e-10)  28 (  5.5%) |********
[  7.2e-10:  8.3e-10)  51 ( 10.1%) |**************
[  8.3e-10:  9.3e-10)  44 (  8.7%) |************
[  9.3e-10:    1e-09)  20 (  3.9%) |*****
[    1e-09:  1.1e-09)  11 (  2.2%) |***
[  1.1e-09:  1.3e-09)   2 (  0.4%) |*
[  1.3e-09:  1.4e-09)   1 (  0.2%) |

Final critical path delay (least slack): 6.58904 ns, Fmax: 151.767 MHz
Final setup Worst Negative Slack (sWNS): -6.58904 ns
Final setup Total Negative Slack (sTNS): -1073.89 ns

Final setup slack histogram:
[ -6.6e-09:   -6e-09)  20 (  3.9%) |******
[   -6e-09: -5.4e-09)  13 (  2.6%) |****
[ -5.4e-09: -4.8e-09)   7 (  1.4%) |**
[ -4.8e-09: -4.2e-09)   4 (  0.8%) |*
[ -4.2e-09: -3.7e-09)   6 (  1.2%) |**
[ -3.7e-09: -3.1e-09)  16 (  3.2%) |*****
[ -3.1e-09: -2.5e-09)  30 (  5.9%) |*********
[ -2.5e-09: -1.9e-09) 136 ( 26.8%) |******************************************
[ -1.9e-09: -1.3e-09) 152 ( 30.0%) |***********************************************
[ -1.3e-09: -7.3e-10) 123 ( 24.3%) |**************************************

Final geomean non-virtual intra-domain period: 6.58904 ns (151.767 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 6.58904 ns (151.767 MHz)

Incr Slack updates 1 in 9.9614e-05 sec
Full Max Req/Worst Slack updates 1 in 1.7907e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00010542 sec
Flow timing analysis took 0.116426 seconds (0.102555 STA, 0.0138717 slack) (80 full updates: 65 setup, 0 hold, 15 combined).
VPR succeeded
The entire flow of VPR took 2.13 seconds (max_rss 65.6 MiB)
