

================================================================
== Vitis HLS Report for 'flattening_layer'
================================================================
* Date:           Tue Jan 28 19:05:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.254 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      199|      199|  1.990 us|  1.990 us|  199|  199|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |                      |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_flattening_fu_28  |flattening  |      198|      198|  1.980 us|  1.980 us|  198|  198|       no|
        |grp_flattening_fu_36  |flattening  |      198|      198|  1.980 us|  1.980 us|  198|  198|       no|
        |grp_flattening_fu_44  |flattening  |      198|      198|  1.980 us|  1.980 us|  198|  198|       no|
        |grp_flattening_fu_52  |flattening  |      198|      198|  1.980 us|  1.980 us|  198|  198|       no|
        +----------------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      4|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|    104|    788|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    104|    -|
|Register         |        -|   -|      8|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    112|    896|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      5|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------+---------+----+----+-----+-----+
    |       Instance       |   Module   | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------+------------+---------+----+----+-----+-----+
    |grp_flattening_fu_28  |flattening  |        0|   0|  26|  197|    0|
    |grp_flattening_fu_36  |flattening  |        0|   0|  26|  197|    0|
    |grp_flattening_fu_44  |flattening  |        0|   0|  26|  197|    0|
    |grp_flattening_fu_52  |flattening  |        0|   0|  26|  197|    0|
    +----------------------+------------+---------+----+----+-----+-----+
    |Total                 |            |        0|   0| 104|  788|    0|
    +----------------------+------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   4|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  14|          3|    1|          3|
    |ap_done                        |   9|          2|    1|          2|
    |flat_to_dense_streams_0_write  |   9|          2|    1|          2|
    |flat_to_dense_streams_1_write  |   9|          2|    1|          2|
    |flat_to_dense_streams_2_write  |   9|          2|    1|          2|
    |flat_to_dense_streams_3_write  |   9|          2|    1|          2|
    |pool_to_flat_streams_0_read    |   9|          2|    1|          2|
    |pool_to_flat_streams_1_read    |   9|          2|    1|          2|
    |pool_to_flat_streams_2_read    |   9|          2|    1|          2|
    |pool_to_flat_streams_3_read    |   9|          2|    1|          2|
    |real_start                     |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 104|         23|   11|         23|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  2|   0|    2|          0|
    |ap_done_reg                        |  1|   0|    1|          0|
    |grp_flattening_fu_28_ap_start_reg  |  1|   0|    1|          0|
    |grp_flattening_fu_36_ap_start_reg  |  1|   0|    1|          0|
    |grp_flattening_fu_44_ap_start_reg  |  1|   0|    1|          0|
    |grp_flattening_fu_52_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                     |  1|   0|    1|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              |  8|   0|    8|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+-------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|         flattening_layer|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|         flattening_layer|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|         flattening_layer|  return value|
|start_full_n                            |   in|    1|  ap_ctrl_hs|         flattening_layer|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|         flattening_layer|  return value|
|ap_continue                             |   in|    1|  ap_ctrl_hs|         flattening_layer|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|         flattening_layer|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|         flattening_layer|  return value|
|start_out                               |  out|    1|  ap_ctrl_hs|         flattening_layer|  return value|
|start_write                             |  out|    1|  ap_ctrl_hs|         flattening_layer|  return value|
|pool_to_flat_streams_0_dout             |   in|   24|     ap_fifo|   pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_num_data_valid   |   in|    9|     ap_fifo|   pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_fifo_cap         |   in|    9|     ap_fifo|   pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_empty_n          |   in|    1|     ap_fifo|   pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_read             |  out|    1|     ap_fifo|   pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_1_dout             |   in|   24|     ap_fifo|   pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_1_num_data_valid   |   in|    9|     ap_fifo|   pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_1_fifo_cap         |   in|    9|     ap_fifo|   pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_1_empty_n          |   in|    1|     ap_fifo|   pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_1_read             |  out|    1|     ap_fifo|   pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_2_dout             |   in|   24|     ap_fifo|   pool_to_flat_streams_2|       pointer|
|pool_to_flat_streams_2_num_data_valid   |   in|    9|     ap_fifo|   pool_to_flat_streams_2|       pointer|
|pool_to_flat_streams_2_fifo_cap         |   in|    9|     ap_fifo|   pool_to_flat_streams_2|       pointer|
|pool_to_flat_streams_2_empty_n          |   in|    1|     ap_fifo|   pool_to_flat_streams_2|       pointer|
|pool_to_flat_streams_2_read             |  out|    1|     ap_fifo|   pool_to_flat_streams_2|       pointer|
|pool_to_flat_streams_3_dout             |   in|   24|     ap_fifo|   pool_to_flat_streams_3|       pointer|
|pool_to_flat_streams_3_num_data_valid   |   in|    9|     ap_fifo|   pool_to_flat_streams_3|       pointer|
|pool_to_flat_streams_3_fifo_cap         |   in|    9|     ap_fifo|   pool_to_flat_streams_3|       pointer|
|pool_to_flat_streams_3_empty_n          |   in|    1|     ap_fifo|   pool_to_flat_streams_3|       pointer|
|pool_to_flat_streams_3_read             |  out|    1|     ap_fifo|   pool_to_flat_streams_3|       pointer|
|flat_to_dense_streams_0_din             |  out|   24|     ap_fifo|  flat_to_dense_streams_0|       pointer|
|flat_to_dense_streams_0_num_data_valid  |   in|    9|     ap_fifo|  flat_to_dense_streams_0|       pointer|
|flat_to_dense_streams_0_fifo_cap        |   in|    9|     ap_fifo|  flat_to_dense_streams_0|       pointer|
|flat_to_dense_streams_0_full_n          |   in|    1|     ap_fifo|  flat_to_dense_streams_0|       pointer|
|flat_to_dense_streams_0_write           |  out|    1|     ap_fifo|  flat_to_dense_streams_0|       pointer|
|flat_to_dense_streams_1_din             |  out|   24|     ap_fifo|  flat_to_dense_streams_1|       pointer|
|flat_to_dense_streams_1_num_data_valid  |   in|    9|     ap_fifo|  flat_to_dense_streams_1|       pointer|
|flat_to_dense_streams_1_fifo_cap        |   in|    9|     ap_fifo|  flat_to_dense_streams_1|       pointer|
|flat_to_dense_streams_1_full_n          |   in|    1|     ap_fifo|  flat_to_dense_streams_1|       pointer|
|flat_to_dense_streams_1_write           |  out|    1|     ap_fifo|  flat_to_dense_streams_1|       pointer|
|flat_to_dense_streams_2_din             |  out|   24|     ap_fifo|  flat_to_dense_streams_2|       pointer|
|flat_to_dense_streams_2_num_data_valid  |   in|    9|     ap_fifo|  flat_to_dense_streams_2|       pointer|
|flat_to_dense_streams_2_fifo_cap        |   in|    9|     ap_fifo|  flat_to_dense_streams_2|       pointer|
|flat_to_dense_streams_2_full_n          |   in|    1|     ap_fifo|  flat_to_dense_streams_2|       pointer|
|flat_to_dense_streams_2_write           |  out|    1|     ap_fifo|  flat_to_dense_streams_2|       pointer|
|flat_to_dense_streams_3_din             |  out|   24|     ap_fifo|  flat_to_dense_streams_3|       pointer|
|flat_to_dense_streams_3_num_data_valid  |   in|    9|     ap_fifo|  flat_to_dense_streams_3|       pointer|
|flat_to_dense_streams_3_fifo_cap        |   in|    9|     ap_fifo|  flat_to_dense_streams_3|       pointer|
|flat_to_dense_streams_3_full_n          |   in|    1|     ap_fifo|  flat_to_dense_streams_3|       pointer|
|flat_to_dense_streams_3_write           |  out|    1|     ap_fifo|  flat_to_dense_streams_3|       pointer|
+----------------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "%call_ln24 = call void @flattening, i24 %pool_to_flat_streams_0, i24 %flat_to_dense_streams_0" [CNN_Optimal/src/flat.cpp:24]   --->   Operation 3 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "%call_ln25 = call void @flattening, i24 %pool_to_flat_streams_1, i24 %flat_to_dense_streams_1" [CNN_Optimal/src/flat.cpp:25]   --->   Operation 4 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln26 = call void @flattening, i24 %pool_to_flat_streams_2, i24 %flat_to_dense_streams_2" [CNN_Optimal/src/flat.cpp:26]   --->   Operation 5 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln27 = call void @flattening, i24 %pool_to_flat_streams_3, i24 %flat_to_dense_streams_3" [CNN_Optimal/src/flat.cpp:27]   --->   Operation 6 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %flat_to_dense_streams_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %flat_to_dense_streams_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %flat_to_dense_streams_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %flat_to_dense_streams_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %pool_to_flat_streams_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %pool_to_flat_streams_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %pool_to_flat_streams_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %pool_to_flat_streams_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln24 = call void @flattening, i24 %pool_to_flat_streams_0, i24 %flat_to_dense_streams_0" [CNN_Optimal/src/flat.cpp:24]   --->   Operation 15 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln25 = call void @flattening, i24 %pool_to_flat_streams_1, i24 %flat_to_dense_streams_1" [CNN_Optimal/src/flat.cpp:25]   --->   Operation 16 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln26 = call void @flattening, i24 %pool_to_flat_streams_2, i24 %flat_to_dense_streams_2" [CNN_Optimal/src/flat.cpp:26]   --->   Operation 17 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln27 = call void @flattening, i24 %pool_to_flat_streams_3, i24 %flat_to_dense_streams_3" [CNN_Optimal/src/flat.cpp:27]   --->   Operation 18 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [CNN_Optimal/src/flat.cpp:28]   --->   Operation 19 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pool_to_flat_streams_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pool_to_flat_streams_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pool_to_flat_streams_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pool_to_flat_streams_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ flat_to_dense_streams_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ flat_to_dense_streams_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ flat_to_dense_streams_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ flat_to_dense_streams_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln24         (call         ) [ 000]
call_ln25         (call         ) [ 000]
call_ln26         (call         ) [ 000]
call_ln27         (call         ) [ 000]
ret_ln28          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pool_to_flat_streams_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool_to_flat_streams_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pool_to_flat_streams_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pool_to_flat_streams_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="flat_to_dense_streams_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="flat_to_dense_streams_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="flat_to_dense_streams_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="flat_to_dense_streams_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattening"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="grp_flattening_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="24" slack="0"/>
<pin id="31" dir="0" index="2" bw="24" slack="0"/>
<pin id="32" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_flattening_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="24" slack="0"/>
<pin id="39" dir="0" index="2" bw="24" slack="0"/>
<pin id="40" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_flattening_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="24" slack="0"/>
<pin id="47" dir="0" index="2" bw="24" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_flattening_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="24" slack="0"/>
<pin id="55" dir="0" index="2" bw="24" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="16" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="35"><net_src comp="8" pin="0"/><net_sink comp="28" pin=2"/></net>

<net id="41"><net_src comp="16" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="43"><net_src comp="10" pin="0"/><net_sink comp="36" pin=2"/></net>

<net id="49"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="52" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: flat_to_dense_streams_0 | {1 2 }
	Port: flat_to_dense_streams_1 | {1 2 }
	Port: flat_to_dense_streams_2 | {1 2 }
	Port: flat_to_dense_streams_3 | {1 2 }
 - Input state : 
	Port: flattening_layer : pool_to_flat_streams_0 | {1 2 }
	Port: flattening_layer : pool_to_flat_streams_1 | {1 2 }
	Port: flattening_layer : pool_to_flat_streams_2 | {1 2 }
	Port: flattening_layer : pool_to_flat_streams_3 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          | grp_flattening_fu_28 |    9    |    26   |
|   call   | grp_flattening_fu_36 |    9    |    26   |
|          | grp_flattening_fu_44 |    9    |    26   |
|          | grp_flattening_fu_52 |    9    |    26   |
|----------|----------------------|---------|---------|
|   Total  |                      |    36   |   104   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   36   |   104  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |   36   |   104  |
+-----------+--------+--------+
