INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado/2018.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_fir.cpp
   Compiling (apcc) fir_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'root' on host 'ubuntu' (Linux_x86_64 version 4.15.0-33-generic) on Thu Oct 04 10:45:17 CEST 2018
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/fir.prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_root/238531538642717826683
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) fir.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'root' on host 'ubuntu' (Linux_x86_64 version 4.15.0-33-generic) on Thu Oct 04 10:45:28 CEST 2018
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/fir.prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_root/239141538642728471356
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
0 -32768 378
1 0 73
2 0 -27
3 0 -170
4 0 -298
5 0 -352
6 0 -302
7 0 -168
8 0 -14
9 0 80
10 0 64
11 0 -53
12 0 -186
13 0 -216
14 0 -40
15 0 356
16 0 867
17 0 1283
18 0 1366
19 0 954
20 0 51
21 0 -1132
22 0 -2227
23 0 -2829
24 0 -2647
25 0 -1633
26 0 -25
27 0 1712
28 0 3042
29 0 -29229
30 0 3042
31 0 1712
32 0 -25
33 0 -1633
34 0 -2647
35 0 -2829
36 0 -2227
37 0 -1132
38 0 51
39 0 954
40 0 1366
41 0 1283
42 0 867
43 0 356
44 0 -40
45 0 -216
46 0 -186
47 0 -53
48 0 64
49 0 80
50 0 -14
51 0 -168
52 0 -302
53 0 -352
54 0 -298
55 0 -170
56 0 -27
57 0 73
58 0 378
59 0 0
60 0 0
61 0 0
62 0 0
63 0 0
64 0 0
65 0 0
66 0 0
67 0 0
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile /opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fir 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/fir.prj/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/fir.prj/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/fir.prj/solution1/sim/vhdl/fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir
INFO: [VRFC 10-163] Analyzing VHDL file "/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/fir.prj/solution1/sim/vhdl/fir.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_fir_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/fir.prj/solution1/sim/vhdl/fir_mac_muladd_10dEe.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_mac_muladd_10dEe_DSP48_2
INFO: [VRFC 10-307] analyzing entity fir_mac_muladd_10dEe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/fir.prj/solution1/sim/vhdl/fir_mul_mul_16s_1bkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_mul_mul_16s_1bkb_DSP48_0
INFO: [VRFC 10-307] analyzing entity fir_mul_mul_16s_1bkb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/fir.prj/solution1/sim/vhdl/fir_mac_muladd_16cud.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_mac_muladd_16cud_DSP48_1
INFO: [VRFC 10-307] analyzing entity fir_mac_muladd_16cud
INFO: [VRFC 10-163] Analyzing VHDL file "/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/fir.prj/solution1/sim/vhdl/fir_shift_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_shift_reg_ram
INFO: [VRFC 10-307] analyzing entity fir_shift_reg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/fir.prj/solution1/sim/vhdl/fir_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_c_rom
INFO: [VRFC 10-307] analyzing entity fir_c
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.fir_shift_reg_ram [\fir_shift_reg_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.fir_shift_reg [fir_shift_reg_default]
Compiling architecture rtl of entity xil_defaultlib.fir_c_rom [fir_c_rom_default]
Compiling architecture arch of entity xil_defaultlib.fir_c [fir_c_default]
Compiling architecture behav of entity xil_defaultlib.fir_mul_mul_16s_1bkb_DSP48_0 [fir_mul_mul_16s_1bkb_dsp48_0_def...]
Compiling architecture arch of entity xil_defaultlib.fir_mul_mul_16s_1bkb [\fir_mul_mul_16s_1bkb(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.fir_mac_muladd_16cud_DSP48_1 [fir_mac_muladd_16cud_dsp48_1_def...]
Compiling architecture arch of entity xil_defaultlib.fir_mac_muladd_16cud [\fir_mac_muladd_16cud(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.fir_mac_muladd_10dEe_DSP48_2 [fir_mac_muladd_10dee_dsp48_2_def...]
Compiling architecture arch of entity xil_defaultlib.fir_mac_muladd_10dEe [\fir_mac_muladd_10dEe(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.fir [fir_default]
Compiling architecture behav of entity xil_defaultlib.apatb_fir_top
Built simulation snapshot fir

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/fir.prj/solution1/sim/vhdl/xsim.dir/fir/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/fir.prj/solution1/sim/vhdl/xsim.dir/fir/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct  4 10:45:48 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct  4 10:45:48 2018...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source fir.tcl
## run all
Note: simulation done!
Time: 34972 ns  Iteration: 1  Process: /apatb_fir_top/generate_sim_done_proc  File: /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/fir.prj/solution1/sim/vhdl/fir.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 34972 ns  Iteration: 1  Process: /apatb_fir_top/generate_sim_done_proc  File: /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/fir.prj/solution1/sim/vhdl/fir.autotb.vhd
$finish called at time : 34972 ns
## quit
INFO: [Common 17-206] Exiting xsim at Thu Oct  4 10:46:17 2018...
0 -32768 378
1 0 73
2 0 -27
3 0 -170
4 0 -298
5 0 -352
6 0 -302
7 0 -168
8 0 -14
9 0 80
10 0 64
11 0 -53
12 0 -186
13 0 -216
14 0 -40
15 0 356
16 0 867
17 0 1283
18 0 1366
19 0 954
20 0 51
21 0 -1132
22 0 -2227
23 0 -2829
24 0 -2647
25 0 -1633
26 0 -25
27 0 1712
28 0 3042
29 0 -29229
30 0 3042
31 0 1712
32 0 -25
33 0 -1633
34 0 -2647
35 0 -2829
36 0 -2227
37 0 -1132
38 0 51
39 0 954
40 0 1366
41 0 1283
42 0 867
43 0 356
44 0 -40
45 0 -216
46 0 -186
47 0 -53
48 0 64
49 0 80
50 0 -14
51 0 -168
52 0 -302
53 0 -352
54 0 -298
55 0 -170
56 0 -27
57 0 73
58 0 378
59 0 0
60 0 0
61 0 0
62 0 0
63 0 0
64 0 0
65 0 0
66 0 0
67 0 0
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
