
IND_X.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d92c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003440  0800d9e8  0800d9e8  0001d9e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010e28  08010e28  00030044  2**0
                  CONTENTS
  4 .ARM          00000000  08010e28  08010e28  00030044  2**0
                  CONTENTS
  5 .preinit_array 00000000  08010e28  08010e28  00030044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010e28  08010e28  00020e28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010e2c  08010e2c  00020e2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000044  20000000  08010e30  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ce4  20000044  08010e74  00030044  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002d28  08010e74  00032d28  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00030044  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a24d  00000000  00000000  0003006c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034d5  00000000  00000000  0004a2b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018f0  00000000  00000000  0004d790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001778  00000000  00000000  0004f080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c54a  00000000  00000000  000507f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d45f  00000000  00000000  0006cd42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ae7fa  00000000  00000000  0008a1a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013899b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f28  00000000  00000000  001389f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000044 	.word	0x20000044
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800d9d0 	.word	0x0800d9d0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000048 	.word	0x20000048
 8000100:	0800d9d0 	.word	0x0800d9d0

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_cdrcmple>:
 80003f0:	4684      	mov	ip, r0
 80003f2:	1c10      	adds	r0, r2, #0
 80003f4:	4662      	mov	r2, ip
 80003f6:	468c      	mov	ip, r1
 80003f8:	1c19      	adds	r1, r3, #0
 80003fa:	4663      	mov	r3, ip
 80003fc:	e000      	b.n	8000400 <__aeabi_cdcmpeq>
 80003fe:	46c0      	nop			; (mov r8, r8)

08000400 <__aeabi_cdcmpeq>:
 8000400:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000402:	f000 ff51 	bl	80012a8 <__ledf2>
 8000406:	2800      	cmp	r0, #0
 8000408:	d401      	bmi.n	800040e <__aeabi_cdcmpeq+0xe>
 800040a:	2100      	movs	r1, #0
 800040c:	42c8      	cmn	r0, r1
 800040e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000410 <__aeabi_dcmpeq>:
 8000410:	b510      	push	{r4, lr}
 8000412:	f000 fe9b 	bl	800114c <__eqdf2>
 8000416:	4240      	negs	r0, r0
 8000418:	3001      	adds	r0, #1
 800041a:	bd10      	pop	{r4, pc}

0800041c <__aeabi_dcmplt>:
 800041c:	b510      	push	{r4, lr}
 800041e:	f000 ff43 	bl	80012a8 <__ledf2>
 8000422:	2800      	cmp	r0, #0
 8000424:	db01      	blt.n	800042a <__aeabi_dcmplt+0xe>
 8000426:	2000      	movs	r0, #0
 8000428:	bd10      	pop	{r4, pc}
 800042a:	2001      	movs	r0, #1
 800042c:	bd10      	pop	{r4, pc}
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__aeabi_dcmple>:
 8000430:	b510      	push	{r4, lr}
 8000432:	f000 ff39 	bl	80012a8 <__ledf2>
 8000436:	2800      	cmp	r0, #0
 8000438:	dd01      	ble.n	800043e <__aeabi_dcmple+0xe>
 800043a:	2000      	movs	r0, #0
 800043c:	bd10      	pop	{r4, pc}
 800043e:	2001      	movs	r0, #1
 8000440:	bd10      	pop	{r4, pc}
 8000442:	46c0      	nop			; (mov r8, r8)

08000444 <__aeabi_dcmpgt>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f000 febd 	bl	80011c4 <__gedf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	dc01      	bgt.n	8000452 <__aeabi_dcmpgt+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_dcmpge>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 feb3 	bl	80011c4 <__gedf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	da01      	bge.n	8000466 <__aeabi_dcmpge+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_d2uiz>:
 800046c:	b570      	push	{r4, r5, r6, lr}
 800046e:	2200      	movs	r2, #0
 8000470:	4b0c      	ldr	r3, [pc, #48]	; (80004a4 <__aeabi_d2uiz+0x38>)
 8000472:	0004      	movs	r4, r0
 8000474:	000d      	movs	r5, r1
 8000476:	f7ff ffef 	bl	8000458 <__aeabi_dcmpge>
 800047a:	2800      	cmp	r0, #0
 800047c:	d104      	bne.n	8000488 <__aeabi_d2uiz+0x1c>
 800047e:	0020      	movs	r0, r4
 8000480:	0029      	movs	r1, r5
 8000482:	f001 fd7f 	bl	8001f84 <__aeabi_d2iz>
 8000486:	bd70      	pop	{r4, r5, r6, pc}
 8000488:	4b06      	ldr	r3, [pc, #24]	; (80004a4 <__aeabi_d2uiz+0x38>)
 800048a:	2200      	movs	r2, #0
 800048c:	0020      	movs	r0, r4
 800048e:	0029      	movs	r1, r5
 8000490:	f001 f9e6 	bl	8001860 <__aeabi_dsub>
 8000494:	f001 fd76 	bl	8001f84 <__aeabi_d2iz>
 8000498:	2380      	movs	r3, #128	; 0x80
 800049a:	061b      	lsls	r3, r3, #24
 800049c:	469c      	mov	ip, r3
 800049e:	4460      	add	r0, ip
 80004a0:	e7f1      	b.n	8000486 <__aeabi_d2uiz+0x1a>
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	41e00000 	.word	0x41e00000

080004a8 <__aeabi_dadd>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	464f      	mov	r7, r9
 80004ac:	46d6      	mov	lr, sl
 80004ae:	4646      	mov	r6, r8
 80004b0:	000d      	movs	r5, r1
 80004b2:	0001      	movs	r1, r0
 80004b4:	0018      	movs	r0, r3
 80004b6:	b5c0      	push	{r6, r7, lr}
 80004b8:	0017      	movs	r7, r2
 80004ba:	032b      	lsls	r3, r5, #12
 80004bc:	0a5a      	lsrs	r2, r3, #9
 80004be:	0f4b      	lsrs	r3, r1, #29
 80004c0:	4313      	orrs	r3, r2
 80004c2:	00ca      	lsls	r2, r1, #3
 80004c4:	4691      	mov	r9, r2
 80004c6:	0302      	lsls	r2, r0, #12
 80004c8:	006e      	lsls	r6, r5, #1
 80004ca:	0041      	lsls	r1, r0, #1
 80004cc:	0a52      	lsrs	r2, r2, #9
 80004ce:	0fec      	lsrs	r4, r5, #31
 80004d0:	0f7d      	lsrs	r5, r7, #29
 80004d2:	4315      	orrs	r5, r2
 80004d4:	0d76      	lsrs	r6, r6, #21
 80004d6:	0d49      	lsrs	r1, r1, #21
 80004d8:	0fc0      	lsrs	r0, r0, #31
 80004da:	4682      	mov	sl, r0
 80004dc:	46ac      	mov	ip, r5
 80004de:	00ff      	lsls	r7, r7, #3
 80004e0:	1a72      	subs	r2, r6, r1
 80004e2:	4284      	cmp	r4, r0
 80004e4:	d100      	bne.n	80004e8 <__aeabi_dadd+0x40>
 80004e6:	e098      	b.n	800061a <__aeabi_dadd+0x172>
 80004e8:	2a00      	cmp	r2, #0
 80004ea:	dc00      	bgt.n	80004ee <__aeabi_dadd+0x46>
 80004ec:	e081      	b.n	80005f2 <__aeabi_dadd+0x14a>
 80004ee:	2900      	cmp	r1, #0
 80004f0:	d100      	bne.n	80004f4 <__aeabi_dadd+0x4c>
 80004f2:	e0b6      	b.n	8000662 <__aeabi_dadd+0x1ba>
 80004f4:	49c9      	ldr	r1, [pc, #804]	; (800081c <__aeabi_dadd+0x374>)
 80004f6:	428e      	cmp	r6, r1
 80004f8:	d100      	bne.n	80004fc <__aeabi_dadd+0x54>
 80004fa:	e172      	b.n	80007e2 <__aeabi_dadd+0x33a>
 80004fc:	2180      	movs	r1, #128	; 0x80
 80004fe:	0028      	movs	r0, r5
 8000500:	0409      	lsls	r1, r1, #16
 8000502:	4308      	orrs	r0, r1
 8000504:	4684      	mov	ip, r0
 8000506:	2a38      	cmp	r2, #56	; 0x38
 8000508:	dd00      	ble.n	800050c <__aeabi_dadd+0x64>
 800050a:	e15e      	b.n	80007ca <__aeabi_dadd+0x322>
 800050c:	2a1f      	cmp	r2, #31
 800050e:	dd00      	ble.n	8000512 <__aeabi_dadd+0x6a>
 8000510:	e1ee      	b.n	80008f0 <__aeabi_dadd+0x448>
 8000512:	2020      	movs	r0, #32
 8000514:	0039      	movs	r1, r7
 8000516:	4665      	mov	r5, ip
 8000518:	1a80      	subs	r0, r0, r2
 800051a:	4087      	lsls	r7, r0
 800051c:	40d1      	lsrs	r1, r2
 800051e:	4085      	lsls	r5, r0
 8000520:	430d      	orrs	r5, r1
 8000522:	0039      	movs	r1, r7
 8000524:	1e4f      	subs	r7, r1, #1
 8000526:	41b9      	sbcs	r1, r7
 8000528:	4667      	mov	r7, ip
 800052a:	40d7      	lsrs	r7, r2
 800052c:	4329      	orrs	r1, r5
 800052e:	1bdb      	subs	r3, r3, r7
 8000530:	464a      	mov	r2, r9
 8000532:	1a55      	subs	r5, r2, r1
 8000534:	45a9      	cmp	r9, r5
 8000536:	4189      	sbcs	r1, r1
 8000538:	4249      	negs	r1, r1
 800053a:	1a5b      	subs	r3, r3, r1
 800053c:	4698      	mov	r8, r3
 800053e:	4643      	mov	r3, r8
 8000540:	021b      	lsls	r3, r3, #8
 8000542:	d400      	bmi.n	8000546 <__aeabi_dadd+0x9e>
 8000544:	e0cc      	b.n	80006e0 <__aeabi_dadd+0x238>
 8000546:	4643      	mov	r3, r8
 8000548:	025b      	lsls	r3, r3, #9
 800054a:	0a5b      	lsrs	r3, r3, #9
 800054c:	4698      	mov	r8, r3
 800054e:	4643      	mov	r3, r8
 8000550:	2b00      	cmp	r3, #0
 8000552:	d100      	bne.n	8000556 <__aeabi_dadd+0xae>
 8000554:	e12c      	b.n	80007b0 <__aeabi_dadd+0x308>
 8000556:	4640      	mov	r0, r8
 8000558:	f001 fda0 	bl	800209c <__clzsi2>
 800055c:	0001      	movs	r1, r0
 800055e:	3908      	subs	r1, #8
 8000560:	2220      	movs	r2, #32
 8000562:	0028      	movs	r0, r5
 8000564:	4643      	mov	r3, r8
 8000566:	1a52      	subs	r2, r2, r1
 8000568:	408b      	lsls	r3, r1
 800056a:	40d0      	lsrs	r0, r2
 800056c:	408d      	lsls	r5, r1
 800056e:	4303      	orrs	r3, r0
 8000570:	428e      	cmp	r6, r1
 8000572:	dd00      	ble.n	8000576 <__aeabi_dadd+0xce>
 8000574:	e117      	b.n	80007a6 <__aeabi_dadd+0x2fe>
 8000576:	1b8e      	subs	r6, r1, r6
 8000578:	1c72      	adds	r2, r6, #1
 800057a:	2a1f      	cmp	r2, #31
 800057c:	dd00      	ble.n	8000580 <__aeabi_dadd+0xd8>
 800057e:	e1a7      	b.n	80008d0 <__aeabi_dadd+0x428>
 8000580:	2120      	movs	r1, #32
 8000582:	0018      	movs	r0, r3
 8000584:	002e      	movs	r6, r5
 8000586:	1a89      	subs	r1, r1, r2
 8000588:	408d      	lsls	r5, r1
 800058a:	4088      	lsls	r0, r1
 800058c:	40d6      	lsrs	r6, r2
 800058e:	40d3      	lsrs	r3, r2
 8000590:	1e69      	subs	r1, r5, #1
 8000592:	418d      	sbcs	r5, r1
 8000594:	4330      	orrs	r0, r6
 8000596:	4698      	mov	r8, r3
 8000598:	2600      	movs	r6, #0
 800059a:	4305      	orrs	r5, r0
 800059c:	076b      	lsls	r3, r5, #29
 800059e:	d009      	beq.n	80005b4 <__aeabi_dadd+0x10c>
 80005a0:	230f      	movs	r3, #15
 80005a2:	402b      	ands	r3, r5
 80005a4:	2b04      	cmp	r3, #4
 80005a6:	d005      	beq.n	80005b4 <__aeabi_dadd+0x10c>
 80005a8:	1d2b      	adds	r3, r5, #4
 80005aa:	42ab      	cmp	r3, r5
 80005ac:	41ad      	sbcs	r5, r5
 80005ae:	426d      	negs	r5, r5
 80005b0:	44a8      	add	r8, r5
 80005b2:	001d      	movs	r5, r3
 80005b4:	4643      	mov	r3, r8
 80005b6:	021b      	lsls	r3, r3, #8
 80005b8:	d400      	bmi.n	80005bc <__aeabi_dadd+0x114>
 80005ba:	e094      	b.n	80006e6 <__aeabi_dadd+0x23e>
 80005bc:	4b97      	ldr	r3, [pc, #604]	; (800081c <__aeabi_dadd+0x374>)
 80005be:	1c72      	adds	r2, r6, #1
 80005c0:	429a      	cmp	r2, r3
 80005c2:	d100      	bne.n	80005c6 <__aeabi_dadd+0x11e>
 80005c4:	e09d      	b.n	8000702 <__aeabi_dadd+0x25a>
 80005c6:	4641      	mov	r1, r8
 80005c8:	4b95      	ldr	r3, [pc, #596]	; (8000820 <__aeabi_dadd+0x378>)
 80005ca:	08ed      	lsrs	r5, r5, #3
 80005cc:	4019      	ands	r1, r3
 80005ce:	000b      	movs	r3, r1
 80005d0:	0552      	lsls	r2, r2, #21
 80005d2:	0749      	lsls	r1, r1, #29
 80005d4:	025b      	lsls	r3, r3, #9
 80005d6:	4329      	orrs	r1, r5
 80005d8:	0b1b      	lsrs	r3, r3, #12
 80005da:	0d52      	lsrs	r2, r2, #21
 80005dc:	0512      	lsls	r2, r2, #20
 80005de:	4313      	orrs	r3, r2
 80005e0:	07e4      	lsls	r4, r4, #31
 80005e2:	4323      	orrs	r3, r4
 80005e4:	0008      	movs	r0, r1
 80005e6:	0019      	movs	r1, r3
 80005e8:	bce0      	pop	{r5, r6, r7}
 80005ea:	46ba      	mov	sl, r7
 80005ec:	46b1      	mov	r9, r6
 80005ee:	46a8      	mov	r8, r5
 80005f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f2:	2a00      	cmp	r2, #0
 80005f4:	d043      	beq.n	800067e <__aeabi_dadd+0x1d6>
 80005f6:	1b8a      	subs	r2, r1, r6
 80005f8:	2e00      	cmp	r6, #0
 80005fa:	d000      	beq.n	80005fe <__aeabi_dadd+0x156>
 80005fc:	e12a      	b.n	8000854 <__aeabi_dadd+0x3ac>
 80005fe:	464c      	mov	r4, r9
 8000600:	431c      	orrs	r4, r3
 8000602:	d100      	bne.n	8000606 <__aeabi_dadd+0x15e>
 8000604:	e1d1      	b.n	80009aa <__aeabi_dadd+0x502>
 8000606:	1e54      	subs	r4, r2, #1
 8000608:	2a01      	cmp	r2, #1
 800060a:	d100      	bne.n	800060e <__aeabi_dadd+0x166>
 800060c:	e21f      	b.n	8000a4e <__aeabi_dadd+0x5a6>
 800060e:	4d83      	ldr	r5, [pc, #524]	; (800081c <__aeabi_dadd+0x374>)
 8000610:	42aa      	cmp	r2, r5
 8000612:	d100      	bne.n	8000616 <__aeabi_dadd+0x16e>
 8000614:	e272      	b.n	8000afc <__aeabi_dadd+0x654>
 8000616:	0022      	movs	r2, r4
 8000618:	e123      	b.n	8000862 <__aeabi_dadd+0x3ba>
 800061a:	2a00      	cmp	r2, #0
 800061c:	dc00      	bgt.n	8000620 <__aeabi_dadd+0x178>
 800061e:	e098      	b.n	8000752 <__aeabi_dadd+0x2aa>
 8000620:	2900      	cmp	r1, #0
 8000622:	d042      	beq.n	80006aa <__aeabi_dadd+0x202>
 8000624:	497d      	ldr	r1, [pc, #500]	; (800081c <__aeabi_dadd+0x374>)
 8000626:	428e      	cmp	r6, r1
 8000628:	d100      	bne.n	800062c <__aeabi_dadd+0x184>
 800062a:	e0da      	b.n	80007e2 <__aeabi_dadd+0x33a>
 800062c:	2180      	movs	r1, #128	; 0x80
 800062e:	0028      	movs	r0, r5
 8000630:	0409      	lsls	r1, r1, #16
 8000632:	4308      	orrs	r0, r1
 8000634:	4684      	mov	ip, r0
 8000636:	2a38      	cmp	r2, #56	; 0x38
 8000638:	dd00      	ble.n	800063c <__aeabi_dadd+0x194>
 800063a:	e129      	b.n	8000890 <__aeabi_dadd+0x3e8>
 800063c:	2a1f      	cmp	r2, #31
 800063e:	dc00      	bgt.n	8000642 <__aeabi_dadd+0x19a>
 8000640:	e187      	b.n	8000952 <__aeabi_dadd+0x4aa>
 8000642:	0011      	movs	r1, r2
 8000644:	4665      	mov	r5, ip
 8000646:	3920      	subs	r1, #32
 8000648:	40cd      	lsrs	r5, r1
 800064a:	2a20      	cmp	r2, #32
 800064c:	d004      	beq.n	8000658 <__aeabi_dadd+0x1b0>
 800064e:	2040      	movs	r0, #64	; 0x40
 8000650:	4661      	mov	r1, ip
 8000652:	1a82      	subs	r2, r0, r2
 8000654:	4091      	lsls	r1, r2
 8000656:	430f      	orrs	r7, r1
 8000658:	0039      	movs	r1, r7
 800065a:	1e4f      	subs	r7, r1, #1
 800065c:	41b9      	sbcs	r1, r7
 800065e:	430d      	orrs	r5, r1
 8000660:	e11b      	b.n	800089a <__aeabi_dadd+0x3f2>
 8000662:	0029      	movs	r1, r5
 8000664:	4339      	orrs	r1, r7
 8000666:	d100      	bne.n	800066a <__aeabi_dadd+0x1c2>
 8000668:	e0b5      	b.n	80007d6 <__aeabi_dadd+0x32e>
 800066a:	1e51      	subs	r1, r2, #1
 800066c:	2a01      	cmp	r2, #1
 800066e:	d100      	bne.n	8000672 <__aeabi_dadd+0x1ca>
 8000670:	e1ab      	b.n	80009ca <__aeabi_dadd+0x522>
 8000672:	486a      	ldr	r0, [pc, #424]	; (800081c <__aeabi_dadd+0x374>)
 8000674:	4282      	cmp	r2, r0
 8000676:	d100      	bne.n	800067a <__aeabi_dadd+0x1d2>
 8000678:	e1b2      	b.n	80009e0 <__aeabi_dadd+0x538>
 800067a:	000a      	movs	r2, r1
 800067c:	e743      	b.n	8000506 <__aeabi_dadd+0x5e>
 800067e:	4969      	ldr	r1, [pc, #420]	; (8000824 <__aeabi_dadd+0x37c>)
 8000680:	1c75      	adds	r5, r6, #1
 8000682:	420d      	tst	r5, r1
 8000684:	d000      	beq.n	8000688 <__aeabi_dadd+0x1e0>
 8000686:	e0cf      	b.n	8000828 <__aeabi_dadd+0x380>
 8000688:	2e00      	cmp	r6, #0
 800068a:	d000      	beq.n	800068e <__aeabi_dadd+0x1e6>
 800068c:	e193      	b.n	80009b6 <__aeabi_dadd+0x50e>
 800068e:	4649      	mov	r1, r9
 8000690:	4319      	orrs	r1, r3
 8000692:	d100      	bne.n	8000696 <__aeabi_dadd+0x1ee>
 8000694:	e1d1      	b.n	8000a3a <__aeabi_dadd+0x592>
 8000696:	4661      	mov	r1, ip
 8000698:	4339      	orrs	r1, r7
 800069a:	d000      	beq.n	800069e <__aeabi_dadd+0x1f6>
 800069c:	e1e3      	b.n	8000a66 <__aeabi_dadd+0x5be>
 800069e:	4649      	mov	r1, r9
 80006a0:	0758      	lsls	r0, r3, #29
 80006a2:	08c9      	lsrs	r1, r1, #3
 80006a4:	4301      	orrs	r1, r0
 80006a6:	08db      	lsrs	r3, r3, #3
 80006a8:	e026      	b.n	80006f8 <__aeabi_dadd+0x250>
 80006aa:	0029      	movs	r1, r5
 80006ac:	4339      	orrs	r1, r7
 80006ae:	d100      	bne.n	80006b2 <__aeabi_dadd+0x20a>
 80006b0:	e091      	b.n	80007d6 <__aeabi_dadd+0x32e>
 80006b2:	1e51      	subs	r1, r2, #1
 80006b4:	2a01      	cmp	r2, #1
 80006b6:	d005      	beq.n	80006c4 <__aeabi_dadd+0x21c>
 80006b8:	4858      	ldr	r0, [pc, #352]	; (800081c <__aeabi_dadd+0x374>)
 80006ba:	4282      	cmp	r2, r0
 80006bc:	d100      	bne.n	80006c0 <__aeabi_dadd+0x218>
 80006be:	e18f      	b.n	80009e0 <__aeabi_dadd+0x538>
 80006c0:	000a      	movs	r2, r1
 80006c2:	e7b8      	b.n	8000636 <__aeabi_dadd+0x18e>
 80006c4:	003d      	movs	r5, r7
 80006c6:	444d      	add	r5, r9
 80006c8:	454d      	cmp	r5, r9
 80006ca:	4189      	sbcs	r1, r1
 80006cc:	4463      	add	r3, ip
 80006ce:	4698      	mov	r8, r3
 80006d0:	4249      	negs	r1, r1
 80006d2:	4488      	add	r8, r1
 80006d4:	4643      	mov	r3, r8
 80006d6:	2602      	movs	r6, #2
 80006d8:	021b      	lsls	r3, r3, #8
 80006da:	d500      	bpl.n	80006de <__aeabi_dadd+0x236>
 80006dc:	e0eb      	b.n	80008b6 <__aeabi_dadd+0x40e>
 80006de:	3e01      	subs	r6, #1
 80006e0:	076b      	lsls	r3, r5, #29
 80006e2:	d000      	beq.n	80006e6 <__aeabi_dadd+0x23e>
 80006e4:	e75c      	b.n	80005a0 <__aeabi_dadd+0xf8>
 80006e6:	4643      	mov	r3, r8
 80006e8:	08e9      	lsrs	r1, r5, #3
 80006ea:	075a      	lsls	r2, r3, #29
 80006ec:	4311      	orrs	r1, r2
 80006ee:	0032      	movs	r2, r6
 80006f0:	08db      	lsrs	r3, r3, #3
 80006f2:	484a      	ldr	r0, [pc, #296]	; (800081c <__aeabi_dadd+0x374>)
 80006f4:	4282      	cmp	r2, r0
 80006f6:	d021      	beq.n	800073c <__aeabi_dadd+0x294>
 80006f8:	031b      	lsls	r3, r3, #12
 80006fa:	0552      	lsls	r2, r2, #21
 80006fc:	0b1b      	lsrs	r3, r3, #12
 80006fe:	0d52      	lsrs	r2, r2, #21
 8000700:	e76c      	b.n	80005dc <__aeabi_dadd+0x134>
 8000702:	2300      	movs	r3, #0
 8000704:	2100      	movs	r1, #0
 8000706:	e769      	b.n	80005dc <__aeabi_dadd+0x134>
 8000708:	002a      	movs	r2, r5
 800070a:	433a      	orrs	r2, r7
 800070c:	d069      	beq.n	80007e2 <__aeabi_dadd+0x33a>
 800070e:	464a      	mov	r2, r9
 8000710:	0758      	lsls	r0, r3, #29
 8000712:	08d1      	lsrs	r1, r2, #3
 8000714:	08da      	lsrs	r2, r3, #3
 8000716:	2380      	movs	r3, #128	; 0x80
 8000718:	031b      	lsls	r3, r3, #12
 800071a:	4308      	orrs	r0, r1
 800071c:	421a      	tst	r2, r3
 800071e:	d007      	beq.n	8000730 <__aeabi_dadd+0x288>
 8000720:	0029      	movs	r1, r5
 8000722:	08ed      	lsrs	r5, r5, #3
 8000724:	421d      	tst	r5, r3
 8000726:	d103      	bne.n	8000730 <__aeabi_dadd+0x288>
 8000728:	002a      	movs	r2, r5
 800072a:	08ff      	lsrs	r7, r7, #3
 800072c:	0748      	lsls	r0, r1, #29
 800072e:	4338      	orrs	r0, r7
 8000730:	0f43      	lsrs	r3, r0, #29
 8000732:	00c1      	lsls	r1, r0, #3
 8000734:	075b      	lsls	r3, r3, #29
 8000736:	08c9      	lsrs	r1, r1, #3
 8000738:	4319      	orrs	r1, r3
 800073a:	0013      	movs	r3, r2
 800073c:	000a      	movs	r2, r1
 800073e:	431a      	orrs	r2, r3
 8000740:	d100      	bne.n	8000744 <__aeabi_dadd+0x29c>
 8000742:	e213      	b.n	8000b6c <__aeabi_dadd+0x6c4>
 8000744:	2280      	movs	r2, #128	; 0x80
 8000746:	0312      	lsls	r2, r2, #12
 8000748:	4313      	orrs	r3, r2
 800074a:	031b      	lsls	r3, r3, #12
 800074c:	4a33      	ldr	r2, [pc, #204]	; (800081c <__aeabi_dadd+0x374>)
 800074e:	0b1b      	lsrs	r3, r3, #12
 8000750:	e744      	b.n	80005dc <__aeabi_dadd+0x134>
 8000752:	2a00      	cmp	r2, #0
 8000754:	d04b      	beq.n	80007ee <__aeabi_dadd+0x346>
 8000756:	1b8a      	subs	r2, r1, r6
 8000758:	2e00      	cmp	r6, #0
 800075a:	d100      	bne.n	800075e <__aeabi_dadd+0x2b6>
 800075c:	e0e7      	b.n	800092e <__aeabi_dadd+0x486>
 800075e:	482f      	ldr	r0, [pc, #188]	; (800081c <__aeabi_dadd+0x374>)
 8000760:	4281      	cmp	r1, r0
 8000762:	d100      	bne.n	8000766 <__aeabi_dadd+0x2be>
 8000764:	e195      	b.n	8000a92 <__aeabi_dadd+0x5ea>
 8000766:	2080      	movs	r0, #128	; 0x80
 8000768:	0400      	lsls	r0, r0, #16
 800076a:	4303      	orrs	r3, r0
 800076c:	2a38      	cmp	r2, #56	; 0x38
 800076e:	dd00      	ble.n	8000772 <__aeabi_dadd+0x2ca>
 8000770:	e143      	b.n	80009fa <__aeabi_dadd+0x552>
 8000772:	2a1f      	cmp	r2, #31
 8000774:	dd00      	ble.n	8000778 <__aeabi_dadd+0x2d0>
 8000776:	e1db      	b.n	8000b30 <__aeabi_dadd+0x688>
 8000778:	2020      	movs	r0, #32
 800077a:	001d      	movs	r5, r3
 800077c:	464e      	mov	r6, r9
 800077e:	1a80      	subs	r0, r0, r2
 8000780:	4085      	lsls	r5, r0
 8000782:	40d6      	lsrs	r6, r2
 8000784:	4335      	orrs	r5, r6
 8000786:	464e      	mov	r6, r9
 8000788:	4086      	lsls	r6, r0
 800078a:	0030      	movs	r0, r6
 800078c:	40d3      	lsrs	r3, r2
 800078e:	1e46      	subs	r6, r0, #1
 8000790:	41b0      	sbcs	r0, r6
 8000792:	449c      	add	ip, r3
 8000794:	4305      	orrs	r5, r0
 8000796:	19ed      	adds	r5, r5, r7
 8000798:	42bd      	cmp	r5, r7
 800079a:	419b      	sbcs	r3, r3
 800079c:	425b      	negs	r3, r3
 800079e:	4463      	add	r3, ip
 80007a0:	4698      	mov	r8, r3
 80007a2:	000e      	movs	r6, r1
 80007a4:	e07f      	b.n	80008a6 <__aeabi_dadd+0x3fe>
 80007a6:	4a1e      	ldr	r2, [pc, #120]	; (8000820 <__aeabi_dadd+0x378>)
 80007a8:	1a76      	subs	r6, r6, r1
 80007aa:	4013      	ands	r3, r2
 80007ac:	4698      	mov	r8, r3
 80007ae:	e6f5      	b.n	800059c <__aeabi_dadd+0xf4>
 80007b0:	0028      	movs	r0, r5
 80007b2:	f001 fc73 	bl	800209c <__clzsi2>
 80007b6:	0001      	movs	r1, r0
 80007b8:	3118      	adds	r1, #24
 80007ba:	291f      	cmp	r1, #31
 80007bc:	dc00      	bgt.n	80007c0 <__aeabi_dadd+0x318>
 80007be:	e6cf      	b.n	8000560 <__aeabi_dadd+0xb8>
 80007c0:	002b      	movs	r3, r5
 80007c2:	3808      	subs	r0, #8
 80007c4:	4083      	lsls	r3, r0
 80007c6:	2500      	movs	r5, #0
 80007c8:	e6d2      	b.n	8000570 <__aeabi_dadd+0xc8>
 80007ca:	4662      	mov	r2, ip
 80007cc:	433a      	orrs	r2, r7
 80007ce:	0011      	movs	r1, r2
 80007d0:	1e4f      	subs	r7, r1, #1
 80007d2:	41b9      	sbcs	r1, r7
 80007d4:	e6ac      	b.n	8000530 <__aeabi_dadd+0x88>
 80007d6:	4649      	mov	r1, r9
 80007d8:	0758      	lsls	r0, r3, #29
 80007da:	08c9      	lsrs	r1, r1, #3
 80007dc:	4301      	orrs	r1, r0
 80007de:	08db      	lsrs	r3, r3, #3
 80007e0:	e787      	b.n	80006f2 <__aeabi_dadd+0x24a>
 80007e2:	4649      	mov	r1, r9
 80007e4:	075a      	lsls	r2, r3, #29
 80007e6:	08c9      	lsrs	r1, r1, #3
 80007e8:	4311      	orrs	r1, r2
 80007ea:	08db      	lsrs	r3, r3, #3
 80007ec:	e7a6      	b.n	800073c <__aeabi_dadd+0x294>
 80007ee:	490d      	ldr	r1, [pc, #52]	; (8000824 <__aeabi_dadd+0x37c>)
 80007f0:	1c70      	adds	r0, r6, #1
 80007f2:	4208      	tst	r0, r1
 80007f4:	d000      	beq.n	80007f8 <__aeabi_dadd+0x350>
 80007f6:	e0bb      	b.n	8000970 <__aeabi_dadd+0x4c8>
 80007f8:	2e00      	cmp	r6, #0
 80007fa:	d000      	beq.n	80007fe <__aeabi_dadd+0x356>
 80007fc:	e114      	b.n	8000a28 <__aeabi_dadd+0x580>
 80007fe:	4649      	mov	r1, r9
 8000800:	4319      	orrs	r1, r3
 8000802:	d100      	bne.n	8000806 <__aeabi_dadd+0x35e>
 8000804:	e175      	b.n	8000af2 <__aeabi_dadd+0x64a>
 8000806:	0029      	movs	r1, r5
 8000808:	4339      	orrs	r1, r7
 800080a:	d000      	beq.n	800080e <__aeabi_dadd+0x366>
 800080c:	e17e      	b.n	8000b0c <__aeabi_dadd+0x664>
 800080e:	4649      	mov	r1, r9
 8000810:	0758      	lsls	r0, r3, #29
 8000812:	08c9      	lsrs	r1, r1, #3
 8000814:	4301      	orrs	r1, r0
 8000816:	08db      	lsrs	r3, r3, #3
 8000818:	e76e      	b.n	80006f8 <__aeabi_dadd+0x250>
 800081a:	46c0      	nop			; (mov r8, r8)
 800081c:	000007ff 	.word	0x000007ff
 8000820:	ff7fffff 	.word	0xff7fffff
 8000824:	000007fe 	.word	0x000007fe
 8000828:	4649      	mov	r1, r9
 800082a:	1bcd      	subs	r5, r1, r7
 800082c:	4661      	mov	r1, ip
 800082e:	1a58      	subs	r0, r3, r1
 8000830:	45a9      	cmp	r9, r5
 8000832:	4189      	sbcs	r1, r1
 8000834:	4249      	negs	r1, r1
 8000836:	4688      	mov	r8, r1
 8000838:	0001      	movs	r1, r0
 800083a:	4640      	mov	r0, r8
 800083c:	1a09      	subs	r1, r1, r0
 800083e:	4688      	mov	r8, r1
 8000840:	0209      	lsls	r1, r1, #8
 8000842:	d500      	bpl.n	8000846 <__aeabi_dadd+0x39e>
 8000844:	e0a6      	b.n	8000994 <__aeabi_dadd+0x4ec>
 8000846:	4641      	mov	r1, r8
 8000848:	4329      	orrs	r1, r5
 800084a:	d000      	beq.n	800084e <__aeabi_dadd+0x3a6>
 800084c:	e67f      	b.n	800054e <__aeabi_dadd+0xa6>
 800084e:	2300      	movs	r3, #0
 8000850:	2400      	movs	r4, #0
 8000852:	e751      	b.n	80006f8 <__aeabi_dadd+0x250>
 8000854:	4cc7      	ldr	r4, [pc, #796]	; (8000b74 <__aeabi_dadd+0x6cc>)
 8000856:	42a1      	cmp	r1, r4
 8000858:	d100      	bne.n	800085c <__aeabi_dadd+0x3b4>
 800085a:	e0c7      	b.n	80009ec <__aeabi_dadd+0x544>
 800085c:	2480      	movs	r4, #128	; 0x80
 800085e:	0424      	lsls	r4, r4, #16
 8000860:	4323      	orrs	r3, r4
 8000862:	2a38      	cmp	r2, #56	; 0x38
 8000864:	dc54      	bgt.n	8000910 <__aeabi_dadd+0x468>
 8000866:	2a1f      	cmp	r2, #31
 8000868:	dd00      	ble.n	800086c <__aeabi_dadd+0x3c4>
 800086a:	e0cc      	b.n	8000a06 <__aeabi_dadd+0x55e>
 800086c:	2420      	movs	r4, #32
 800086e:	4648      	mov	r0, r9
 8000870:	1aa4      	subs	r4, r4, r2
 8000872:	001d      	movs	r5, r3
 8000874:	464e      	mov	r6, r9
 8000876:	40a0      	lsls	r0, r4
 8000878:	40d6      	lsrs	r6, r2
 800087a:	40a5      	lsls	r5, r4
 800087c:	0004      	movs	r4, r0
 800087e:	40d3      	lsrs	r3, r2
 8000880:	4662      	mov	r2, ip
 8000882:	4335      	orrs	r5, r6
 8000884:	1e66      	subs	r6, r4, #1
 8000886:	41b4      	sbcs	r4, r6
 8000888:	1ad3      	subs	r3, r2, r3
 800088a:	469c      	mov	ip, r3
 800088c:	4325      	orrs	r5, r4
 800088e:	e044      	b.n	800091a <__aeabi_dadd+0x472>
 8000890:	4662      	mov	r2, ip
 8000892:	433a      	orrs	r2, r7
 8000894:	0015      	movs	r5, r2
 8000896:	1e6f      	subs	r7, r5, #1
 8000898:	41bd      	sbcs	r5, r7
 800089a:	444d      	add	r5, r9
 800089c:	454d      	cmp	r5, r9
 800089e:	4189      	sbcs	r1, r1
 80008a0:	4249      	negs	r1, r1
 80008a2:	4688      	mov	r8, r1
 80008a4:	4498      	add	r8, r3
 80008a6:	4643      	mov	r3, r8
 80008a8:	021b      	lsls	r3, r3, #8
 80008aa:	d400      	bmi.n	80008ae <__aeabi_dadd+0x406>
 80008ac:	e718      	b.n	80006e0 <__aeabi_dadd+0x238>
 80008ae:	4bb1      	ldr	r3, [pc, #708]	; (8000b74 <__aeabi_dadd+0x6cc>)
 80008b0:	3601      	adds	r6, #1
 80008b2:	429e      	cmp	r6, r3
 80008b4:	d049      	beq.n	800094a <__aeabi_dadd+0x4a2>
 80008b6:	4642      	mov	r2, r8
 80008b8:	4baf      	ldr	r3, [pc, #700]	; (8000b78 <__aeabi_dadd+0x6d0>)
 80008ba:	2101      	movs	r1, #1
 80008bc:	401a      	ands	r2, r3
 80008be:	0013      	movs	r3, r2
 80008c0:	086a      	lsrs	r2, r5, #1
 80008c2:	400d      	ands	r5, r1
 80008c4:	4315      	orrs	r5, r2
 80008c6:	07d9      	lsls	r1, r3, #31
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	4698      	mov	r8, r3
 80008cc:	430d      	orrs	r5, r1
 80008ce:	e665      	b.n	800059c <__aeabi_dadd+0xf4>
 80008d0:	0018      	movs	r0, r3
 80008d2:	3e1f      	subs	r6, #31
 80008d4:	40f0      	lsrs	r0, r6
 80008d6:	2a20      	cmp	r2, #32
 80008d8:	d003      	beq.n	80008e2 <__aeabi_dadd+0x43a>
 80008da:	2140      	movs	r1, #64	; 0x40
 80008dc:	1a8a      	subs	r2, r1, r2
 80008de:	4093      	lsls	r3, r2
 80008e0:	431d      	orrs	r5, r3
 80008e2:	1e69      	subs	r1, r5, #1
 80008e4:	418d      	sbcs	r5, r1
 80008e6:	2300      	movs	r3, #0
 80008e8:	2600      	movs	r6, #0
 80008ea:	4698      	mov	r8, r3
 80008ec:	4305      	orrs	r5, r0
 80008ee:	e6f7      	b.n	80006e0 <__aeabi_dadd+0x238>
 80008f0:	0011      	movs	r1, r2
 80008f2:	4665      	mov	r5, ip
 80008f4:	3920      	subs	r1, #32
 80008f6:	40cd      	lsrs	r5, r1
 80008f8:	2a20      	cmp	r2, #32
 80008fa:	d004      	beq.n	8000906 <__aeabi_dadd+0x45e>
 80008fc:	2040      	movs	r0, #64	; 0x40
 80008fe:	4661      	mov	r1, ip
 8000900:	1a82      	subs	r2, r0, r2
 8000902:	4091      	lsls	r1, r2
 8000904:	430f      	orrs	r7, r1
 8000906:	0039      	movs	r1, r7
 8000908:	1e4f      	subs	r7, r1, #1
 800090a:	41b9      	sbcs	r1, r7
 800090c:	4329      	orrs	r1, r5
 800090e:	e60f      	b.n	8000530 <__aeabi_dadd+0x88>
 8000910:	464a      	mov	r2, r9
 8000912:	4313      	orrs	r3, r2
 8000914:	001d      	movs	r5, r3
 8000916:	1e6b      	subs	r3, r5, #1
 8000918:	419d      	sbcs	r5, r3
 800091a:	1b7d      	subs	r5, r7, r5
 800091c:	42af      	cmp	r7, r5
 800091e:	419b      	sbcs	r3, r3
 8000920:	4662      	mov	r2, ip
 8000922:	425b      	negs	r3, r3
 8000924:	1ad3      	subs	r3, r2, r3
 8000926:	4698      	mov	r8, r3
 8000928:	4654      	mov	r4, sl
 800092a:	000e      	movs	r6, r1
 800092c:	e607      	b.n	800053e <__aeabi_dadd+0x96>
 800092e:	4648      	mov	r0, r9
 8000930:	4318      	orrs	r0, r3
 8000932:	d100      	bne.n	8000936 <__aeabi_dadd+0x48e>
 8000934:	e0b3      	b.n	8000a9e <__aeabi_dadd+0x5f6>
 8000936:	1e50      	subs	r0, r2, #1
 8000938:	2a01      	cmp	r2, #1
 800093a:	d100      	bne.n	800093e <__aeabi_dadd+0x496>
 800093c:	e10d      	b.n	8000b5a <__aeabi_dadd+0x6b2>
 800093e:	4d8d      	ldr	r5, [pc, #564]	; (8000b74 <__aeabi_dadd+0x6cc>)
 8000940:	42aa      	cmp	r2, r5
 8000942:	d100      	bne.n	8000946 <__aeabi_dadd+0x49e>
 8000944:	e0a5      	b.n	8000a92 <__aeabi_dadd+0x5ea>
 8000946:	0002      	movs	r2, r0
 8000948:	e710      	b.n	800076c <__aeabi_dadd+0x2c4>
 800094a:	0032      	movs	r2, r6
 800094c:	2300      	movs	r3, #0
 800094e:	2100      	movs	r1, #0
 8000950:	e644      	b.n	80005dc <__aeabi_dadd+0x134>
 8000952:	2120      	movs	r1, #32
 8000954:	0038      	movs	r0, r7
 8000956:	1a89      	subs	r1, r1, r2
 8000958:	4665      	mov	r5, ip
 800095a:	408f      	lsls	r7, r1
 800095c:	408d      	lsls	r5, r1
 800095e:	40d0      	lsrs	r0, r2
 8000960:	1e79      	subs	r1, r7, #1
 8000962:	418f      	sbcs	r7, r1
 8000964:	4305      	orrs	r5, r0
 8000966:	433d      	orrs	r5, r7
 8000968:	4667      	mov	r7, ip
 800096a:	40d7      	lsrs	r7, r2
 800096c:	19db      	adds	r3, r3, r7
 800096e:	e794      	b.n	800089a <__aeabi_dadd+0x3f2>
 8000970:	4a80      	ldr	r2, [pc, #512]	; (8000b74 <__aeabi_dadd+0x6cc>)
 8000972:	4290      	cmp	r0, r2
 8000974:	d100      	bne.n	8000978 <__aeabi_dadd+0x4d0>
 8000976:	e0ec      	b.n	8000b52 <__aeabi_dadd+0x6aa>
 8000978:	0039      	movs	r1, r7
 800097a:	4449      	add	r1, r9
 800097c:	4549      	cmp	r1, r9
 800097e:	4192      	sbcs	r2, r2
 8000980:	4463      	add	r3, ip
 8000982:	4252      	negs	r2, r2
 8000984:	189b      	adds	r3, r3, r2
 8000986:	07dd      	lsls	r5, r3, #31
 8000988:	0849      	lsrs	r1, r1, #1
 800098a:	085b      	lsrs	r3, r3, #1
 800098c:	4698      	mov	r8, r3
 800098e:	0006      	movs	r6, r0
 8000990:	430d      	orrs	r5, r1
 8000992:	e6a5      	b.n	80006e0 <__aeabi_dadd+0x238>
 8000994:	464a      	mov	r2, r9
 8000996:	1abd      	subs	r5, r7, r2
 8000998:	42af      	cmp	r7, r5
 800099a:	4189      	sbcs	r1, r1
 800099c:	4662      	mov	r2, ip
 800099e:	4249      	negs	r1, r1
 80009a0:	1ad3      	subs	r3, r2, r3
 80009a2:	1a5b      	subs	r3, r3, r1
 80009a4:	4698      	mov	r8, r3
 80009a6:	4654      	mov	r4, sl
 80009a8:	e5d1      	b.n	800054e <__aeabi_dadd+0xa6>
 80009aa:	076c      	lsls	r4, r5, #29
 80009ac:	08f9      	lsrs	r1, r7, #3
 80009ae:	4321      	orrs	r1, r4
 80009b0:	08eb      	lsrs	r3, r5, #3
 80009b2:	0004      	movs	r4, r0
 80009b4:	e69d      	b.n	80006f2 <__aeabi_dadd+0x24a>
 80009b6:	464a      	mov	r2, r9
 80009b8:	431a      	orrs	r2, r3
 80009ba:	d175      	bne.n	8000aa8 <__aeabi_dadd+0x600>
 80009bc:	4661      	mov	r1, ip
 80009be:	4339      	orrs	r1, r7
 80009c0:	d114      	bne.n	80009ec <__aeabi_dadd+0x544>
 80009c2:	2380      	movs	r3, #128	; 0x80
 80009c4:	2400      	movs	r4, #0
 80009c6:	031b      	lsls	r3, r3, #12
 80009c8:	e6bc      	b.n	8000744 <__aeabi_dadd+0x29c>
 80009ca:	464a      	mov	r2, r9
 80009cc:	1bd5      	subs	r5, r2, r7
 80009ce:	45a9      	cmp	r9, r5
 80009d0:	4189      	sbcs	r1, r1
 80009d2:	4662      	mov	r2, ip
 80009d4:	4249      	negs	r1, r1
 80009d6:	1a9b      	subs	r3, r3, r2
 80009d8:	1a5b      	subs	r3, r3, r1
 80009da:	4698      	mov	r8, r3
 80009dc:	2601      	movs	r6, #1
 80009de:	e5ae      	b.n	800053e <__aeabi_dadd+0x96>
 80009e0:	464a      	mov	r2, r9
 80009e2:	08d1      	lsrs	r1, r2, #3
 80009e4:	075a      	lsls	r2, r3, #29
 80009e6:	4311      	orrs	r1, r2
 80009e8:	08db      	lsrs	r3, r3, #3
 80009ea:	e6a7      	b.n	800073c <__aeabi_dadd+0x294>
 80009ec:	4663      	mov	r3, ip
 80009ee:	08f9      	lsrs	r1, r7, #3
 80009f0:	075a      	lsls	r2, r3, #29
 80009f2:	4654      	mov	r4, sl
 80009f4:	4311      	orrs	r1, r2
 80009f6:	08db      	lsrs	r3, r3, #3
 80009f8:	e6a0      	b.n	800073c <__aeabi_dadd+0x294>
 80009fa:	464a      	mov	r2, r9
 80009fc:	4313      	orrs	r3, r2
 80009fe:	001d      	movs	r5, r3
 8000a00:	1e6b      	subs	r3, r5, #1
 8000a02:	419d      	sbcs	r5, r3
 8000a04:	e6c7      	b.n	8000796 <__aeabi_dadd+0x2ee>
 8000a06:	0014      	movs	r4, r2
 8000a08:	001e      	movs	r6, r3
 8000a0a:	3c20      	subs	r4, #32
 8000a0c:	40e6      	lsrs	r6, r4
 8000a0e:	2a20      	cmp	r2, #32
 8000a10:	d005      	beq.n	8000a1e <__aeabi_dadd+0x576>
 8000a12:	2440      	movs	r4, #64	; 0x40
 8000a14:	1aa2      	subs	r2, r4, r2
 8000a16:	4093      	lsls	r3, r2
 8000a18:	464a      	mov	r2, r9
 8000a1a:	431a      	orrs	r2, r3
 8000a1c:	4691      	mov	r9, r2
 8000a1e:	464d      	mov	r5, r9
 8000a20:	1e6b      	subs	r3, r5, #1
 8000a22:	419d      	sbcs	r5, r3
 8000a24:	4335      	orrs	r5, r6
 8000a26:	e778      	b.n	800091a <__aeabi_dadd+0x472>
 8000a28:	464a      	mov	r2, r9
 8000a2a:	431a      	orrs	r2, r3
 8000a2c:	d000      	beq.n	8000a30 <__aeabi_dadd+0x588>
 8000a2e:	e66b      	b.n	8000708 <__aeabi_dadd+0x260>
 8000a30:	076b      	lsls	r3, r5, #29
 8000a32:	08f9      	lsrs	r1, r7, #3
 8000a34:	4319      	orrs	r1, r3
 8000a36:	08eb      	lsrs	r3, r5, #3
 8000a38:	e680      	b.n	800073c <__aeabi_dadd+0x294>
 8000a3a:	4661      	mov	r1, ip
 8000a3c:	4339      	orrs	r1, r7
 8000a3e:	d054      	beq.n	8000aea <__aeabi_dadd+0x642>
 8000a40:	4663      	mov	r3, ip
 8000a42:	08f9      	lsrs	r1, r7, #3
 8000a44:	075c      	lsls	r4, r3, #29
 8000a46:	4321      	orrs	r1, r4
 8000a48:	08db      	lsrs	r3, r3, #3
 8000a4a:	0004      	movs	r4, r0
 8000a4c:	e654      	b.n	80006f8 <__aeabi_dadd+0x250>
 8000a4e:	464a      	mov	r2, r9
 8000a50:	1abd      	subs	r5, r7, r2
 8000a52:	42af      	cmp	r7, r5
 8000a54:	4189      	sbcs	r1, r1
 8000a56:	4662      	mov	r2, ip
 8000a58:	4249      	negs	r1, r1
 8000a5a:	1ad3      	subs	r3, r2, r3
 8000a5c:	1a5b      	subs	r3, r3, r1
 8000a5e:	4698      	mov	r8, r3
 8000a60:	0004      	movs	r4, r0
 8000a62:	2601      	movs	r6, #1
 8000a64:	e56b      	b.n	800053e <__aeabi_dadd+0x96>
 8000a66:	464a      	mov	r2, r9
 8000a68:	1bd5      	subs	r5, r2, r7
 8000a6a:	45a9      	cmp	r9, r5
 8000a6c:	4189      	sbcs	r1, r1
 8000a6e:	4662      	mov	r2, ip
 8000a70:	4249      	negs	r1, r1
 8000a72:	1a9a      	subs	r2, r3, r2
 8000a74:	1a52      	subs	r2, r2, r1
 8000a76:	4690      	mov	r8, r2
 8000a78:	0212      	lsls	r2, r2, #8
 8000a7a:	d532      	bpl.n	8000ae2 <__aeabi_dadd+0x63a>
 8000a7c:	464a      	mov	r2, r9
 8000a7e:	1abd      	subs	r5, r7, r2
 8000a80:	42af      	cmp	r7, r5
 8000a82:	4189      	sbcs	r1, r1
 8000a84:	4662      	mov	r2, ip
 8000a86:	4249      	negs	r1, r1
 8000a88:	1ad3      	subs	r3, r2, r3
 8000a8a:	1a5b      	subs	r3, r3, r1
 8000a8c:	4698      	mov	r8, r3
 8000a8e:	0004      	movs	r4, r0
 8000a90:	e584      	b.n	800059c <__aeabi_dadd+0xf4>
 8000a92:	4663      	mov	r3, ip
 8000a94:	08f9      	lsrs	r1, r7, #3
 8000a96:	075a      	lsls	r2, r3, #29
 8000a98:	4311      	orrs	r1, r2
 8000a9a:	08db      	lsrs	r3, r3, #3
 8000a9c:	e64e      	b.n	800073c <__aeabi_dadd+0x294>
 8000a9e:	08f9      	lsrs	r1, r7, #3
 8000aa0:	0768      	lsls	r0, r5, #29
 8000aa2:	4301      	orrs	r1, r0
 8000aa4:	08eb      	lsrs	r3, r5, #3
 8000aa6:	e624      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000aa8:	4662      	mov	r2, ip
 8000aaa:	433a      	orrs	r2, r7
 8000aac:	d100      	bne.n	8000ab0 <__aeabi_dadd+0x608>
 8000aae:	e698      	b.n	80007e2 <__aeabi_dadd+0x33a>
 8000ab0:	464a      	mov	r2, r9
 8000ab2:	08d1      	lsrs	r1, r2, #3
 8000ab4:	075a      	lsls	r2, r3, #29
 8000ab6:	4311      	orrs	r1, r2
 8000ab8:	08da      	lsrs	r2, r3, #3
 8000aba:	2380      	movs	r3, #128	; 0x80
 8000abc:	031b      	lsls	r3, r3, #12
 8000abe:	421a      	tst	r2, r3
 8000ac0:	d008      	beq.n	8000ad4 <__aeabi_dadd+0x62c>
 8000ac2:	4660      	mov	r0, ip
 8000ac4:	08c5      	lsrs	r5, r0, #3
 8000ac6:	421d      	tst	r5, r3
 8000ac8:	d104      	bne.n	8000ad4 <__aeabi_dadd+0x62c>
 8000aca:	4654      	mov	r4, sl
 8000acc:	002a      	movs	r2, r5
 8000ace:	08f9      	lsrs	r1, r7, #3
 8000ad0:	0743      	lsls	r3, r0, #29
 8000ad2:	4319      	orrs	r1, r3
 8000ad4:	0f4b      	lsrs	r3, r1, #29
 8000ad6:	00c9      	lsls	r1, r1, #3
 8000ad8:	075b      	lsls	r3, r3, #29
 8000ada:	08c9      	lsrs	r1, r1, #3
 8000adc:	4319      	orrs	r1, r3
 8000ade:	0013      	movs	r3, r2
 8000ae0:	e62c      	b.n	800073c <__aeabi_dadd+0x294>
 8000ae2:	4641      	mov	r1, r8
 8000ae4:	4329      	orrs	r1, r5
 8000ae6:	d000      	beq.n	8000aea <__aeabi_dadd+0x642>
 8000ae8:	e5fa      	b.n	80006e0 <__aeabi_dadd+0x238>
 8000aea:	2300      	movs	r3, #0
 8000aec:	000a      	movs	r2, r1
 8000aee:	2400      	movs	r4, #0
 8000af0:	e602      	b.n	80006f8 <__aeabi_dadd+0x250>
 8000af2:	076b      	lsls	r3, r5, #29
 8000af4:	08f9      	lsrs	r1, r7, #3
 8000af6:	4319      	orrs	r1, r3
 8000af8:	08eb      	lsrs	r3, r5, #3
 8000afa:	e5fd      	b.n	80006f8 <__aeabi_dadd+0x250>
 8000afc:	4663      	mov	r3, ip
 8000afe:	08f9      	lsrs	r1, r7, #3
 8000b00:	075b      	lsls	r3, r3, #29
 8000b02:	4319      	orrs	r1, r3
 8000b04:	4663      	mov	r3, ip
 8000b06:	0004      	movs	r4, r0
 8000b08:	08db      	lsrs	r3, r3, #3
 8000b0a:	e617      	b.n	800073c <__aeabi_dadd+0x294>
 8000b0c:	003d      	movs	r5, r7
 8000b0e:	444d      	add	r5, r9
 8000b10:	4463      	add	r3, ip
 8000b12:	454d      	cmp	r5, r9
 8000b14:	4189      	sbcs	r1, r1
 8000b16:	4698      	mov	r8, r3
 8000b18:	4249      	negs	r1, r1
 8000b1a:	4488      	add	r8, r1
 8000b1c:	4643      	mov	r3, r8
 8000b1e:	021b      	lsls	r3, r3, #8
 8000b20:	d400      	bmi.n	8000b24 <__aeabi_dadd+0x67c>
 8000b22:	e5dd      	b.n	80006e0 <__aeabi_dadd+0x238>
 8000b24:	4642      	mov	r2, r8
 8000b26:	4b14      	ldr	r3, [pc, #80]	; (8000b78 <__aeabi_dadd+0x6d0>)
 8000b28:	2601      	movs	r6, #1
 8000b2a:	401a      	ands	r2, r3
 8000b2c:	4690      	mov	r8, r2
 8000b2e:	e5d7      	b.n	80006e0 <__aeabi_dadd+0x238>
 8000b30:	0010      	movs	r0, r2
 8000b32:	001e      	movs	r6, r3
 8000b34:	3820      	subs	r0, #32
 8000b36:	40c6      	lsrs	r6, r0
 8000b38:	2a20      	cmp	r2, #32
 8000b3a:	d005      	beq.n	8000b48 <__aeabi_dadd+0x6a0>
 8000b3c:	2040      	movs	r0, #64	; 0x40
 8000b3e:	1a82      	subs	r2, r0, r2
 8000b40:	4093      	lsls	r3, r2
 8000b42:	464a      	mov	r2, r9
 8000b44:	431a      	orrs	r2, r3
 8000b46:	4691      	mov	r9, r2
 8000b48:	464d      	mov	r5, r9
 8000b4a:	1e6b      	subs	r3, r5, #1
 8000b4c:	419d      	sbcs	r5, r3
 8000b4e:	4335      	orrs	r5, r6
 8000b50:	e621      	b.n	8000796 <__aeabi_dadd+0x2ee>
 8000b52:	0002      	movs	r2, r0
 8000b54:	2300      	movs	r3, #0
 8000b56:	2100      	movs	r1, #0
 8000b58:	e540      	b.n	80005dc <__aeabi_dadd+0x134>
 8000b5a:	464a      	mov	r2, r9
 8000b5c:	19d5      	adds	r5, r2, r7
 8000b5e:	42bd      	cmp	r5, r7
 8000b60:	4189      	sbcs	r1, r1
 8000b62:	4463      	add	r3, ip
 8000b64:	4698      	mov	r8, r3
 8000b66:	4249      	negs	r1, r1
 8000b68:	4488      	add	r8, r1
 8000b6a:	e5b3      	b.n	80006d4 <__aeabi_dadd+0x22c>
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	4a01      	ldr	r2, [pc, #4]	; (8000b74 <__aeabi_dadd+0x6cc>)
 8000b70:	000b      	movs	r3, r1
 8000b72:	e533      	b.n	80005dc <__aeabi_dadd+0x134>
 8000b74:	000007ff 	.word	0x000007ff
 8000b78:	ff7fffff 	.word	0xff7fffff

08000b7c <__aeabi_ddiv>:
 8000b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b7e:	4657      	mov	r7, sl
 8000b80:	464e      	mov	r6, r9
 8000b82:	4645      	mov	r5, r8
 8000b84:	46de      	mov	lr, fp
 8000b86:	b5e0      	push	{r5, r6, r7, lr}
 8000b88:	4681      	mov	r9, r0
 8000b8a:	0005      	movs	r5, r0
 8000b8c:	030c      	lsls	r4, r1, #12
 8000b8e:	0048      	lsls	r0, r1, #1
 8000b90:	4692      	mov	sl, r2
 8000b92:	001f      	movs	r7, r3
 8000b94:	b085      	sub	sp, #20
 8000b96:	0b24      	lsrs	r4, r4, #12
 8000b98:	0d40      	lsrs	r0, r0, #21
 8000b9a:	0fce      	lsrs	r6, r1, #31
 8000b9c:	2800      	cmp	r0, #0
 8000b9e:	d059      	beq.n	8000c54 <__aeabi_ddiv+0xd8>
 8000ba0:	4b87      	ldr	r3, [pc, #540]	; (8000dc0 <__aeabi_ddiv+0x244>)
 8000ba2:	4298      	cmp	r0, r3
 8000ba4:	d100      	bne.n	8000ba8 <__aeabi_ddiv+0x2c>
 8000ba6:	e098      	b.n	8000cda <__aeabi_ddiv+0x15e>
 8000ba8:	0f6b      	lsrs	r3, r5, #29
 8000baa:	00e4      	lsls	r4, r4, #3
 8000bac:	431c      	orrs	r4, r3
 8000bae:	2380      	movs	r3, #128	; 0x80
 8000bb0:	041b      	lsls	r3, r3, #16
 8000bb2:	4323      	orrs	r3, r4
 8000bb4:	4698      	mov	r8, r3
 8000bb6:	4b83      	ldr	r3, [pc, #524]	; (8000dc4 <__aeabi_ddiv+0x248>)
 8000bb8:	00ed      	lsls	r5, r5, #3
 8000bba:	469b      	mov	fp, r3
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	4699      	mov	r9, r3
 8000bc0:	4483      	add	fp, r0
 8000bc2:	9300      	str	r3, [sp, #0]
 8000bc4:	033c      	lsls	r4, r7, #12
 8000bc6:	007b      	lsls	r3, r7, #1
 8000bc8:	4650      	mov	r0, sl
 8000bca:	0b24      	lsrs	r4, r4, #12
 8000bcc:	0d5b      	lsrs	r3, r3, #21
 8000bce:	0fff      	lsrs	r7, r7, #31
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d067      	beq.n	8000ca4 <__aeabi_ddiv+0x128>
 8000bd4:	4a7a      	ldr	r2, [pc, #488]	; (8000dc0 <__aeabi_ddiv+0x244>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d018      	beq.n	8000c0c <__aeabi_ddiv+0x90>
 8000bda:	497a      	ldr	r1, [pc, #488]	; (8000dc4 <__aeabi_ddiv+0x248>)
 8000bdc:	0f42      	lsrs	r2, r0, #29
 8000bde:	468c      	mov	ip, r1
 8000be0:	00e4      	lsls	r4, r4, #3
 8000be2:	4659      	mov	r1, fp
 8000be4:	4314      	orrs	r4, r2
 8000be6:	2280      	movs	r2, #128	; 0x80
 8000be8:	4463      	add	r3, ip
 8000bea:	0412      	lsls	r2, r2, #16
 8000bec:	1acb      	subs	r3, r1, r3
 8000bee:	4314      	orrs	r4, r2
 8000bf0:	469b      	mov	fp, r3
 8000bf2:	00c2      	lsls	r2, r0, #3
 8000bf4:	2000      	movs	r0, #0
 8000bf6:	0033      	movs	r3, r6
 8000bf8:	407b      	eors	r3, r7
 8000bfa:	469a      	mov	sl, r3
 8000bfc:	464b      	mov	r3, r9
 8000bfe:	2b0f      	cmp	r3, #15
 8000c00:	d900      	bls.n	8000c04 <__aeabi_ddiv+0x88>
 8000c02:	e0ef      	b.n	8000de4 <__aeabi_ddiv+0x268>
 8000c04:	4970      	ldr	r1, [pc, #448]	; (8000dc8 <__aeabi_ddiv+0x24c>)
 8000c06:	009b      	lsls	r3, r3, #2
 8000c08:	58cb      	ldr	r3, [r1, r3]
 8000c0a:	469f      	mov	pc, r3
 8000c0c:	4b6f      	ldr	r3, [pc, #444]	; (8000dcc <__aeabi_ddiv+0x250>)
 8000c0e:	4652      	mov	r2, sl
 8000c10:	469c      	mov	ip, r3
 8000c12:	4322      	orrs	r2, r4
 8000c14:	44e3      	add	fp, ip
 8000c16:	2a00      	cmp	r2, #0
 8000c18:	d000      	beq.n	8000c1c <__aeabi_ddiv+0xa0>
 8000c1a:	e095      	b.n	8000d48 <__aeabi_ddiv+0x1cc>
 8000c1c:	4649      	mov	r1, r9
 8000c1e:	2302      	movs	r3, #2
 8000c20:	4319      	orrs	r1, r3
 8000c22:	4689      	mov	r9, r1
 8000c24:	2400      	movs	r4, #0
 8000c26:	2002      	movs	r0, #2
 8000c28:	e7e5      	b.n	8000bf6 <__aeabi_ddiv+0x7a>
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	2400      	movs	r4, #0
 8000c2e:	2500      	movs	r5, #0
 8000c30:	4652      	mov	r2, sl
 8000c32:	051b      	lsls	r3, r3, #20
 8000c34:	4323      	orrs	r3, r4
 8000c36:	07d2      	lsls	r2, r2, #31
 8000c38:	4313      	orrs	r3, r2
 8000c3a:	0028      	movs	r0, r5
 8000c3c:	0019      	movs	r1, r3
 8000c3e:	b005      	add	sp, #20
 8000c40:	bcf0      	pop	{r4, r5, r6, r7}
 8000c42:	46bb      	mov	fp, r7
 8000c44:	46b2      	mov	sl, r6
 8000c46:	46a9      	mov	r9, r5
 8000c48:	46a0      	mov	r8, r4
 8000c4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c4c:	2400      	movs	r4, #0
 8000c4e:	2500      	movs	r5, #0
 8000c50:	4b5b      	ldr	r3, [pc, #364]	; (8000dc0 <__aeabi_ddiv+0x244>)
 8000c52:	e7ed      	b.n	8000c30 <__aeabi_ddiv+0xb4>
 8000c54:	464b      	mov	r3, r9
 8000c56:	4323      	orrs	r3, r4
 8000c58:	4698      	mov	r8, r3
 8000c5a:	d100      	bne.n	8000c5e <__aeabi_ddiv+0xe2>
 8000c5c:	e089      	b.n	8000d72 <__aeabi_ddiv+0x1f6>
 8000c5e:	2c00      	cmp	r4, #0
 8000c60:	d100      	bne.n	8000c64 <__aeabi_ddiv+0xe8>
 8000c62:	e1e0      	b.n	8001026 <__aeabi_ddiv+0x4aa>
 8000c64:	0020      	movs	r0, r4
 8000c66:	f001 fa19 	bl	800209c <__clzsi2>
 8000c6a:	0001      	movs	r1, r0
 8000c6c:	0002      	movs	r2, r0
 8000c6e:	390b      	subs	r1, #11
 8000c70:	231d      	movs	r3, #29
 8000c72:	1a5b      	subs	r3, r3, r1
 8000c74:	4649      	mov	r1, r9
 8000c76:	0010      	movs	r0, r2
 8000c78:	40d9      	lsrs	r1, r3
 8000c7a:	3808      	subs	r0, #8
 8000c7c:	4084      	lsls	r4, r0
 8000c7e:	000b      	movs	r3, r1
 8000c80:	464d      	mov	r5, r9
 8000c82:	4323      	orrs	r3, r4
 8000c84:	4698      	mov	r8, r3
 8000c86:	4085      	lsls	r5, r0
 8000c88:	4851      	ldr	r0, [pc, #324]	; (8000dd0 <__aeabi_ddiv+0x254>)
 8000c8a:	033c      	lsls	r4, r7, #12
 8000c8c:	1a83      	subs	r3, r0, r2
 8000c8e:	469b      	mov	fp, r3
 8000c90:	2300      	movs	r3, #0
 8000c92:	4699      	mov	r9, r3
 8000c94:	9300      	str	r3, [sp, #0]
 8000c96:	007b      	lsls	r3, r7, #1
 8000c98:	4650      	mov	r0, sl
 8000c9a:	0b24      	lsrs	r4, r4, #12
 8000c9c:	0d5b      	lsrs	r3, r3, #21
 8000c9e:	0fff      	lsrs	r7, r7, #31
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d197      	bne.n	8000bd4 <__aeabi_ddiv+0x58>
 8000ca4:	4652      	mov	r2, sl
 8000ca6:	4322      	orrs	r2, r4
 8000ca8:	d055      	beq.n	8000d56 <__aeabi_ddiv+0x1da>
 8000caa:	2c00      	cmp	r4, #0
 8000cac:	d100      	bne.n	8000cb0 <__aeabi_ddiv+0x134>
 8000cae:	e1ca      	b.n	8001046 <__aeabi_ddiv+0x4ca>
 8000cb0:	0020      	movs	r0, r4
 8000cb2:	f001 f9f3 	bl	800209c <__clzsi2>
 8000cb6:	0002      	movs	r2, r0
 8000cb8:	3a0b      	subs	r2, #11
 8000cba:	231d      	movs	r3, #29
 8000cbc:	0001      	movs	r1, r0
 8000cbe:	1a9b      	subs	r3, r3, r2
 8000cc0:	4652      	mov	r2, sl
 8000cc2:	3908      	subs	r1, #8
 8000cc4:	40da      	lsrs	r2, r3
 8000cc6:	408c      	lsls	r4, r1
 8000cc8:	4314      	orrs	r4, r2
 8000cca:	4652      	mov	r2, sl
 8000ccc:	408a      	lsls	r2, r1
 8000cce:	4b41      	ldr	r3, [pc, #260]	; (8000dd4 <__aeabi_ddiv+0x258>)
 8000cd0:	4458      	add	r0, fp
 8000cd2:	469b      	mov	fp, r3
 8000cd4:	4483      	add	fp, r0
 8000cd6:	2000      	movs	r0, #0
 8000cd8:	e78d      	b.n	8000bf6 <__aeabi_ddiv+0x7a>
 8000cda:	464b      	mov	r3, r9
 8000cdc:	4323      	orrs	r3, r4
 8000cde:	4698      	mov	r8, r3
 8000ce0:	d140      	bne.n	8000d64 <__aeabi_ddiv+0x1e8>
 8000ce2:	2308      	movs	r3, #8
 8000ce4:	4699      	mov	r9, r3
 8000ce6:	3b06      	subs	r3, #6
 8000ce8:	2500      	movs	r5, #0
 8000cea:	4683      	mov	fp, r0
 8000cec:	9300      	str	r3, [sp, #0]
 8000cee:	e769      	b.n	8000bc4 <__aeabi_ddiv+0x48>
 8000cf0:	46b2      	mov	sl, r6
 8000cf2:	9b00      	ldr	r3, [sp, #0]
 8000cf4:	2b02      	cmp	r3, #2
 8000cf6:	d0a9      	beq.n	8000c4c <__aeabi_ddiv+0xd0>
 8000cf8:	2b03      	cmp	r3, #3
 8000cfa:	d100      	bne.n	8000cfe <__aeabi_ddiv+0x182>
 8000cfc:	e211      	b.n	8001122 <__aeabi_ddiv+0x5a6>
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d093      	beq.n	8000c2a <__aeabi_ddiv+0xae>
 8000d02:	4a35      	ldr	r2, [pc, #212]	; (8000dd8 <__aeabi_ddiv+0x25c>)
 8000d04:	445a      	add	r2, fp
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	dc00      	bgt.n	8000d0c <__aeabi_ddiv+0x190>
 8000d0a:	e13c      	b.n	8000f86 <__aeabi_ddiv+0x40a>
 8000d0c:	076b      	lsls	r3, r5, #29
 8000d0e:	d000      	beq.n	8000d12 <__aeabi_ddiv+0x196>
 8000d10:	e1a7      	b.n	8001062 <__aeabi_ddiv+0x4e6>
 8000d12:	08ed      	lsrs	r5, r5, #3
 8000d14:	4643      	mov	r3, r8
 8000d16:	01db      	lsls	r3, r3, #7
 8000d18:	d506      	bpl.n	8000d28 <__aeabi_ddiv+0x1ac>
 8000d1a:	4642      	mov	r2, r8
 8000d1c:	4b2f      	ldr	r3, [pc, #188]	; (8000ddc <__aeabi_ddiv+0x260>)
 8000d1e:	401a      	ands	r2, r3
 8000d20:	4690      	mov	r8, r2
 8000d22:	2280      	movs	r2, #128	; 0x80
 8000d24:	00d2      	lsls	r2, r2, #3
 8000d26:	445a      	add	r2, fp
 8000d28:	4b2d      	ldr	r3, [pc, #180]	; (8000de0 <__aeabi_ddiv+0x264>)
 8000d2a:	429a      	cmp	r2, r3
 8000d2c:	dc8e      	bgt.n	8000c4c <__aeabi_ddiv+0xd0>
 8000d2e:	4643      	mov	r3, r8
 8000d30:	0552      	lsls	r2, r2, #21
 8000d32:	0758      	lsls	r0, r3, #29
 8000d34:	025c      	lsls	r4, r3, #9
 8000d36:	4305      	orrs	r5, r0
 8000d38:	0b24      	lsrs	r4, r4, #12
 8000d3a:	0d53      	lsrs	r3, r2, #21
 8000d3c:	e778      	b.n	8000c30 <__aeabi_ddiv+0xb4>
 8000d3e:	46ba      	mov	sl, r7
 8000d40:	46a0      	mov	r8, r4
 8000d42:	0015      	movs	r5, r2
 8000d44:	9000      	str	r0, [sp, #0]
 8000d46:	e7d4      	b.n	8000cf2 <__aeabi_ddiv+0x176>
 8000d48:	464a      	mov	r2, r9
 8000d4a:	2303      	movs	r3, #3
 8000d4c:	431a      	orrs	r2, r3
 8000d4e:	4691      	mov	r9, r2
 8000d50:	2003      	movs	r0, #3
 8000d52:	4652      	mov	r2, sl
 8000d54:	e74f      	b.n	8000bf6 <__aeabi_ddiv+0x7a>
 8000d56:	4649      	mov	r1, r9
 8000d58:	2301      	movs	r3, #1
 8000d5a:	4319      	orrs	r1, r3
 8000d5c:	4689      	mov	r9, r1
 8000d5e:	2400      	movs	r4, #0
 8000d60:	2001      	movs	r0, #1
 8000d62:	e748      	b.n	8000bf6 <__aeabi_ddiv+0x7a>
 8000d64:	230c      	movs	r3, #12
 8000d66:	4699      	mov	r9, r3
 8000d68:	3b09      	subs	r3, #9
 8000d6a:	46a0      	mov	r8, r4
 8000d6c:	4683      	mov	fp, r0
 8000d6e:	9300      	str	r3, [sp, #0]
 8000d70:	e728      	b.n	8000bc4 <__aeabi_ddiv+0x48>
 8000d72:	2304      	movs	r3, #4
 8000d74:	4699      	mov	r9, r3
 8000d76:	2300      	movs	r3, #0
 8000d78:	469b      	mov	fp, r3
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	2500      	movs	r5, #0
 8000d7e:	9300      	str	r3, [sp, #0]
 8000d80:	e720      	b.n	8000bc4 <__aeabi_ddiv+0x48>
 8000d82:	2300      	movs	r3, #0
 8000d84:	2480      	movs	r4, #128	; 0x80
 8000d86:	469a      	mov	sl, r3
 8000d88:	2500      	movs	r5, #0
 8000d8a:	4b0d      	ldr	r3, [pc, #52]	; (8000dc0 <__aeabi_ddiv+0x244>)
 8000d8c:	0324      	lsls	r4, r4, #12
 8000d8e:	e74f      	b.n	8000c30 <__aeabi_ddiv+0xb4>
 8000d90:	2380      	movs	r3, #128	; 0x80
 8000d92:	4641      	mov	r1, r8
 8000d94:	031b      	lsls	r3, r3, #12
 8000d96:	4219      	tst	r1, r3
 8000d98:	d008      	beq.n	8000dac <__aeabi_ddiv+0x230>
 8000d9a:	421c      	tst	r4, r3
 8000d9c:	d106      	bne.n	8000dac <__aeabi_ddiv+0x230>
 8000d9e:	431c      	orrs	r4, r3
 8000da0:	0324      	lsls	r4, r4, #12
 8000da2:	46ba      	mov	sl, r7
 8000da4:	0015      	movs	r5, r2
 8000da6:	4b06      	ldr	r3, [pc, #24]	; (8000dc0 <__aeabi_ddiv+0x244>)
 8000da8:	0b24      	lsrs	r4, r4, #12
 8000daa:	e741      	b.n	8000c30 <__aeabi_ddiv+0xb4>
 8000dac:	2480      	movs	r4, #128	; 0x80
 8000dae:	4643      	mov	r3, r8
 8000db0:	0324      	lsls	r4, r4, #12
 8000db2:	431c      	orrs	r4, r3
 8000db4:	0324      	lsls	r4, r4, #12
 8000db6:	46b2      	mov	sl, r6
 8000db8:	4b01      	ldr	r3, [pc, #4]	; (8000dc0 <__aeabi_ddiv+0x244>)
 8000dba:	0b24      	lsrs	r4, r4, #12
 8000dbc:	e738      	b.n	8000c30 <__aeabi_ddiv+0xb4>
 8000dbe:	46c0      	nop			; (mov r8, r8)
 8000dc0:	000007ff 	.word	0x000007ff
 8000dc4:	fffffc01 	.word	0xfffffc01
 8000dc8:	0800d9ec 	.word	0x0800d9ec
 8000dcc:	fffff801 	.word	0xfffff801
 8000dd0:	fffffc0d 	.word	0xfffffc0d
 8000dd4:	000003f3 	.word	0x000003f3
 8000dd8:	000003ff 	.word	0x000003ff
 8000ddc:	feffffff 	.word	0xfeffffff
 8000de0:	000007fe 	.word	0x000007fe
 8000de4:	4544      	cmp	r4, r8
 8000de6:	d200      	bcs.n	8000dea <__aeabi_ddiv+0x26e>
 8000de8:	e116      	b.n	8001018 <__aeabi_ddiv+0x49c>
 8000dea:	d100      	bne.n	8000dee <__aeabi_ddiv+0x272>
 8000dec:	e111      	b.n	8001012 <__aeabi_ddiv+0x496>
 8000dee:	2301      	movs	r3, #1
 8000df0:	425b      	negs	r3, r3
 8000df2:	469c      	mov	ip, r3
 8000df4:	002e      	movs	r6, r5
 8000df6:	4640      	mov	r0, r8
 8000df8:	2500      	movs	r5, #0
 8000dfa:	44e3      	add	fp, ip
 8000dfc:	0223      	lsls	r3, r4, #8
 8000dfe:	0e14      	lsrs	r4, r2, #24
 8000e00:	431c      	orrs	r4, r3
 8000e02:	0c1b      	lsrs	r3, r3, #16
 8000e04:	4699      	mov	r9, r3
 8000e06:	0423      	lsls	r3, r4, #16
 8000e08:	0c1f      	lsrs	r7, r3, #16
 8000e0a:	0212      	lsls	r2, r2, #8
 8000e0c:	4649      	mov	r1, r9
 8000e0e:	9200      	str	r2, [sp, #0]
 8000e10:	9701      	str	r7, [sp, #4]
 8000e12:	f7ff f9fd 	bl	8000210 <__aeabi_uidivmod>
 8000e16:	0002      	movs	r2, r0
 8000e18:	437a      	muls	r2, r7
 8000e1a:	040b      	lsls	r3, r1, #16
 8000e1c:	0c31      	lsrs	r1, r6, #16
 8000e1e:	4680      	mov	r8, r0
 8000e20:	4319      	orrs	r1, r3
 8000e22:	428a      	cmp	r2, r1
 8000e24:	d90b      	bls.n	8000e3e <__aeabi_ddiv+0x2c2>
 8000e26:	2301      	movs	r3, #1
 8000e28:	425b      	negs	r3, r3
 8000e2a:	469c      	mov	ip, r3
 8000e2c:	1909      	adds	r1, r1, r4
 8000e2e:	44e0      	add	r8, ip
 8000e30:	428c      	cmp	r4, r1
 8000e32:	d804      	bhi.n	8000e3e <__aeabi_ddiv+0x2c2>
 8000e34:	428a      	cmp	r2, r1
 8000e36:	d902      	bls.n	8000e3e <__aeabi_ddiv+0x2c2>
 8000e38:	1e83      	subs	r3, r0, #2
 8000e3a:	4698      	mov	r8, r3
 8000e3c:	1909      	adds	r1, r1, r4
 8000e3e:	1a88      	subs	r0, r1, r2
 8000e40:	4649      	mov	r1, r9
 8000e42:	f7ff f9e5 	bl	8000210 <__aeabi_uidivmod>
 8000e46:	0409      	lsls	r1, r1, #16
 8000e48:	468c      	mov	ip, r1
 8000e4a:	0431      	lsls	r1, r6, #16
 8000e4c:	4666      	mov	r6, ip
 8000e4e:	9a01      	ldr	r2, [sp, #4]
 8000e50:	0c09      	lsrs	r1, r1, #16
 8000e52:	4342      	muls	r2, r0
 8000e54:	0003      	movs	r3, r0
 8000e56:	4331      	orrs	r1, r6
 8000e58:	428a      	cmp	r2, r1
 8000e5a:	d904      	bls.n	8000e66 <__aeabi_ddiv+0x2ea>
 8000e5c:	1909      	adds	r1, r1, r4
 8000e5e:	3b01      	subs	r3, #1
 8000e60:	428c      	cmp	r4, r1
 8000e62:	d800      	bhi.n	8000e66 <__aeabi_ddiv+0x2ea>
 8000e64:	e111      	b.n	800108a <__aeabi_ddiv+0x50e>
 8000e66:	1a89      	subs	r1, r1, r2
 8000e68:	4642      	mov	r2, r8
 8000e6a:	9e00      	ldr	r6, [sp, #0]
 8000e6c:	0412      	lsls	r2, r2, #16
 8000e6e:	431a      	orrs	r2, r3
 8000e70:	0c33      	lsrs	r3, r6, #16
 8000e72:	001f      	movs	r7, r3
 8000e74:	0c10      	lsrs	r0, r2, #16
 8000e76:	4690      	mov	r8, r2
 8000e78:	9302      	str	r3, [sp, #8]
 8000e7a:	0413      	lsls	r3, r2, #16
 8000e7c:	0432      	lsls	r2, r6, #16
 8000e7e:	0c16      	lsrs	r6, r2, #16
 8000e80:	0032      	movs	r2, r6
 8000e82:	0c1b      	lsrs	r3, r3, #16
 8000e84:	435a      	muls	r2, r3
 8000e86:	9603      	str	r6, [sp, #12]
 8000e88:	437b      	muls	r3, r7
 8000e8a:	4346      	muls	r6, r0
 8000e8c:	4378      	muls	r0, r7
 8000e8e:	0c17      	lsrs	r7, r2, #16
 8000e90:	46bc      	mov	ip, r7
 8000e92:	199b      	adds	r3, r3, r6
 8000e94:	4463      	add	r3, ip
 8000e96:	429e      	cmp	r6, r3
 8000e98:	d903      	bls.n	8000ea2 <__aeabi_ddiv+0x326>
 8000e9a:	2680      	movs	r6, #128	; 0x80
 8000e9c:	0276      	lsls	r6, r6, #9
 8000e9e:	46b4      	mov	ip, r6
 8000ea0:	4460      	add	r0, ip
 8000ea2:	0c1e      	lsrs	r6, r3, #16
 8000ea4:	1830      	adds	r0, r6, r0
 8000ea6:	0416      	lsls	r6, r2, #16
 8000ea8:	041b      	lsls	r3, r3, #16
 8000eaa:	0c36      	lsrs	r6, r6, #16
 8000eac:	199e      	adds	r6, r3, r6
 8000eae:	4281      	cmp	r1, r0
 8000eb0:	d200      	bcs.n	8000eb4 <__aeabi_ddiv+0x338>
 8000eb2:	e09c      	b.n	8000fee <__aeabi_ddiv+0x472>
 8000eb4:	d100      	bne.n	8000eb8 <__aeabi_ddiv+0x33c>
 8000eb6:	e097      	b.n	8000fe8 <__aeabi_ddiv+0x46c>
 8000eb8:	1bae      	subs	r6, r5, r6
 8000eba:	1a09      	subs	r1, r1, r0
 8000ebc:	42b5      	cmp	r5, r6
 8000ebe:	4180      	sbcs	r0, r0
 8000ec0:	4240      	negs	r0, r0
 8000ec2:	1a08      	subs	r0, r1, r0
 8000ec4:	4284      	cmp	r4, r0
 8000ec6:	d100      	bne.n	8000eca <__aeabi_ddiv+0x34e>
 8000ec8:	e111      	b.n	80010ee <__aeabi_ddiv+0x572>
 8000eca:	4649      	mov	r1, r9
 8000ecc:	f7ff f9a0 	bl	8000210 <__aeabi_uidivmod>
 8000ed0:	9a01      	ldr	r2, [sp, #4]
 8000ed2:	040b      	lsls	r3, r1, #16
 8000ed4:	4342      	muls	r2, r0
 8000ed6:	0c31      	lsrs	r1, r6, #16
 8000ed8:	0005      	movs	r5, r0
 8000eda:	4319      	orrs	r1, r3
 8000edc:	428a      	cmp	r2, r1
 8000ede:	d907      	bls.n	8000ef0 <__aeabi_ddiv+0x374>
 8000ee0:	1909      	adds	r1, r1, r4
 8000ee2:	3d01      	subs	r5, #1
 8000ee4:	428c      	cmp	r4, r1
 8000ee6:	d803      	bhi.n	8000ef0 <__aeabi_ddiv+0x374>
 8000ee8:	428a      	cmp	r2, r1
 8000eea:	d901      	bls.n	8000ef0 <__aeabi_ddiv+0x374>
 8000eec:	1e85      	subs	r5, r0, #2
 8000eee:	1909      	adds	r1, r1, r4
 8000ef0:	1a88      	subs	r0, r1, r2
 8000ef2:	4649      	mov	r1, r9
 8000ef4:	f7ff f98c 	bl	8000210 <__aeabi_uidivmod>
 8000ef8:	0409      	lsls	r1, r1, #16
 8000efa:	468c      	mov	ip, r1
 8000efc:	0431      	lsls	r1, r6, #16
 8000efe:	4666      	mov	r6, ip
 8000f00:	9a01      	ldr	r2, [sp, #4]
 8000f02:	0c09      	lsrs	r1, r1, #16
 8000f04:	4342      	muls	r2, r0
 8000f06:	0003      	movs	r3, r0
 8000f08:	4331      	orrs	r1, r6
 8000f0a:	428a      	cmp	r2, r1
 8000f0c:	d907      	bls.n	8000f1e <__aeabi_ddiv+0x3a2>
 8000f0e:	1909      	adds	r1, r1, r4
 8000f10:	3b01      	subs	r3, #1
 8000f12:	428c      	cmp	r4, r1
 8000f14:	d803      	bhi.n	8000f1e <__aeabi_ddiv+0x3a2>
 8000f16:	428a      	cmp	r2, r1
 8000f18:	d901      	bls.n	8000f1e <__aeabi_ddiv+0x3a2>
 8000f1a:	1e83      	subs	r3, r0, #2
 8000f1c:	1909      	adds	r1, r1, r4
 8000f1e:	9e03      	ldr	r6, [sp, #12]
 8000f20:	1a89      	subs	r1, r1, r2
 8000f22:	0032      	movs	r2, r6
 8000f24:	042d      	lsls	r5, r5, #16
 8000f26:	431d      	orrs	r5, r3
 8000f28:	9f02      	ldr	r7, [sp, #8]
 8000f2a:	042b      	lsls	r3, r5, #16
 8000f2c:	0c1b      	lsrs	r3, r3, #16
 8000f2e:	435a      	muls	r2, r3
 8000f30:	437b      	muls	r3, r7
 8000f32:	469c      	mov	ip, r3
 8000f34:	0c28      	lsrs	r0, r5, #16
 8000f36:	4346      	muls	r6, r0
 8000f38:	0c13      	lsrs	r3, r2, #16
 8000f3a:	44b4      	add	ip, r6
 8000f3c:	4463      	add	r3, ip
 8000f3e:	4378      	muls	r0, r7
 8000f40:	429e      	cmp	r6, r3
 8000f42:	d903      	bls.n	8000f4c <__aeabi_ddiv+0x3d0>
 8000f44:	2680      	movs	r6, #128	; 0x80
 8000f46:	0276      	lsls	r6, r6, #9
 8000f48:	46b4      	mov	ip, r6
 8000f4a:	4460      	add	r0, ip
 8000f4c:	0c1e      	lsrs	r6, r3, #16
 8000f4e:	0412      	lsls	r2, r2, #16
 8000f50:	041b      	lsls	r3, r3, #16
 8000f52:	0c12      	lsrs	r2, r2, #16
 8000f54:	1830      	adds	r0, r6, r0
 8000f56:	189b      	adds	r3, r3, r2
 8000f58:	4281      	cmp	r1, r0
 8000f5a:	d306      	bcc.n	8000f6a <__aeabi_ddiv+0x3ee>
 8000f5c:	d002      	beq.n	8000f64 <__aeabi_ddiv+0x3e8>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	431d      	orrs	r5, r3
 8000f62:	e6ce      	b.n	8000d02 <__aeabi_ddiv+0x186>
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d100      	bne.n	8000f6a <__aeabi_ddiv+0x3ee>
 8000f68:	e6cb      	b.n	8000d02 <__aeabi_ddiv+0x186>
 8000f6a:	1861      	adds	r1, r4, r1
 8000f6c:	1e6e      	subs	r6, r5, #1
 8000f6e:	42a1      	cmp	r1, r4
 8000f70:	d200      	bcs.n	8000f74 <__aeabi_ddiv+0x3f8>
 8000f72:	e0a4      	b.n	80010be <__aeabi_ddiv+0x542>
 8000f74:	4281      	cmp	r1, r0
 8000f76:	d200      	bcs.n	8000f7a <__aeabi_ddiv+0x3fe>
 8000f78:	e0c9      	b.n	800110e <__aeabi_ddiv+0x592>
 8000f7a:	d100      	bne.n	8000f7e <__aeabi_ddiv+0x402>
 8000f7c:	e0d9      	b.n	8001132 <__aeabi_ddiv+0x5b6>
 8000f7e:	0035      	movs	r5, r6
 8000f80:	e7ed      	b.n	8000f5e <__aeabi_ddiv+0x3e2>
 8000f82:	2501      	movs	r5, #1
 8000f84:	426d      	negs	r5, r5
 8000f86:	2101      	movs	r1, #1
 8000f88:	1a89      	subs	r1, r1, r2
 8000f8a:	2938      	cmp	r1, #56	; 0x38
 8000f8c:	dd00      	ble.n	8000f90 <__aeabi_ddiv+0x414>
 8000f8e:	e64c      	b.n	8000c2a <__aeabi_ddiv+0xae>
 8000f90:	291f      	cmp	r1, #31
 8000f92:	dc00      	bgt.n	8000f96 <__aeabi_ddiv+0x41a>
 8000f94:	e07f      	b.n	8001096 <__aeabi_ddiv+0x51a>
 8000f96:	231f      	movs	r3, #31
 8000f98:	425b      	negs	r3, r3
 8000f9a:	1a9a      	subs	r2, r3, r2
 8000f9c:	4643      	mov	r3, r8
 8000f9e:	40d3      	lsrs	r3, r2
 8000fa0:	2920      	cmp	r1, #32
 8000fa2:	d004      	beq.n	8000fae <__aeabi_ddiv+0x432>
 8000fa4:	4644      	mov	r4, r8
 8000fa6:	4a65      	ldr	r2, [pc, #404]	; (800113c <__aeabi_ddiv+0x5c0>)
 8000fa8:	445a      	add	r2, fp
 8000faa:	4094      	lsls	r4, r2
 8000fac:	4325      	orrs	r5, r4
 8000fae:	1e6a      	subs	r2, r5, #1
 8000fb0:	4195      	sbcs	r5, r2
 8000fb2:	2207      	movs	r2, #7
 8000fb4:	432b      	orrs	r3, r5
 8000fb6:	0015      	movs	r5, r2
 8000fb8:	2400      	movs	r4, #0
 8000fba:	401d      	ands	r5, r3
 8000fbc:	421a      	tst	r2, r3
 8000fbe:	d100      	bne.n	8000fc2 <__aeabi_ddiv+0x446>
 8000fc0:	e0a1      	b.n	8001106 <__aeabi_ddiv+0x58a>
 8000fc2:	220f      	movs	r2, #15
 8000fc4:	2400      	movs	r4, #0
 8000fc6:	401a      	ands	r2, r3
 8000fc8:	2a04      	cmp	r2, #4
 8000fca:	d100      	bne.n	8000fce <__aeabi_ddiv+0x452>
 8000fcc:	e098      	b.n	8001100 <__aeabi_ddiv+0x584>
 8000fce:	1d1a      	adds	r2, r3, #4
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	419b      	sbcs	r3, r3
 8000fd4:	425b      	negs	r3, r3
 8000fd6:	18e4      	adds	r4, r4, r3
 8000fd8:	0013      	movs	r3, r2
 8000fda:	0222      	lsls	r2, r4, #8
 8000fdc:	d400      	bmi.n	8000fe0 <__aeabi_ddiv+0x464>
 8000fde:	e08f      	b.n	8001100 <__aeabi_ddiv+0x584>
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	2400      	movs	r4, #0
 8000fe4:	2500      	movs	r5, #0
 8000fe6:	e623      	b.n	8000c30 <__aeabi_ddiv+0xb4>
 8000fe8:	42b5      	cmp	r5, r6
 8000fea:	d300      	bcc.n	8000fee <__aeabi_ddiv+0x472>
 8000fec:	e764      	b.n	8000eb8 <__aeabi_ddiv+0x33c>
 8000fee:	4643      	mov	r3, r8
 8000ff0:	1e5a      	subs	r2, r3, #1
 8000ff2:	9b00      	ldr	r3, [sp, #0]
 8000ff4:	469c      	mov	ip, r3
 8000ff6:	4465      	add	r5, ip
 8000ff8:	001f      	movs	r7, r3
 8000ffa:	429d      	cmp	r5, r3
 8000ffc:	419b      	sbcs	r3, r3
 8000ffe:	425b      	negs	r3, r3
 8001000:	191b      	adds	r3, r3, r4
 8001002:	18c9      	adds	r1, r1, r3
 8001004:	428c      	cmp	r4, r1
 8001006:	d23a      	bcs.n	800107e <__aeabi_ddiv+0x502>
 8001008:	4288      	cmp	r0, r1
 800100a:	d863      	bhi.n	80010d4 <__aeabi_ddiv+0x558>
 800100c:	d060      	beq.n	80010d0 <__aeabi_ddiv+0x554>
 800100e:	4690      	mov	r8, r2
 8001010:	e752      	b.n	8000eb8 <__aeabi_ddiv+0x33c>
 8001012:	42aa      	cmp	r2, r5
 8001014:	d900      	bls.n	8001018 <__aeabi_ddiv+0x49c>
 8001016:	e6ea      	b.n	8000dee <__aeabi_ddiv+0x272>
 8001018:	4643      	mov	r3, r8
 800101a:	07de      	lsls	r6, r3, #31
 800101c:	0858      	lsrs	r0, r3, #1
 800101e:	086b      	lsrs	r3, r5, #1
 8001020:	431e      	orrs	r6, r3
 8001022:	07ed      	lsls	r5, r5, #31
 8001024:	e6ea      	b.n	8000dfc <__aeabi_ddiv+0x280>
 8001026:	4648      	mov	r0, r9
 8001028:	f001 f838 	bl	800209c <__clzsi2>
 800102c:	0001      	movs	r1, r0
 800102e:	0002      	movs	r2, r0
 8001030:	3115      	adds	r1, #21
 8001032:	3220      	adds	r2, #32
 8001034:	291c      	cmp	r1, #28
 8001036:	dc00      	bgt.n	800103a <__aeabi_ddiv+0x4be>
 8001038:	e61a      	b.n	8000c70 <__aeabi_ddiv+0xf4>
 800103a:	464b      	mov	r3, r9
 800103c:	3808      	subs	r0, #8
 800103e:	4083      	lsls	r3, r0
 8001040:	2500      	movs	r5, #0
 8001042:	4698      	mov	r8, r3
 8001044:	e620      	b.n	8000c88 <__aeabi_ddiv+0x10c>
 8001046:	f001 f829 	bl	800209c <__clzsi2>
 800104a:	0003      	movs	r3, r0
 800104c:	001a      	movs	r2, r3
 800104e:	3215      	adds	r2, #21
 8001050:	3020      	adds	r0, #32
 8001052:	2a1c      	cmp	r2, #28
 8001054:	dc00      	bgt.n	8001058 <__aeabi_ddiv+0x4dc>
 8001056:	e630      	b.n	8000cba <__aeabi_ddiv+0x13e>
 8001058:	4654      	mov	r4, sl
 800105a:	3b08      	subs	r3, #8
 800105c:	2200      	movs	r2, #0
 800105e:	409c      	lsls	r4, r3
 8001060:	e635      	b.n	8000cce <__aeabi_ddiv+0x152>
 8001062:	230f      	movs	r3, #15
 8001064:	402b      	ands	r3, r5
 8001066:	2b04      	cmp	r3, #4
 8001068:	d100      	bne.n	800106c <__aeabi_ddiv+0x4f0>
 800106a:	e652      	b.n	8000d12 <__aeabi_ddiv+0x196>
 800106c:	2305      	movs	r3, #5
 800106e:	425b      	negs	r3, r3
 8001070:	42ab      	cmp	r3, r5
 8001072:	419b      	sbcs	r3, r3
 8001074:	3504      	adds	r5, #4
 8001076:	425b      	negs	r3, r3
 8001078:	08ed      	lsrs	r5, r5, #3
 800107a:	4498      	add	r8, r3
 800107c:	e64a      	b.n	8000d14 <__aeabi_ddiv+0x198>
 800107e:	428c      	cmp	r4, r1
 8001080:	d1c5      	bne.n	800100e <__aeabi_ddiv+0x492>
 8001082:	42af      	cmp	r7, r5
 8001084:	d9c0      	bls.n	8001008 <__aeabi_ddiv+0x48c>
 8001086:	4690      	mov	r8, r2
 8001088:	e716      	b.n	8000eb8 <__aeabi_ddiv+0x33c>
 800108a:	428a      	cmp	r2, r1
 800108c:	d800      	bhi.n	8001090 <__aeabi_ddiv+0x514>
 800108e:	e6ea      	b.n	8000e66 <__aeabi_ddiv+0x2ea>
 8001090:	1e83      	subs	r3, r0, #2
 8001092:	1909      	adds	r1, r1, r4
 8001094:	e6e7      	b.n	8000e66 <__aeabi_ddiv+0x2ea>
 8001096:	4a2a      	ldr	r2, [pc, #168]	; (8001140 <__aeabi_ddiv+0x5c4>)
 8001098:	0028      	movs	r0, r5
 800109a:	445a      	add	r2, fp
 800109c:	4643      	mov	r3, r8
 800109e:	4095      	lsls	r5, r2
 80010a0:	4093      	lsls	r3, r2
 80010a2:	40c8      	lsrs	r0, r1
 80010a4:	1e6a      	subs	r2, r5, #1
 80010a6:	4195      	sbcs	r5, r2
 80010a8:	4644      	mov	r4, r8
 80010aa:	4303      	orrs	r3, r0
 80010ac:	432b      	orrs	r3, r5
 80010ae:	40cc      	lsrs	r4, r1
 80010b0:	075a      	lsls	r2, r3, #29
 80010b2:	d092      	beq.n	8000fda <__aeabi_ddiv+0x45e>
 80010b4:	220f      	movs	r2, #15
 80010b6:	401a      	ands	r2, r3
 80010b8:	2a04      	cmp	r2, #4
 80010ba:	d188      	bne.n	8000fce <__aeabi_ddiv+0x452>
 80010bc:	e78d      	b.n	8000fda <__aeabi_ddiv+0x45e>
 80010be:	0035      	movs	r5, r6
 80010c0:	4281      	cmp	r1, r0
 80010c2:	d000      	beq.n	80010c6 <__aeabi_ddiv+0x54a>
 80010c4:	e74b      	b.n	8000f5e <__aeabi_ddiv+0x3e2>
 80010c6:	9a00      	ldr	r2, [sp, #0]
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d000      	beq.n	80010ce <__aeabi_ddiv+0x552>
 80010cc:	e747      	b.n	8000f5e <__aeabi_ddiv+0x3e2>
 80010ce:	e618      	b.n	8000d02 <__aeabi_ddiv+0x186>
 80010d0:	42ae      	cmp	r6, r5
 80010d2:	d99c      	bls.n	800100e <__aeabi_ddiv+0x492>
 80010d4:	2302      	movs	r3, #2
 80010d6:	425b      	negs	r3, r3
 80010d8:	469c      	mov	ip, r3
 80010da:	9b00      	ldr	r3, [sp, #0]
 80010dc:	44e0      	add	r8, ip
 80010de:	469c      	mov	ip, r3
 80010e0:	4465      	add	r5, ip
 80010e2:	429d      	cmp	r5, r3
 80010e4:	419b      	sbcs	r3, r3
 80010e6:	425b      	negs	r3, r3
 80010e8:	191b      	adds	r3, r3, r4
 80010ea:	18c9      	adds	r1, r1, r3
 80010ec:	e6e4      	b.n	8000eb8 <__aeabi_ddiv+0x33c>
 80010ee:	4a15      	ldr	r2, [pc, #84]	; (8001144 <__aeabi_ddiv+0x5c8>)
 80010f0:	445a      	add	r2, fp
 80010f2:	2a00      	cmp	r2, #0
 80010f4:	dc00      	bgt.n	80010f8 <__aeabi_ddiv+0x57c>
 80010f6:	e744      	b.n	8000f82 <__aeabi_ddiv+0x406>
 80010f8:	2301      	movs	r3, #1
 80010fa:	2500      	movs	r5, #0
 80010fc:	4498      	add	r8, r3
 80010fe:	e609      	b.n	8000d14 <__aeabi_ddiv+0x198>
 8001100:	0765      	lsls	r5, r4, #29
 8001102:	0264      	lsls	r4, r4, #9
 8001104:	0b24      	lsrs	r4, r4, #12
 8001106:	08db      	lsrs	r3, r3, #3
 8001108:	431d      	orrs	r5, r3
 800110a:	2300      	movs	r3, #0
 800110c:	e590      	b.n	8000c30 <__aeabi_ddiv+0xb4>
 800110e:	9e00      	ldr	r6, [sp, #0]
 8001110:	3d02      	subs	r5, #2
 8001112:	0072      	lsls	r2, r6, #1
 8001114:	42b2      	cmp	r2, r6
 8001116:	41bf      	sbcs	r7, r7
 8001118:	427f      	negs	r7, r7
 800111a:	193c      	adds	r4, r7, r4
 800111c:	1909      	adds	r1, r1, r4
 800111e:	9200      	str	r2, [sp, #0]
 8001120:	e7ce      	b.n	80010c0 <__aeabi_ddiv+0x544>
 8001122:	2480      	movs	r4, #128	; 0x80
 8001124:	4643      	mov	r3, r8
 8001126:	0324      	lsls	r4, r4, #12
 8001128:	431c      	orrs	r4, r3
 800112a:	0324      	lsls	r4, r4, #12
 800112c:	4b06      	ldr	r3, [pc, #24]	; (8001148 <__aeabi_ddiv+0x5cc>)
 800112e:	0b24      	lsrs	r4, r4, #12
 8001130:	e57e      	b.n	8000c30 <__aeabi_ddiv+0xb4>
 8001132:	9a00      	ldr	r2, [sp, #0]
 8001134:	429a      	cmp	r2, r3
 8001136:	d3ea      	bcc.n	800110e <__aeabi_ddiv+0x592>
 8001138:	0035      	movs	r5, r6
 800113a:	e7c4      	b.n	80010c6 <__aeabi_ddiv+0x54a>
 800113c:	0000043e 	.word	0x0000043e
 8001140:	0000041e 	.word	0x0000041e
 8001144:	000003ff 	.word	0x000003ff
 8001148:	000007ff 	.word	0x000007ff

0800114c <__eqdf2>:
 800114c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800114e:	464f      	mov	r7, r9
 8001150:	4646      	mov	r6, r8
 8001152:	46d6      	mov	lr, sl
 8001154:	4694      	mov	ip, r2
 8001156:	4691      	mov	r9, r2
 8001158:	031a      	lsls	r2, r3, #12
 800115a:	0b12      	lsrs	r2, r2, #12
 800115c:	4d18      	ldr	r5, [pc, #96]	; (80011c0 <__eqdf2+0x74>)
 800115e:	b5c0      	push	{r6, r7, lr}
 8001160:	004c      	lsls	r4, r1, #1
 8001162:	030f      	lsls	r7, r1, #12
 8001164:	4692      	mov	sl, r2
 8001166:	005a      	lsls	r2, r3, #1
 8001168:	0006      	movs	r6, r0
 800116a:	4680      	mov	r8, r0
 800116c:	0b3f      	lsrs	r7, r7, #12
 800116e:	2001      	movs	r0, #1
 8001170:	0d64      	lsrs	r4, r4, #21
 8001172:	0fc9      	lsrs	r1, r1, #31
 8001174:	0d52      	lsrs	r2, r2, #21
 8001176:	0fdb      	lsrs	r3, r3, #31
 8001178:	42ac      	cmp	r4, r5
 800117a:	d00a      	beq.n	8001192 <__eqdf2+0x46>
 800117c:	42aa      	cmp	r2, r5
 800117e:	d003      	beq.n	8001188 <__eqdf2+0x3c>
 8001180:	4294      	cmp	r4, r2
 8001182:	d101      	bne.n	8001188 <__eqdf2+0x3c>
 8001184:	4557      	cmp	r7, sl
 8001186:	d00d      	beq.n	80011a4 <__eqdf2+0x58>
 8001188:	bce0      	pop	{r5, r6, r7}
 800118a:	46ba      	mov	sl, r7
 800118c:	46b1      	mov	r9, r6
 800118e:	46a8      	mov	r8, r5
 8001190:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001192:	003d      	movs	r5, r7
 8001194:	4335      	orrs	r5, r6
 8001196:	d1f7      	bne.n	8001188 <__eqdf2+0x3c>
 8001198:	42a2      	cmp	r2, r4
 800119a:	d1f5      	bne.n	8001188 <__eqdf2+0x3c>
 800119c:	4652      	mov	r2, sl
 800119e:	4665      	mov	r5, ip
 80011a0:	432a      	orrs	r2, r5
 80011a2:	d1f1      	bne.n	8001188 <__eqdf2+0x3c>
 80011a4:	2001      	movs	r0, #1
 80011a6:	45c8      	cmp	r8, r9
 80011a8:	d1ee      	bne.n	8001188 <__eqdf2+0x3c>
 80011aa:	4299      	cmp	r1, r3
 80011ac:	d006      	beq.n	80011bc <__eqdf2+0x70>
 80011ae:	2c00      	cmp	r4, #0
 80011b0:	d1ea      	bne.n	8001188 <__eqdf2+0x3c>
 80011b2:	433e      	orrs	r6, r7
 80011b4:	0030      	movs	r0, r6
 80011b6:	1e46      	subs	r6, r0, #1
 80011b8:	41b0      	sbcs	r0, r6
 80011ba:	e7e5      	b.n	8001188 <__eqdf2+0x3c>
 80011bc:	2000      	movs	r0, #0
 80011be:	e7e3      	b.n	8001188 <__eqdf2+0x3c>
 80011c0:	000007ff 	.word	0x000007ff

080011c4 <__gedf2>:
 80011c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011c6:	464e      	mov	r6, r9
 80011c8:	4645      	mov	r5, r8
 80011ca:	4657      	mov	r7, sl
 80011cc:	46de      	mov	lr, fp
 80011ce:	0004      	movs	r4, r0
 80011d0:	0018      	movs	r0, r3
 80011d2:	b5e0      	push	{r5, r6, r7, lr}
 80011d4:	0016      	movs	r6, r2
 80011d6:	031b      	lsls	r3, r3, #12
 80011d8:	0b1b      	lsrs	r3, r3, #12
 80011da:	4d32      	ldr	r5, [pc, #200]	; (80012a4 <__gedf2+0xe0>)
 80011dc:	030f      	lsls	r7, r1, #12
 80011de:	004a      	lsls	r2, r1, #1
 80011e0:	4699      	mov	r9, r3
 80011e2:	0043      	lsls	r3, r0, #1
 80011e4:	46a4      	mov	ip, r4
 80011e6:	46b0      	mov	r8, r6
 80011e8:	0b3f      	lsrs	r7, r7, #12
 80011ea:	0d52      	lsrs	r2, r2, #21
 80011ec:	0fc9      	lsrs	r1, r1, #31
 80011ee:	0d5b      	lsrs	r3, r3, #21
 80011f0:	0fc0      	lsrs	r0, r0, #31
 80011f2:	42aa      	cmp	r2, r5
 80011f4:	d029      	beq.n	800124a <__gedf2+0x86>
 80011f6:	42ab      	cmp	r3, r5
 80011f8:	d018      	beq.n	800122c <__gedf2+0x68>
 80011fa:	2a00      	cmp	r2, #0
 80011fc:	d12a      	bne.n	8001254 <__gedf2+0x90>
 80011fe:	433c      	orrs	r4, r7
 8001200:	46a3      	mov	fp, r4
 8001202:	4265      	negs	r5, r4
 8001204:	4165      	adcs	r5, r4
 8001206:	2b00      	cmp	r3, #0
 8001208:	d102      	bne.n	8001210 <__gedf2+0x4c>
 800120a:	464c      	mov	r4, r9
 800120c:	4326      	orrs	r6, r4
 800120e:	d027      	beq.n	8001260 <__gedf2+0x9c>
 8001210:	2d00      	cmp	r5, #0
 8001212:	d115      	bne.n	8001240 <__gedf2+0x7c>
 8001214:	4281      	cmp	r1, r0
 8001216:	d028      	beq.n	800126a <__gedf2+0xa6>
 8001218:	2002      	movs	r0, #2
 800121a:	3901      	subs	r1, #1
 800121c:	4008      	ands	r0, r1
 800121e:	3801      	subs	r0, #1
 8001220:	bcf0      	pop	{r4, r5, r6, r7}
 8001222:	46bb      	mov	fp, r7
 8001224:	46b2      	mov	sl, r6
 8001226:	46a9      	mov	r9, r5
 8001228:	46a0      	mov	r8, r4
 800122a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800122c:	464d      	mov	r5, r9
 800122e:	432e      	orrs	r6, r5
 8001230:	d12f      	bne.n	8001292 <__gedf2+0xce>
 8001232:	2a00      	cmp	r2, #0
 8001234:	d1ee      	bne.n	8001214 <__gedf2+0x50>
 8001236:	433c      	orrs	r4, r7
 8001238:	4265      	negs	r5, r4
 800123a:	4165      	adcs	r5, r4
 800123c:	2d00      	cmp	r5, #0
 800123e:	d0e9      	beq.n	8001214 <__gedf2+0x50>
 8001240:	2800      	cmp	r0, #0
 8001242:	d1ed      	bne.n	8001220 <__gedf2+0x5c>
 8001244:	2001      	movs	r0, #1
 8001246:	4240      	negs	r0, r0
 8001248:	e7ea      	b.n	8001220 <__gedf2+0x5c>
 800124a:	003d      	movs	r5, r7
 800124c:	4325      	orrs	r5, r4
 800124e:	d120      	bne.n	8001292 <__gedf2+0xce>
 8001250:	4293      	cmp	r3, r2
 8001252:	d0eb      	beq.n	800122c <__gedf2+0x68>
 8001254:	2b00      	cmp	r3, #0
 8001256:	d1dd      	bne.n	8001214 <__gedf2+0x50>
 8001258:	464c      	mov	r4, r9
 800125a:	4326      	orrs	r6, r4
 800125c:	d1da      	bne.n	8001214 <__gedf2+0x50>
 800125e:	e7db      	b.n	8001218 <__gedf2+0x54>
 8001260:	465b      	mov	r3, fp
 8001262:	2000      	movs	r0, #0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d0db      	beq.n	8001220 <__gedf2+0x5c>
 8001268:	e7d6      	b.n	8001218 <__gedf2+0x54>
 800126a:	429a      	cmp	r2, r3
 800126c:	dc0a      	bgt.n	8001284 <__gedf2+0xc0>
 800126e:	dbe7      	blt.n	8001240 <__gedf2+0x7c>
 8001270:	454f      	cmp	r7, r9
 8001272:	d8d1      	bhi.n	8001218 <__gedf2+0x54>
 8001274:	d010      	beq.n	8001298 <__gedf2+0xd4>
 8001276:	2000      	movs	r0, #0
 8001278:	454f      	cmp	r7, r9
 800127a:	d2d1      	bcs.n	8001220 <__gedf2+0x5c>
 800127c:	2900      	cmp	r1, #0
 800127e:	d0e1      	beq.n	8001244 <__gedf2+0x80>
 8001280:	0008      	movs	r0, r1
 8001282:	e7cd      	b.n	8001220 <__gedf2+0x5c>
 8001284:	4243      	negs	r3, r0
 8001286:	4158      	adcs	r0, r3
 8001288:	2302      	movs	r3, #2
 800128a:	4240      	negs	r0, r0
 800128c:	4018      	ands	r0, r3
 800128e:	3801      	subs	r0, #1
 8001290:	e7c6      	b.n	8001220 <__gedf2+0x5c>
 8001292:	2002      	movs	r0, #2
 8001294:	4240      	negs	r0, r0
 8001296:	e7c3      	b.n	8001220 <__gedf2+0x5c>
 8001298:	45c4      	cmp	ip, r8
 800129a:	d8bd      	bhi.n	8001218 <__gedf2+0x54>
 800129c:	2000      	movs	r0, #0
 800129e:	45c4      	cmp	ip, r8
 80012a0:	d2be      	bcs.n	8001220 <__gedf2+0x5c>
 80012a2:	e7eb      	b.n	800127c <__gedf2+0xb8>
 80012a4:	000007ff 	.word	0x000007ff

080012a8 <__ledf2>:
 80012a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012aa:	464e      	mov	r6, r9
 80012ac:	4645      	mov	r5, r8
 80012ae:	4657      	mov	r7, sl
 80012b0:	46de      	mov	lr, fp
 80012b2:	0004      	movs	r4, r0
 80012b4:	0018      	movs	r0, r3
 80012b6:	b5e0      	push	{r5, r6, r7, lr}
 80012b8:	0016      	movs	r6, r2
 80012ba:	031b      	lsls	r3, r3, #12
 80012bc:	0b1b      	lsrs	r3, r3, #12
 80012be:	4d31      	ldr	r5, [pc, #196]	; (8001384 <__ledf2+0xdc>)
 80012c0:	030f      	lsls	r7, r1, #12
 80012c2:	004a      	lsls	r2, r1, #1
 80012c4:	4699      	mov	r9, r3
 80012c6:	0043      	lsls	r3, r0, #1
 80012c8:	46a4      	mov	ip, r4
 80012ca:	46b0      	mov	r8, r6
 80012cc:	0b3f      	lsrs	r7, r7, #12
 80012ce:	0d52      	lsrs	r2, r2, #21
 80012d0:	0fc9      	lsrs	r1, r1, #31
 80012d2:	0d5b      	lsrs	r3, r3, #21
 80012d4:	0fc0      	lsrs	r0, r0, #31
 80012d6:	42aa      	cmp	r2, r5
 80012d8:	d011      	beq.n	80012fe <__ledf2+0x56>
 80012da:	42ab      	cmp	r3, r5
 80012dc:	d014      	beq.n	8001308 <__ledf2+0x60>
 80012de:	2a00      	cmp	r2, #0
 80012e0:	d12f      	bne.n	8001342 <__ledf2+0x9a>
 80012e2:	433c      	orrs	r4, r7
 80012e4:	46a3      	mov	fp, r4
 80012e6:	4265      	negs	r5, r4
 80012e8:	4165      	adcs	r5, r4
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d114      	bne.n	8001318 <__ledf2+0x70>
 80012ee:	464c      	mov	r4, r9
 80012f0:	4326      	orrs	r6, r4
 80012f2:	d111      	bne.n	8001318 <__ledf2+0x70>
 80012f4:	465b      	mov	r3, fp
 80012f6:	2000      	movs	r0, #0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d017      	beq.n	800132c <__ledf2+0x84>
 80012fc:	e010      	b.n	8001320 <__ledf2+0x78>
 80012fe:	003d      	movs	r5, r7
 8001300:	4325      	orrs	r5, r4
 8001302:	d112      	bne.n	800132a <__ledf2+0x82>
 8001304:	4293      	cmp	r3, r2
 8001306:	d11c      	bne.n	8001342 <__ledf2+0x9a>
 8001308:	464d      	mov	r5, r9
 800130a:	432e      	orrs	r6, r5
 800130c:	d10d      	bne.n	800132a <__ledf2+0x82>
 800130e:	2a00      	cmp	r2, #0
 8001310:	d104      	bne.n	800131c <__ledf2+0x74>
 8001312:	433c      	orrs	r4, r7
 8001314:	4265      	negs	r5, r4
 8001316:	4165      	adcs	r5, r4
 8001318:	2d00      	cmp	r5, #0
 800131a:	d10d      	bne.n	8001338 <__ledf2+0x90>
 800131c:	4281      	cmp	r1, r0
 800131e:	d016      	beq.n	800134e <__ledf2+0xa6>
 8001320:	2002      	movs	r0, #2
 8001322:	3901      	subs	r1, #1
 8001324:	4008      	ands	r0, r1
 8001326:	3801      	subs	r0, #1
 8001328:	e000      	b.n	800132c <__ledf2+0x84>
 800132a:	2002      	movs	r0, #2
 800132c:	bcf0      	pop	{r4, r5, r6, r7}
 800132e:	46bb      	mov	fp, r7
 8001330:	46b2      	mov	sl, r6
 8001332:	46a9      	mov	r9, r5
 8001334:	46a0      	mov	r8, r4
 8001336:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001338:	2800      	cmp	r0, #0
 800133a:	d1f7      	bne.n	800132c <__ledf2+0x84>
 800133c:	2001      	movs	r0, #1
 800133e:	4240      	negs	r0, r0
 8001340:	e7f4      	b.n	800132c <__ledf2+0x84>
 8001342:	2b00      	cmp	r3, #0
 8001344:	d1ea      	bne.n	800131c <__ledf2+0x74>
 8001346:	464c      	mov	r4, r9
 8001348:	4326      	orrs	r6, r4
 800134a:	d1e7      	bne.n	800131c <__ledf2+0x74>
 800134c:	e7e8      	b.n	8001320 <__ledf2+0x78>
 800134e:	429a      	cmp	r2, r3
 8001350:	dd06      	ble.n	8001360 <__ledf2+0xb8>
 8001352:	4243      	negs	r3, r0
 8001354:	4158      	adcs	r0, r3
 8001356:	2302      	movs	r3, #2
 8001358:	4240      	negs	r0, r0
 800135a:	4018      	ands	r0, r3
 800135c:	3801      	subs	r0, #1
 800135e:	e7e5      	b.n	800132c <__ledf2+0x84>
 8001360:	429a      	cmp	r2, r3
 8001362:	dbe9      	blt.n	8001338 <__ledf2+0x90>
 8001364:	454f      	cmp	r7, r9
 8001366:	d8db      	bhi.n	8001320 <__ledf2+0x78>
 8001368:	d006      	beq.n	8001378 <__ledf2+0xd0>
 800136a:	2000      	movs	r0, #0
 800136c:	454f      	cmp	r7, r9
 800136e:	d2dd      	bcs.n	800132c <__ledf2+0x84>
 8001370:	2900      	cmp	r1, #0
 8001372:	d0e3      	beq.n	800133c <__ledf2+0x94>
 8001374:	0008      	movs	r0, r1
 8001376:	e7d9      	b.n	800132c <__ledf2+0x84>
 8001378:	45c4      	cmp	ip, r8
 800137a:	d8d1      	bhi.n	8001320 <__ledf2+0x78>
 800137c:	2000      	movs	r0, #0
 800137e:	45c4      	cmp	ip, r8
 8001380:	d2d4      	bcs.n	800132c <__ledf2+0x84>
 8001382:	e7f5      	b.n	8001370 <__ledf2+0xc8>
 8001384:	000007ff 	.word	0x000007ff

08001388 <__aeabi_dmul>:
 8001388:	b5f0      	push	{r4, r5, r6, r7, lr}
 800138a:	4657      	mov	r7, sl
 800138c:	464e      	mov	r6, r9
 800138e:	4645      	mov	r5, r8
 8001390:	46de      	mov	lr, fp
 8001392:	b5e0      	push	{r5, r6, r7, lr}
 8001394:	4698      	mov	r8, r3
 8001396:	030c      	lsls	r4, r1, #12
 8001398:	004b      	lsls	r3, r1, #1
 800139a:	0006      	movs	r6, r0
 800139c:	4692      	mov	sl, r2
 800139e:	b087      	sub	sp, #28
 80013a0:	0b24      	lsrs	r4, r4, #12
 80013a2:	0d5b      	lsrs	r3, r3, #21
 80013a4:	0fcf      	lsrs	r7, r1, #31
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d06c      	beq.n	8001484 <__aeabi_dmul+0xfc>
 80013aa:	4add      	ldr	r2, [pc, #884]	; (8001720 <__aeabi_dmul+0x398>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d100      	bne.n	80013b2 <__aeabi_dmul+0x2a>
 80013b0:	e086      	b.n	80014c0 <__aeabi_dmul+0x138>
 80013b2:	0f42      	lsrs	r2, r0, #29
 80013b4:	00e4      	lsls	r4, r4, #3
 80013b6:	4314      	orrs	r4, r2
 80013b8:	2280      	movs	r2, #128	; 0x80
 80013ba:	0412      	lsls	r2, r2, #16
 80013bc:	4314      	orrs	r4, r2
 80013be:	4ad9      	ldr	r2, [pc, #868]	; (8001724 <__aeabi_dmul+0x39c>)
 80013c0:	00c5      	lsls	r5, r0, #3
 80013c2:	4694      	mov	ip, r2
 80013c4:	4463      	add	r3, ip
 80013c6:	9300      	str	r3, [sp, #0]
 80013c8:	2300      	movs	r3, #0
 80013ca:	4699      	mov	r9, r3
 80013cc:	469b      	mov	fp, r3
 80013ce:	4643      	mov	r3, r8
 80013d0:	4642      	mov	r2, r8
 80013d2:	031e      	lsls	r6, r3, #12
 80013d4:	0fd2      	lsrs	r2, r2, #31
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	4650      	mov	r0, sl
 80013da:	4690      	mov	r8, r2
 80013dc:	0b36      	lsrs	r6, r6, #12
 80013de:	0d5b      	lsrs	r3, r3, #21
 80013e0:	d100      	bne.n	80013e4 <__aeabi_dmul+0x5c>
 80013e2:	e078      	b.n	80014d6 <__aeabi_dmul+0x14e>
 80013e4:	4ace      	ldr	r2, [pc, #824]	; (8001720 <__aeabi_dmul+0x398>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d01d      	beq.n	8001426 <__aeabi_dmul+0x9e>
 80013ea:	49ce      	ldr	r1, [pc, #824]	; (8001724 <__aeabi_dmul+0x39c>)
 80013ec:	0f42      	lsrs	r2, r0, #29
 80013ee:	468c      	mov	ip, r1
 80013f0:	9900      	ldr	r1, [sp, #0]
 80013f2:	4463      	add	r3, ip
 80013f4:	00f6      	lsls	r6, r6, #3
 80013f6:	468c      	mov	ip, r1
 80013f8:	4316      	orrs	r6, r2
 80013fa:	2280      	movs	r2, #128	; 0x80
 80013fc:	449c      	add	ip, r3
 80013fe:	0412      	lsls	r2, r2, #16
 8001400:	4663      	mov	r3, ip
 8001402:	4316      	orrs	r6, r2
 8001404:	00c2      	lsls	r2, r0, #3
 8001406:	2000      	movs	r0, #0
 8001408:	9300      	str	r3, [sp, #0]
 800140a:	9900      	ldr	r1, [sp, #0]
 800140c:	4643      	mov	r3, r8
 800140e:	3101      	adds	r1, #1
 8001410:	468c      	mov	ip, r1
 8001412:	4649      	mov	r1, r9
 8001414:	407b      	eors	r3, r7
 8001416:	9301      	str	r3, [sp, #4]
 8001418:	290f      	cmp	r1, #15
 800141a:	d900      	bls.n	800141e <__aeabi_dmul+0x96>
 800141c:	e07e      	b.n	800151c <__aeabi_dmul+0x194>
 800141e:	4bc2      	ldr	r3, [pc, #776]	; (8001728 <__aeabi_dmul+0x3a0>)
 8001420:	0089      	lsls	r1, r1, #2
 8001422:	5859      	ldr	r1, [r3, r1]
 8001424:	468f      	mov	pc, r1
 8001426:	4652      	mov	r2, sl
 8001428:	9b00      	ldr	r3, [sp, #0]
 800142a:	4332      	orrs	r2, r6
 800142c:	d000      	beq.n	8001430 <__aeabi_dmul+0xa8>
 800142e:	e156      	b.n	80016de <__aeabi_dmul+0x356>
 8001430:	49bb      	ldr	r1, [pc, #748]	; (8001720 <__aeabi_dmul+0x398>)
 8001432:	2600      	movs	r6, #0
 8001434:	468c      	mov	ip, r1
 8001436:	4463      	add	r3, ip
 8001438:	4649      	mov	r1, r9
 800143a:	9300      	str	r3, [sp, #0]
 800143c:	2302      	movs	r3, #2
 800143e:	4319      	orrs	r1, r3
 8001440:	4689      	mov	r9, r1
 8001442:	2002      	movs	r0, #2
 8001444:	e7e1      	b.n	800140a <__aeabi_dmul+0x82>
 8001446:	4643      	mov	r3, r8
 8001448:	9301      	str	r3, [sp, #4]
 800144a:	0034      	movs	r4, r6
 800144c:	0015      	movs	r5, r2
 800144e:	4683      	mov	fp, r0
 8001450:	465b      	mov	r3, fp
 8001452:	2b02      	cmp	r3, #2
 8001454:	d05e      	beq.n	8001514 <__aeabi_dmul+0x18c>
 8001456:	2b03      	cmp	r3, #3
 8001458:	d100      	bne.n	800145c <__aeabi_dmul+0xd4>
 800145a:	e1f3      	b.n	8001844 <__aeabi_dmul+0x4bc>
 800145c:	2b01      	cmp	r3, #1
 800145e:	d000      	beq.n	8001462 <__aeabi_dmul+0xda>
 8001460:	e118      	b.n	8001694 <__aeabi_dmul+0x30c>
 8001462:	2200      	movs	r2, #0
 8001464:	2400      	movs	r4, #0
 8001466:	2500      	movs	r5, #0
 8001468:	9b01      	ldr	r3, [sp, #4]
 800146a:	0512      	lsls	r2, r2, #20
 800146c:	4322      	orrs	r2, r4
 800146e:	07db      	lsls	r3, r3, #31
 8001470:	431a      	orrs	r2, r3
 8001472:	0028      	movs	r0, r5
 8001474:	0011      	movs	r1, r2
 8001476:	b007      	add	sp, #28
 8001478:	bcf0      	pop	{r4, r5, r6, r7}
 800147a:	46bb      	mov	fp, r7
 800147c:	46b2      	mov	sl, r6
 800147e:	46a9      	mov	r9, r5
 8001480:	46a0      	mov	r8, r4
 8001482:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001484:	0025      	movs	r5, r4
 8001486:	4305      	orrs	r5, r0
 8001488:	d100      	bne.n	800148c <__aeabi_dmul+0x104>
 800148a:	e141      	b.n	8001710 <__aeabi_dmul+0x388>
 800148c:	2c00      	cmp	r4, #0
 800148e:	d100      	bne.n	8001492 <__aeabi_dmul+0x10a>
 8001490:	e1ad      	b.n	80017ee <__aeabi_dmul+0x466>
 8001492:	0020      	movs	r0, r4
 8001494:	f000 fe02 	bl	800209c <__clzsi2>
 8001498:	0001      	movs	r1, r0
 800149a:	0002      	movs	r2, r0
 800149c:	390b      	subs	r1, #11
 800149e:	231d      	movs	r3, #29
 80014a0:	0010      	movs	r0, r2
 80014a2:	1a5b      	subs	r3, r3, r1
 80014a4:	0031      	movs	r1, r6
 80014a6:	0035      	movs	r5, r6
 80014a8:	3808      	subs	r0, #8
 80014aa:	4084      	lsls	r4, r0
 80014ac:	40d9      	lsrs	r1, r3
 80014ae:	4085      	lsls	r5, r0
 80014b0:	430c      	orrs	r4, r1
 80014b2:	489e      	ldr	r0, [pc, #632]	; (800172c <__aeabi_dmul+0x3a4>)
 80014b4:	1a83      	subs	r3, r0, r2
 80014b6:	9300      	str	r3, [sp, #0]
 80014b8:	2300      	movs	r3, #0
 80014ba:	4699      	mov	r9, r3
 80014bc:	469b      	mov	fp, r3
 80014be:	e786      	b.n	80013ce <__aeabi_dmul+0x46>
 80014c0:	0005      	movs	r5, r0
 80014c2:	4325      	orrs	r5, r4
 80014c4:	d000      	beq.n	80014c8 <__aeabi_dmul+0x140>
 80014c6:	e11c      	b.n	8001702 <__aeabi_dmul+0x37a>
 80014c8:	2208      	movs	r2, #8
 80014ca:	9300      	str	r3, [sp, #0]
 80014cc:	2302      	movs	r3, #2
 80014ce:	2400      	movs	r4, #0
 80014d0:	4691      	mov	r9, r2
 80014d2:	469b      	mov	fp, r3
 80014d4:	e77b      	b.n	80013ce <__aeabi_dmul+0x46>
 80014d6:	4652      	mov	r2, sl
 80014d8:	4332      	orrs	r2, r6
 80014da:	d100      	bne.n	80014de <__aeabi_dmul+0x156>
 80014dc:	e10a      	b.n	80016f4 <__aeabi_dmul+0x36c>
 80014de:	2e00      	cmp	r6, #0
 80014e0:	d100      	bne.n	80014e4 <__aeabi_dmul+0x15c>
 80014e2:	e176      	b.n	80017d2 <__aeabi_dmul+0x44a>
 80014e4:	0030      	movs	r0, r6
 80014e6:	f000 fdd9 	bl	800209c <__clzsi2>
 80014ea:	0002      	movs	r2, r0
 80014ec:	3a0b      	subs	r2, #11
 80014ee:	231d      	movs	r3, #29
 80014f0:	0001      	movs	r1, r0
 80014f2:	1a9b      	subs	r3, r3, r2
 80014f4:	4652      	mov	r2, sl
 80014f6:	3908      	subs	r1, #8
 80014f8:	40da      	lsrs	r2, r3
 80014fa:	408e      	lsls	r6, r1
 80014fc:	4316      	orrs	r6, r2
 80014fe:	4652      	mov	r2, sl
 8001500:	408a      	lsls	r2, r1
 8001502:	9b00      	ldr	r3, [sp, #0]
 8001504:	4989      	ldr	r1, [pc, #548]	; (800172c <__aeabi_dmul+0x3a4>)
 8001506:	1a18      	subs	r0, r3, r0
 8001508:	0003      	movs	r3, r0
 800150a:	468c      	mov	ip, r1
 800150c:	4463      	add	r3, ip
 800150e:	2000      	movs	r0, #0
 8001510:	9300      	str	r3, [sp, #0]
 8001512:	e77a      	b.n	800140a <__aeabi_dmul+0x82>
 8001514:	2400      	movs	r4, #0
 8001516:	2500      	movs	r5, #0
 8001518:	4a81      	ldr	r2, [pc, #516]	; (8001720 <__aeabi_dmul+0x398>)
 800151a:	e7a5      	b.n	8001468 <__aeabi_dmul+0xe0>
 800151c:	0c2f      	lsrs	r7, r5, #16
 800151e:	042d      	lsls	r5, r5, #16
 8001520:	0c2d      	lsrs	r5, r5, #16
 8001522:	002b      	movs	r3, r5
 8001524:	0c11      	lsrs	r1, r2, #16
 8001526:	0412      	lsls	r2, r2, #16
 8001528:	0c12      	lsrs	r2, r2, #16
 800152a:	4353      	muls	r3, r2
 800152c:	4698      	mov	r8, r3
 800152e:	0013      	movs	r3, r2
 8001530:	0028      	movs	r0, r5
 8001532:	437b      	muls	r3, r7
 8001534:	4699      	mov	r9, r3
 8001536:	4348      	muls	r0, r1
 8001538:	4448      	add	r0, r9
 800153a:	4683      	mov	fp, r0
 800153c:	4640      	mov	r0, r8
 800153e:	000b      	movs	r3, r1
 8001540:	0c00      	lsrs	r0, r0, #16
 8001542:	4682      	mov	sl, r0
 8001544:	4658      	mov	r0, fp
 8001546:	437b      	muls	r3, r7
 8001548:	4450      	add	r0, sl
 800154a:	9302      	str	r3, [sp, #8]
 800154c:	4581      	cmp	r9, r0
 800154e:	d906      	bls.n	800155e <__aeabi_dmul+0x1d6>
 8001550:	469a      	mov	sl, r3
 8001552:	2380      	movs	r3, #128	; 0x80
 8001554:	025b      	lsls	r3, r3, #9
 8001556:	4699      	mov	r9, r3
 8001558:	44ca      	add	sl, r9
 800155a:	4653      	mov	r3, sl
 800155c:	9302      	str	r3, [sp, #8]
 800155e:	0c03      	lsrs	r3, r0, #16
 8001560:	469b      	mov	fp, r3
 8001562:	4643      	mov	r3, r8
 8001564:	041b      	lsls	r3, r3, #16
 8001566:	0400      	lsls	r0, r0, #16
 8001568:	0c1b      	lsrs	r3, r3, #16
 800156a:	4698      	mov	r8, r3
 800156c:	0003      	movs	r3, r0
 800156e:	4443      	add	r3, r8
 8001570:	9304      	str	r3, [sp, #16]
 8001572:	0c33      	lsrs	r3, r6, #16
 8001574:	4699      	mov	r9, r3
 8001576:	002b      	movs	r3, r5
 8001578:	0436      	lsls	r6, r6, #16
 800157a:	0c36      	lsrs	r6, r6, #16
 800157c:	4373      	muls	r3, r6
 800157e:	4698      	mov	r8, r3
 8001580:	0033      	movs	r3, r6
 8001582:	437b      	muls	r3, r7
 8001584:	469a      	mov	sl, r3
 8001586:	464b      	mov	r3, r9
 8001588:	435d      	muls	r5, r3
 800158a:	435f      	muls	r7, r3
 800158c:	4643      	mov	r3, r8
 800158e:	4455      	add	r5, sl
 8001590:	0c18      	lsrs	r0, r3, #16
 8001592:	1940      	adds	r0, r0, r5
 8001594:	4582      	cmp	sl, r0
 8001596:	d903      	bls.n	80015a0 <__aeabi_dmul+0x218>
 8001598:	2380      	movs	r3, #128	; 0x80
 800159a:	025b      	lsls	r3, r3, #9
 800159c:	469a      	mov	sl, r3
 800159e:	4457      	add	r7, sl
 80015a0:	0c05      	lsrs	r5, r0, #16
 80015a2:	19eb      	adds	r3, r5, r7
 80015a4:	9305      	str	r3, [sp, #20]
 80015a6:	4643      	mov	r3, r8
 80015a8:	041d      	lsls	r5, r3, #16
 80015aa:	0c2d      	lsrs	r5, r5, #16
 80015ac:	0400      	lsls	r0, r0, #16
 80015ae:	1940      	adds	r0, r0, r5
 80015b0:	0c25      	lsrs	r5, r4, #16
 80015b2:	0424      	lsls	r4, r4, #16
 80015b4:	0c24      	lsrs	r4, r4, #16
 80015b6:	0027      	movs	r7, r4
 80015b8:	4357      	muls	r7, r2
 80015ba:	436a      	muls	r2, r5
 80015bc:	4690      	mov	r8, r2
 80015be:	002a      	movs	r2, r5
 80015c0:	0c3b      	lsrs	r3, r7, #16
 80015c2:	469a      	mov	sl, r3
 80015c4:	434a      	muls	r2, r1
 80015c6:	4361      	muls	r1, r4
 80015c8:	4441      	add	r1, r8
 80015ca:	4451      	add	r1, sl
 80015cc:	4483      	add	fp, r0
 80015ce:	4588      	cmp	r8, r1
 80015d0:	d903      	bls.n	80015da <__aeabi_dmul+0x252>
 80015d2:	2380      	movs	r3, #128	; 0x80
 80015d4:	025b      	lsls	r3, r3, #9
 80015d6:	4698      	mov	r8, r3
 80015d8:	4442      	add	r2, r8
 80015da:	043f      	lsls	r7, r7, #16
 80015dc:	0c0b      	lsrs	r3, r1, #16
 80015de:	0c3f      	lsrs	r7, r7, #16
 80015e0:	0409      	lsls	r1, r1, #16
 80015e2:	19c9      	adds	r1, r1, r7
 80015e4:	0027      	movs	r7, r4
 80015e6:	4698      	mov	r8, r3
 80015e8:	464b      	mov	r3, r9
 80015ea:	4377      	muls	r7, r6
 80015ec:	435c      	muls	r4, r3
 80015ee:	436e      	muls	r6, r5
 80015f0:	435d      	muls	r5, r3
 80015f2:	0c3b      	lsrs	r3, r7, #16
 80015f4:	4699      	mov	r9, r3
 80015f6:	19a4      	adds	r4, r4, r6
 80015f8:	444c      	add	r4, r9
 80015fa:	4442      	add	r2, r8
 80015fc:	9503      	str	r5, [sp, #12]
 80015fe:	42a6      	cmp	r6, r4
 8001600:	d904      	bls.n	800160c <__aeabi_dmul+0x284>
 8001602:	2380      	movs	r3, #128	; 0x80
 8001604:	025b      	lsls	r3, r3, #9
 8001606:	4698      	mov	r8, r3
 8001608:	4445      	add	r5, r8
 800160a:	9503      	str	r5, [sp, #12]
 800160c:	9b02      	ldr	r3, [sp, #8]
 800160e:	043f      	lsls	r7, r7, #16
 8001610:	445b      	add	r3, fp
 8001612:	001e      	movs	r6, r3
 8001614:	4283      	cmp	r3, r0
 8001616:	4180      	sbcs	r0, r0
 8001618:	0423      	lsls	r3, r4, #16
 800161a:	4698      	mov	r8, r3
 800161c:	9b05      	ldr	r3, [sp, #20]
 800161e:	0c3f      	lsrs	r7, r7, #16
 8001620:	4447      	add	r7, r8
 8001622:	4698      	mov	r8, r3
 8001624:	1876      	adds	r6, r6, r1
 8001626:	428e      	cmp	r6, r1
 8001628:	4189      	sbcs	r1, r1
 800162a:	4447      	add	r7, r8
 800162c:	4240      	negs	r0, r0
 800162e:	183d      	adds	r5, r7, r0
 8001630:	46a8      	mov	r8, r5
 8001632:	4693      	mov	fp, r2
 8001634:	4249      	negs	r1, r1
 8001636:	468a      	mov	sl, r1
 8001638:	44c3      	add	fp, r8
 800163a:	429f      	cmp	r7, r3
 800163c:	41bf      	sbcs	r7, r7
 800163e:	4580      	cmp	r8, r0
 8001640:	4180      	sbcs	r0, r0
 8001642:	9b03      	ldr	r3, [sp, #12]
 8001644:	44da      	add	sl, fp
 8001646:	4698      	mov	r8, r3
 8001648:	4653      	mov	r3, sl
 800164a:	4240      	negs	r0, r0
 800164c:	427f      	negs	r7, r7
 800164e:	4307      	orrs	r7, r0
 8001650:	0c24      	lsrs	r4, r4, #16
 8001652:	4593      	cmp	fp, r2
 8001654:	4192      	sbcs	r2, r2
 8001656:	458a      	cmp	sl, r1
 8001658:	4189      	sbcs	r1, r1
 800165a:	193f      	adds	r7, r7, r4
 800165c:	0ddc      	lsrs	r4, r3, #23
 800165e:	9b04      	ldr	r3, [sp, #16]
 8001660:	0275      	lsls	r5, r6, #9
 8001662:	431d      	orrs	r5, r3
 8001664:	1e68      	subs	r0, r5, #1
 8001666:	4185      	sbcs	r5, r0
 8001668:	4653      	mov	r3, sl
 800166a:	4252      	negs	r2, r2
 800166c:	4249      	negs	r1, r1
 800166e:	430a      	orrs	r2, r1
 8001670:	18bf      	adds	r7, r7, r2
 8001672:	4447      	add	r7, r8
 8001674:	0df6      	lsrs	r6, r6, #23
 8001676:	027f      	lsls	r7, r7, #9
 8001678:	4335      	orrs	r5, r6
 800167a:	025a      	lsls	r2, r3, #9
 800167c:	433c      	orrs	r4, r7
 800167e:	4315      	orrs	r5, r2
 8001680:	01fb      	lsls	r3, r7, #7
 8001682:	d400      	bmi.n	8001686 <__aeabi_dmul+0x2fe>
 8001684:	e0c1      	b.n	800180a <__aeabi_dmul+0x482>
 8001686:	2101      	movs	r1, #1
 8001688:	086a      	lsrs	r2, r5, #1
 800168a:	400d      	ands	r5, r1
 800168c:	4315      	orrs	r5, r2
 800168e:	07e2      	lsls	r2, r4, #31
 8001690:	4315      	orrs	r5, r2
 8001692:	0864      	lsrs	r4, r4, #1
 8001694:	4926      	ldr	r1, [pc, #152]	; (8001730 <__aeabi_dmul+0x3a8>)
 8001696:	4461      	add	r1, ip
 8001698:	2900      	cmp	r1, #0
 800169a:	dd56      	ble.n	800174a <__aeabi_dmul+0x3c2>
 800169c:	076b      	lsls	r3, r5, #29
 800169e:	d009      	beq.n	80016b4 <__aeabi_dmul+0x32c>
 80016a0:	220f      	movs	r2, #15
 80016a2:	402a      	ands	r2, r5
 80016a4:	2a04      	cmp	r2, #4
 80016a6:	d005      	beq.n	80016b4 <__aeabi_dmul+0x32c>
 80016a8:	1d2a      	adds	r2, r5, #4
 80016aa:	42aa      	cmp	r2, r5
 80016ac:	41ad      	sbcs	r5, r5
 80016ae:	426d      	negs	r5, r5
 80016b0:	1964      	adds	r4, r4, r5
 80016b2:	0015      	movs	r5, r2
 80016b4:	01e3      	lsls	r3, r4, #7
 80016b6:	d504      	bpl.n	80016c2 <__aeabi_dmul+0x33a>
 80016b8:	2180      	movs	r1, #128	; 0x80
 80016ba:	4a1e      	ldr	r2, [pc, #120]	; (8001734 <__aeabi_dmul+0x3ac>)
 80016bc:	00c9      	lsls	r1, r1, #3
 80016be:	4014      	ands	r4, r2
 80016c0:	4461      	add	r1, ip
 80016c2:	4a1d      	ldr	r2, [pc, #116]	; (8001738 <__aeabi_dmul+0x3b0>)
 80016c4:	4291      	cmp	r1, r2
 80016c6:	dd00      	ble.n	80016ca <__aeabi_dmul+0x342>
 80016c8:	e724      	b.n	8001514 <__aeabi_dmul+0x18c>
 80016ca:	0762      	lsls	r2, r4, #29
 80016cc:	08ed      	lsrs	r5, r5, #3
 80016ce:	0264      	lsls	r4, r4, #9
 80016d0:	0549      	lsls	r1, r1, #21
 80016d2:	4315      	orrs	r5, r2
 80016d4:	0b24      	lsrs	r4, r4, #12
 80016d6:	0d4a      	lsrs	r2, r1, #21
 80016d8:	e6c6      	b.n	8001468 <__aeabi_dmul+0xe0>
 80016da:	9701      	str	r7, [sp, #4]
 80016dc:	e6b8      	b.n	8001450 <__aeabi_dmul+0xc8>
 80016de:	4a10      	ldr	r2, [pc, #64]	; (8001720 <__aeabi_dmul+0x398>)
 80016e0:	2003      	movs	r0, #3
 80016e2:	4694      	mov	ip, r2
 80016e4:	4463      	add	r3, ip
 80016e6:	464a      	mov	r2, r9
 80016e8:	9300      	str	r3, [sp, #0]
 80016ea:	2303      	movs	r3, #3
 80016ec:	431a      	orrs	r2, r3
 80016ee:	4691      	mov	r9, r2
 80016f0:	4652      	mov	r2, sl
 80016f2:	e68a      	b.n	800140a <__aeabi_dmul+0x82>
 80016f4:	4649      	mov	r1, r9
 80016f6:	2301      	movs	r3, #1
 80016f8:	4319      	orrs	r1, r3
 80016fa:	4689      	mov	r9, r1
 80016fc:	2600      	movs	r6, #0
 80016fe:	2001      	movs	r0, #1
 8001700:	e683      	b.n	800140a <__aeabi_dmul+0x82>
 8001702:	220c      	movs	r2, #12
 8001704:	9300      	str	r3, [sp, #0]
 8001706:	2303      	movs	r3, #3
 8001708:	0005      	movs	r5, r0
 800170a:	4691      	mov	r9, r2
 800170c:	469b      	mov	fp, r3
 800170e:	e65e      	b.n	80013ce <__aeabi_dmul+0x46>
 8001710:	2304      	movs	r3, #4
 8001712:	4699      	mov	r9, r3
 8001714:	2300      	movs	r3, #0
 8001716:	9300      	str	r3, [sp, #0]
 8001718:	3301      	adds	r3, #1
 800171a:	2400      	movs	r4, #0
 800171c:	469b      	mov	fp, r3
 800171e:	e656      	b.n	80013ce <__aeabi_dmul+0x46>
 8001720:	000007ff 	.word	0x000007ff
 8001724:	fffffc01 	.word	0xfffffc01
 8001728:	0800da2c 	.word	0x0800da2c
 800172c:	fffffc0d 	.word	0xfffffc0d
 8001730:	000003ff 	.word	0x000003ff
 8001734:	feffffff 	.word	0xfeffffff
 8001738:	000007fe 	.word	0x000007fe
 800173c:	2300      	movs	r3, #0
 800173e:	2480      	movs	r4, #128	; 0x80
 8001740:	2500      	movs	r5, #0
 8001742:	4a44      	ldr	r2, [pc, #272]	; (8001854 <__aeabi_dmul+0x4cc>)
 8001744:	9301      	str	r3, [sp, #4]
 8001746:	0324      	lsls	r4, r4, #12
 8001748:	e68e      	b.n	8001468 <__aeabi_dmul+0xe0>
 800174a:	2001      	movs	r0, #1
 800174c:	1a40      	subs	r0, r0, r1
 800174e:	2838      	cmp	r0, #56	; 0x38
 8001750:	dd00      	ble.n	8001754 <__aeabi_dmul+0x3cc>
 8001752:	e686      	b.n	8001462 <__aeabi_dmul+0xda>
 8001754:	281f      	cmp	r0, #31
 8001756:	dd5b      	ble.n	8001810 <__aeabi_dmul+0x488>
 8001758:	221f      	movs	r2, #31
 800175a:	0023      	movs	r3, r4
 800175c:	4252      	negs	r2, r2
 800175e:	1a51      	subs	r1, r2, r1
 8001760:	40cb      	lsrs	r3, r1
 8001762:	0019      	movs	r1, r3
 8001764:	2820      	cmp	r0, #32
 8001766:	d003      	beq.n	8001770 <__aeabi_dmul+0x3e8>
 8001768:	4a3b      	ldr	r2, [pc, #236]	; (8001858 <__aeabi_dmul+0x4d0>)
 800176a:	4462      	add	r2, ip
 800176c:	4094      	lsls	r4, r2
 800176e:	4325      	orrs	r5, r4
 8001770:	1e6a      	subs	r2, r5, #1
 8001772:	4195      	sbcs	r5, r2
 8001774:	002a      	movs	r2, r5
 8001776:	430a      	orrs	r2, r1
 8001778:	2107      	movs	r1, #7
 800177a:	000d      	movs	r5, r1
 800177c:	2400      	movs	r4, #0
 800177e:	4015      	ands	r5, r2
 8001780:	4211      	tst	r1, r2
 8001782:	d05b      	beq.n	800183c <__aeabi_dmul+0x4b4>
 8001784:	210f      	movs	r1, #15
 8001786:	2400      	movs	r4, #0
 8001788:	4011      	ands	r1, r2
 800178a:	2904      	cmp	r1, #4
 800178c:	d053      	beq.n	8001836 <__aeabi_dmul+0x4ae>
 800178e:	1d11      	adds	r1, r2, #4
 8001790:	4291      	cmp	r1, r2
 8001792:	4192      	sbcs	r2, r2
 8001794:	4252      	negs	r2, r2
 8001796:	18a4      	adds	r4, r4, r2
 8001798:	000a      	movs	r2, r1
 800179a:	0223      	lsls	r3, r4, #8
 800179c:	d54b      	bpl.n	8001836 <__aeabi_dmul+0x4ae>
 800179e:	2201      	movs	r2, #1
 80017a0:	2400      	movs	r4, #0
 80017a2:	2500      	movs	r5, #0
 80017a4:	e660      	b.n	8001468 <__aeabi_dmul+0xe0>
 80017a6:	2380      	movs	r3, #128	; 0x80
 80017a8:	031b      	lsls	r3, r3, #12
 80017aa:	421c      	tst	r4, r3
 80017ac:	d009      	beq.n	80017c2 <__aeabi_dmul+0x43a>
 80017ae:	421e      	tst	r6, r3
 80017b0:	d107      	bne.n	80017c2 <__aeabi_dmul+0x43a>
 80017b2:	4333      	orrs	r3, r6
 80017b4:	031c      	lsls	r4, r3, #12
 80017b6:	4643      	mov	r3, r8
 80017b8:	0015      	movs	r5, r2
 80017ba:	0b24      	lsrs	r4, r4, #12
 80017bc:	4a25      	ldr	r2, [pc, #148]	; (8001854 <__aeabi_dmul+0x4cc>)
 80017be:	9301      	str	r3, [sp, #4]
 80017c0:	e652      	b.n	8001468 <__aeabi_dmul+0xe0>
 80017c2:	2280      	movs	r2, #128	; 0x80
 80017c4:	0312      	lsls	r2, r2, #12
 80017c6:	4314      	orrs	r4, r2
 80017c8:	0324      	lsls	r4, r4, #12
 80017ca:	4a22      	ldr	r2, [pc, #136]	; (8001854 <__aeabi_dmul+0x4cc>)
 80017cc:	0b24      	lsrs	r4, r4, #12
 80017ce:	9701      	str	r7, [sp, #4]
 80017d0:	e64a      	b.n	8001468 <__aeabi_dmul+0xe0>
 80017d2:	f000 fc63 	bl	800209c <__clzsi2>
 80017d6:	0003      	movs	r3, r0
 80017d8:	001a      	movs	r2, r3
 80017da:	3215      	adds	r2, #21
 80017dc:	3020      	adds	r0, #32
 80017de:	2a1c      	cmp	r2, #28
 80017e0:	dc00      	bgt.n	80017e4 <__aeabi_dmul+0x45c>
 80017e2:	e684      	b.n	80014ee <__aeabi_dmul+0x166>
 80017e4:	4656      	mov	r6, sl
 80017e6:	3b08      	subs	r3, #8
 80017e8:	2200      	movs	r2, #0
 80017ea:	409e      	lsls	r6, r3
 80017ec:	e689      	b.n	8001502 <__aeabi_dmul+0x17a>
 80017ee:	f000 fc55 	bl	800209c <__clzsi2>
 80017f2:	0001      	movs	r1, r0
 80017f4:	0002      	movs	r2, r0
 80017f6:	3115      	adds	r1, #21
 80017f8:	3220      	adds	r2, #32
 80017fa:	291c      	cmp	r1, #28
 80017fc:	dc00      	bgt.n	8001800 <__aeabi_dmul+0x478>
 80017fe:	e64e      	b.n	800149e <__aeabi_dmul+0x116>
 8001800:	0034      	movs	r4, r6
 8001802:	3808      	subs	r0, #8
 8001804:	2500      	movs	r5, #0
 8001806:	4084      	lsls	r4, r0
 8001808:	e653      	b.n	80014b2 <__aeabi_dmul+0x12a>
 800180a:	9b00      	ldr	r3, [sp, #0]
 800180c:	469c      	mov	ip, r3
 800180e:	e741      	b.n	8001694 <__aeabi_dmul+0x30c>
 8001810:	4912      	ldr	r1, [pc, #72]	; (800185c <__aeabi_dmul+0x4d4>)
 8001812:	0022      	movs	r2, r4
 8001814:	4461      	add	r1, ip
 8001816:	002e      	movs	r6, r5
 8001818:	408d      	lsls	r5, r1
 800181a:	408a      	lsls	r2, r1
 800181c:	40c6      	lsrs	r6, r0
 800181e:	1e69      	subs	r1, r5, #1
 8001820:	418d      	sbcs	r5, r1
 8001822:	4332      	orrs	r2, r6
 8001824:	432a      	orrs	r2, r5
 8001826:	40c4      	lsrs	r4, r0
 8001828:	0753      	lsls	r3, r2, #29
 800182a:	d0b6      	beq.n	800179a <__aeabi_dmul+0x412>
 800182c:	210f      	movs	r1, #15
 800182e:	4011      	ands	r1, r2
 8001830:	2904      	cmp	r1, #4
 8001832:	d1ac      	bne.n	800178e <__aeabi_dmul+0x406>
 8001834:	e7b1      	b.n	800179a <__aeabi_dmul+0x412>
 8001836:	0765      	lsls	r5, r4, #29
 8001838:	0264      	lsls	r4, r4, #9
 800183a:	0b24      	lsrs	r4, r4, #12
 800183c:	08d2      	lsrs	r2, r2, #3
 800183e:	4315      	orrs	r5, r2
 8001840:	2200      	movs	r2, #0
 8001842:	e611      	b.n	8001468 <__aeabi_dmul+0xe0>
 8001844:	2280      	movs	r2, #128	; 0x80
 8001846:	0312      	lsls	r2, r2, #12
 8001848:	4314      	orrs	r4, r2
 800184a:	0324      	lsls	r4, r4, #12
 800184c:	4a01      	ldr	r2, [pc, #4]	; (8001854 <__aeabi_dmul+0x4cc>)
 800184e:	0b24      	lsrs	r4, r4, #12
 8001850:	e60a      	b.n	8001468 <__aeabi_dmul+0xe0>
 8001852:	46c0      	nop			; (mov r8, r8)
 8001854:	000007ff 	.word	0x000007ff
 8001858:	0000043e 	.word	0x0000043e
 800185c:	0000041e 	.word	0x0000041e

08001860 <__aeabi_dsub>:
 8001860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001862:	4657      	mov	r7, sl
 8001864:	464e      	mov	r6, r9
 8001866:	4645      	mov	r5, r8
 8001868:	46de      	mov	lr, fp
 800186a:	0004      	movs	r4, r0
 800186c:	b5e0      	push	{r5, r6, r7, lr}
 800186e:	001f      	movs	r7, r3
 8001870:	0010      	movs	r0, r2
 8001872:	030b      	lsls	r3, r1, #12
 8001874:	0f62      	lsrs	r2, r4, #29
 8001876:	004e      	lsls	r6, r1, #1
 8001878:	0fcd      	lsrs	r5, r1, #31
 800187a:	0a5b      	lsrs	r3, r3, #9
 800187c:	0339      	lsls	r1, r7, #12
 800187e:	4313      	orrs	r3, r2
 8001880:	0a49      	lsrs	r1, r1, #9
 8001882:	00e2      	lsls	r2, r4, #3
 8001884:	0f44      	lsrs	r4, r0, #29
 8001886:	4321      	orrs	r1, r4
 8001888:	4cc2      	ldr	r4, [pc, #776]	; (8001b94 <__aeabi_dsub+0x334>)
 800188a:	4691      	mov	r9, r2
 800188c:	4692      	mov	sl, r2
 800188e:	00c0      	lsls	r0, r0, #3
 8001890:	007a      	lsls	r2, r7, #1
 8001892:	4680      	mov	r8, r0
 8001894:	0d76      	lsrs	r6, r6, #21
 8001896:	0d52      	lsrs	r2, r2, #21
 8001898:	0fff      	lsrs	r7, r7, #31
 800189a:	42a2      	cmp	r2, r4
 800189c:	d100      	bne.n	80018a0 <__aeabi_dsub+0x40>
 800189e:	e0b4      	b.n	8001a0a <__aeabi_dsub+0x1aa>
 80018a0:	2401      	movs	r4, #1
 80018a2:	4067      	eors	r7, r4
 80018a4:	46bb      	mov	fp, r7
 80018a6:	42bd      	cmp	r5, r7
 80018a8:	d100      	bne.n	80018ac <__aeabi_dsub+0x4c>
 80018aa:	e088      	b.n	80019be <__aeabi_dsub+0x15e>
 80018ac:	1ab4      	subs	r4, r6, r2
 80018ae:	46a4      	mov	ip, r4
 80018b0:	2c00      	cmp	r4, #0
 80018b2:	dc00      	bgt.n	80018b6 <__aeabi_dsub+0x56>
 80018b4:	e0b2      	b.n	8001a1c <__aeabi_dsub+0x1bc>
 80018b6:	2a00      	cmp	r2, #0
 80018b8:	d100      	bne.n	80018bc <__aeabi_dsub+0x5c>
 80018ba:	e0c5      	b.n	8001a48 <__aeabi_dsub+0x1e8>
 80018bc:	4ab5      	ldr	r2, [pc, #724]	; (8001b94 <__aeabi_dsub+0x334>)
 80018be:	4296      	cmp	r6, r2
 80018c0:	d100      	bne.n	80018c4 <__aeabi_dsub+0x64>
 80018c2:	e28b      	b.n	8001ddc <__aeabi_dsub+0x57c>
 80018c4:	2280      	movs	r2, #128	; 0x80
 80018c6:	0412      	lsls	r2, r2, #16
 80018c8:	4311      	orrs	r1, r2
 80018ca:	4662      	mov	r2, ip
 80018cc:	2a38      	cmp	r2, #56	; 0x38
 80018ce:	dd00      	ble.n	80018d2 <__aeabi_dsub+0x72>
 80018d0:	e1a1      	b.n	8001c16 <__aeabi_dsub+0x3b6>
 80018d2:	2a1f      	cmp	r2, #31
 80018d4:	dd00      	ble.n	80018d8 <__aeabi_dsub+0x78>
 80018d6:	e216      	b.n	8001d06 <__aeabi_dsub+0x4a6>
 80018d8:	2720      	movs	r7, #32
 80018da:	000c      	movs	r4, r1
 80018dc:	1abf      	subs	r7, r7, r2
 80018de:	40bc      	lsls	r4, r7
 80018e0:	0002      	movs	r2, r0
 80018e2:	46a0      	mov	r8, r4
 80018e4:	4664      	mov	r4, ip
 80018e6:	40b8      	lsls	r0, r7
 80018e8:	40e2      	lsrs	r2, r4
 80018ea:	4644      	mov	r4, r8
 80018ec:	4314      	orrs	r4, r2
 80018ee:	0002      	movs	r2, r0
 80018f0:	1e50      	subs	r0, r2, #1
 80018f2:	4182      	sbcs	r2, r0
 80018f4:	4660      	mov	r0, ip
 80018f6:	40c1      	lsrs	r1, r0
 80018f8:	4322      	orrs	r2, r4
 80018fa:	1a5b      	subs	r3, r3, r1
 80018fc:	4649      	mov	r1, r9
 80018fe:	1a8c      	subs	r4, r1, r2
 8001900:	45a1      	cmp	r9, r4
 8001902:	4192      	sbcs	r2, r2
 8001904:	4252      	negs	r2, r2
 8001906:	1a9b      	subs	r3, r3, r2
 8001908:	4698      	mov	r8, r3
 800190a:	4643      	mov	r3, r8
 800190c:	021b      	lsls	r3, r3, #8
 800190e:	d400      	bmi.n	8001912 <__aeabi_dsub+0xb2>
 8001910:	e117      	b.n	8001b42 <__aeabi_dsub+0x2e2>
 8001912:	4643      	mov	r3, r8
 8001914:	025b      	lsls	r3, r3, #9
 8001916:	0a5b      	lsrs	r3, r3, #9
 8001918:	4698      	mov	r8, r3
 800191a:	4643      	mov	r3, r8
 800191c:	2b00      	cmp	r3, #0
 800191e:	d100      	bne.n	8001922 <__aeabi_dsub+0xc2>
 8001920:	e16c      	b.n	8001bfc <__aeabi_dsub+0x39c>
 8001922:	4640      	mov	r0, r8
 8001924:	f000 fbba 	bl	800209c <__clzsi2>
 8001928:	0002      	movs	r2, r0
 800192a:	3a08      	subs	r2, #8
 800192c:	2120      	movs	r1, #32
 800192e:	0020      	movs	r0, r4
 8001930:	4643      	mov	r3, r8
 8001932:	1a89      	subs	r1, r1, r2
 8001934:	4093      	lsls	r3, r2
 8001936:	40c8      	lsrs	r0, r1
 8001938:	4094      	lsls	r4, r2
 800193a:	4303      	orrs	r3, r0
 800193c:	4296      	cmp	r6, r2
 800193e:	dd00      	ble.n	8001942 <__aeabi_dsub+0xe2>
 8001940:	e157      	b.n	8001bf2 <__aeabi_dsub+0x392>
 8001942:	1b96      	subs	r6, r2, r6
 8001944:	1c71      	adds	r1, r6, #1
 8001946:	291f      	cmp	r1, #31
 8001948:	dd00      	ble.n	800194c <__aeabi_dsub+0xec>
 800194a:	e1cb      	b.n	8001ce4 <__aeabi_dsub+0x484>
 800194c:	2220      	movs	r2, #32
 800194e:	0018      	movs	r0, r3
 8001950:	0026      	movs	r6, r4
 8001952:	1a52      	subs	r2, r2, r1
 8001954:	4094      	lsls	r4, r2
 8001956:	4090      	lsls	r0, r2
 8001958:	40ce      	lsrs	r6, r1
 800195a:	40cb      	lsrs	r3, r1
 800195c:	1e62      	subs	r2, r4, #1
 800195e:	4194      	sbcs	r4, r2
 8001960:	4330      	orrs	r0, r6
 8001962:	4698      	mov	r8, r3
 8001964:	2600      	movs	r6, #0
 8001966:	4304      	orrs	r4, r0
 8001968:	0763      	lsls	r3, r4, #29
 800196a:	d009      	beq.n	8001980 <__aeabi_dsub+0x120>
 800196c:	230f      	movs	r3, #15
 800196e:	4023      	ands	r3, r4
 8001970:	2b04      	cmp	r3, #4
 8001972:	d005      	beq.n	8001980 <__aeabi_dsub+0x120>
 8001974:	1d23      	adds	r3, r4, #4
 8001976:	42a3      	cmp	r3, r4
 8001978:	41a4      	sbcs	r4, r4
 800197a:	4264      	negs	r4, r4
 800197c:	44a0      	add	r8, r4
 800197e:	001c      	movs	r4, r3
 8001980:	4643      	mov	r3, r8
 8001982:	021b      	lsls	r3, r3, #8
 8001984:	d400      	bmi.n	8001988 <__aeabi_dsub+0x128>
 8001986:	e0df      	b.n	8001b48 <__aeabi_dsub+0x2e8>
 8001988:	4b82      	ldr	r3, [pc, #520]	; (8001b94 <__aeabi_dsub+0x334>)
 800198a:	3601      	adds	r6, #1
 800198c:	429e      	cmp	r6, r3
 800198e:	d100      	bne.n	8001992 <__aeabi_dsub+0x132>
 8001990:	e0fb      	b.n	8001b8a <__aeabi_dsub+0x32a>
 8001992:	4642      	mov	r2, r8
 8001994:	4b80      	ldr	r3, [pc, #512]	; (8001b98 <__aeabi_dsub+0x338>)
 8001996:	08e4      	lsrs	r4, r4, #3
 8001998:	401a      	ands	r2, r3
 800199a:	0013      	movs	r3, r2
 800199c:	0571      	lsls	r1, r6, #21
 800199e:	0752      	lsls	r2, r2, #29
 80019a0:	025b      	lsls	r3, r3, #9
 80019a2:	4322      	orrs	r2, r4
 80019a4:	0b1b      	lsrs	r3, r3, #12
 80019a6:	0d49      	lsrs	r1, r1, #21
 80019a8:	0509      	lsls	r1, r1, #20
 80019aa:	07ed      	lsls	r5, r5, #31
 80019ac:	4319      	orrs	r1, r3
 80019ae:	4329      	orrs	r1, r5
 80019b0:	0010      	movs	r0, r2
 80019b2:	bcf0      	pop	{r4, r5, r6, r7}
 80019b4:	46bb      	mov	fp, r7
 80019b6:	46b2      	mov	sl, r6
 80019b8:	46a9      	mov	r9, r5
 80019ba:	46a0      	mov	r8, r4
 80019bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80019be:	1ab4      	subs	r4, r6, r2
 80019c0:	46a4      	mov	ip, r4
 80019c2:	2c00      	cmp	r4, #0
 80019c4:	dd58      	ble.n	8001a78 <__aeabi_dsub+0x218>
 80019c6:	2a00      	cmp	r2, #0
 80019c8:	d100      	bne.n	80019cc <__aeabi_dsub+0x16c>
 80019ca:	e09e      	b.n	8001b0a <__aeabi_dsub+0x2aa>
 80019cc:	4a71      	ldr	r2, [pc, #452]	; (8001b94 <__aeabi_dsub+0x334>)
 80019ce:	4296      	cmp	r6, r2
 80019d0:	d100      	bne.n	80019d4 <__aeabi_dsub+0x174>
 80019d2:	e13b      	b.n	8001c4c <__aeabi_dsub+0x3ec>
 80019d4:	2280      	movs	r2, #128	; 0x80
 80019d6:	0412      	lsls	r2, r2, #16
 80019d8:	4311      	orrs	r1, r2
 80019da:	4662      	mov	r2, ip
 80019dc:	2a38      	cmp	r2, #56	; 0x38
 80019de:	dd00      	ble.n	80019e2 <__aeabi_dsub+0x182>
 80019e0:	e0c1      	b.n	8001b66 <__aeabi_dsub+0x306>
 80019e2:	2a1f      	cmp	r2, #31
 80019e4:	dc00      	bgt.n	80019e8 <__aeabi_dsub+0x188>
 80019e6:	e1bb      	b.n	8001d60 <__aeabi_dsub+0x500>
 80019e8:	000c      	movs	r4, r1
 80019ea:	3a20      	subs	r2, #32
 80019ec:	40d4      	lsrs	r4, r2
 80019ee:	0022      	movs	r2, r4
 80019f0:	4664      	mov	r4, ip
 80019f2:	2c20      	cmp	r4, #32
 80019f4:	d004      	beq.n	8001a00 <__aeabi_dsub+0x1a0>
 80019f6:	2740      	movs	r7, #64	; 0x40
 80019f8:	1b3f      	subs	r7, r7, r4
 80019fa:	40b9      	lsls	r1, r7
 80019fc:	4308      	orrs	r0, r1
 80019fe:	4680      	mov	r8, r0
 8001a00:	4644      	mov	r4, r8
 8001a02:	1e61      	subs	r1, r4, #1
 8001a04:	418c      	sbcs	r4, r1
 8001a06:	4314      	orrs	r4, r2
 8001a08:	e0b1      	b.n	8001b6e <__aeabi_dsub+0x30e>
 8001a0a:	000c      	movs	r4, r1
 8001a0c:	4304      	orrs	r4, r0
 8001a0e:	d02a      	beq.n	8001a66 <__aeabi_dsub+0x206>
 8001a10:	46bb      	mov	fp, r7
 8001a12:	42bd      	cmp	r5, r7
 8001a14:	d02d      	beq.n	8001a72 <__aeabi_dsub+0x212>
 8001a16:	4c61      	ldr	r4, [pc, #388]	; (8001b9c <__aeabi_dsub+0x33c>)
 8001a18:	46a4      	mov	ip, r4
 8001a1a:	44b4      	add	ip, r6
 8001a1c:	4664      	mov	r4, ip
 8001a1e:	2c00      	cmp	r4, #0
 8001a20:	d05c      	beq.n	8001adc <__aeabi_dsub+0x27c>
 8001a22:	1b94      	subs	r4, r2, r6
 8001a24:	46a4      	mov	ip, r4
 8001a26:	2e00      	cmp	r6, #0
 8001a28:	d000      	beq.n	8001a2c <__aeabi_dsub+0x1cc>
 8001a2a:	e115      	b.n	8001c58 <__aeabi_dsub+0x3f8>
 8001a2c:	464d      	mov	r5, r9
 8001a2e:	431d      	orrs	r5, r3
 8001a30:	d100      	bne.n	8001a34 <__aeabi_dsub+0x1d4>
 8001a32:	e1c3      	b.n	8001dbc <__aeabi_dsub+0x55c>
 8001a34:	1e65      	subs	r5, r4, #1
 8001a36:	2c01      	cmp	r4, #1
 8001a38:	d100      	bne.n	8001a3c <__aeabi_dsub+0x1dc>
 8001a3a:	e20c      	b.n	8001e56 <__aeabi_dsub+0x5f6>
 8001a3c:	4e55      	ldr	r6, [pc, #340]	; (8001b94 <__aeabi_dsub+0x334>)
 8001a3e:	42b4      	cmp	r4, r6
 8001a40:	d100      	bne.n	8001a44 <__aeabi_dsub+0x1e4>
 8001a42:	e1f8      	b.n	8001e36 <__aeabi_dsub+0x5d6>
 8001a44:	46ac      	mov	ip, r5
 8001a46:	e10e      	b.n	8001c66 <__aeabi_dsub+0x406>
 8001a48:	000a      	movs	r2, r1
 8001a4a:	4302      	orrs	r2, r0
 8001a4c:	d100      	bne.n	8001a50 <__aeabi_dsub+0x1f0>
 8001a4e:	e136      	b.n	8001cbe <__aeabi_dsub+0x45e>
 8001a50:	0022      	movs	r2, r4
 8001a52:	3a01      	subs	r2, #1
 8001a54:	2c01      	cmp	r4, #1
 8001a56:	d100      	bne.n	8001a5a <__aeabi_dsub+0x1fa>
 8001a58:	e1c6      	b.n	8001de8 <__aeabi_dsub+0x588>
 8001a5a:	4c4e      	ldr	r4, [pc, #312]	; (8001b94 <__aeabi_dsub+0x334>)
 8001a5c:	45a4      	cmp	ip, r4
 8001a5e:	d100      	bne.n	8001a62 <__aeabi_dsub+0x202>
 8001a60:	e0f4      	b.n	8001c4c <__aeabi_dsub+0x3ec>
 8001a62:	4694      	mov	ip, r2
 8001a64:	e731      	b.n	80018ca <__aeabi_dsub+0x6a>
 8001a66:	2401      	movs	r4, #1
 8001a68:	4067      	eors	r7, r4
 8001a6a:	46bb      	mov	fp, r7
 8001a6c:	42bd      	cmp	r5, r7
 8001a6e:	d000      	beq.n	8001a72 <__aeabi_dsub+0x212>
 8001a70:	e71c      	b.n	80018ac <__aeabi_dsub+0x4c>
 8001a72:	4c4a      	ldr	r4, [pc, #296]	; (8001b9c <__aeabi_dsub+0x33c>)
 8001a74:	46a4      	mov	ip, r4
 8001a76:	44b4      	add	ip, r6
 8001a78:	4664      	mov	r4, ip
 8001a7a:	2c00      	cmp	r4, #0
 8001a7c:	d100      	bne.n	8001a80 <__aeabi_dsub+0x220>
 8001a7e:	e0cf      	b.n	8001c20 <__aeabi_dsub+0x3c0>
 8001a80:	1b94      	subs	r4, r2, r6
 8001a82:	46a4      	mov	ip, r4
 8001a84:	2e00      	cmp	r6, #0
 8001a86:	d100      	bne.n	8001a8a <__aeabi_dsub+0x22a>
 8001a88:	e15c      	b.n	8001d44 <__aeabi_dsub+0x4e4>
 8001a8a:	4e42      	ldr	r6, [pc, #264]	; (8001b94 <__aeabi_dsub+0x334>)
 8001a8c:	42b2      	cmp	r2, r6
 8001a8e:	d100      	bne.n	8001a92 <__aeabi_dsub+0x232>
 8001a90:	e1ec      	b.n	8001e6c <__aeabi_dsub+0x60c>
 8001a92:	2680      	movs	r6, #128	; 0x80
 8001a94:	0436      	lsls	r6, r6, #16
 8001a96:	4333      	orrs	r3, r6
 8001a98:	4664      	mov	r4, ip
 8001a9a:	2c38      	cmp	r4, #56	; 0x38
 8001a9c:	dd00      	ble.n	8001aa0 <__aeabi_dsub+0x240>
 8001a9e:	e1b3      	b.n	8001e08 <__aeabi_dsub+0x5a8>
 8001aa0:	2c1f      	cmp	r4, #31
 8001aa2:	dd00      	ble.n	8001aa6 <__aeabi_dsub+0x246>
 8001aa4:	e238      	b.n	8001f18 <__aeabi_dsub+0x6b8>
 8001aa6:	2620      	movs	r6, #32
 8001aa8:	1b36      	subs	r6, r6, r4
 8001aaa:	001c      	movs	r4, r3
 8001aac:	40b4      	lsls	r4, r6
 8001aae:	464f      	mov	r7, r9
 8001ab0:	46a0      	mov	r8, r4
 8001ab2:	4664      	mov	r4, ip
 8001ab4:	40e7      	lsrs	r7, r4
 8001ab6:	4644      	mov	r4, r8
 8001ab8:	433c      	orrs	r4, r7
 8001aba:	464f      	mov	r7, r9
 8001abc:	40b7      	lsls	r7, r6
 8001abe:	003e      	movs	r6, r7
 8001ac0:	1e77      	subs	r7, r6, #1
 8001ac2:	41be      	sbcs	r6, r7
 8001ac4:	4334      	orrs	r4, r6
 8001ac6:	4666      	mov	r6, ip
 8001ac8:	40f3      	lsrs	r3, r6
 8001aca:	18c9      	adds	r1, r1, r3
 8001acc:	1824      	adds	r4, r4, r0
 8001ace:	4284      	cmp	r4, r0
 8001ad0:	419b      	sbcs	r3, r3
 8001ad2:	425b      	negs	r3, r3
 8001ad4:	4698      	mov	r8, r3
 8001ad6:	0016      	movs	r6, r2
 8001ad8:	4488      	add	r8, r1
 8001ada:	e04e      	b.n	8001b7a <__aeabi_dsub+0x31a>
 8001adc:	4a30      	ldr	r2, [pc, #192]	; (8001ba0 <__aeabi_dsub+0x340>)
 8001ade:	1c74      	adds	r4, r6, #1
 8001ae0:	4214      	tst	r4, r2
 8001ae2:	d000      	beq.n	8001ae6 <__aeabi_dsub+0x286>
 8001ae4:	e0d6      	b.n	8001c94 <__aeabi_dsub+0x434>
 8001ae6:	464a      	mov	r2, r9
 8001ae8:	431a      	orrs	r2, r3
 8001aea:	2e00      	cmp	r6, #0
 8001aec:	d000      	beq.n	8001af0 <__aeabi_dsub+0x290>
 8001aee:	e15b      	b.n	8001da8 <__aeabi_dsub+0x548>
 8001af0:	2a00      	cmp	r2, #0
 8001af2:	d100      	bne.n	8001af6 <__aeabi_dsub+0x296>
 8001af4:	e1a5      	b.n	8001e42 <__aeabi_dsub+0x5e2>
 8001af6:	000a      	movs	r2, r1
 8001af8:	4302      	orrs	r2, r0
 8001afa:	d000      	beq.n	8001afe <__aeabi_dsub+0x29e>
 8001afc:	e1bb      	b.n	8001e76 <__aeabi_dsub+0x616>
 8001afe:	464a      	mov	r2, r9
 8001b00:	0759      	lsls	r1, r3, #29
 8001b02:	08d2      	lsrs	r2, r2, #3
 8001b04:	430a      	orrs	r2, r1
 8001b06:	08db      	lsrs	r3, r3, #3
 8001b08:	e027      	b.n	8001b5a <__aeabi_dsub+0x2fa>
 8001b0a:	000a      	movs	r2, r1
 8001b0c:	4302      	orrs	r2, r0
 8001b0e:	d100      	bne.n	8001b12 <__aeabi_dsub+0x2b2>
 8001b10:	e174      	b.n	8001dfc <__aeabi_dsub+0x59c>
 8001b12:	0022      	movs	r2, r4
 8001b14:	3a01      	subs	r2, #1
 8001b16:	2c01      	cmp	r4, #1
 8001b18:	d005      	beq.n	8001b26 <__aeabi_dsub+0x2c6>
 8001b1a:	4c1e      	ldr	r4, [pc, #120]	; (8001b94 <__aeabi_dsub+0x334>)
 8001b1c:	45a4      	cmp	ip, r4
 8001b1e:	d100      	bne.n	8001b22 <__aeabi_dsub+0x2c2>
 8001b20:	e094      	b.n	8001c4c <__aeabi_dsub+0x3ec>
 8001b22:	4694      	mov	ip, r2
 8001b24:	e759      	b.n	80019da <__aeabi_dsub+0x17a>
 8001b26:	4448      	add	r0, r9
 8001b28:	4548      	cmp	r0, r9
 8001b2a:	4192      	sbcs	r2, r2
 8001b2c:	185b      	adds	r3, r3, r1
 8001b2e:	4698      	mov	r8, r3
 8001b30:	0004      	movs	r4, r0
 8001b32:	4252      	negs	r2, r2
 8001b34:	4490      	add	r8, r2
 8001b36:	4643      	mov	r3, r8
 8001b38:	2602      	movs	r6, #2
 8001b3a:	021b      	lsls	r3, r3, #8
 8001b3c:	d500      	bpl.n	8001b40 <__aeabi_dsub+0x2e0>
 8001b3e:	e0c4      	b.n	8001cca <__aeabi_dsub+0x46a>
 8001b40:	3e01      	subs	r6, #1
 8001b42:	0763      	lsls	r3, r4, #29
 8001b44:	d000      	beq.n	8001b48 <__aeabi_dsub+0x2e8>
 8001b46:	e711      	b.n	800196c <__aeabi_dsub+0x10c>
 8001b48:	4643      	mov	r3, r8
 8001b4a:	46b4      	mov	ip, r6
 8001b4c:	0759      	lsls	r1, r3, #29
 8001b4e:	08e2      	lsrs	r2, r4, #3
 8001b50:	430a      	orrs	r2, r1
 8001b52:	08db      	lsrs	r3, r3, #3
 8001b54:	490f      	ldr	r1, [pc, #60]	; (8001b94 <__aeabi_dsub+0x334>)
 8001b56:	458c      	cmp	ip, r1
 8001b58:	d040      	beq.n	8001bdc <__aeabi_dsub+0x37c>
 8001b5a:	4661      	mov	r1, ip
 8001b5c:	031b      	lsls	r3, r3, #12
 8001b5e:	0549      	lsls	r1, r1, #21
 8001b60:	0b1b      	lsrs	r3, r3, #12
 8001b62:	0d49      	lsrs	r1, r1, #21
 8001b64:	e720      	b.n	80019a8 <__aeabi_dsub+0x148>
 8001b66:	4301      	orrs	r1, r0
 8001b68:	000c      	movs	r4, r1
 8001b6a:	1e61      	subs	r1, r4, #1
 8001b6c:	418c      	sbcs	r4, r1
 8001b6e:	444c      	add	r4, r9
 8001b70:	454c      	cmp	r4, r9
 8001b72:	4192      	sbcs	r2, r2
 8001b74:	4252      	negs	r2, r2
 8001b76:	4690      	mov	r8, r2
 8001b78:	4498      	add	r8, r3
 8001b7a:	4643      	mov	r3, r8
 8001b7c:	021b      	lsls	r3, r3, #8
 8001b7e:	d5e0      	bpl.n	8001b42 <__aeabi_dsub+0x2e2>
 8001b80:	4b04      	ldr	r3, [pc, #16]	; (8001b94 <__aeabi_dsub+0x334>)
 8001b82:	3601      	adds	r6, #1
 8001b84:	429e      	cmp	r6, r3
 8001b86:	d000      	beq.n	8001b8a <__aeabi_dsub+0x32a>
 8001b88:	e09f      	b.n	8001cca <__aeabi_dsub+0x46a>
 8001b8a:	0031      	movs	r1, r6
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	2200      	movs	r2, #0
 8001b90:	e70a      	b.n	80019a8 <__aeabi_dsub+0x148>
 8001b92:	46c0      	nop			; (mov r8, r8)
 8001b94:	000007ff 	.word	0x000007ff
 8001b98:	ff7fffff 	.word	0xff7fffff
 8001b9c:	fffff801 	.word	0xfffff801
 8001ba0:	000007fe 	.word	0x000007fe
 8001ba4:	2a00      	cmp	r2, #0
 8001ba6:	d100      	bne.n	8001baa <__aeabi_dsub+0x34a>
 8001ba8:	e160      	b.n	8001e6c <__aeabi_dsub+0x60c>
 8001baa:	000a      	movs	r2, r1
 8001bac:	4302      	orrs	r2, r0
 8001bae:	d04d      	beq.n	8001c4c <__aeabi_dsub+0x3ec>
 8001bb0:	464a      	mov	r2, r9
 8001bb2:	075c      	lsls	r4, r3, #29
 8001bb4:	08d2      	lsrs	r2, r2, #3
 8001bb6:	4322      	orrs	r2, r4
 8001bb8:	2480      	movs	r4, #128	; 0x80
 8001bba:	08db      	lsrs	r3, r3, #3
 8001bbc:	0324      	lsls	r4, r4, #12
 8001bbe:	4223      	tst	r3, r4
 8001bc0:	d007      	beq.n	8001bd2 <__aeabi_dsub+0x372>
 8001bc2:	08ce      	lsrs	r6, r1, #3
 8001bc4:	4226      	tst	r6, r4
 8001bc6:	d104      	bne.n	8001bd2 <__aeabi_dsub+0x372>
 8001bc8:	465d      	mov	r5, fp
 8001bca:	0033      	movs	r3, r6
 8001bcc:	08c2      	lsrs	r2, r0, #3
 8001bce:	0749      	lsls	r1, r1, #29
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	0f51      	lsrs	r1, r2, #29
 8001bd4:	00d2      	lsls	r2, r2, #3
 8001bd6:	08d2      	lsrs	r2, r2, #3
 8001bd8:	0749      	lsls	r1, r1, #29
 8001bda:	430a      	orrs	r2, r1
 8001bdc:	0011      	movs	r1, r2
 8001bde:	4319      	orrs	r1, r3
 8001be0:	d100      	bne.n	8001be4 <__aeabi_dsub+0x384>
 8001be2:	e1c8      	b.n	8001f76 <__aeabi_dsub+0x716>
 8001be4:	2180      	movs	r1, #128	; 0x80
 8001be6:	0309      	lsls	r1, r1, #12
 8001be8:	430b      	orrs	r3, r1
 8001bea:	031b      	lsls	r3, r3, #12
 8001bec:	49d5      	ldr	r1, [pc, #852]	; (8001f44 <__aeabi_dsub+0x6e4>)
 8001bee:	0b1b      	lsrs	r3, r3, #12
 8001bf0:	e6da      	b.n	80019a8 <__aeabi_dsub+0x148>
 8001bf2:	49d5      	ldr	r1, [pc, #852]	; (8001f48 <__aeabi_dsub+0x6e8>)
 8001bf4:	1ab6      	subs	r6, r6, r2
 8001bf6:	400b      	ands	r3, r1
 8001bf8:	4698      	mov	r8, r3
 8001bfa:	e6b5      	b.n	8001968 <__aeabi_dsub+0x108>
 8001bfc:	0020      	movs	r0, r4
 8001bfe:	f000 fa4d 	bl	800209c <__clzsi2>
 8001c02:	0002      	movs	r2, r0
 8001c04:	3218      	adds	r2, #24
 8001c06:	2a1f      	cmp	r2, #31
 8001c08:	dc00      	bgt.n	8001c0c <__aeabi_dsub+0x3ac>
 8001c0a:	e68f      	b.n	800192c <__aeabi_dsub+0xcc>
 8001c0c:	0023      	movs	r3, r4
 8001c0e:	3808      	subs	r0, #8
 8001c10:	4083      	lsls	r3, r0
 8001c12:	2400      	movs	r4, #0
 8001c14:	e692      	b.n	800193c <__aeabi_dsub+0xdc>
 8001c16:	4308      	orrs	r0, r1
 8001c18:	0002      	movs	r2, r0
 8001c1a:	1e50      	subs	r0, r2, #1
 8001c1c:	4182      	sbcs	r2, r0
 8001c1e:	e66d      	b.n	80018fc <__aeabi_dsub+0x9c>
 8001c20:	4cca      	ldr	r4, [pc, #808]	; (8001f4c <__aeabi_dsub+0x6ec>)
 8001c22:	1c72      	adds	r2, r6, #1
 8001c24:	4222      	tst	r2, r4
 8001c26:	d000      	beq.n	8001c2a <__aeabi_dsub+0x3ca>
 8001c28:	e0ad      	b.n	8001d86 <__aeabi_dsub+0x526>
 8001c2a:	464a      	mov	r2, r9
 8001c2c:	431a      	orrs	r2, r3
 8001c2e:	2e00      	cmp	r6, #0
 8001c30:	d1b8      	bne.n	8001ba4 <__aeabi_dsub+0x344>
 8001c32:	2a00      	cmp	r2, #0
 8001c34:	d100      	bne.n	8001c38 <__aeabi_dsub+0x3d8>
 8001c36:	e158      	b.n	8001eea <__aeabi_dsub+0x68a>
 8001c38:	000a      	movs	r2, r1
 8001c3a:	4302      	orrs	r2, r0
 8001c3c:	d000      	beq.n	8001c40 <__aeabi_dsub+0x3e0>
 8001c3e:	e159      	b.n	8001ef4 <__aeabi_dsub+0x694>
 8001c40:	464a      	mov	r2, r9
 8001c42:	0759      	lsls	r1, r3, #29
 8001c44:	08d2      	lsrs	r2, r2, #3
 8001c46:	430a      	orrs	r2, r1
 8001c48:	08db      	lsrs	r3, r3, #3
 8001c4a:	e786      	b.n	8001b5a <__aeabi_dsub+0x2fa>
 8001c4c:	464a      	mov	r2, r9
 8001c4e:	0759      	lsls	r1, r3, #29
 8001c50:	08d2      	lsrs	r2, r2, #3
 8001c52:	430a      	orrs	r2, r1
 8001c54:	08db      	lsrs	r3, r3, #3
 8001c56:	e7c1      	b.n	8001bdc <__aeabi_dsub+0x37c>
 8001c58:	4dba      	ldr	r5, [pc, #744]	; (8001f44 <__aeabi_dsub+0x6e4>)
 8001c5a:	42aa      	cmp	r2, r5
 8001c5c:	d100      	bne.n	8001c60 <__aeabi_dsub+0x400>
 8001c5e:	e11e      	b.n	8001e9e <__aeabi_dsub+0x63e>
 8001c60:	2580      	movs	r5, #128	; 0x80
 8001c62:	042d      	lsls	r5, r5, #16
 8001c64:	432b      	orrs	r3, r5
 8001c66:	4664      	mov	r4, ip
 8001c68:	2c38      	cmp	r4, #56	; 0x38
 8001c6a:	dc5d      	bgt.n	8001d28 <__aeabi_dsub+0x4c8>
 8001c6c:	2c1f      	cmp	r4, #31
 8001c6e:	dd00      	ble.n	8001c72 <__aeabi_dsub+0x412>
 8001c70:	e0d0      	b.n	8001e14 <__aeabi_dsub+0x5b4>
 8001c72:	2520      	movs	r5, #32
 8001c74:	4667      	mov	r7, ip
 8001c76:	1b2d      	subs	r5, r5, r4
 8001c78:	464e      	mov	r6, r9
 8001c7a:	001c      	movs	r4, r3
 8001c7c:	40fe      	lsrs	r6, r7
 8001c7e:	40ac      	lsls	r4, r5
 8001c80:	4334      	orrs	r4, r6
 8001c82:	464e      	mov	r6, r9
 8001c84:	40ae      	lsls	r6, r5
 8001c86:	0035      	movs	r5, r6
 8001c88:	40fb      	lsrs	r3, r7
 8001c8a:	1e6e      	subs	r6, r5, #1
 8001c8c:	41b5      	sbcs	r5, r6
 8001c8e:	1ac9      	subs	r1, r1, r3
 8001c90:	432c      	orrs	r4, r5
 8001c92:	e04e      	b.n	8001d32 <__aeabi_dsub+0x4d2>
 8001c94:	464a      	mov	r2, r9
 8001c96:	1a14      	subs	r4, r2, r0
 8001c98:	45a1      	cmp	r9, r4
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	4252      	negs	r2, r2
 8001c9e:	4690      	mov	r8, r2
 8001ca0:	1a5f      	subs	r7, r3, r1
 8001ca2:	003a      	movs	r2, r7
 8001ca4:	4647      	mov	r7, r8
 8001ca6:	1bd2      	subs	r2, r2, r7
 8001ca8:	4690      	mov	r8, r2
 8001caa:	0212      	lsls	r2, r2, #8
 8001cac:	d500      	bpl.n	8001cb0 <__aeabi_dsub+0x450>
 8001cae:	e08b      	b.n	8001dc8 <__aeabi_dsub+0x568>
 8001cb0:	4642      	mov	r2, r8
 8001cb2:	4322      	orrs	r2, r4
 8001cb4:	d000      	beq.n	8001cb8 <__aeabi_dsub+0x458>
 8001cb6:	e630      	b.n	800191a <__aeabi_dsub+0xba>
 8001cb8:	2300      	movs	r3, #0
 8001cba:	2500      	movs	r5, #0
 8001cbc:	e74d      	b.n	8001b5a <__aeabi_dsub+0x2fa>
 8001cbe:	464a      	mov	r2, r9
 8001cc0:	0759      	lsls	r1, r3, #29
 8001cc2:	08d2      	lsrs	r2, r2, #3
 8001cc4:	430a      	orrs	r2, r1
 8001cc6:	08db      	lsrs	r3, r3, #3
 8001cc8:	e744      	b.n	8001b54 <__aeabi_dsub+0x2f4>
 8001cca:	4642      	mov	r2, r8
 8001ccc:	4b9e      	ldr	r3, [pc, #632]	; (8001f48 <__aeabi_dsub+0x6e8>)
 8001cce:	0861      	lsrs	r1, r4, #1
 8001cd0:	401a      	ands	r2, r3
 8001cd2:	0013      	movs	r3, r2
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	4014      	ands	r4, r2
 8001cd8:	430c      	orrs	r4, r1
 8001cda:	07da      	lsls	r2, r3, #31
 8001cdc:	085b      	lsrs	r3, r3, #1
 8001cde:	4698      	mov	r8, r3
 8001ce0:	4314      	orrs	r4, r2
 8001ce2:	e641      	b.n	8001968 <__aeabi_dsub+0x108>
 8001ce4:	001a      	movs	r2, r3
 8001ce6:	3e1f      	subs	r6, #31
 8001ce8:	40f2      	lsrs	r2, r6
 8001cea:	0016      	movs	r6, r2
 8001cec:	2920      	cmp	r1, #32
 8001cee:	d003      	beq.n	8001cf8 <__aeabi_dsub+0x498>
 8001cf0:	2240      	movs	r2, #64	; 0x40
 8001cf2:	1a51      	subs	r1, r2, r1
 8001cf4:	408b      	lsls	r3, r1
 8001cf6:	431c      	orrs	r4, r3
 8001cf8:	1e62      	subs	r2, r4, #1
 8001cfa:	4194      	sbcs	r4, r2
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	4334      	orrs	r4, r6
 8001d00:	4698      	mov	r8, r3
 8001d02:	2600      	movs	r6, #0
 8001d04:	e71d      	b.n	8001b42 <__aeabi_dsub+0x2e2>
 8001d06:	000c      	movs	r4, r1
 8001d08:	3a20      	subs	r2, #32
 8001d0a:	40d4      	lsrs	r4, r2
 8001d0c:	0022      	movs	r2, r4
 8001d0e:	4664      	mov	r4, ip
 8001d10:	2c20      	cmp	r4, #32
 8001d12:	d004      	beq.n	8001d1e <__aeabi_dsub+0x4be>
 8001d14:	2740      	movs	r7, #64	; 0x40
 8001d16:	1b3f      	subs	r7, r7, r4
 8001d18:	40b9      	lsls	r1, r7
 8001d1a:	4308      	orrs	r0, r1
 8001d1c:	4680      	mov	r8, r0
 8001d1e:	4644      	mov	r4, r8
 8001d20:	1e61      	subs	r1, r4, #1
 8001d22:	418c      	sbcs	r4, r1
 8001d24:	4322      	orrs	r2, r4
 8001d26:	e5e9      	b.n	80018fc <__aeabi_dsub+0x9c>
 8001d28:	464c      	mov	r4, r9
 8001d2a:	4323      	orrs	r3, r4
 8001d2c:	001c      	movs	r4, r3
 8001d2e:	1e63      	subs	r3, r4, #1
 8001d30:	419c      	sbcs	r4, r3
 8001d32:	1b04      	subs	r4, r0, r4
 8001d34:	42a0      	cmp	r0, r4
 8001d36:	419b      	sbcs	r3, r3
 8001d38:	425b      	negs	r3, r3
 8001d3a:	1acb      	subs	r3, r1, r3
 8001d3c:	4698      	mov	r8, r3
 8001d3e:	465d      	mov	r5, fp
 8001d40:	0016      	movs	r6, r2
 8001d42:	e5e2      	b.n	800190a <__aeabi_dsub+0xaa>
 8001d44:	464e      	mov	r6, r9
 8001d46:	431e      	orrs	r6, r3
 8001d48:	d100      	bne.n	8001d4c <__aeabi_dsub+0x4ec>
 8001d4a:	e0ae      	b.n	8001eaa <__aeabi_dsub+0x64a>
 8001d4c:	1e66      	subs	r6, r4, #1
 8001d4e:	2c01      	cmp	r4, #1
 8001d50:	d100      	bne.n	8001d54 <__aeabi_dsub+0x4f4>
 8001d52:	e0fd      	b.n	8001f50 <__aeabi_dsub+0x6f0>
 8001d54:	4f7b      	ldr	r7, [pc, #492]	; (8001f44 <__aeabi_dsub+0x6e4>)
 8001d56:	42bc      	cmp	r4, r7
 8001d58:	d100      	bne.n	8001d5c <__aeabi_dsub+0x4fc>
 8001d5a:	e107      	b.n	8001f6c <__aeabi_dsub+0x70c>
 8001d5c:	46b4      	mov	ip, r6
 8001d5e:	e69b      	b.n	8001a98 <__aeabi_dsub+0x238>
 8001d60:	4664      	mov	r4, ip
 8001d62:	2220      	movs	r2, #32
 8001d64:	1b12      	subs	r2, r2, r4
 8001d66:	000c      	movs	r4, r1
 8001d68:	4094      	lsls	r4, r2
 8001d6a:	0007      	movs	r7, r0
 8001d6c:	4090      	lsls	r0, r2
 8001d6e:	46a0      	mov	r8, r4
 8001d70:	4664      	mov	r4, ip
 8001d72:	1e42      	subs	r2, r0, #1
 8001d74:	4190      	sbcs	r0, r2
 8001d76:	4662      	mov	r2, ip
 8001d78:	40e7      	lsrs	r7, r4
 8001d7a:	4644      	mov	r4, r8
 8001d7c:	40d1      	lsrs	r1, r2
 8001d7e:	433c      	orrs	r4, r7
 8001d80:	4304      	orrs	r4, r0
 8001d82:	185b      	adds	r3, r3, r1
 8001d84:	e6f3      	b.n	8001b6e <__aeabi_dsub+0x30e>
 8001d86:	4c6f      	ldr	r4, [pc, #444]	; (8001f44 <__aeabi_dsub+0x6e4>)
 8001d88:	42a2      	cmp	r2, r4
 8001d8a:	d100      	bne.n	8001d8e <__aeabi_dsub+0x52e>
 8001d8c:	e0d5      	b.n	8001f3a <__aeabi_dsub+0x6da>
 8001d8e:	4448      	add	r0, r9
 8001d90:	185b      	adds	r3, r3, r1
 8001d92:	4548      	cmp	r0, r9
 8001d94:	4189      	sbcs	r1, r1
 8001d96:	4249      	negs	r1, r1
 8001d98:	185b      	adds	r3, r3, r1
 8001d9a:	07dc      	lsls	r4, r3, #31
 8001d9c:	0840      	lsrs	r0, r0, #1
 8001d9e:	085b      	lsrs	r3, r3, #1
 8001da0:	4698      	mov	r8, r3
 8001da2:	0016      	movs	r6, r2
 8001da4:	4304      	orrs	r4, r0
 8001da6:	e6cc      	b.n	8001b42 <__aeabi_dsub+0x2e2>
 8001da8:	2a00      	cmp	r2, #0
 8001daa:	d000      	beq.n	8001dae <__aeabi_dsub+0x54e>
 8001dac:	e082      	b.n	8001eb4 <__aeabi_dsub+0x654>
 8001dae:	000a      	movs	r2, r1
 8001db0:	4302      	orrs	r2, r0
 8001db2:	d140      	bne.n	8001e36 <__aeabi_dsub+0x5d6>
 8001db4:	2380      	movs	r3, #128	; 0x80
 8001db6:	2500      	movs	r5, #0
 8001db8:	031b      	lsls	r3, r3, #12
 8001dba:	e713      	b.n	8001be4 <__aeabi_dsub+0x384>
 8001dbc:	074b      	lsls	r3, r1, #29
 8001dbe:	08c2      	lsrs	r2, r0, #3
 8001dc0:	431a      	orrs	r2, r3
 8001dc2:	465d      	mov	r5, fp
 8001dc4:	08cb      	lsrs	r3, r1, #3
 8001dc6:	e6c5      	b.n	8001b54 <__aeabi_dsub+0x2f4>
 8001dc8:	464a      	mov	r2, r9
 8001dca:	1a84      	subs	r4, r0, r2
 8001dcc:	42a0      	cmp	r0, r4
 8001dce:	4192      	sbcs	r2, r2
 8001dd0:	1acb      	subs	r3, r1, r3
 8001dd2:	4252      	negs	r2, r2
 8001dd4:	1a9b      	subs	r3, r3, r2
 8001dd6:	4698      	mov	r8, r3
 8001dd8:	465d      	mov	r5, fp
 8001dda:	e59e      	b.n	800191a <__aeabi_dsub+0xba>
 8001ddc:	464a      	mov	r2, r9
 8001dde:	0759      	lsls	r1, r3, #29
 8001de0:	08d2      	lsrs	r2, r2, #3
 8001de2:	430a      	orrs	r2, r1
 8001de4:	08db      	lsrs	r3, r3, #3
 8001de6:	e6f9      	b.n	8001bdc <__aeabi_dsub+0x37c>
 8001de8:	464a      	mov	r2, r9
 8001dea:	1a14      	subs	r4, r2, r0
 8001dec:	45a1      	cmp	r9, r4
 8001dee:	4192      	sbcs	r2, r2
 8001df0:	1a5b      	subs	r3, r3, r1
 8001df2:	4252      	negs	r2, r2
 8001df4:	1a9b      	subs	r3, r3, r2
 8001df6:	4698      	mov	r8, r3
 8001df8:	2601      	movs	r6, #1
 8001dfa:	e586      	b.n	800190a <__aeabi_dsub+0xaa>
 8001dfc:	464a      	mov	r2, r9
 8001dfe:	0759      	lsls	r1, r3, #29
 8001e00:	08d2      	lsrs	r2, r2, #3
 8001e02:	430a      	orrs	r2, r1
 8001e04:	08db      	lsrs	r3, r3, #3
 8001e06:	e6a5      	b.n	8001b54 <__aeabi_dsub+0x2f4>
 8001e08:	464c      	mov	r4, r9
 8001e0a:	4323      	orrs	r3, r4
 8001e0c:	001c      	movs	r4, r3
 8001e0e:	1e63      	subs	r3, r4, #1
 8001e10:	419c      	sbcs	r4, r3
 8001e12:	e65b      	b.n	8001acc <__aeabi_dsub+0x26c>
 8001e14:	4665      	mov	r5, ip
 8001e16:	001e      	movs	r6, r3
 8001e18:	3d20      	subs	r5, #32
 8001e1a:	40ee      	lsrs	r6, r5
 8001e1c:	2c20      	cmp	r4, #32
 8001e1e:	d005      	beq.n	8001e2c <__aeabi_dsub+0x5cc>
 8001e20:	2540      	movs	r5, #64	; 0x40
 8001e22:	1b2d      	subs	r5, r5, r4
 8001e24:	40ab      	lsls	r3, r5
 8001e26:	464c      	mov	r4, r9
 8001e28:	431c      	orrs	r4, r3
 8001e2a:	46a2      	mov	sl, r4
 8001e2c:	4654      	mov	r4, sl
 8001e2e:	1e63      	subs	r3, r4, #1
 8001e30:	419c      	sbcs	r4, r3
 8001e32:	4334      	orrs	r4, r6
 8001e34:	e77d      	b.n	8001d32 <__aeabi_dsub+0x4d2>
 8001e36:	074b      	lsls	r3, r1, #29
 8001e38:	08c2      	lsrs	r2, r0, #3
 8001e3a:	431a      	orrs	r2, r3
 8001e3c:	465d      	mov	r5, fp
 8001e3e:	08cb      	lsrs	r3, r1, #3
 8001e40:	e6cc      	b.n	8001bdc <__aeabi_dsub+0x37c>
 8001e42:	000a      	movs	r2, r1
 8001e44:	4302      	orrs	r2, r0
 8001e46:	d100      	bne.n	8001e4a <__aeabi_dsub+0x5ea>
 8001e48:	e736      	b.n	8001cb8 <__aeabi_dsub+0x458>
 8001e4a:	074b      	lsls	r3, r1, #29
 8001e4c:	08c2      	lsrs	r2, r0, #3
 8001e4e:	431a      	orrs	r2, r3
 8001e50:	465d      	mov	r5, fp
 8001e52:	08cb      	lsrs	r3, r1, #3
 8001e54:	e681      	b.n	8001b5a <__aeabi_dsub+0x2fa>
 8001e56:	464a      	mov	r2, r9
 8001e58:	1a84      	subs	r4, r0, r2
 8001e5a:	42a0      	cmp	r0, r4
 8001e5c:	4192      	sbcs	r2, r2
 8001e5e:	1acb      	subs	r3, r1, r3
 8001e60:	4252      	negs	r2, r2
 8001e62:	1a9b      	subs	r3, r3, r2
 8001e64:	4698      	mov	r8, r3
 8001e66:	465d      	mov	r5, fp
 8001e68:	2601      	movs	r6, #1
 8001e6a:	e54e      	b.n	800190a <__aeabi_dsub+0xaa>
 8001e6c:	074b      	lsls	r3, r1, #29
 8001e6e:	08c2      	lsrs	r2, r0, #3
 8001e70:	431a      	orrs	r2, r3
 8001e72:	08cb      	lsrs	r3, r1, #3
 8001e74:	e6b2      	b.n	8001bdc <__aeabi_dsub+0x37c>
 8001e76:	464a      	mov	r2, r9
 8001e78:	1a14      	subs	r4, r2, r0
 8001e7a:	45a1      	cmp	r9, r4
 8001e7c:	4192      	sbcs	r2, r2
 8001e7e:	1a5f      	subs	r7, r3, r1
 8001e80:	4252      	negs	r2, r2
 8001e82:	1aba      	subs	r2, r7, r2
 8001e84:	4690      	mov	r8, r2
 8001e86:	0212      	lsls	r2, r2, #8
 8001e88:	d56b      	bpl.n	8001f62 <__aeabi_dsub+0x702>
 8001e8a:	464a      	mov	r2, r9
 8001e8c:	1a84      	subs	r4, r0, r2
 8001e8e:	42a0      	cmp	r0, r4
 8001e90:	4192      	sbcs	r2, r2
 8001e92:	1acb      	subs	r3, r1, r3
 8001e94:	4252      	negs	r2, r2
 8001e96:	1a9b      	subs	r3, r3, r2
 8001e98:	4698      	mov	r8, r3
 8001e9a:	465d      	mov	r5, fp
 8001e9c:	e564      	b.n	8001968 <__aeabi_dsub+0x108>
 8001e9e:	074b      	lsls	r3, r1, #29
 8001ea0:	08c2      	lsrs	r2, r0, #3
 8001ea2:	431a      	orrs	r2, r3
 8001ea4:	465d      	mov	r5, fp
 8001ea6:	08cb      	lsrs	r3, r1, #3
 8001ea8:	e698      	b.n	8001bdc <__aeabi_dsub+0x37c>
 8001eaa:	074b      	lsls	r3, r1, #29
 8001eac:	08c2      	lsrs	r2, r0, #3
 8001eae:	431a      	orrs	r2, r3
 8001eb0:	08cb      	lsrs	r3, r1, #3
 8001eb2:	e64f      	b.n	8001b54 <__aeabi_dsub+0x2f4>
 8001eb4:	000a      	movs	r2, r1
 8001eb6:	4302      	orrs	r2, r0
 8001eb8:	d090      	beq.n	8001ddc <__aeabi_dsub+0x57c>
 8001eba:	464a      	mov	r2, r9
 8001ebc:	075c      	lsls	r4, r3, #29
 8001ebe:	08d2      	lsrs	r2, r2, #3
 8001ec0:	4314      	orrs	r4, r2
 8001ec2:	2280      	movs	r2, #128	; 0x80
 8001ec4:	08db      	lsrs	r3, r3, #3
 8001ec6:	0312      	lsls	r2, r2, #12
 8001ec8:	4213      	tst	r3, r2
 8001eca:	d008      	beq.n	8001ede <__aeabi_dsub+0x67e>
 8001ecc:	08ce      	lsrs	r6, r1, #3
 8001ece:	4216      	tst	r6, r2
 8001ed0:	d105      	bne.n	8001ede <__aeabi_dsub+0x67e>
 8001ed2:	08c0      	lsrs	r0, r0, #3
 8001ed4:	0749      	lsls	r1, r1, #29
 8001ed6:	4308      	orrs	r0, r1
 8001ed8:	0004      	movs	r4, r0
 8001eda:	465d      	mov	r5, fp
 8001edc:	0033      	movs	r3, r6
 8001ede:	0f61      	lsrs	r1, r4, #29
 8001ee0:	00e2      	lsls	r2, r4, #3
 8001ee2:	0749      	lsls	r1, r1, #29
 8001ee4:	08d2      	lsrs	r2, r2, #3
 8001ee6:	430a      	orrs	r2, r1
 8001ee8:	e678      	b.n	8001bdc <__aeabi_dsub+0x37c>
 8001eea:	074b      	lsls	r3, r1, #29
 8001eec:	08c2      	lsrs	r2, r0, #3
 8001eee:	431a      	orrs	r2, r3
 8001ef0:	08cb      	lsrs	r3, r1, #3
 8001ef2:	e632      	b.n	8001b5a <__aeabi_dsub+0x2fa>
 8001ef4:	4448      	add	r0, r9
 8001ef6:	185b      	adds	r3, r3, r1
 8001ef8:	4548      	cmp	r0, r9
 8001efa:	4192      	sbcs	r2, r2
 8001efc:	4698      	mov	r8, r3
 8001efe:	4252      	negs	r2, r2
 8001f00:	4490      	add	r8, r2
 8001f02:	4643      	mov	r3, r8
 8001f04:	0004      	movs	r4, r0
 8001f06:	021b      	lsls	r3, r3, #8
 8001f08:	d400      	bmi.n	8001f0c <__aeabi_dsub+0x6ac>
 8001f0a:	e61a      	b.n	8001b42 <__aeabi_dsub+0x2e2>
 8001f0c:	4642      	mov	r2, r8
 8001f0e:	4b0e      	ldr	r3, [pc, #56]	; (8001f48 <__aeabi_dsub+0x6e8>)
 8001f10:	2601      	movs	r6, #1
 8001f12:	401a      	ands	r2, r3
 8001f14:	4690      	mov	r8, r2
 8001f16:	e614      	b.n	8001b42 <__aeabi_dsub+0x2e2>
 8001f18:	4666      	mov	r6, ip
 8001f1a:	001f      	movs	r7, r3
 8001f1c:	3e20      	subs	r6, #32
 8001f1e:	40f7      	lsrs	r7, r6
 8001f20:	2c20      	cmp	r4, #32
 8001f22:	d005      	beq.n	8001f30 <__aeabi_dsub+0x6d0>
 8001f24:	2640      	movs	r6, #64	; 0x40
 8001f26:	1b36      	subs	r6, r6, r4
 8001f28:	40b3      	lsls	r3, r6
 8001f2a:	464c      	mov	r4, r9
 8001f2c:	431c      	orrs	r4, r3
 8001f2e:	46a2      	mov	sl, r4
 8001f30:	4654      	mov	r4, sl
 8001f32:	1e63      	subs	r3, r4, #1
 8001f34:	419c      	sbcs	r4, r3
 8001f36:	433c      	orrs	r4, r7
 8001f38:	e5c8      	b.n	8001acc <__aeabi_dsub+0x26c>
 8001f3a:	0011      	movs	r1, r2
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	2200      	movs	r2, #0
 8001f40:	e532      	b.n	80019a8 <__aeabi_dsub+0x148>
 8001f42:	46c0      	nop			; (mov r8, r8)
 8001f44:	000007ff 	.word	0x000007ff
 8001f48:	ff7fffff 	.word	0xff7fffff
 8001f4c:	000007fe 	.word	0x000007fe
 8001f50:	464a      	mov	r2, r9
 8001f52:	1814      	adds	r4, r2, r0
 8001f54:	4284      	cmp	r4, r0
 8001f56:	4192      	sbcs	r2, r2
 8001f58:	185b      	adds	r3, r3, r1
 8001f5a:	4698      	mov	r8, r3
 8001f5c:	4252      	negs	r2, r2
 8001f5e:	4490      	add	r8, r2
 8001f60:	e5e9      	b.n	8001b36 <__aeabi_dsub+0x2d6>
 8001f62:	4642      	mov	r2, r8
 8001f64:	4322      	orrs	r2, r4
 8001f66:	d100      	bne.n	8001f6a <__aeabi_dsub+0x70a>
 8001f68:	e6a6      	b.n	8001cb8 <__aeabi_dsub+0x458>
 8001f6a:	e5ea      	b.n	8001b42 <__aeabi_dsub+0x2e2>
 8001f6c:	074b      	lsls	r3, r1, #29
 8001f6e:	08c2      	lsrs	r2, r0, #3
 8001f70:	431a      	orrs	r2, r3
 8001f72:	08cb      	lsrs	r3, r1, #3
 8001f74:	e632      	b.n	8001bdc <__aeabi_dsub+0x37c>
 8001f76:	2200      	movs	r2, #0
 8001f78:	4901      	ldr	r1, [pc, #4]	; (8001f80 <__aeabi_dsub+0x720>)
 8001f7a:	0013      	movs	r3, r2
 8001f7c:	e514      	b.n	80019a8 <__aeabi_dsub+0x148>
 8001f7e:	46c0      	nop			; (mov r8, r8)
 8001f80:	000007ff 	.word	0x000007ff

08001f84 <__aeabi_d2iz>:
 8001f84:	000a      	movs	r2, r1
 8001f86:	b530      	push	{r4, r5, lr}
 8001f88:	4c13      	ldr	r4, [pc, #76]	; (8001fd8 <__aeabi_d2iz+0x54>)
 8001f8a:	0053      	lsls	r3, r2, #1
 8001f8c:	0309      	lsls	r1, r1, #12
 8001f8e:	0005      	movs	r5, r0
 8001f90:	0b09      	lsrs	r1, r1, #12
 8001f92:	2000      	movs	r0, #0
 8001f94:	0d5b      	lsrs	r3, r3, #21
 8001f96:	0fd2      	lsrs	r2, r2, #31
 8001f98:	42a3      	cmp	r3, r4
 8001f9a:	dd04      	ble.n	8001fa6 <__aeabi_d2iz+0x22>
 8001f9c:	480f      	ldr	r0, [pc, #60]	; (8001fdc <__aeabi_d2iz+0x58>)
 8001f9e:	4283      	cmp	r3, r0
 8001fa0:	dd02      	ble.n	8001fa8 <__aeabi_d2iz+0x24>
 8001fa2:	4b0f      	ldr	r3, [pc, #60]	; (8001fe0 <__aeabi_d2iz+0x5c>)
 8001fa4:	18d0      	adds	r0, r2, r3
 8001fa6:	bd30      	pop	{r4, r5, pc}
 8001fa8:	2080      	movs	r0, #128	; 0x80
 8001faa:	0340      	lsls	r0, r0, #13
 8001fac:	4301      	orrs	r1, r0
 8001fae:	480d      	ldr	r0, [pc, #52]	; (8001fe4 <__aeabi_d2iz+0x60>)
 8001fb0:	1ac0      	subs	r0, r0, r3
 8001fb2:	281f      	cmp	r0, #31
 8001fb4:	dd08      	ble.n	8001fc8 <__aeabi_d2iz+0x44>
 8001fb6:	480c      	ldr	r0, [pc, #48]	; (8001fe8 <__aeabi_d2iz+0x64>)
 8001fb8:	1ac3      	subs	r3, r0, r3
 8001fba:	40d9      	lsrs	r1, r3
 8001fbc:	000b      	movs	r3, r1
 8001fbe:	4258      	negs	r0, r3
 8001fc0:	2a00      	cmp	r2, #0
 8001fc2:	d1f0      	bne.n	8001fa6 <__aeabi_d2iz+0x22>
 8001fc4:	0018      	movs	r0, r3
 8001fc6:	e7ee      	b.n	8001fa6 <__aeabi_d2iz+0x22>
 8001fc8:	4c08      	ldr	r4, [pc, #32]	; (8001fec <__aeabi_d2iz+0x68>)
 8001fca:	40c5      	lsrs	r5, r0
 8001fcc:	46a4      	mov	ip, r4
 8001fce:	4463      	add	r3, ip
 8001fd0:	4099      	lsls	r1, r3
 8001fd2:	000b      	movs	r3, r1
 8001fd4:	432b      	orrs	r3, r5
 8001fd6:	e7f2      	b.n	8001fbe <__aeabi_d2iz+0x3a>
 8001fd8:	000003fe 	.word	0x000003fe
 8001fdc:	0000041d 	.word	0x0000041d
 8001fe0:	7fffffff 	.word	0x7fffffff
 8001fe4:	00000433 	.word	0x00000433
 8001fe8:	00000413 	.word	0x00000413
 8001fec:	fffffbed 	.word	0xfffffbed

08001ff0 <__aeabi_i2d>:
 8001ff0:	b570      	push	{r4, r5, r6, lr}
 8001ff2:	2800      	cmp	r0, #0
 8001ff4:	d016      	beq.n	8002024 <__aeabi_i2d+0x34>
 8001ff6:	17c3      	asrs	r3, r0, #31
 8001ff8:	18c5      	adds	r5, r0, r3
 8001ffa:	405d      	eors	r5, r3
 8001ffc:	0fc4      	lsrs	r4, r0, #31
 8001ffe:	0028      	movs	r0, r5
 8002000:	f000 f84c 	bl	800209c <__clzsi2>
 8002004:	4a11      	ldr	r2, [pc, #68]	; (800204c <__aeabi_i2d+0x5c>)
 8002006:	1a12      	subs	r2, r2, r0
 8002008:	280a      	cmp	r0, #10
 800200a:	dc16      	bgt.n	800203a <__aeabi_i2d+0x4a>
 800200c:	0003      	movs	r3, r0
 800200e:	002e      	movs	r6, r5
 8002010:	3315      	adds	r3, #21
 8002012:	409e      	lsls	r6, r3
 8002014:	230b      	movs	r3, #11
 8002016:	1a18      	subs	r0, r3, r0
 8002018:	40c5      	lsrs	r5, r0
 800201a:	0553      	lsls	r3, r2, #21
 800201c:	032d      	lsls	r5, r5, #12
 800201e:	0b2d      	lsrs	r5, r5, #12
 8002020:	0d5b      	lsrs	r3, r3, #21
 8002022:	e003      	b.n	800202c <__aeabi_i2d+0x3c>
 8002024:	2400      	movs	r4, #0
 8002026:	2300      	movs	r3, #0
 8002028:	2500      	movs	r5, #0
 800202a:	2600      	movs	r6, #0
 800202c:	051b      	lsls	r3, r3, #20
 800202e:	432b      	orrs	r3, r5
 8002030:	07e4      	lsls	r4, r4, #31
 8002032:	4323      	orrs	r3, r4
 8002034:	0030      	movs	r0, r6
 8002036:	0019      	movs	r1, r3
 8002038:	bd70      	pop	{r4, r5, r6, pc}
 800203a:	380b      	subs	r0, #11
 800203c:	4085      	lsls	r5, r0
 800203e:	0553      	lsls	r3, r2, #21
 8002040:	032d      	lsls	r5, r5, #12
 8002042:	2600      	movs	r6, #0
 8002044:	0b2d      	lsrs	r5, r5, #12
 8002046:	0d5b      	lsrs	r3, r3, #21
 8002048:	e7f0      	b.n	800202c <__aeabi_i2d+0x3c>
 800204a:	46c0      	nop			; (mov r8, r8)
 800204c:	0000041e 	.word	0x0000041e

08002050 <__aeabi_ui2d>:
 8002050:	b510      	push	{r4, lr}
 8002052:	1e04      	subs	r4, r0, #0
 8002054:	d010      	beq.n	8002078 <__aeabi_ui2d+0x28>
 8002056:	f000 f821 	bl	800209c <__clzsi2>
 800205a:	4b0f      	ldr	r3, [pc, #60]	; (8002098 <__aeabi_ui2d+0x48>)
 800205c:	1a1b      	subs	r3, r3, r0
 800205e:	280a      	cmp	r0, #10
 8002060:	dc11      	bgt.n	8002086 <__aeabi_ui2d+0x36>
 8002062:	220b      	movs	r2, #11
 8002064:	0021      	movs	r1, r4
 8002066:	1a12      	subs	r2, r2, r0
 8002068:	40d1      	lsrs	r1, r2
 800206a:	3015      	adds	r0, #21
 800206c:	030a      	lsls	r2, r1, #12
 800206e:	055b      	lsls	r3, r3, #21
 8002070:	4084      	lsls	r4, r0
 8002072:	0b12      	lsrs	r2, r2, #12
 8002074:	0d5b      	lsrs	r3, r3, #21
 8002076:	e001      	b.n	800207c <__aeabi_ui2d+0x2c>
 8002078:	2300      	movs	r3, #0
 800207a:	2200      	movs	r2, #0
 800207c:	051b      	lsls	r3, r3, #20
 800207e:	4313      	orrs	r3, r2
 8002080:	0020      	movs	r0, r4
 8002082:	0019      	movs	r1, r3
 8002084:	bd10      	pop	{r4, pc}
 8002086:	0022      	movs	r2, r4
 8002088:	380b      	subs	r0, #11
 800208a:	4082      	lsls	r2, r0
 800208c:	055b      	lsls	r3, r3, #21
 800208e:	0312      	lsls	r2, r2, #12
 8002090:	2400      	movs	r4, #0
 8002092:	0b12      	lsrs	r2, r2, #12
 8002094:	0d5b      	lsrs	r3, r3, #21
 8002096:	e7f1      	b.n	800207c <__aeabi_ui2d+0x2c>
 8002098:	0000041e 	.word	0x0000041e

0800209c <__clzsi2>:
 800209c:	211c      	movs	r1, #28
 800209e:	2301      	movs	r3, #1
 80020a0:	041b      	lsls	r3, r3, #16
 80020a2:	4298      	cmp	r0, r3
 80020a4:	d301      	bcc.n	80020aa <__clzsi2+0xe>
 80020a6:	0c00      	lsrs	r0, r0, #16
 80020a8:	3910      	subs	r1, #16
 80020aa:	0a1b      	lsrs	r3, r3, #8
 80020ac:	4298      	cmp	r0, r3
 80020ae:	d301      	bcc.n	80020b4 <__clzsi2+0x18>
 80020b0:	0a00      	lsrs	r0, r0, #8
 80020b2:	3908      	subs	r1, #8
 80020b4:	091b      	lsrs	r3, r3, #4
 80020b6:	4298      	cmp	r0, r3
 80020b8:	d301      	bcc.n	80020be <__clzsi2+0x22>
 80020ba:	0900      	lsrs	r0, r0, #4
 80020bc:	3904      	subs	r1, #4
 80020be:	a202      	add	r2, pc, #8	; (adr r2, 80020c8 <__clzsi2+0x2c>)
 80020c0:	5c10      	ldrb	r0, [r2, r0]
 80020c2:	1840      	adds	r0, r0, r1
 80020c4:	4770      	bx	lr
 80020c6:	46c0      	nop			; (mov r8, r8)
 80020c8:	02020304 	.word	0x02020304
 80020cc:	01010101 	.word	0x01010101
	...

080020d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	0002      	movs	r2, r0
 80020e0:	1dfb      	adds	r3, r7, #7
 80020e2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80020e4:	1dfb      	adds	r3, r7, #7
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	2b7f      	cmp	r3, #127	; 0x7f
 80020ea:	d809      	bhi.n	8002100 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020ec:	1dfb      	adds	r3, r7, #7
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	001a      	movs	r2, r3
 80020f2:	231f      	movs	r3, #31
 80020f4:	401a      	ands	r2, r3
 80020f6:	4b04      	ldr	r3, [pc, #16]	; (8002108 <__NVIC_EnableIRQ+0x30>)
 80020f8:	2101      	movs	r1, #1
 80020fa:	4091      	lsls	r1, r2
 80020fc:	000a      	movs	r2, r1
 80020fe:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002100:	46c0      	nop			; (mov r8, r8)
 8002102:	46bd      	mov	sp, r7
 8002104:	b002      	add	sp, #8
 8002106:	bd80      	pop	{r7, pc}
 8002108:	e000e100 	.word	0xe000e100

0800210c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800210c:	b590      	push	{r4, r7, lr}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	0002      	movs	r2, r0
 8002114:	6039      	str	r1, [r7, #0]
 8002116:	1dfb      	adds	r3, r7, #7
 8002118:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800211a:	1dfb      	adds	r3, r7, #7
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	2b7f      	cmp	r3, #127	; 0x7f
 8002120:	d828      	bhi.n	8002174 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002122:	4a2f      	ldr	r2, [pc, #188]	; (80021e0 <__NVIC_SetPriority+0xd4>)
 8002124:	1dfb      	adds	r3, r7, #7
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	b25b      	sxtb	r3, r3
 800212a:	089b      	lsrs	r3, r3, #2
 800212c:	33c0      	adds	r3, #192	; 0xc0
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	589b      	ldr	r3, [r3, r2]
 8002132:	1dfa      	adds	r2, r7, #7
 8002134:	7812      	ldrb	r2, [r2, #0]
 8002136:	0011      	movs	r1, r2
 8002138:	2203      	movs	r2, #3
 800213a:	400a      	ands	r2, r1
 800213c:	00d2      	lsls	r2, r2, #3
 800213e:	21ff      	movs	r1, #255	; 0xff
 8002140:	4091      	lsls	r1, r2
 8002142:	000a      	movs	r2, r1
 8002144:	43d2      	mvns	r2, r2
 8002146:	401a      	ands	r2, r3
 8002148:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	019b      	lsls	r3, r3, #6
 800214e:	22ff      	movs	r2, #255	; 0xff
 8002150:	401a      	ands	r2, r3
 8002152:	1dfb      	adds	r3, r7, #7
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	0018      	movs	r0, r3
 8002158:	2303      	movs	r3, #3
 800215a:	4003      	ands	r3, r0
 800215c:	00db      	lsls	r3, r3, #3
 800215e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002160:	481f      	ldr	r0, [pc, #124]	; (80021e0 <__NVIC_SetPriority+0xd4>)
 8002162:	1dfb      	adds	r3, r7, #7
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	b25b      	sxtb	r3, r3
 8002168:	089b      	lsrs	r3, r3, #2
 800216a:	430a      	orrs	r2, r1
 800216c:	33c0      	adds	r3, #192	; 0xc0
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002172:	e031      	b.n	80021d8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002174:	4a1b      	ldr	r2, [pc, #108]	; (80021e4 <__NVIC_SetPriority+0xd8>)
 8002176:	1dfb      	adds	r3, r7, #7
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	0019      	movs	r1, r3
 800217c:	230f      	movs	r3, #15
 800217e:	400b      	ands	r3, r1
 8002180:	3b08      	subs	r3, #8
 8002182:	089b      	lsrs	r3, r3, #2
 8002184:	3306      	adds	r3, #6
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	18d3      	adds	r3, r2, r3
 800218a:	3304      	adds	r3, #4
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	1dfa      	adds	r2, r7, #7
 8002190:	7812      	ldrb	r2, [r2, #0]
 8002192:	0011      	movs	r1, r2
 8002194:	2203      	movs	r2, #3
 8002196:	400a      	ands	r2, r1
 8002198:	00d2      	lsls	r2, r2, #3
 800219a:	21ff      	movs	r1, #255	; 0xff
 800219c:	4091      	lsls	r1, r2
 800219e:	000a      	movs	r2, r1
 80021a0:	43d2      	mvns	r2, r2
 80021a2:	401a      	ands	r2, r3
 80021a4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	019b      	lsls	r3, r3, #6
 80021aa:	22ff      	movs	r2, #255	; 0xff
 80021ac:	401a      	ands	r2, r3
 80021ae:	1dfb      	adds	r3, r7, #7
 80021b0:	781b      	ldrb	r3, [r3, #0]
 80021b2:	0018      	movs	r0, r3
 80021b4:	2303      	movs	r3, #3
 80021b6:	4003      	ands	r3, r0
 80021b8:	00db      	lsls	r3, r3, #3
 80021ba:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021bc:	4809      	ldr	r0, [pc, #36]	; (80021e4 <__NVIC_SetPriority+0xd8>)
 80021be:	1dfb      	adds	r3, r7, #7
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	001c      	movs	r4, r3
 80021c4:	230f      	movs	r3, #15
 80021c6:	4023      	ands	r3, r4
 80021c8:	3b08      	subs	r3, #8
 80021ca:	089b      	lsrs	r3, r3, #2
 80021cc:	430a      	orrs	r2, r1
 80021ce:	3306      	adds	r3, #6
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	18c3      	adds	r3, r0, r3
 80021d4:	3304      	adds	r3, #4
 80021d6:	601a      	str	r2, [r3, #0]
}
 80021d8:	46c0      	nop			; (mov r8, r8)
 80021da:	46bd      	mov	sp, r7
 80021dc:	b003      	add	sp, #12
 80021de:	bd90      	pop	{r4, r7, pc}
 80021e0:	e000e100 	.word	0xe000e100
 80021e4:	e000ed00 	.word	0xe000ed00

080021e8 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2201      	movs	r2, #1
 80021f6:	431a      	orrs	r2, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	601a      	str	r2, [r3, #0]
}
 80021fc:	46c0      	nop			; (mov r8, r8)
 80021fe:	46bd      	mov	sp, r7
 8002200:	b002      	add	sp, #8
 8002202:	bd80      	pop	{r7, pc}

08002204 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a03      	ldr	r2, [pc, #12]	; (8002220 <LL_USART_DisableFIFO+0x1c>)
 8002212:	401a      	ands	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	601a      	str	r2, [r3, #0]
}
 8002218:	46c0      	nop			; (mov r8, r8)
 800221a:	46bd      	mov	sp, r7
 800221c:	b002      	add	sp, #8
 800221e:	bd80      	pop	{r7, pc}
 8002220:	dfffffff 	.word	0xdfffffff

08002224 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	00db      	lsls	r3, r3, #3
 8002234:	08da      	lsrs	r2, r3, #3
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	075b      	lsls	r3, r3, #29
 800223a:	431a      	orrs	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	609a      	str	r2, [r3, #8]
}
 8002240:	46c0      	nop			; (mov r8, r8)
 8002242:	46bd      	mov	sp, r7
 8002244:	b002      	add	sp, #8
 8002246:	bd80      	pop	{r7, pc}

08002248 <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	4a05      	ldr	r2, [pc, #20]	; (800226c <LL_USART_SetRXFIFOThreshold+0x24>)
 8002258:	401a      	ands	r2, r3
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	065b      	lsls	r3, r3, #25
 800225e:	431a      	orrs	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	609a      	str	r2, [r3, #8]
}
 8002264:	46c0      	nop			; (mov r8, r8)
 8002266:	46bd      	mov	sp, r7
 8002268:	b002      	add	sp, #8
 800226a:	bd80      	pop	{r7, pc}
 800226c:	f1ffffff 	.word	0xf1ffffff

08002270 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	4a07      	ldr	r2, [pc, #28]	; (800229c <LL_USART_ConfigAsyncMode+0x2c>)
 800227e:	401a      	ands	r2, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	222a      	movs	r2, #42	; 0x2a
 800228a:	4393      	bics	r3, r2
 800228c:	001a      	movs	r2, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	609a      	str	r2, [r3, #8]
}
 8002292:	46c0      	nop			; (mov r8, r8)
 8002294:	46bd      	mov	sp, r7
 8002296:	b002      	add	sp, #8
 8002298:	bd80      	pop	{r7, pc}
 800229a:	46c0      	nop			; (mov r8, r8)
 800229c:	ffffb7ff 	.word	0xffffb7ff

080022a0 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	69da      	ldr	r2, [r3, #28]
 80022ac:	2380      	movs	r3, #128	; 0x80
 80022ae:	039b      	lsls	r3, r3, #14
 80022b0:	401a      	ands	r2, r3
 80022b2:	2380      	movs	r3, #128	; 0x80
 80022b4:	039b      	lsls	r3, r3, #14
 80022b6:	429a      	cmp	r2, r3
 80022b8:	d101      	bne.n	80022be <LL_USART_IsActiveFlag_TEACK+0x1e>
 80022ba:	2301      	movs	r3, #1
 80022bc:	e000      	b.n	80022c0 <LL_USART_IsActiveFlag_TEACK+0x20>
 80022be:	2300      	movs	r3, #0
}
 80022c0:	0018      	movs	r0, r3
 80022c2:	46bd      	mov	sp, r7
 80022c4:	b002      	add	sp, #8
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	69da      	ldr	r2, [r3, #28]
 80022d4:	2380      	movs	r3, #128	; 0x80
 80022d6:	03db      	lsls	r3, r3, #15
 80022d8:	401a      	ands	r2, r3
 80022da:	2380      	movs	r3, #128	; 0x80
 80022dc:	03db      	lsls	r3, r3, #15
 80022de:	429a      	cmp	r2, r3
 80022e0:	d101      	bne.n	80022e6 <LL_USART_IsActiveFlag_REACK+0x1e>
 80022e2:	2301      	movs	r3, #1
 80022e4:	e000      	b.n	80022e8 <LL_USART_IsActiveFlag_REACK+0x20>
 80022e6:	2300      	movs	r3, #0
}
 80022e8:	0018      	movs	r0, r3
 80022ea:	46bd      	mov	sp, r7
 80022ec:	b002      	add	sp, #8
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <LL_USART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_EnableIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2220      	movs	r2, #32
 80022fe:	431a      	orrs	r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	601a      	str	r2, [r3, #0]
}
 8002304:	46c0      	nop			; (mov r8, r8)
 8002306:	46bd      	mov	sp, r7
 8002308:	b002      	add	sp, #8
 800230a:	bd80      	pop	{r7, pc}

0800230c <LL_USART_EnableIT_ERROR>:
  * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	2201      	movs	r2, #1
 800231a:	431a      	orrs	r2, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	609a      	str	r2, [r3, #8]
}
 8002320:	46c0      	nop			; (mov r8, r8)
 8002322:	46bd      	mov	sp, r7
 8002324:	b002      	add	sp, #8
 8002326:	bd80      	pop	{r7, pc}

08002328 <LL_USART_ReceiveData9>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData9
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x1FF
  */
__STATIC_INLINE uint16_t LL_USART_ReceiveData9(USART_TypeDef *USARTx)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002334:	b29b      	uxth	r3, r3
 8002336:	05db      	lsls	r3, r3, #23
 8002338:	0ddb      	lsrs	r3, r3, #23
 800233a:	b29b      	uxth	r3, r3
}
 800233c:	0018      	movs	r0, r3
 800233e:	46bd      	mov	sp, r7
 8002340:	b002      	add	sp, #8
 8002342:	bd80      	pop	{r7, pc}

08002344 <LL_SYSCFG_EnableFastModePlus>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 800234c:	4b04      	ldr	r3, [pc, #16]	; (8002360 <LL_SYSCFG_EnableFastModePlus+0x1c>)
 800234e:	6819      	ldr	r1, [r3, #0]
 8002350:	4b03      	ldr	r3, [pc, #12]	; (8002360 <LL_SYSCFG_EnableFastModePlus+0x1c>)
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	430a      	orrs	r2, r1
 8002356:	601a      	str	r2, [r3, #0]
}
 8002358:	46c0      	nop			; (mov r8, r8)
 800235a:	46bd      	mov	sp, r7
 800235c:	b002      	add	sp, #8
 800235e:	bd80      	pop	{r7, pc}
 8002360:	40010000 	.word	0x40010000

08002364 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	683a      	ldr	r2, [r7, #0]
 8002372:	619a      	str	r2, [r3, #24]
}
 8002374:	46c0      	nop			; (mov r8, r8)
 8002376:	46bd      	mov	sp, r7
 8002378:	b002      	add	sp, #8
 800237a:	bd80      	pop	{r7, pc}

0800237c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	683a      	ldr	r2, [r7, #0]
 800238a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800238c:	46c0      	nop			; (mov r8, r8)
 800238e:	46bd      	mov	sp, r7
 8002390:	b002      	add	sp, #8
 8002392:	bd80      	pop	{r7, pc}

08002394 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b084      	sub	sp, #16
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 800239c:	4b07      	ldr	r3, [pc, #28]	; (80023bc <LL_APB1_GRP1_EnableClock+0x28>)
 800239e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80023a0:	4b06      	ldr	r3, [pc, #24]	; (80023bc <LL_APB1_GRP1_EnableClock+0x28>)
 80023a2:	687a      	ldr	r2, [r7, #4]
 80023a4:	430a      	orrs	r2, r1
 80023a6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 80023a8:	4b04      	ldr	r3, [pc, #16]	; (80023bc <LL_APB1_GRP1_EnableClock+0x28>)
 80023aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ac:	687a      	ldr	r2, [r7, #4]
 80023ae:	4013      	ands	r3, r2
 80023b0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023b2:	68fb      	ldr	r3, [r7, #12]
}
 80023b4:	46c0      	nop			; (mov r8, r8)
 80023b6:	46bd      	mov	sp, r7
 80023b8:	b004      	add	sp, #16
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	40021000 	.word	0x40021000

080023c0 <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 80023c8:	4b07      	ldr	r3, [pc, #28]	; (80023e8 <LL_IOP_GRP1_EnableClock+0x28>)
 80023ca:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023cc:	4b06      	ldr	r3, [pc, #24]	; (80023e8 <LL_IOP_GRP1_EnableClock+0x28>)
 80023ce:	687a      	ldr	r2, [r7, #4]
 80023d0:	430a      	orrs	r2, r1
 80023d2:	635a      	str	r2, [r3, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 80023d4:	4b04      	ldr	r3, [pc, #16]	; (80023e8 <LL_IOP_GRP1_EnableClock+0x28>)
 80023d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	4013      	ands	r3, r2
 80023dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023de:	68fb      	ldr	r3, [r7, #12]
}
 80023e0:	46c0      	nop			; (mov r8, r8)
 80023e2:	46bd      	mov	sp, r7
 80023e4:	b004      	add	sp, #16
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	40021000 	.word	0x40021000

080023ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b088      	sub	sp, #32
 80023f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint16_t testINPUT = 0;
 80023f2:	231e      	movs	r3, #30
 80023f4:	18fb      	adds	r3, r7, r3
 80023f6:	2200      	movs	r2, #0
 80023f8:	801a      	strh	r2, [r3, #0]
	uint16_t testAns = 0;
 80023fa:	231c      	movs	r3, #28
 80023fc:	18fb      	adds	r3, r7, r3
 80023fe:	2200      	movs	r2, #0
 8002400:	801a      	strh	r2, [r3, #0]
	uint16_t i = 0;
 8002402:	231a      	movs	r3, #26
 8002404:	18fb      	adds	r3, r7, r3
 8002406:	2200      	movs	r2, #0
 8002408:	801a      	strh	r2, [r3, #0]
	uint16_t beep1 = 0x0000;
 800240a:	2318      	movs	r3, #24
 800240c:	18fb      	adds	r3, r7, r3
 800240e:	2200      	movs	r2, #0
 8002410:	801a      	strh	r2, [r3, #0]
	uint16_t beep2 = 0xFFFF;
 8002412:	2316      	movs	r3, #22
 8002414:	18fb      	adds	r3, r7, r3
 8002416:	2201      	movs	r2, #1
 8002418:	4252      	negs	r2, r2
 800241a:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800241c:	f003 f884 	bl	8005528 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002420:	f000 f8ac 	bl	800257c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002424:	4b4e      	ldr	r3, [pc, #312]	; (8002560 <main+0x174>)
 8002426:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002428:	4b4d      	ldr	r3, [pc, #308]	; (8002560 <main+0x174>)
 800242a:	2101      	movs	r1, #1
 800242c:	430a      	orrs	r2, r1
 800242e:	635a      	str	r2, [r3, #52]	; 0x34
 8002430:	4b4b      	ldr	r3, [pc, #300]	; (8002560 <main+0x174>)
 8002432:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002434:	2201      	movs	r2, #1
 8002436:	4013      	ands	r3, r2
 8002438:	60bb      	str	r3, [r7, #8]
 800243a:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800243c:	4b48      	ldr	r3, [pc, #288]	; (8002560 <main+0x174>)
 800243e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002440:	4b47      	ldr	r3, [pc, #284]	; (8002560 <main+0x174>)
 8002442:	2102      	movs	r1, #2
 8002444:	430a      	orrs	r2, r1
 8002446:	635a      	str	r2, [r3, #52]	; 0x34
 8002448:	4b45      	ldr	r3, [pc, #276]	; (8002560 <main+0x174>)
 800244a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800244c:	2202      	movs	r2, #2
 800244e:	4013      	ands	r3, r2
 8002450:	607b      	str	r3, [r7, #4]
 8002452:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002454:	4b42      	ldr	r3, [pc, #264]	; (8002560 <main+0x174>)
 8002456:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002458:	4b41      	ldr	r3, [pc, #260]	; (8002560 <main+0x174>)
 800245a:	2104      	movs	r1, #4
 800245c:	430a      	orrs	r2, r1
 800245e:	635a      	str	r2, [r3, #52]	; 0x34
 8002460:	4b3f      	ldr	r3, [pc, #252]	; (8002560 <main+0x174>)
 8002462:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002464:	2204      	movs	r2, #4
 8002466:	4013      	ands	r3, r2
 8002468:	603b      	str	r3, [r7, #0]
 800246a:	683b      	ldr	r3, [r7, #0]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800246c:	f000 fbf0 	bl	8002c50 <MX_GPIO_Init>
  MX_DMA_Init();
 8002470:	f000 fbc0 	bl	8002bf4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002474:	f000 fadc 	bl	8002a30 <MX_USART2_UART_Init>
  MX_COMP1_Init();
 8002478:	f000 f900 	bl	800267c <MX_COMP1_Init>
  MX_TIM1_Init();
 800247c:	f000 f9de 	bl	800283c <MX_TIM1_Init>
  MX_USART3_Init();
 8002480:	f000 fb74 	bl	8002b6c <MX_USART3_Init>
  MX_I2S1_Init();
 8002484:	f000 f96c 	bl	8002760 <MX_I2S1_Init>
  MX_I2C1_Init();
 8002488:	f000 f92a 	bl	80026e0 <MX_I2C1_Init>
  MX_SPI2_Init();
 800248c:	f000 f992 	bl	80027b4 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
	HAL_COMP_Start(&hcomp1);
 8002490:	4b34      	ldr	r3, [pc, #208]	; (8002564 <main+0x178>)
 8002492:	0018      	movs	r0, r3
 8002494:	f003 fb16 	bl	8005ac4 <HAL_COMP_Start>
	HAL_Delay(100);
 8002498:	2064      	movs	r0, #100	; 0x64
 800249a:	f003 f8cb 	bl	8005634 <HAL_Delay>
	uint8_t I2Cbuf[5];
	MEM_Reset();
 800249e:	f001 fcfb 	bl	8003e98 <MEM_Reset>

	weoInit();
 80024a2:	f000 fe1d 	bl	80030e0 <weoInit>
	HAL_Delay(1);
 80024a6:	2001      	movs	r0, #1
 80024a8:	f003 f8c4 	bl	8005634 <HAL_Delay>
	weoClear();
 80024ac:	f000 fe84 	bl	80031b8 <weoClear>
	MEM_GetID();
 80024b0:	f001 ff90 	bl	80043d4 <MEM_GetID>
	soundSetup();
 80024b4:	f001 f808 	bl	80034c8 <soundSetup>

	USART2->CR1 |= (USART_CR1_UE | USART_CR1_RE | USART_CR1_TE|USART_CR1_M); // Enable USART, Receive and Transmit
 80024b8:	4b2b      	ldr	r3, [pc, #172]	; (8002568 <main+0x17c>)
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	4b2a      	ldr	r3, [pc, #168]	; (8002568 <main+0x17c>)
 80024be:	492b      	ldr	r1, [pc, #172]	; (800256c <main+0x180>)
 80024c0:	430a      	orrs	r2, r1
 80024c2:	601a      	str	r2, [r3, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	LL_USART_EnableIT_RXNE(USART2);
 80024c4:	4b28      	ldr	r3, [pc, #160]	; (8002568 <main+0x17c>)
 80024c6:	0018      	movs	r0, r3
 80024c8:	f7ff ff12 	bl	80022f0 <LL_USART_EnableIT_RXNE_RXFNE>
	LL_USART_EnableIT_ERROR(USART2);
 80024cc:	4b26      	ldr	r3, [pc, #152]	; (8002568 <main+0x17c>)
 80024ce:	0018      	movs	r0, r3
 80024d0:	f7ff ff1c 	bl	800230c <LL_USART_EnableIT_ERROR>

	USART2->ICR|=USART_ICR_ORECF;
 80024d4:	4b24      	ldr	r3, [pc, #144]	; (8002568 <main+0x17c>)
 80024d6:	6a1a      	ldr	r2, [r3, #32]
 80024d8:	4b23      	ldr	r3, [pc, #140]	; (8002568 <main+0x17c>)
 80024da:	2108      	movs	r1, #8
 80024dc:	430a      	orrs	r2, r1
 80024de:	621a      	str	r2, [r3, #32]

	I2C_SOUND_ChangePage(0x01);
 80024e0:	2001      	movs	r0, #1
 80024e2:	f000 ffb1 	bl	8003448 <I2C_SOUND_ChangePage>
	WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
 80024e6:	2100      	movs	r1, #0
 80024e8:	2010      	movs	r0, #16
 80024ea:	f000 ffcb 	bl	8003484 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x2E, 0x24);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000) FF- speaker muted, 0x00 - 0x74 - available
 80024ee:	2124      	movs	r1, #36	; 0x24
 80024f0:	202e      	movs	r0, #46	; 0x2e
 80024f2:	f000 ffc7 	bl	8003484 <WriteReg_I2C_SOUND>
//    squeak_triple();
//    HAL_Delay(500);
//    squeak_long();

	uint8_t x=0x02;
 80024f6:	2315      	movs	r3, #21
 80024f8:	18fb      	adds	r3, r7, r3
 80024fa:	2202      	movs	r2, #2
 80024fc:	701a      	strb	r2, [r3, #0]
	uint8_t y=0x04;
 80024fe:	2314      	movs	r3, #20
 8002500:	18fb      	adds	r3, r7, r3
 8002502:	2204      	movs	r2, #4
 8002504:	701a      	strb	r2, [r3, #0]
//				if(y % 2 !=0){
//					decY=0x02;
//				}
//	weoDrawRectangleFilled(x,y,(x+localWidth-1),(y+localHeight-decY),0xFF,aim);

	I2C_SOUND_ChangePage(0x01);
 8002506:	2001      	movs	r0, #1
 8002508:	f000 ff9e 	bl	8003448 <I2C_SOUND_ChangePage>
//	WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
	WriteReg_I2C_SOUND(0x2E, 0x24);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000) FF- speaker muted, 0x00 - 0x74 - available
 800250c:	2124      	movs	r1, #36	; 0x24
 800250e:	202e      	movs	r0, #46	; 0x2e
 8002510:	f000 ffb8 	bl	8003484 <WriteReg_I2C_SOUND>

	squeak_generate();
 8002514:	f002 fa14 	bl	8004940 <squeak_generate>
//squeak_triple(signal);
squeak_triple(signal);
 8002518:	4b15      	ldr	r3, [pc, #84]	; (8002570 <main+0x184>)
 800251a:	0018      	movs	r0, r3
 800251c:	f002 fb4a 	bl	8004bb4 <squeak_triple>
	GPIOC->ODR |= 1 << 6;
 8002520:	4b14      	ldr	r3, [pc, #80]	; (8002574 <main+0x188>)
 8002522:	695a      	ldr	r2, [r3, #20]
 8002524:	4b13      	ldr	r3, [pc, #76]	; (8002574 <main+0x188>)
 8002526:	2140      	movs	r1, #64	; 0x40
 8002528:	430a      	orrs	r2, r1
 800252a:	615a      	str	r2, [r3, #20]
	while (1) {
		cmdExecute(cmd2Execute);
 800252c:	4b12      	ldr	r3, [pc, #72]	; (8002578 <main+0x18c>)
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	0018      	movs	r0, r3
 8002532:	f001 ffb7 	bl	80044a4 <cmdExecute>
		USART2->ICR|=USART_ICR_ORECF;
 8002536:	4b0c      	ldr	r3, [pc, #48]	; (8002568 <main+0x17c>)
 8002538:	6a1a      	ldr	r2, [r3, #32]
 800253a:	4b0b      	ldr	r3, [pc, #44]	; (8002568 <main+0x17c>)
 800253c:	2108      	movs	r1, #8
 800253e:	430a      	orrs	r2, r1
 8002540:	621a      	str	r2, [r3, #32]
		USART2->ICR|=USART_ICR_FECF;
 8002542:	4b09      	ldr	r3, [pc, #36]	; (8002568 <main+0x17c>)
 8002544:	6a1a      	ldr	r2, [r3, #32]
 8002546:	4b08      	ldr	r3, [pc, #32]	; (8002568 <main+0x17c>)
 8002548:	2102      	movs	r1, #2
 800254a:	430a      	orrs	r2, r1
 800254c:	621a      	str	r2, [r3, #32]
		USART2->ICR|=USART_ICR_NECF;
 800254e:	4b06      	ldr	r3, [pc, #24]	; (8002568 <main+0x17c>)
 8002550:	6a1a      	ldr	r2, [r3, #32]
 8002552:	4b05      	ldr	r3, [pc, #20]	; (8002568 <main+0x17c>)
 8002554:	2104      	movs	r1, #4
 8002556:	430a      	orrs	r2, r1
 8002558:	621a      	str	r2, [r3, #32]
//		squeak_single();
		Scount();
 800255a:	f001 ff9d 	bl	8004498 <Scount>
		cmdExecute(cmd2Execute);
 800255e:	e7e5      	b.n	800252c <main+0x140>
 8002560:	40021000 	.word	0x40021000
 8002564:	20000260 	.word	0x20000260
 8002568:	40004400 	.word	0x40004400
 800256c:	1000100d 	.word	0x1000100d
 8002570:	20000310 	.word	0x20000310
 8002574:	50000800 	.word	0x50000800
 8002578:	20000b76 	.word	0x20000b76

0800257c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800257c:	b590      	push	{r4, r7, lr}
 800257e:	b0a1      	sub	sp, #132	; 0x84
 8002580:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002582:	2448      	movs	r4, #72	; 0x48
 8002584:	193b      	adds	r3, r7, r4
 8002586:	0018      	movs	r0, r3
 8002588:	2338      	movs	r3, #56	; 0x38
 800258a:	001a      	movs	r2, r3
 800258c:	2100      	movs	r1, #0
 800258e:	f00a fa01 	bl	800c994 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002592:	2338      	movs	r3, #56	; 0x38
 8002594:	18fb      	adds	r3, r7, r3
 8002596:	0018      	movs	r0, r3
 8002598:	2310      	movs	r3, #16
 800259a:	001a      	movs	r2, r3
 800259c:	2100      	movs	r1, #0
 800259e:	f00a f9f9 	bl	800c994 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025a2:	1d3b      	adds	r3, r7, #4
 80025a4:	0018      	movs	r0, r3
 80025a6:	2334      	movs	r3, #52	; 0x34
 80025a8:	001a      	movs	r2, r3
 80025aa:	2100      	movs	r1, #0
 80025ac:	f00a f9f2 	bl	800c994 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80025b0:	2380      	movs	r3, #128	; 0x80
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	0018      	movs	r0, r3
 80025b6:	f005 fc49 	bl	8007e4c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80025ba:	193b      	adds	r3, r7, r4
 80025bc:	2202      	movs	r2, #2
 80025be:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80025c0:	193b      	adds	r3, r7, r4
 80025c2:	2280      	movs	r2, #128	; 0x80
 80025c4:	0052      	lsls	r2, r2, #1
 80025c6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80025c8:	0021      	movs	r1, r4
 80025ca:	187b      	adds	r3, r7, r1
 80025cc:	2200      	movs	r2, #0
 80025ce:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80025d0:	187b      	adds	r3, r7, r1
 80025d2:	2240      	movs	r2, #64	; 0x40
 80025d4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80025d6:	187b      	adds	r3, r7, r1
 80025d8:	2202      	movs	r2, #2
 80025da:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80025dc:	187b      	adds	r3, r7, r1
 80025de:	2202      	movs	r2, #2
 80025e0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80025e2:	187b      	adds	r3, r7, r1
 80025e4:	2200      	movs	r2, #0
 80025e6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80025e8:	187b      	adds	r3, r7, r1
 80025ea:	2208      	movs	r2, #8
 80025ec:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80025ee:	187b      	adds	r3, r7, r1
 80025f0:	2280      	movs	r2, #128	; 0x80
 80025f2:	0292      	lsls	r2, r2, #10
 80025f4:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80025f6:	187b      	adds	r3, r7, r1
 80025f8:	2280      	movs	r2, #128	; 0x80
 80025fa:	0492      	lsls	r2, r2, #18
 80025fc:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80025fe:	187b      	adds	r3, r7, r1
 8002600:	2280      	movs	r2, #128	; 0x80
 8002602:	0592      	lsls	r2, r2, #22
 8002604:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002606:	187b      	adds	r3, r7, r1
 8002608:	0018      	movs	r0, r3
 800260a:	f005 fc6b 	bl	8007ee4 <HAL_RCC_OscConfig>
 800260e:	1e03      	subs	r3, r0, #0
 8002610:	d001      	beq.n	8002616 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002612:	f002 fb07 	bl	8004c24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002616:	2138      	movs	r1, #56	; 0x38
 8002618:	187b      	adds	r3, r7, r1
 800261a:	2207      	movs	r2, #7
 800261c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800261e:	187b      	adds	r3, r7, r1
 8002620:	2202      	movs	r2, #2
 8002622:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002624:	187b      	adds	r3, r7, r1
 8002626:	2200      	movs	r2, #0
 8002628:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800262a:	187b      	adds	r3, r7, r1
 800262c:	2200      	movs	r2, #0
 800262e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002630:	187b      	adds	r3, r7, r1
 8002632:	2102      	movs	r1, #2
 8002634:	0018      	movs	r0, r3
 8002636:	f005 ff75 	bl	8008524 <HAL_RCC_ClockConfig>
 800263a:	1e03      	subs	r3, r0, #0
 800263c:	d001      	beq.n	8002642 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800263e:	f002 faf1 	bl	8004c24 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8002642:	1d3b      	adds	r3, r7, #4
 8002644:	4a0c      	ldr	r2, [pc, #48]	; (8002678 <SystemClock_Config+0xfc>)
 8002646:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_I2S1|RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002648:	1d3b      	adds	r3, r7, #4
 800264a:	2200      	movs	r2, #0
 800264c:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800264e:	1d3b      	adds	r3, r7, #4
 8002650:	2200      	movs	r2, #0
 8002652:	611a      	str	r2, [r3, #16]
  PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
 8002654:	1d3b      	adds	r3, r7, #4
 8002656:	2200      	movs	r2, #0
 8002658:	615a      	str	r2, [r3, #20]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 800265a:	1d3b      	adds	r3, r7, #4
 800265c:	2200      	movs	r2, #0
 800265e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002660:	1d3b      	adds	r3, r7, #4
 8002662:	0018      	movs	r0, r3
 8002664:	f006 f908 	bl	8008878 <HAL_RCCEx_PeriphCLKConfig>
 8002668:	1e03      	subs	r3, r0, #0
 800266a:	d001      	beq.n	8002670 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 800266c:	f002 fada 	bl	8004c24 <Error_Handler>
  }
}
 8002670:	46c0      	nop			; (mov r8, r8)
 8002672:	46bd      	mov	sp, r7
 8002674:	b021      	add	sp, #132	; 0x84
 8002676:	bd90      	pop	{r4, r7, pc}
 8002678:	00200822 	.word	0x00200822

0800267c <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8002680:	4b15      	ldr	r3, [pc, #84]	; (80026d8 <MX_COMP1_Init+0x5c>)
 8002682:	4a16      	ldr	r2, [pc, #88]	; (80026dc <MX_COMP1_Init+0x60>)
 8002684:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 8002686:	4b14      	ldr	r3, [pc, #80]	; (80026d8 <MX_COMP1_Init+0x5c>)
 8002688:	2280      	movs	r2, #128	; 0x80
 800268a:	0052      	lsls	r2, r2, #1
 800268c:	611a      	str	r2, [r3, #16]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 800268e:	4b12      	ldr	r3, [pc, #72]	; (80026d8 <MX_COMP1_Init+0x5c>)
 8002690:	2230      	movs	r2, #48	; 0x30
 8002692:	615a      	str	r2, [r3, #20]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8002694:	4b10      	ldr	r3, [pc, #64]	; (80026d8 <MX_COMP1_Init+0x5c>)
 8002696:	2200      	movs	r2, #0
 8002698:	61da      	str	r2, [r3, #28]
  hcomp1.Init.WindowOutput = COMP_WINDOWOUTPUT_EACH_COMP;
 800269a:	4b0f      	ldr	r3, [pc, #60]	; (80026d8 <MX_COMP1_Init+0x5c>)
 800269c:	2200      	movs	r2, #0
 800269e:	609a      	str	r2, [r3, #8]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80026a0:	4b0d      	ldr	r3, [pc, #52]	; (80026d8 <MX_COMP1_Init+0x5c>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	619a      	str	r2, [r3, #24]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_TIM1_OC5;
 80026a6:	4b0c      	ldr	r3, [pc, #48]	; (80026d8 <MX_COMP1_Init+0x5c>)
 80026a8:	2280      	movs	r2, #128	; 0x80
 80026aa:	0392      	lsls	r2, r2, #14
 80026ac:	621a      	str	r2, [r3, #32]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 80026ae:	4b0a      	ldr	r3, [pc, #40]	; (80026d8 <MX_COMP1_Init+0x5c>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	60da      	str	r2, [r3, #12]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 80026b4:	4b08      	ldr	r3, [pc, #32]	; (80026d8 <MX_COMP1_Init+0x5c>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_EVENT_RISING;
 80026ba:	4b07      	ldr	r3, [pc, #28]	; (80026d8 <MX_COMP1_Init+0x5c>)
 80026bc:	2212      	movs	r2, #18
 80026be:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80026c0:	4b05      	ldr	r3, [pc, #20]	; (80026d8 <MX_COMP1_Init+0x5c>)
 80026c2:	0018      	movs	r0, r3
 80026c4:	f003 f89c 	bl	8005800 <HAL_COMP_Init>
 80026c8:	1e03      	subs	r3, r0, #0
 80026ca:	d001      	beq.n	80026d0 <MX_COMP1_Init+0x54>
  {
    Error_Handler();
 80026cc:	f002 faaa 	bl	8004c24 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 80026d0:	46c0      	nop			; (mov r8, r8)
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	46c0      	nop			; (mov r8, r8)
 80026d8:	20000260 	.word	0x20000260
 80026dc:	40010200 	.word	0x40010200

080026e0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80026e4:	4b1b      	ldr	r3, [pc, #108]	; (8002754 <MX_I2C1_Init+0x74>)
 80026e6:	4a1c      	ldr	r2, [pc, #112]	; (8002758 <MX_I2C1_Init+0x78>)
 80026e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x1094102C;
 80026ea:	4b1a      	ldr	r3, [pc, #104]	; (8002754 <MX_I2C1_Init+0x74>)
 80026ec:	4a1b      	ldr	r2, [pc, #108]	; (800275c <MX_I2C1_Init+0x7c>)
 80026ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80026f0:	4b18      	ldr	r3, [pc, #96]	; (8002754 <MX_I2C1_Init+0x74>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80026f6:	4b17      	ldr	r3, [pc, #92]	; (8002754 <MX_I2C1_Init+0x74>)
 80026f8:	2201      	movs	r2, #1
 80026fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80026fc:	4b15      	ldr	r3, [pc, #84]	; (8002754 <MX_I2C1_Init+0x74>)
 80026fe:	2200      	movs	r2, #0
 8002700:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002702:	4b14      	ldr	r3, [pc, #80]	; (8002754 <MX_I2C1_Init+0x74>)
 8002704:	2200      	movs	r2, #0
 8002706:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002708:	4b12      	ldr	r3, [pc, #72]	; (8002754 <MX_I2C1_Init+0x74>)
 800270a:	2200      	movs	r2, #0
 800270c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800270e:	4b11      	ldr	r3, [pc, #68]	; (8002754 <MX_I2C1_Init+0x74>)
 8002710:	2200      	movs	r2, #0
 8002712:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002714:	4b0f      	ldr	r3, [pc, #60]	; (8002754 <MX_I2C1_Init+0x74>)
 8002716:	2200      	movs	r2, #0
 8002718:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800271a:	4b0e      	ldr	r3, [pc, #56]	; (8002754 <MX_I2C1_Init+0x74>)
 800271c:	0018      	movs	r0, r3
 800271e:	f003 ff2d 	bl	800657c <HAL_I2C_Init>
 8002722:	1e03      	subs	r3, r0, #0
 8002724:	d001      	beq.n	800272a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002726:	f002 fa7d 	bl	8004c24 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800272a:	4b0a      	ldr	r3, [pc, #40]	; (8002754 <MX_I2C1_Init+0x74>)
 800272c:	2100      	movs	r1, #0
 800272e:	0018      	movs	r0, r3
 8002730:	f005 f818 	bl	8007764 <HAL_I2CEx_ConfigAnalogFilter>
 8002734:	1e03      	subs	r3, r0, #0
 8002736:	d001      	beq.n	800273c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002738:	f002 fa74 	bl	8004c24 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800273c:	4b05      	ldr	r3, [pc, #20]	; (8002754 <MX_I2C1_Init+0x74>)
 800273e:	2100      	movs	r1, #0
 8002740:	0018      	movs	r0, r3
 8002742:	f005 f85b 	bl	80077fc <HAL_I2CEx_ConfigDigitalFilter>
 8002746:	1e03      	subs	r3, r0, #0
 8002748:	d001      	beq.n	800274e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800274a:	f002 fa6b 	bl	8004c24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800274e:	46c0      	nop			; (mov r8, r8)
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	2000013c 	.word	0x2000013c
 8002758:	40005400 	.word	0x40005400
 800275c:	1094102c 	.word	0x1094102c

08002760 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8002764:	4b11      	ldr	r3, [pc, #68]	; (80027ac <MX_I2S1_Init+0x4c>)
 8002766:	4a12      	ldr	r2, [pc, #72]	; (80027b0 <MX_I2S1_Init+0x50>)
 8002768:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 800276a:	4b10      	ldr	r3, [pc, #64]	; (80027ac <MX_I2S1_Init+0x4c>)
 800276c:	2280      	movs	r2, #128	; 0x80
 800276e:	0092      	lsls	r2, r2, #2
 8002770:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8002772:	4b0e      	ldr	r3, [pc, #56]	; (80027ac <MX_I2S1_Init+0x4c>)
 8002774:	2200      	movs	r2, #0
 8002776:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8002778:	4b0c      	ldr	r3, [pc, #48]	; (80027ac <MX_I2S1_Init+0x4c>)
 800277a:	2200      	movs	r2, #0
 800277c:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800277e:	4b0b      	ldr	r3, [pc, #44]	; (80027ac <MX_I2S1_Init+0x4c>)
 8002780:	2280      	movs	r2, #128	; 0x80
 8002782:	0092      	lsls	r2, r2, #2
 8002784:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8002786:	4b09      	ldr	r3, [pc, #36]	; (80027ac <MX_I2S1_Init+0x4c>)
 8002788:	22fa      	movs	r2, #250	; 0xfa
 800278a:	0192      	lsls	r2, r2, #6
 800278c:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 800278e:	4b07      	ldr	r3, [pc, #28]	; (80027ac <MX_I2S1_Init+0x4c>)
 8002790:	2200      	movs	r2, #0
 8002792:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 8002794:	4b05      	ldr	r3, [pc, #20]	; (80027ac <MX_I2S1_Init+0x4c>)
 8002796:	0018      	movs	r0, r3
 8002798:	f005 f87c 	bl	8007894 <HAL_I2S_Init>
 800279c:	1e03      	subs	r3, r0, #0
 800279e:	d001      	beq.n	80027a4 <MX_I2S1_Init+0x44>
  {
    Error_Handler();
 80027a0:	f002 fa40 	bl	8004c24 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 80027a4:	46c0      	nop			; (mov r8, r8)
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	46c0      	nop			; (mov r8, r8)
 80027ac:	20000b7c 	.word	0x20000b7c
 80027b0:	40013000 	.word	0x40013000

080027b4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80027b8:	4b1e      	ldr	r3, [pc, #120]	; (8002834 <MX_SPI2_Init+0x80>)
 80027ba:	2208      	movs	r2, #8
 80027bc:	61da      	str	r2, [r3, #28]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80027be:	4b1d      	ldr	r3, [pc, #116]	; (8002834 <MX_SPI2_Init+0x80>)
 80027c0:	4a1d      	ldr	r2, [pc, #116]	; (8002838 <MX_SPI2_Init+0x84>)
 80027c2:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80027c4:	4b1b      	ldr	r3, [pc, #108]	; (8002834 <MX_SPI2_Init+0x80>)
 80027c6:	2282      	movs	r2, #130	; 0x82
 80027c8:	0052      	lsls	r2, r2, #1
 80027ca:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80027cc:	4b19      	ldr	r3, [pc, #100]	; (8002834 <MX_SPI2_Init+0x80>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80027d2:	4b18      	ldr	r3, [pc, #96]	; (8002834 <MX_SPI2_Init+0x80>)
 80027d4:	22e0      	movs	r2, #224	; 0xe0
 80027d6:	00d2      	lsls	r2, r2, #3
 80027d8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80027da:	4b16      	ldr	r3, [pc, #88]	; (8002834 <MX_SPI2_Init+0x80>)
 80027dc:	2200      	movs	r2, #0
 80027de:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80027e0:	4b14      	ldr	r3, [pc, #80]	; (8002834 <MX_SPI2_Init+0x80>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80027e6:	4b13      	ldr	r3, [pc, #76]	; (8002834 <MX_SPI2_Init+0x80>)
 80027e8:	2280      	movs	r2, #128	; 0x80
 80027ea:	0092      	lsls	r2, r2, #2
 80027ec:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80027ee:	4b11      	ldr	r3, [pc, #68]	; (8002834 <MX_SPI2_Init+0x80>)
 80027f0:	2210      	movs	r2, #16
 80027f2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027f4:	4b0f      	ldr	r3, [pc, #60]	; (8002834 <MX_SPI2_Init+0x80>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80027fa:	4b0e      	ldr	r3, [pc, #56]	; (8002834 <MX_SPI2_Init+0x80>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002800:	4b0c      	ldr	r3, [pc, #48]	; (8002834 <MX_SPI2_Init+0x80>)
 8002802:	2200      	movs	r2, #0
 8002804:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002806:	4b0b      	ldr	r3, [pc, #44]	; (8002834 <MX_SPI2_Init+0x80>)
 8002808:	2207      	movs	r2, #7
 800280a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800280c:	4b09      	ldr	r3, [pc, #36]	; (8002834 <MX_SPI2_Init+0x80>)
 800280e:	2200      	movs	r2, #0
 8002810:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002812:	4b08      	ldr	r3, [pc, #32]	; (8002834 <MX_SPI2_Init+0x80>)
 8002814:	2208      	movs	r2, #8
 8002816:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002818:	4b06      	ldr	r3, [pc, #24]	; (8002834 <MX_SPI2_Init+0x80>)
 800281a:	0018      	movs	r0, r3
 800281c:	f006 fd2c 	bl	8009278 <HAL_SPI_Init>
 8002820:	1e03      	subs	r3, r0, #0
 8002822:	d001      	beq.n	8002828 <MX_SPI2_Init+0x74>
  {
    Error_Handler();
 8002824:	f002 f9fe 	bl	8004c24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002828:	4b02      	ldr	r3, [pc, #8]	; (8002834 <MX_SPI2_Init+0x80>)
 800282a:	2208      	movs	r2, #8
 800282c:	61da      	str	r2, [r3, #28]
  /* USER CODE END SPI2_Init 2 */

}
 800282e:	46c0      	nop			; (mov r8, r8)
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	200000b4 	.word	0x200000b4
 8002838:	40003800 	.word	0x40003800

0800283c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b09e      	sub	sp, #120	; 0x78
 8002840:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002842:	2368      	movs	r3, #104	; 0x68
 8002844:	18fb      	adds	r3, r7, r3
 8002846:	0018      	movs	r0, r3
 8002848:	2310      	movs	r3, #16
 800284a:	001a      	movs	r2, r3
 800284c:	2100      	movs	r1, #0
 800284e:	f00a f8a1 	bl	800c994 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002852:	235c      	movs	r3, #92	; 0x5c
 8002854:	18fb      	adds	r3, r7, r3
 8002856:	0018      	movs	r0, r3
 8002858:	230c      	movs	r3, #12
 800285a:	001a      	movs	r2, r3
 800285c:	2100      	movs	r1, #0
 800285e:	f00a f899 	bl	800c994 <memset>
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8002862:	2350      	movs	r3, #80	; 0x50
 8002864:	18fb      	adds	r3, r7, r3
 8002866:	0018      	movs	r0, r3
 8002868:	230c      	movs	r3, #12
 800286a:	001a      	movs	r2, r3
 800286c:	2100      	movs	r1, #0
 800286e:	f00a f891 	bl	800c994 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002872:	2334      	movs	r3, #52	; 0x34
 8002874:	18fb      	adds	r3, r7, r3
 8002876:	0018      	movs	r0, r3
 8002878:	231c      	movs	r3, #28
 800287a:	001a      	movs	r2, r3
 800287c:	2100      	movs	r1, #0
 800287e:	f00a f889 	bl	800c994 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002882:	003b      	movs	r3, r7
 8002884:	0018      	movs	r0, r3
 8002886:	2334      	movs	r3, #52	; 0x34
 8002888:	001a      	movs	r2, r3
 800288a:	2100      	movs	r1, #0
 800288c:	f00a f882 	bl	800c994 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002890:	4b64      	ldr	r3, [pc, #400]	; (8002a24 <MX_TIM1_Init+0x1e8>)
 8002892:	4a65      	ldr	r2, [pc, #404]	; (8002a28 <MX_TIM1_Init+0x1ec>)
 8002894:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002896:	4b63      	ldr	r3, [pc, #396]	; (8002a24 <MX_TIM1_Init+0x1e8>)
 8002898:	2200      	movs	r2, #0
 800289a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800289c:	4b61      	ldr	r3, [pc, #388]	; (8002a24 <MX_TIM1_Init+0x1e8>)
 800289e:	2200      	movs	r2, #0
 80028a0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 639;
 80028a2:	4b60      	ldr	r3, [pc, #384]	; (8002a24 <MX_TIM1_Init+0x1e8>)
 80028a4:	4a61      	ldr	r2, [pc, #388]	; (8002a2c <MX_TIM1_Init+0x1f0>)
 80028a6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028a8:	4b5e      	ldr	r3, [pc, #376]	; (8002a24 <MX_TIM1_Init+0x1e8>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80028ae:	4b5d      	ldr	r3, [pc, #372]	; (8002a24 <MX_TIM1_Init+0x1e8>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80028b4:	4b5b      	ldr	r3, [pc, #364]	; (8002a24 <MX_TIM1_Init+0x1e8>)
 80028b6:	2280      	movs	r2, #128	; 0x80
 80028b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80028ba:	4b5a      	ldr	r3, [pc, #360]	; (8002a24 <MX_TIM1_Init+0x1e8>)
 80028bc:	0018      	movs	r0, r3
 80028be:	f007 fced 	bl	800a29c <HAL_TIM_Base_Init>
 80028c2:	1e03      	subs	r3, r0, #0
 80028c4:	d001      	beq.n	80028ca <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80028c6:	f002 f9ad 	bl	8004c24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028ca:	2168      	movs	r1, #104	; 0x68
 80028cc:	187b      	adds	r3, r7, r1
 80028ce:	2280      	movs	r2, #128	; 0x80
 80028d0:	0152      	lsls	r2, r2, #5
 80028d2:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80028d4:	187a      	adds	r2, r7, r1
 80028d6:	4b53      	ldr	r3, [pc, #332]	; (8002a24 <MX_TIM1_Init+0x1e8>)
 80028d8:	0011      	movs	r1, r2
 80028da:	0018      	movs	r0, r3
 80028dc:	f007 ff76 	bl	800a7cc <HAL_TIM_ConfigClockSource>
 80028e0:	1e03      	subs	r3, r0, #0
 80028e2:	d001      	beq.n	80028e8 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 80028e4:	f002 f99e 	bl	8004c24 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80028e8:	4b4e      	ldr	r3, [pc, #312]	; (8002a24 <MX_TIM1_Init+0x1e8>)
 80028ea:	0018      	movs	r0, r3
 80028ec:	f007 fd2e 	bl	800a34c <HAL_TIM_PWM_Init>
 80028f0:	1e03      	subs	r3, r0, #0
 80028f2:	d001      	beq.n	80028f8 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 80028f4:	f002 f996 	bl	8004c24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028f8:	215c      	movs	r1, #92	; 0x5c
 80028fa:	187b      	adds	r3, r7, r1
 80028fc:	2200      	movs	r2, #0
 80028fe:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002900:	187b      	adds	r3, r7, r1
 8002902:	2200      	movs	r2, #0
 8002904:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002906:	187b      	adds	r3, r7, r1
 8002908:	2200      	movs	r2, #0
 800290a:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800290c:	187a      	adds	r2, r7, r1
 800290e:	4b45      	ldr	r3, [pc, #276]	; (8002a24 <MX_TIM1_Init+0x1e8>)
 8002910:	0011      	movs	r1, r2
 8002912:	0018      	movs	r0, r3
 8002914:	f008 fc2a 	bl	800b16c <HAL_TIMEx_MasterConfigSynchronization>
 8002918:	1e03      	subs	r3, r0, #0
 800291a:	d001      	beq.n	8002920 <MX_TIM1_Init+0xe4>
  {
    Error_Handler();
 800291c:	f002 f982 	bl	8004c24 <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 8002920:	2150      	movs	r1, #80	; 0x50
 8002922:	187b      	adds	r3, r7, r1
 8002924:	2202      	movs	r2, #2
 8002926:	601a      	str	r2, [r3, #0]
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 8002928:	187b      	adds	r3, r7, r1
 800292a:	2201      	movs	r2, #1
 800292c:	605a      	str	r2, [r3, #4]
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 800292e:	187b      	adds	r3, r7, r1
 8002930:	2200      	movs	r2, #0
 8002932:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8002934:	187a      	adds	r2, r7, r1
 8002936:	4b3b      	ldr	r3, [pc, #236]	; (8002a24 <MX_TIM1_Init+0x1e8>)
 8002938:	2101      	movs	r1, #1
 800293a:	0018      	movs	r0, r3
 800293c:	f008 fd2a 	bl	800b394 <HAL_TIMEx_ConfigBreakInput>
 8002940:	1e03      	subs	r3, r0, #0
 8002942:	d001      	beq.n	8002948 <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 8002944:	f002 f96e 	bl	8004c24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002948:	2134      	movs	r1, #52	; 0x34
 800294a:	187b      	adds	r3, r7, r1
 800294c:	2260      	movs	r2, #96	; 0x60
 800294e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 300;
 8002950:	187b      	adds	r3, r7, r1
 8002952:	2296      	movs	r2, #150	; 0x96
 8002954:	0052      	lsls	r2, r2, #1
 8002956:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002958:	187b      	adds	r3, r7, r1
 800295a:	2200      	movs	r2, #0
 800295c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800295e:	187b      	adds	r3, r7, r1
 8002960:	2200      	movs	r2, #0
 8002962:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002964:	187b      	adds	r3, r7, r1
 8002966:	2204      	movs	r2, #4
 8002968:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800296a:	187b      	adds	r3, r7, r1
 800296c:	2200      	movs	r2, #0
 800296e:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002970:	187b      	adds	r3, r7, r1
 8002972:	2200      	movs	r2, #0
 8002974:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002976:	1879      	adds	r1, r7, r1
 8002978:	4b2a      	ldr	r3, [pc, #168]	; (8002a24 <MX_TIM1_Init+0x1e8>)
 800297a:	2200      	movs	r2, #0
 800297c:	0018      	movs	r0, r3
 800297e:	f007 fe2f 	bl	800a5e0 <HAL_TIM_PWM_ConfigChannel>
 8002982:	1e03      	subs	r3, r0, #0
 8002984:	d001      	beq.n	800298a <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 8002986:	f002 f94d 	bl	8004c24 <Error_Handler>
  }
  sConfigOC.Pulse = 50;
 800298a:	2134      	movs	r1, #52	; 0x34
 800298c:	187b      	adds	r3, r7, r1
 800298e:	2232      	movs	r2, #50	; 0x32
 8002990:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_5) != HAL_OK)
 8002992:	1879      	adds	r1, r7, r1
 8002994:	4b23      	ldr	r3, [pc, #140]	; (8002a24 <MX_TIM1_Init+0x1e8>)
 8002996:	2210      	movs	r2, #16
 8002998:	0018      	movs	r0, r3
 800299a:	f007 fe21 	bl	800a5e0 <HAL_TIM_PWM_ConfigChannel>
 800299e:	1e03      	subs	r3, r0, #0
 80029a0:	d001      	beq.n	80029a6 <MX_TIM1_Init+0x16a>
  {
    Error_Handler();
 80029a2:	f002 f93f 	bl	8004c24 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80029a6:	003b      	movs	r3, r7
 80029a8:	2280      	movs	r2, #128	; 0x80
 80029aa:	0112      	lsls	r2, r2, #4
 80029ac:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 80029ae:	003b      	movs	r3, r7
 80029b0:	2280      	movs	r2, #128	; 0x80
 80029b2:	00d2      	lsls	r2, r2, #3
 80029b4:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80029b6:	003b      	movs	r3, r7
 80029b8:	2200      	movs	r2, #0
 80029ba:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80029bc:	003b      	movs	r3, r7
 80029be:	2200      	movs	r2, #0
 80029c0:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 80029c2:	003b      	movs	r3, r7
 80029c4:	2280      	movs	r2, #128	; 0x80
 80029c6:	0152      	lsls	r2, r2, #5
 80029c8:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80029ca:	003b      	movs	r3, r7
 80029cc:	2280      	movs	r2, #128	; 0x80
 80029ce:	0192      	lsls	r2, r2, #6
 80029d0:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 10;
 80029d2:	003b      	movs	r3, r7
 80029d4:	220a      	movs	r2, #10
 80029d6:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80029d8:	003b      	movs	r3, r7
 80029da:	2200      	movs	r2, #0
 80029dc:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80029de:	003b      	movs	r3, r7
 80029e0:	2200      	movs	r2, #0
 80029e2:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80029e4:	003b      	movs	r3, r7
 80029e6:	2280      	movs	r2, #128	; 0x80
 80029e8:	0492      	lsls	r2, r2, #18
 80029ea:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80029ec:	003b      	movs	r3, r7
 80029ee:	2200      	movs	r2, #0
 80029f0:	629a      	str	r2, [r3, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80029f2:	003b      	movs	r3, r7
 80029f4:	2200      	movs	r2, #0
 80029f6:	62da      	str	r2, [r3, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 80029f8:	003b      	movs	r3, r7
 80029fa:	2280      	movs	r2, #128	; 0x80
 80029fc:	01d2      	lsls	r2, r2, #7
 80029fe:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002a00:	003a      	movs	r2, r7
 8002a02:	4b08      	ldr	r3, [pc, #32]	; (8002a24 <MX_TIM1_Init+0x1e8>)
 8002a04:	0011      	movs	r1, r2
 8002a06:	0018      	movs	r0, r3
 8002a08:	f008 fc1e 	bl	800b248 <HAL_TIMEx_ConfigBreakDeadTime>
 8002a0c:	1e03      	subs	r3, r0, #0
 8002a0e:	d001      	beq.n	8002a14 <MX_TIM1_Init+0x1d8>
  {
    Error_Handler();
 8002a10:	f002 f908 	bl	8004c24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002a14:	4b03      	ldr	r3, [pc, #12]	; (8002a24 <MX_TIM1_Init+0x1e8>)
 8002a16:	0018      	movs	r0, r3
 8002a18:	f002 fb4a 	bl	80050b0 <HAL_TIM_MspPostInit>

}
 8002a1c:	46c0      	nop			; (mov r8, r8)
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	b01e      	add	sp, #120	; 0x78
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	20000b1c 	.word	0x20000b1c
 8002a28:	40012c00 	.word	0x40012c00
 8002a2c:	0000027f 	.word	0x0000027f

08002a30 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002a30:	b590      	push	{r4, r7, lr}
 8002a32:	b08f      	sub	sp, #60	; 0x3c
 8002a34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002a36:	2418      	movs	r4, #24
 8002a38:	193b      	adds	r3, r7, r4
 8002a3a:	0018      	movs	r0, r3
 8002a3c:	2320      	movs	r3, #32
 8002a3e:	001a      	movs	r2, r3
 8002a40:	2100      	movs	r1, #0
 8002a42:	f009 ffa7 	bl	800c994 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a46:	003b      	movs	r3, r7
 8002a48:	0018      	movs	r0, r3
 8002a4a:	2318      	movs	r3, #24
 8002a4c:	001a      	movs	r2, r3
 8002a4e:	2100      	movs	r1, #0
 8002a50:	f009 ffa0 	bl	800c994 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8002a54:	2380      	movs	r3, #128	; 0x80
 8002a56:	029b      	lsls	r3, r3, #10
 8002a58:	0018      	movs	r0, r3
 8002a5a:	f7ff fc9b 	bl	8002394 <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8002a5e:	2001      	movs	r0, #1
 8002a60:	f7ff fcae 	bl	80023c0 <LL_IOP_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8002a64:	003b      	movs	r3, r7
 8002a66:	2204      	movs	r2, #4
 8002a68:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002a6a:	003b      	movs	r3, r7
 8002a6c:	2202      	movs	r2, #2
 8002a6e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002a70:	003b      	movs	r3, r7
 8002a72:	2200      	movs	r2, #0
 8002a74:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a76:	003b      	movs	r3, r7
 8002a78:	2200      	movs	r2, #0
 8002a7a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a7c:	003b      	movs	r3, r7
 8002a7e:	2200      	movs	r2, #0
 8002a80:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8002a82:	003b      	movs	r3, r7
 8002a84:	2201      	movs	r2, #1
 8002a86:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a88:	003a      	movs	r2, r7
 8002a8a:	23a0      	movs	r3, #160	; 0xa0
 8002a8c:	05db      	lsls	r3, r3, #23
 8002a8e:	0011      	movs	r1, r2
 8002a90:	0018      	movs	r0, r3
 8002a92:	f009 fc01 	bl	800c298 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8002a96:	003b      	movs	r3, r7
 8002a98:	2208      	movs	r2, #8
 8002a9a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002a9c:	003b      	movs	r3, r7
 8002a9e:	2202      	movs	r2, #2
 8002aa0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002aa2:	003b      	movs	r3, r7
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002aa8:	003b      	movs	r3, r7
 8002aaa:	2200      	movs	r2, #0
 8002aac:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002aae:	003b      	movs	r3, r7
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8002ab4:	003b      	movs	r3, r7
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aba:	003a      	movs	r2, r7
 8002abc:	23a0      	movs	r3, #160	; 0xa0
 8002abe:	05db      	lsls	r3, r3, #23
 8002ac0:	0011      	movs	r1, r2
 8002ac2:	0018      	movs	r0, r3
 8002ac4:	f009 fbe8 	bl	800c298 <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8002ac8:	2100      	movs	r1, #0
 8002aca:	201c      	movs	r0, #28
 8002acc:	f7ff fb1e 	bl	800210c <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8002ad0:	201c      	movs	r0, #28
 8002ad2:	f7ff fb01 	bl	80020d8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8002ad6:	193b      	adds	r3, r7, r4
 8002ad8:	2200      	movs	r2, #0
 8002ada:	601a      	str	r2, [r3, #0]
  USART_InitStruct.BaudRate = 57600;
 8002adc:	193b      	adds	r3, r7, r4
 8002ade:	22e1      	movs	r2, #225	; 0xe1
 8002ae0:	0212      	lsls	r2, r2, #8
 8002ae2:	605a      	str	r2, [r3, #4]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_9B;
 8002ae4:	193b      	adds	r3, r7, r4
 8002ae6:	2280      	movs	r2, #128	; 0x80
 8002ae8:	0152      	lsls	r2, r2, #5
 8002aea:	609a      	str	r2, [r3, #8]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002aec:	0021      	movs	r1, r4
 8002aee:	187b      	adds	r3, r7, r1
 8002af0:	2200      	movs	r2, #0
 8002af2:	60da      	str	r2, [r3, #12]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002af4:	187b      	adds	r3, r7, r1
 8002af6:	2200      	movs	r2, #0
 8002af8:	611a      	str	r2, [r3, #16]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002afa:	187b      	adds	r3, r7, r1
 8002afc:	220c      	movs	r2, #12
 8002afe:	615a      	str	r2, [r3, #20]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002b00:	187b      	adds	r3, r7, r1
 8002b02:	2200      	movs	r2, #0
 8002b04:	619a      	str	r2, [r3, #24]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002b06:	187b      	adds	r3, r7, r1
 8002b08:	2200      	movs	r2, #0
 8002b0a:	61da      	str	r2, [r3, #28]
  LL_USART_Init(USART2, &USART_InitStruct);
 8002b0c:	187b      	adds	r3, r7, r1
 8002b0e:	4a16      	ldr	r2, [pc, #88]	; (8002b68 <MX_USART2_UART_Init+0x138>)
 8002b10:	0019      	movs	r1, r3
 8002b12:	0010      	movs	r0, r2
 8002b14:	f009 fe8c 	bl	800c830 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8002b18:	4b13      	ldr	r3, [pc, #76]	; (8002b68 <MX_USART2_UART_Init+0x138>)
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	0018      	movs	r0, r3
 8002b1e:	f7ff fb81 	bl	8002224 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8002b22:	4b11      	ldr	r3, [pc, #68]	; (8002b68 <MX_USART2_UART_Init+0x138>)
 8002b24:	2100      	movs	r1, #0
 8002b26:	0018      	movs	r0, r3
 8002b28:	f7ff fb8e 	bl	8002248 <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART2);
 8002b2c:	4b0e      	ldr	r3, [pc, #56]	; (8002b68 <MX_USART2_UART_Init+0x138>)
 8002b2e:	0018      	movs	r0, r3
 8002b30:	f7ff fb68 	bl	8002204 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART2);
 8002b34:	4b0c      	ldr	r3, [pc, #48]	; (8002b68 <MX_USART2_UART_Init+0x138>)
 8002b36:	0018      	movs	r0, r3
 8002b38:	f7ff fb9a 	bl	8002270 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART2 */

  /* USER CODE END WKUPType USART2 */

  LL_USART_Enable(USART2);
 8002b3c:	4b0a      	ldr	r3, [pc, #40]	; (8002b68 <MX_USART2_UART_Init+0x138>)
 8002b3e:	0018      	movs	r0, r3
 8002b40:	f7ff fb52 	bl	80021e8 <LL_USART_Enable>

  /* Polling USART2 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART2))) || (!(LL_USART_IsActiveFlag_REACK(USART2))))
 8002b44:	46c0      	nop			; (mov r8, r8)
 8002b46:	4b08      	ldr	r3, [pc, #32]	; (8002b68 <MX_USART2_UART_Init+0x138>)
 8002b48:	0018      	movs	r0, r3
 8002b4a:	f7ff fba9 	bl	80022a0 <LL_USART_IsActiveFlag_TEACK>
 8002b4e:	1e03      	subs	r3, r0, #0
 8002b50:	d0f9      	beq.n	8002b46 <MX_USART2_UART_Init+0x116>
 8002b52:	4b05      	ldr	r3, [pc, #20]	; (8002b68 <MX_USART2_UART_Init+0x138>)
 8002b54:	0018      	movs	r0, r3
 8002b56:	f7ff fbb7 	bl	80022c8 <LL_USART_IsActiveFlag_REACK>
 8002b5a:	1e03      	subs	r3, r0, #0
 8002b5c:	d0f3      	beq.n	8002b46 <MX_USART2_UART_Init+0x116>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002b5e:	46c0      	nop			; (mov r8, r8)
 8002b60:	46c0      	nop			; (mov r8, r8)
 8002b62:	46bd      	mov	sp, r7
 8002b64:	b00f      	add	sp, #60	; 0x3c
 8002b66:	bd90      	pop	{r4, r7, pc}
 8002b68:	40004400 	.word	0x40004400

08002b6c <MX_USART3_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_Init(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */
//	USART3->CR2 &= ~(USART_CR1_UE);
	USART3->CR2|=USART_CR2_MSBFIRST;
 8002b70:	4b1c      	ldr	r3, [pc, #112]	; (8002be4 <MX_USART3_Init+0x78>)
 8002b72:	685a      	ldr	r2, [r3, #4]
 8002b74:	4b1b      	ldr	r3, [pc, #108]	; (8002be4 <MX_USART3_Init+0x78>)
 8002b76:	2180      	movs	r1, #128	; 0x80
 8002b78:	0309      	lsls	r1, r1, #12
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	605a      	str	r2, [r3, #4]
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  husart3.Instance = USART3;
 8002b7e:	4b1a      	ldr	r3, [pc, #104]	; (8002be8 <MX_USART3_Init+0x7c>)
 8002b80:	4a18      	ldr	r2, [pc, #96]	; (8002be4 <MX_USART3_Init+0x78>)
 8002b82:	601a      	str	r2, [r3, #0]
  husart3.Init.BaudRate = 4000000;
 8002b84:	4b18      	ldr	r3, [pc, #96]	; (8002be8 <MX_USART3_Init+0x7c>)
 8002b86:	4a19      	ldr	r2, [pc, #100]	; (8002bec <MX_USART3_Init+0x80>)
 8002b88:	605a      	str	r2, [r3, #4]
  husart3.Init.WordLength = USART_WORDLENGTH_8B;
 8002b8a:	4b17      	ldr	r3, [pc, #92]	; (8002be8 <MX_USART3_Init+0x7c>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	609a      	str	r2, [r3, #8]
  husart3.Init.StopBits = USART_STOPBITS_1;
 8002b90:	4b15      	ldr	r3, [pc, #84]	; (8002be8 <MX_USART3_Init+0x7c>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	60da      	str	r2, [r3, #12]
  husart3.Init.Parity = USART_PARITY_NONE;
 8002b96:	4b14      	ldr	r3, [pc, #80]	; (8002be8 <MX_USART3_Init+0x7c>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	611a      	str	r2, [r3, #16]
  husart3.Init.Mode = USART_MODE_TX;
 8002b9c:	4b12      	ldr	r3, [pc, #72]	; (8002be8 <MX_USART3_Init+0x7c>)
 8002b9e:	2208      	movs	r2, #8
 8002ba0:	615a      	str	r2, [r3, #20]
  husart3.Init.CLKPolarity = USART_POLARITY_HIGH;
 8002ba2:	4b11      	ldr	r3, [pc, #68]	; (8002be8 <MX_USART3_Init+0x7c>)
 8002ba4:	2280      	movs	r2, #128	; 0x80
 8002ba6:	00d2      	lsls	r2, r2, #3
 8002ba8:	619a      	str	r2, [r3, #24]
  husart3.Init.CLKPhase = USART_PHASE_2EDGE;
 8002baa:	4b0f      	ldr	r3, [pc, #60]	; (8002be8 <MX_USART3_Init+0x7c>)
 8002bac:	2280      	movs	r2, #128	; 0x80
 8002bae:	0092      	lsls	r2, r2, #2
 8002bb0:	61da      	str	r2, [r3, #28]
  husart3.Init.CLKLastBit = USART_LASTBIT_ENABLE;
 8002bb2:	4b0d      	ldr	r3, [pc, #52]	; (8002be8 <MX_USART3_Init+0x7c>)
 8002bb4:	2280      	movs	r2, #128	; 0x80
 8002bb6:	0052      	lsls	r2, r2, #1
 8002bb8:	621a      	str	r2, [r3, #32]
  husart3.Init.ClockPrescaler = USART_PRESCALER_DIV1;
 8002bba:	4b0b      	ldr	r3, [pc, #44]	; (8002be8 <MX_USART3_Init+0x7c>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	625a      	str	r2, [r3, #36]	; 0x24
  husart3.SlaveMode = USART_SLAVEMODE_DISABLE;
 8002bc0:	4b09      	ldr	r3, [pc, #36]	; (8002be8 <MX_USART3_Init+0x7c>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	641a      	str	r2, [r3, #64]	; 0x40
  if (HAL_USART_Init(&husart3) != HAL_OK)
 8002bc6:	4b08      	ldr	r3, [pc, #32]	; (8002be8 <MX_USART3_Init+0x7c>)
 8002bc8:	0018      	movs	r0, r3
 8002bca:	f008 fc83 	bl	800b4d4 <HAL_USART_Init>
 8002bce:	1e03      	subs	r3, r0, #0
 8002bd0:	d001      	beq.n	8002bd6 <MX_USART3_Init+0x6a>
  {
    Error_Handler();
 8002bd2:	f002 f827 	bl	8004c24 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  husart3.Init.BaudRate = 7000000;
 8002bd6:	4b04      	ldr	r3, [pc, #16]	; (8002be8 <MX_USART3_Init+0x7c>)
 8002bd8:	4a05      	ldr	r2, [pc, #20]	; (8002bf0 <MX_USART3_Init+0x84>)
 8002bda:	605a      	str	r2, [r3, #4]
  /* USER CODE END USART3_Init 2 */

}
 8002bdc:	46c0      	nop			; (mov r8, r8)
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	46c0      	nop			; (mov r8, r8)
 8002be4:	40004800 	.word	0x40004800
 8002be8:	200002a0 	.word	0x200002a0
 8002bec:	003d0900 	.word	0x003d0900
 8002bf0:	006acfc0 	.word	0x006acfc0

08002bf4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b082      	sub	sp, #8
 8002bf8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002bfa:	4b14      	ldr	r3, [pc, #80]	; (8002c4c <MX_DMA_Init+0x58>)
 8002bfc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002bfe:	4b13      	ldr	r3, [pc, #76]	; (8002c4c <MX_DMA_Init+0x58>)
 8002c00:	2101      	movs	r1, #1
 8002c02:	430a      	orrs	r2, r1
 8002c04:	639a      	str	r2, [r3, #56]	; 0x38
 8002c06:	4b11      	ldr	r3, [pc, #68]	; (8002c4c <MX_DMA_Init+0x58>)
 8002c08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	607b      	str	r3, [r7, #4]
 8002c10:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002c12:	2200      	movs	r2, #0
 8002c14:	2100      	movs	r1, #0
 8002c16:	2009      	movs	r0, #9
 8002c18:	f003 f852 	bl	8005cc0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002c1c:	2009      	movs	r0, #9
 8002c1e:	f003 f864 	bl	8005cea <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8002c22:	2200      	movs	r2, #0
 8002c24:	2100      	movs	r1, #0
 8002c26:	200a      	movs	r0, #10
 8002c28:	f003 f84a 	bl	8005cc0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8002c2c:	200a      	movs	r0, #10
 8002c2e:	f003 f85c 	bl	8005cea <HAL_NVIC_EnableIRQ>
  /* DMA1_Ch4_7_DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_7_DMAMUX1_OVR_IRQn, 0, 0);
 8002c32:	2200      	movs	r2, #0
 8002c34:	2100      	movs	r1, #0
 8002c36:	200b      	movs	r0, #11
 8002c38:	f003 f842 	bl	8005cc0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_7_DMAMUX1_OVR_IRQn);
 8002c3c:	200b      	movs	r0, #11
 8002c3e:	f003 f854 	bl	8005cea <HAL_NVIC_EnableIRQ>

}
 8002c42:	46c0      	nop			; (mov r8, r8)
 8002c44:	46bd      	mov	sp, r7
 8002c46:	b002      	add	sp, #8
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	46c0      	nop			; (mov r8, r8)
 8002c4c:	40021000 	.word	0x40021000

08002c50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b086      	sub	sp, #24
 8002c54:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c56:	003b      	movs	r3, r7
 8002c58:	0018      	movs	r0, r3
 8002c5a:	2318      	movs	r3, #24
 8002c5c:	001a      	movs	r2, r3
 8002c5e:	2100      	movs	r1, #0
 8002c60:	f009 fe98 	bl	800c994 <memset>

  /* GPIO Ports Clock Enable */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8002c64:	2002      	movs	r0, #2
 8002c66:	f7ff fbab 	bl	80023c0 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 8002c6a:	2004      	movs	r0, #4
 8002c6c:	f7ff fba8 	bl	80023c0 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8002c70:	2001      	movs	r0, #1
 8002c72:	f7ff fba5 	bl	80023c0 <LL_IOP_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(MEM_HOLD_GPIO_Port, MEM_HOLD_Pin);
 8002c76:	2380      	movs	r3, #128	; 0x80
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	4aa0      	ldr	r2, [pc, #640]	; (8002efc <MX_GPIO_Init+0x2ac>)
 8002c7c:	0019      	movs	r1, r3
 8002c7e:	0010      	movs	r0, r2
 8002c80:	f7ff fb70 	bl	8002364 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MEM_WP_GPIO_Port, MEM_WP_Pin);
 8002c84:	2380      	movs	r3, #128	; 0x80
 8002c86:	01db      	lsls	r3, r3, #7
 8002c88:	4a9d      	ldr	r2, [pc, #628]	; (8002f00 <MX_GPIO_Init+0x2b0>)
 8002c8a:	0019      	movs	r1, r3
 8002c8c:	0010      	movs	r0, r2
 8002c8e:	f7ff fb69 	bl	8002364 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MEM_CS_GPIO_Port, MEM_CS_Pin);
 8002c92:	2380      	movs	r3, #128	; 0x80
 8002c94:	021b      	lsls	r3, r3, #8
 8002c96:	4a9a      	ldr	r2, [pc, #616]	; (8002f00 <MX_GPIO_Init+0x2b0>)
 8002c98:	0019      	movs	r1, r3
 8002c9a:	0010      	movs	r0, r2
 8002c9c:	f7ff fb62 	bl	8002364 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(DISP_CS_GPIO_Port, DISP_CS_Pin);
 8002ca0:	23a0      	movs	r3, #160	; 0xa0
 8002ca2:	05db      	lsls	r3, r3, #23
 8002ca4:	2140      	movs	r1, #64	; 0x40
 8002ca6:	0018      	movs	r0, r3
 8002ca8:	f7ff fb5c 	bl	8002364 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(DISP_D_C_GPIO_Port, DISP_D_C_Pin);
 8002cac:	23a0      	movs	r3, #160	; 0xa0
 8002cae:	05db      	lsls	r3, r3, #23
 8002cb0:	2180      	movs	r1, #128	; 0x80
 8002cb2:	0018      	movs	r0, r3
 8002cb4:	f7ff fb56 	bl	8002364 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(BF_GPIO_Port, BF_Pin);
 8002cb8:	4b91      	ldr	r3, [pc, #580]	; (8002f00 <MX_GPIO_Init+0x2b0>)
 8002cba:	2140      	movs	r1, #64	; 0x40
 8002cbc:	0018      	movs	r0, r3
 8002cbe:	f7ff fb51 	bl	8002364 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEST_1_GPIO_Port, TEST_1_Pin);
 8002cc2:	2380      	movs	r3, #128	; 0x80
 8002cc4:	011a      	lsls	r2, r3, #4
 8002cc6:	23a0      	movs	r3, #160	; 0xa0
 8002cc8:	05db      	lsls	r3, r3, #23
 8002cca:	0011      	movs	r1, r2
 8002ccc:	0018      	movs	r0, r3
 8002cce:	f7ff fb55 	bl	800237c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEST_2_GPIO_Port, TEST_2_Pin);
 8002cd2:	2380      	movs	r3, #128	; 0x80
 8002cd4:	015a      	lsls	r2, r3, #5
 8002cd6:	23a0      	movs	r3, #160	; 0xa0
 8002cd8:	05db      	lsls	r3, r3, #23
 8002cda:	0011      	movs	r1, r2
 8002cdc:	0018      	movs	r0, r3
 8002cde:	f7ff fb4d 	bl	800237c <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = MEM_HOLD_Pin;
 8002ce2:	003b      	movs	r3, r7
 8002ce4:	2280      	movs	r2, #128	; 0x80
 8002ce6:	0092      	lsls	r2, r2, #2
 8002ce8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002cea:	003b      	movs	r3, r7
 8002cec:	2201      	movs	r2, #1
 8002cee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002cf0:	003b      	movs	r3, r7
 8002cf2:	2203      	movs	r2, #3
 8002cf4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002cf6:	003b      	movs	r3, r7
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002cfc:	003b      	movs	r3, r7
 8002cfe:	2200      	movs	r2, #0
 8002d00:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_HOLD_GPIO_Port, &GPIO_InitStruct);
 8002d02:	003b      	movs	r3, r7
 8002d04:	4a7d      	ldr	r2, [pc, #500]	; (8002efc <MX_GPIO_Init+0x2ac>)
 8002d06:	0019      	movs	r1, r3
 8002d08:	0010      	movs	r0, r2
 8002d0a:	f009 fac5 	bl	800c298 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MEM_WP_Pin;
 8002d0e:	003b      	movs	r3, r7
 8002d10:	2280      	movs	r2, #128	; 0x80
 8002d12:	01d2      	lsls	r2, r2, #7
 8002d14:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002d16:	003b      	movs	r3, r7
 8002d18:	2201      	movs	r2, #1
 8002d1a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002d1c:	003b      	movs	r3, r7
 8002d1e:	2200      	movs	r2, #0
 8002d20:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002d22:	003b      	movs	r3, r7
 8002d24:	2200      	movs	r2, #0
 8002d26:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002d28:	003b      	movs	r3, r7
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_WP_GPIO_Port, &GPIO_InitStruct);
 8002d2e:	003b      	movs	r3, r7
 8002d30:	4a73      	ldr	r2, [pc, #460]	; (8002f00 <MX_GPIO_Init+0x2b0>)
 8002d32:	0019      	movs	r1, r3
 8002d34:	0010      	movs	r0, r2
 8002d36:	f009 faaf 	bl	800c298 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MEM_CS_Pin;
 8002d3a:	003b      	movs	r3, r7
 8002d3c:	2280      	movs	r2, #128	; 0x80
 8002d3e:	0212      	lsls	r2, r2, #8
 8002d40:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002d42:	003b      	movs	r3, r7
 8002d44:	2201      	movs	r2, #1
 8002d46:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002d48:	003b      	movs	r3, r7
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002d4e:	003b      	movs	r3, r7
 8002d50:	2200      	movs	r2, #0
 8002d52:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002d54:	003b      	movs	r3, r7
 8002d56:	2200      	movs	r2, #0
 8002d58:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_CS_GPIO_Port, &GPIO_InitStruct);
 8002d5a:	003b      	movs	r3, r7
 8002d5c:	4a68      	ldr	r2, [pc, #416]	; (8002f00 <MX_GPIO_Init+0x2b0>)
 8002d5e:	0019      	movs	r1, r3
 8002d60:	0010      	movs	r0, r2
 8002d62:	f009 fa99 	bl	800c298 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_3_Pin;
 8002d66:	003b      	movs	r3, r7
 8002d68:	2201      	movs	r2, #1
 8002d6a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002d6c:	003b      	movs	r3, r7
 8002d6e:	2200      	movs	r2, #0
 8002d70:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002d72:	003b      	movs	r3, r7
 8002d74:	2201      	movs	r2, #1
 8002d76:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_3_GPIO_Port, &GPIO_InitStruct);
 8002d78:	003a      	movs	r2, r7
 8002d7a:	23a0      	movs	r3, #160	; 0xa0
 8002d7c:	05db      	lsls	r3, r3, #23
 8002d7e:	0011      	movs	r1, r2
 8002d80:	0018      	movs	r0, r3
 8002d82:	f009 fa89 	bl	800c298 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_2_Pin;
 8002d86:	003b      	movs	r3, r7
 8002d88:	2202      	movs	r2, #2
 8002d8a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002d8c:	003b      	movs	r3, r7
 8002d8e:	2200      	movs	r2, #0
 8002d90:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002d92:	003b      	movs	r3, r7
 8002d94:	2201      	movs	r2, #1
 8002d96:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_2_GPIO_Port, &GPIO_InitStruct);
 8002d98:	003a      	movs	r2, r7
 8002d9a:	23a0      	movs	r3, #160	; 0xa0
 8002d9c:	05db      	lsls	r3, r3, #23
 8002d9e:	0011      	movs	r1, r2
 8002da0:	0018      	movs	r0, r3
 8002da2:	f009 fa79 	bl	800c298 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_1_Pin;
 8002da6:	003b      	movs	r3, r7
 8002da8:	2210      	movs	r2, #16
 8002daa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002dac:	003b      	movs	r3, r7
 8002dae:	2200      	movs	r2, #0
 8002db0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002db2:	003b      	movs	r3, r7
 8002db4:	2201      	movs	r2, #1
 8002db6:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_1_GPIO_Port, &GPIO_InitStruct);
 8002db8:	003a      	movs	r2, r7
 8002dba:	23a0      	movs	r3, #160	; 0xa0
 8002dbc:	05db      	lsls	r3, r3, #23
 8002dbe:	0011      	movs	r1, r2
 8002dc0:	0018      	movs	r0, r3
 8002dc2:	f009 fa69 	bl	800c298 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DISP_CS_Pin;
 8002dc6:	003b      	movs	r3, r7
 8002dc8:	2240      	movs	r2, #64	; 0x40
 8002dca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002dcc:	003b      	movs	r3, r7
 8002dce:	2201      	movs	r2, #1
 8002dd0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002dd2:	003b      	movs	r3, r7
 8002dd4:	2203      	movs	r2, #3
 8002dd6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002dd8:	003b      	movs	r3, r7
 8002dda:	2200      	movs	r2, #0
 8002ddc:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002dde:	003b      	movs	r3, r7
 8002de0:	2200      	movs	r2, #0
 8002de2:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DISP_CS_GPIO_Port, &GPIO_InitStruct);
 8002de4:	003a      	movs	r2, r7
 8002de6:	23a0      	movs	r3, #160	; 0xa0
 8002de8:	05db      	lsls	r3, r3, #23
 8002dea:	0011      	movs	r1, r2
 8002dec:	0018      	movs	r0, r3
 8002dee:	f009 fa53 	bl	800c298 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DISP_D_C_Pin;
 8002df2:	003b      	movs	r3, r7
 8002df4:	2280      	movs	r2, #128	; 0x80
 8002df6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002df8:	003b      	movs	r3, r7
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002dfe:	003b      	movs	r3, r7
 8002e00:	2203      	movs	r2, #3
 8002e02:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002e04:	003b      	movs	r3, r7
 8002e06:	2200      	movs	r2, #0
 8002e08:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002e0a:	003b      	movs	r3, r7
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DISP_D_C_GPIO_Port, &GPIO_InitStruct);
 8002e10:	003a      	movs	r2, r7
 8002e12:	23a0      	movs	r3, #160	; 0xa0
 8002e14:	05db      	lsls	r3, r3, #23
 8002e16:	0011      	movs	r1, r2
 8002e18:	0018      	movs	r0, r3
 8002e1a:	f009 fa3d 	bl	800c298 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BF_Pin;
 8002e1e:	003b      	movs	r3, r7
 8002e20:	2240      	movs	r2, #64	; 0x40
 8002e22:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002e24:	003b      	movs	r3, r7
 8002e26:	2201      	movs	r2, #1
 8002e28:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002e2a:	003b      	movs	r3, r7
 8002e2c:	2203      	movs	r2, #3
 8002e2e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002e30:	003b      	movs	r3, r7
 8002e32:	2200      	movs	r2, #0
 8002e34:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002e36:	003b      	movs	r3, r7
 8002e38:	2200      	movs	r2, #0
 8002e3a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(BF_GPIO_Port, &GPIO_InitStruct);
 8002e3c:	003b      	movs	r3, r7
 8002e3e:	4a30      	ldr	r2, [pc, #192]	; (8002f00 <MX_GPIO_Init+0x2b0>)
 8002e40:	0019      	movs	r1, r3
 8002e42:	0010      	movs	r0, r2
 8002e44:	f009 fa28 	bl	800c298 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEST_1_Pin;
 8002e48:	003b      	movs	r3, r7
 8002e4a:	2280      	movs	r2, #128	; 0x80
 8002e4c:	0112      	lsls	r2, r2, #4
 8002e4e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002e50:	003b      	movs	r3, r7
 8002e52:	2201      	movs	r2, #1
 8002e54:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002e56:	003b      	movs	r3, r7
 8002e58:	2203      	movs	r2, #3
 8002e5a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002e5c:	003b      	movs	r3, r7
 8002e5e:	2200      	movs	r2, #0
 8002e60:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002e62:	003b      	movs	r3, r7
 8002e64:	2200      	movs	r2, #0
 8002e66:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(TEST_1_GPIO_Port, &GPIO_InitStruct);
 8002e68:	003a      	movs	r2, r7
 8002e6a:	23a0      	movs	r3, #160	; 0xa0
 8002e6c:	05db      	lsls	r3, r3, #23
 8002e6e:	0011      	movs	r1, r2
 8002e70:	0018      	movs	r0, r3
 8002e72:	f009 fa11 	bl	800c298 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEST_2_Pin;
 8002e76:	003b      	movs	r3, r7
 8002e78:	2280      	movs	r2, #128	; 0x80
 8002e7a:	0152      	lsls	r2, r2, #5
 8002e7c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002e7e:	003b      	movs	r3, r7
 8002e80:	2201      	movs	r2, #1
 8002e82:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002e84:	003b      	movs	r3, r7
 8002e86:	2203      	movs	r2, #3
 8002e88:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002e8a:	003b      	movs	r3, r7
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002e90:	003b      	movs	r3, r7
 8002e92:	2200      	movs	r2, #0
 8002e94:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(TEST_2_GPIO_Port, &GPIO_InitStruct);
 8002e96:	003a      	movs	r2, r7
 8002e98:	23a0      	movs	r3, #160	; 0xa0
 8002e9a:	05db      	lsls	r3, r3, #23
 8002e9c:	0011      	movs	r1, r2
 8002e9e:	0018      	movs	r0, r3
 8002ea0:	f009 f9fa 	bl	800c298 <LL_GPIO_Init>

  	  GPIO_InitStruct.Pin = KEY_4_Pin;
 8002ea4:	003b      	movs	r3, r7
 8002ea6:	2280      	movs	r2, #128	; 0x80
 8002ea8:	0192      	lsls	r2, r2, #6
 8002eaa:	601a      	str	r2, [r3, #0]
  	  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002eac:	003b      	movs	r3, r7
 8002eae:	2200      	movs	r2, #0
 8002eb0:	605a      	str	r2, [r3, #4]
  	  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002eb2:	003b      	movs	r3, r7
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	611a      	str	r2, [r3, #16]
  	  LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
 8002eb8:	003a      	movs	r2, r7
 8002eba:	23a0      	movs	r3, #160	; 0xa0
 8002ebc:	05db      	lsls	r3, r3, #23
 8002ebe:	0011      	movs	r1, r2
 8002ec0:	0018      	movs	r0, r3
 8002ec2:	f009 f9e9 	bl	800c298 <LL_GPIO_Init>
  	  /**/
  	    GPIO_InitStruct.Pin = KEY_5_Pin;
 8002ec6:	003b      	movs	r3, r7
 8002ec8:	2280      	movs	r2, #128	; 0x80
 8002eca:	01d2      	lsls	r2, r2, #7
 8002ecc:	601a      	str	r2, [r3, #0]
  	    GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002ece:	003b      	movs	r3, r7
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	605a      	str	r2, [r3, #4]
  	    GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002ed4:	003b      	movs	r3, r7
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	611a      	str	r2, [r3, #16]
  	    LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
 8002eda:	003a      	movs	r2, r7
 8002edc:	23a0      	movs	r3, #160	; 0xa0
 8002ede:	05db      	lsls	r3, r3, #23
 8002ee0:	0011      	movs	r1, r2
 8002ee2:	0018      	movs	r0, r3
 8002ee4:	f009 f9d8 	bl	800c298 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_EnableFastModePlus(LL_SYSCFG_I2C_FASTMODEPLUS_PB9);
 8002ee8:	2380      	movs	r3, #128	; 0x80
 8002eea:	031b      	lsls	r3, r3, #12
 8002eec:	0018      	movs	r0, r3
 8002eee:	f7ff fa29 	bl	8002344 <LL_SYSCFG_EnableFastModePlus>

}
 8002ef2:	46c0      	nop			; (mov r8, r8)
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	b006      	add	sp, #24
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	46c0      	nop			; (mov r8, r8)
 8002efc:	50000400 	.word	0x50000400
 8002f00:	50000800 	.word	0x50000800

08002f04 <USART2_RX_Callback>:
//	    GPIO_InitStruct.Pin = KEY_5_Pin;
//	    GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
//	    GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
//	    LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
void  USART2_RX_Callback(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0

  dt1 = LL_USART_ReceiveData9(USART2);// LL implementaion of 1 byte receive
 8002f08:	4b16      	ldr	r3, [pc, #88]	; (8002f64 <USART2_RX_Callback+0x60>)
 8002f0a:	0018      	movs	r0, r3
 8002f0c:	f7ff fa0c 	bl	8002328 <LL_USART_ReceiveData9>
 8002f10:	0003      	movs	r3, r0
 8002f12:	001a      	movs	r2, r3
 8002f14:	4b14      	ldr	r3, [pc, #80]	; (8002f68 <USART2_RX_Callback+0x64>)
 8002f16:	801a      	strh	r2, [r3, #0]
	dt1 = (uint16_t)(USART2->RDR & 0x01FF);//CMSIS implementaion of 1 byte receive
 8002f18:	4b12      	ldr	r3, [pc, #72]	; (8002f64 <USART2_RX_Callback+0x60>)
 8002f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1c:	b29b      	uxth	r3, r3
 8002f1e:	05db      	lsls	r3, r3, #23
 8002f20:	0ddb      	lsrs	r3, r3, #23
 8002f22:	b29a      	uxth	r2, r3
 8002f24:	4b10      	ldr	r3, [pc, #64]	; (8002f68 <USART2_RX_Callback+0x64>)
 8002f26:	801a      	strh	r2, [r3, #0]
  ByteReceived=1;
 8002f28:	4b10      	ldr	r3, [pc, #64]	; (8002f6c <USART2_RX_Callback+0x68>)
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	701a      	strb	r2, [r3, #0]
  if(dt1>0xFF){
 8002f2e:	4b0e      	ldr	r3, [pc, #56]	; (8002f68 <USART2_RX_Callback+0x64>)
 8002f30:	881b      	ldrh	r3, [r3, #0]
 8002f32:	2bff      	cmp	r3, #255	; 0xff
 8002f34:	d90a      	bls.n	8002f4c <USART2_RX_Callback+0x48>
	  cmd[0]=dt1;
 8002f36:	4b0c      	ldr	r3, [pc, #48]	; (8002f68 <USART2_RX_Callback+0x64>)
 8002f38:	881b      	ldrh	r3, [r3, #0]
 8002f3a:	b2da      	uxtb	r2, r3
 8002f3c:	4b0c      	ldr	r3, [pc, #48]	; (8002f70 <USART2_RX_Callback+0x6c>)
 8002f3e:	701a      	strb	r2, [r3, #0]
	  ind = 0;
 8002f40:	4b0c      	ldr	r3, [pc, #48]	; (8002f74 <USART2_RX_Callback+0x70>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	801a      	strh	r2, [r3, #0]
	  firstByteReceived=1;
 8002f46:	4b0c      	ldr	r3, [pc, #48]	; (8002f78 <USART2_RX_Callback+0x74>)
 8002f48:	2201      	movs	r2, #1
 8002f4a:	701a      	strb	r2, [r3, #0]
//  while (!LL_USART_IsActiveFlag_TXE(USART2)) {}
//  LL_USART_TransmitData9(USART2,(uint16_t*)dt1);
  }
//  cmdReceive();
  if(firstByteReceived==1){
 8002f4c:	4b0a      	ldr	r3, [pc, #40]	; (8002f78 <USART2_RX_Callback+0x74>)
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d104      	bne.n	8002f5e <USART2_RX_Callback+0x5a>
	  cmdReceive(dt1);
 8002f54:	4b04      	ldr	r3, [pc, #16]	; (8002f68 <USART2_RX_Callback+0x64>)
 8002f56:	881b      	ldrh	r3, [r3, #0]
 8002f58:	0018      	movs	r0, r3
 8002f5a:	f000 f843 	bl	8002fe4 <cmdReceive>
  }
}
 8002f5e:	46c0      	nop			; (mov r8, r8)
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	40004400 	.word	0x40004400
 8002f68:	20000d02 	.word	0x20000d02
 8002f6c:	20000064 	.word	0x20000064
 8002f70:	20002d08 	.word	0x20002d08
 8002f74:	20000066 	.word	0x20000066
 8002f78:	20000065 	.word	0x20000065

08002f7c <HAL_USART_TxCpltCallback>:
//return;
//	}
}
//==============================================================
void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart3)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
	GPIOA->ODR &= ~(1 << 7);	//reset dc
 8002f84:	23a0      	movs	r3, #160	; 0xa0
 8002f86:	05db      	lsls	r3, r3, #23
 8002f88:	695a      	ldr	r2, [r3, #20]
 8002f8a:	23a0      	movs	r3, #160	; 0xa0
 8002f8c:	05db      	lsls	r3, r3, #23
 8002f8e:	2180      	movs	r1, #128	; 0x80
 8002f90:	438a      	bics	r2, r1
 8002f92:	615a      	str	r2, [r3, #20]
	GPIOA->ODR |= 1 << 6;	//set cs
 8002f94:	23a0      	movs	r3, #160	; 0xa0
 8002f96:	05db      	lsls	r3, r3, #23
 8002f98:	695a      	ldr	r2, [r3, #20]
 8002f9a:	23a0      	movs	r3, #160	; 0xa0
 8002f9c:	05db      	lsls	r3, r3, #23
 8002f9e:	2140      	movs	r1, #64	; 0x40
 8002fa0:	430a      	orrs	r2, r1
 8002fa2:	615a      	str	r2, [r3, #20]
	cmd2Execute=0;
 8002fa4:	4b06      	ldr	r3, [pc, #24]	; (8002fc0 <HAL_USART_TxCpltCallback+0x44>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	701a      	strb	r2, [r3, #0]
//	while(BFEN==0){};
	GPIOC->ODR |= 1 << 6;	//set BF
 8002faa:	4b06      	ldr	r3, [pc, #24]	; (8002fc4 <HAL_USART_TxCpltCallback+0x48>)
 8002fac:	695a      	ldr	r2, [r3, #20]
 8002fae:	4b05      	ldr	r3, [pc, #20]	; (8002fc4 <HAL_USART_TxCpltCallback+0x48>)
 8002fb0:	2140      	movs	r1, #64	; 0x40
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	615a      	str	r2, [r3, #20]
}
 8002fb6:	46c0      	nop			; (mov r8, r8)
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	b002      	add	sp, #8
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	46c0      	nop			; (mov r8, r8)
 8002fc0:	20000b76 	.word	0x20000b76
 8002fc4:	50000800 	.word	0x50000800

08002fc8 <HAL_I2S_TxCpltCallback>:
//	GPIOA->ODR |= 1 << 6;	//set cs		????????????????????????????????????????????????
	//	cmd2Execute=0;
//	GPIOC->ODR |= 1 << 6;	//set BF
}
//======================================================================================================================
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s1) {
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
//	if(numSound==1){
	soundReady=1;
 8002fd0:	4b03      	ldr	r3, [pc, #12]	; (8002fe0 <HAL_I2S_TxCpltCallback+0x18>)
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	701a      	strb	r2, [r3, #0]
//		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addr[1], 1, 50); //send address
//		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addr[0], 1, 50); //send address
//		HAL_SPI_Receive_DMA(&hspi2, (uint8_t*) &MEM_Buffer ,len);
//		curAddr+=sizeof(MEM_Buffer);
//    }
}
 8002fd6:	46c0      	nop			; (mov r8, r8)
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	b002      	add	sp, #8
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	46c0      	nop			; (mov r8, r8)
 8002fe0:	20000034 	.word	0x20000034

08002fe4 <cmdReceive>:
//=======================================================================================================================
	void cmdReceive (uint16_t dt1)
	{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	0002      	movs	r2, r0
 8002fec:	1dbb      	adds	r3, r7, #6
 8002fee:	801a      	strh	r2, [r3, #0]
//	  uint8_t inputCS=0;
	  uint8_t i=0;
 8002ff0:	230f      	movs	r3, #15
 8002ff2:	18fb      	adds	r3, r7, r3
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	701a      	strb	r2, [r3, #0]
	  while (!ByteReceived) {}
 8002ff8:	46c0      	nop			; (mov r8, r8)
 8002ffa:	4b2b      	ldr	r3, [pc, #172]	; (80030a8 <cmdReceive+0xc4>)
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d0fb      	beq.n	8002ffa <cmdReceive+0x16>
	  ByteReceived=0;
 8003002:	4b29      	ldr	r3, [pc, #164]	; (80030a8 <cmdReceive+0xc4>)
 8003004:	2200      	movs	r2, #0
 8003006:	701a      	strb	r2, [r3, #0]
	  cmd[ind] = dt1;
 8003008:	4b28      	ldr	r3, [pc, #160]	; (80030ac <cmdReceive+0xc8>)
 800300a:	881b      	ldrh	r3, [r3, #0]
 800300c:	001a      	movs	r2, r3
 800300e:	1dbb      	adds	r3, r7, #6
 8003010:	881b      	ldrh	r3, [r3, #0]
 8003012:	b2d9      	uxtb	r1, r3
 8003014:	4b26      	ldr	r3, [pc, #152]	; (80030b0 <cmdReceive+0xcc>)
 8003016:	5499      	strb	r1, [r3, r2]
//	  if(dt1==0x110){
//		  BFEN=0;
//	  }
	  ind++;
 8003018:	4b24      	ldr	r3, [pc, #144]	; (80030ac <cmdReceive+0xc8>)
 800301a:	881b      	ldrh	r3, [r3, #0]
 800301c:	3301      	adds	r3, #1
 800301e:	b29a      	uxth	r2, r3
 8003020:	4b22      	ldr	r3, [pc, #136]	; (80030ac <cmdReceive+0xc8>)
 8003022:	801a      	strh	r2, [r3, #0]
	  if(ind>=1){
 8003024:	4b21      	ldr	r3, [pc, #132]	; (80030ac <cmdReceive+0xc8>)
 8003026:	881b      	ldrh	r3, [r3, #0]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d033      	beq.n	8003094 <cmdReceive+0xb0>
//		  LL_USART_TransmitData9(USART2,(uint16_t*)dt1);
		  if(ind>cmd[1]+1){
 800302c:	4b1f      	ldr	r3, [pc, #124]	; (80030ac <cmdReceive+0xc8>)
 800302e:	881b      	ldrh	r3, [r3, #0]
 8003030:	001a      	movs	r2, r3
 8003032:	4b1f      	ldr	r3, [pc, #124]	; (80030b0 <cmdReceive+0xcc>)
 8003034:	785b      	ldrb	r3, [r3, #1]
 8003036:	3301      	adds	r3, #1
 8003038:	429a      	cmp	r2, r3
 800303a:	dd2b      	ble.n	8003094 <cmdReceive+0xb0>
//			  LL_USART_TransmitData9(USART2,(uint16_t*)cmd[2]);
			 for(i=0;i<(cmd[1]+2);i++){
 800303c:	230f      	movs	r3, #15
 800303e:	18fb      	adds	r3, r7, r3
 8003040:	2200      	movs	r2, #0
 8003042:	701a      	strb	r2, [r3, #0]
 8003044:	e00f      	b.n	8003066 <cmdReceive+0x82>
				 inputCS+=cmd[i];
 8003046:	210f      	movs	r1, #15
 8003048:	187b      	adds	r3, r7, r1
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	4a18      	ldr	r2, [pc, #96]	; (80030b0 <cmdReceive+0xcc>)
 800304e:	5cd2      	ldrb	r2, [r2, r3]
 8003050:	4b18      	ldr	r3, [pc, #96]	; (80030b4 <cmdReceive+0xd0>)
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	18d3      	adds	r3, r2, r3
 8003056:	b2da      	uxtb	r2, r3
 8003058:	4b16      	ldr	r3, [pc, #88]	; (80030b4 <cmdReceive+0xd0>)
 800305a:	701a      	strb	r2, [r3, #0]
			 for(i=0;i<(cmd[1]+2);i++){
 800305c:	187b      	adds	r3, r7, r1
 800305e:	781a      	ldrb	r2, [r3, #0]
 8003060:	187b      	adds	r3, r7, r1
 8003062:	3201      	adds	r2, #1
 8003064:	701a      	strb	r2, [r3, #0]
 8003066:	4b12      	ldr	r3, [pc, #72]	; (80030b0 <cmdReceive+0xcc>)
 8003068:	785b      	ldrb	r3, [r3, #1]
 800306a:	1c5a      	adds	r2, r3, #1
 800306c:	210f      	movs	r1, #15
 800306e:	187b      	adds	r3, r7, r1
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	429a      	cmp	r2, r3
 8003074:	dae7      	bge.n	8003046 <cmdReceive+0x62>
			 }
			 if((inputCS==0)&&(i==cmd[1]+2)){
 8003076:	4b0f      	ldr	r3, [pc, #60]	; (80030b4 <cmdReceive+0xd0>)
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d10a      	bne.n	8003094 <cmdReceive+0xb0>
 800307e:	187b      	adds	r3, r7, r1
 8003080:	781a      	ldrb	r2, [r3, #0]
 8003082:	4b0b      	ldr	r3, [pc, #44]	; (80030b0 <cmdReceive+0xcc>)
 8003084:	785b      	ldrb	r3, [r3, #1]
 8003086:	3302      	adds	r3, #2
 8003088:	429a      	cmp	r2, r3
 800308a:	d103      	bne.n	8003094 <cmdReceive+0xb0>
//			 	LL_USART_TransmitData9(USART2,(uint16_t*)cmd[2]);
			 	answer2CPU(cmd);
 800308c:	4b08      	ldr	r3, [pc, #32]	; (80030b0 <cmdReceive+0xcc>)
 800308e:	0018      	movs	r0, r3
 8003090:	f000 faa4 	bl	80035dc <answer2CPU>
//				 GPIOC->ODR |= 1 << 6;	//set BF
//			 }
		  }
	  }
//	  ind = 0;
	  USART2->ICR|=USART_ICR_ORECF;
 8003094:	4b08      	ldr	r3, [pc, #32]	; (80030b8 <cmdReceive+0xd4>)
 8003096:	6a1a      	ldr	r2, [r3, #32]
 8003098:	4b07      	ldr	r3, [pc, #28]	; (80030b8 <cmdReceive+0xd4>)
 800309a:	2108      	movs	r1, #8
 800309c:	430a      	orrs	r2, r1
 800309e:	621a      	str	r2, [r3, #32]
	}
 80030a0:	46c0      	nop			; (mov r8, r8)
 80030a2:	46bd      	mov	sp, r7
 80030a4:	b004      	add	sp, #16
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	20000064 	.word	0x20000064
 80030ac:	20000066 	.word	0x20000066
 80030b0:	20002d08 	.word	0x20002d08
 80030b4:	20000069 	.word	0x20000069
 80030b8:	40004400 	.word	0x40004400

080030bc <USART_AS_SPI_sendCMD>:
	void USART_AS_SPI_sendCMD(uint8_t byte) {
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	0002      	movs	r2, r0
 80030c4:	1dfb      	adds	r3, r7, #7
 80030c6:	701a      	strb	r2, [r3, #0]
			HAL_USART_Transmit(&husart3, (uint8_t*)&byte, 1, 10);
 80030c8:	1df9      	adds	r1, r7, #7
 80030ca:	4804      	ldr	r0, [pc, #16]	; (80030dc <USART_AS_SPI_sendCMD+0x20>)
 80030cc:	230a      	movs	r3, #10
 80030ce:	2201      	movs	r2, #1
 80030d0:	f008 fa50 	bl	800b574 <HAL_USART_Transmit>
		}
 80030d4:	46c0      	nop			; (mov r8, r8)
 80030d6:	46bd      	mov	sp, r7
 80030d8:	b002      	add	sp, #8
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	200002a0 	.word	0x200002a0

080030e0 <weoInit>:
	void USART_AS_SPI_sendDAT(uint8_t byte) //(Without CS and D/C)
	{
		HAL_USART_Transmit(&husart3, (uint8_t*) &byte, 1, 10);
	}
	void weoInit(void) {
 80030e0:	b580      	push	{r7, lr}
 80030e2:	af00      	add	r7, sp, #0

		USART3->CR1 &= ~(USART_CR1_UE);
 80030e4:	4b32      	ldr	r3, [pc, #200]	; (80031b0 <weoInit+0xd0>)
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	4b31      	ldr	r3, [pc, #196]	; (80031b0 <weoInit+0xd0>)
 80030ea:	2101      	movs	r1, #1
 80030ec:	438a      	bics	r2, r1
 80030ee:	601a      	str	r2, [r3, #0]
		USART3->CR2 |= USART_CR2_MSBFIRST;
 80030f0:	4b2f      	ldr	r3, [pc, #188]	; (80031b0 <weoInit+0xd0>)
 80030f2:	685a      	ldr	r2, [r3, #4]
 80030f4:	4b2e      	ldr	r3, [pc, #184]	; (80031b0 <weoInit+0xd0>)
 80030f6:	2180      	movs	r1, #128	; 0x80
 80030f8:	0309      	lsls	r1, r1, #12
 80030fa:	430a      	orrs	r2, r1
 80030fc:	605a      	str	r2, [r3, #4]
		USART3->CR1 |= USART_CR1_UE;
 80030fe:	4b2c      	ldr	r3, [pc, #176]	; (80031b0 <weoInit+0xd0>)
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	4b2b      	ldr	r3, [pc, #172]	; (80031b0 <weoInit+0xd0>)
 8003104:	2101      	movs	r1, #1
 8003106:	430a      	orrs	r2, r1
 8003108:	601a      	str	r2, [r3, #0]

		HAL_Delay(1);
 800310a:	2001      	movs	r0, #1
 800310c:	f002 fa92 	bl	8005634 <HAL_Delay>
		HAL_Delay(1);
 8003110:	2001      	movs	r0, #1
 8003112:	f002 fa8f 	bl	8005634 <HAL_Delay>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003116:	4b27      	ldr	r3, [pc, #156]	; (80031b4 <weoInit+0xd4>)
 8003118:	2100      	movs	r1, #0
 800311a:	0018      	movs	r0, r3
 800311c:	f007 f976 	bl	800a40c <HAL_TIM_PWM_Start>
		HAL_Delay(1);
 8003120:	2001      	movs	r0, #1
 8003122:	f002 fa87 	bl	8005634 <HAL_Delay>

		GPIOA->ODR &= ~(1 << 6);	//reset cs
 8003126:	23a0      	movs	r3, #160	; 0xa0
 8003128:	05db      	lsls	r3, r3, #23
 800312a:	695a      	ldr	r2, [r3, #20]
 800312c:	23a0      	movs	r3, #160	; 0xa0
 800312e:	05db      	lsls	r3, r3, #23
 8003130:	2140      	movs	r1, #64	; 0x40
 8003132:	438a      	bics	r2, r1
 8003134:	615a      	str	r2, [r3, #20]
		GPIOA->ODR &= ~(1 << 7);	// reset dc
 8003136:	23a0      	movs	r3, #160	; 0xa0
 8003138:	05db      	lsls	r3, r3, #23
 800313a:	695a      	ldr	r2, [r3, #20]
 800313c:	23a0      	movs	r3, #160	; 0xa0
 800313e:	05db      	lsls	r3, r3, #23
 8003140:	2180      	movs	r1, #128	; 0x80
 8003142:	438a      	bics	r2, r1
 8003144:	615a      	str	r2, [r3, #20]
		USART_AS_SPI_sendCMD(0xAF);
 8003146:	20af      	movs	r0, #175	; 0xaf
 8003148:	f7ff ffb8 	bl	80030bc <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA0);	//Set Re-map
 800314c:	20a0      	movs	r0, #160	; 0xa0
 800314e:	f7ff ffb5 	bl	80030bc <USART_AS_SPI_sendCMD>
//		USART_AS_SPI_sendCMD(0x54);
//		USART_AS_SPI_sendCMD(0b00010100);
		USART_AS_SPI_sendCMD(0x51); //	0x51 is a proper remap!
 8003152:	2051      	movs	r0, #81	; 0x51
 8003154:	f7ff ffb2 	bl	80030bc <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x81);	//Contrast Level
 8003158:	2081      	movs	r0, #129	; 0x81
 800315a:	f7ff ffaf 	bl	80030bc <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xFF);
 800315e:	20ff      	movs	r0, #255	; 0xff
 8003160:	f7ff ffac 	bl	80030bc <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA1);	//Set Display Start Line
 8003164:	20a1      	movs	r0, #161	; 0xa1
 8003166:	f7ff ffa9 	bl	80030bc <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x00);
 800316a:	2000      	movs	r0, #0
 800316c:	f7ff ffa6 	bl	80030bc <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA2);	//Set Display Offset
 8003170:	20a2      	movs	r0, #162	; 0xa2
 8003172:	f7ff ffa3 	bl	80030bc <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x00);
 8003176:	2000      	movs	r0, #0
 8003178:	f7ff ffa0 	bl	80030bc <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA8);  // Select Multiplex Ratio
 800317c:	20a8      	movs	r0, #168	; 0xa8
 800317e:	f7ff ff9d 	bl	80030bc <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x7F); // Default => 0x3F (1/64 Duty)	0x1F(1/32 Duty)
 8003182:	207f      	movs	r0, #127	; 0x7f
 8003184:	f7ff ff9a 	bl	80030bc <USART_AS_SPI_sendCMD>
		GPIOA->ODR |= 1 << 7;	//set dc
 8003188:	23a0      	movs	r3, #160	; 0xa0
 800318a:	05db      	lsls	r3, r3, #23
 800318c:	695a      	ldr	r2, [r3, #20]
 800318e:	23a0      	movs	r3, #160	; 0xa0
 8003190:	05db      	lsls	r3, r3, #23
 8003192:	2180      	movs	r1, #128	; 0x80
 8003194:	430a      	orrs	r2, r1
 8003196:	615a      	str	r2, [r3, #20]
		GPIOA->ODR |= 1 << 6;	//set cs
 8003198:	23a0      	movs	r3, #160	; 0xa0
 800319a:	05db      	lsls	r3, r3, #23
 800319c:	695a      	ldr	r2, [r3, #20]
 800319e:	23a0      	movs	r3, #160	; 0xa0
 80031a0:	05db      	lsls	r3, r3, #23
 80031a2:	2140      	movs	r1, #64	; 0x40
 80031a4:	430a      	orrs	r2, r1
 80031a6:	615a      	str	r2, [r3, #20]
		//=======================================================================================================
	}
 80031a8:	46c0      	nop			; (mov r8, r8)
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	46c0      	nop			; (mov r8, r8)
 80031b0:	40004800 	.word	0x40004800
 80031b4:	20000b1c 	.word	0x20000b1c

080031b8 <weoClear>:
	void weoClear(void) {
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b082      	sub	sp, #8
 80031bc:	af00      	add	r7, sp, #0
		uint16_t i;

					GPIOA->ODR &= ~(1 << 6);	//reset cs
 80031be:	23a0      	movs	r3, #160	; 0xa0
 80031c0:	05db      	lsls	r3, r3, #23
 80031c2:	695a      	ldr	r2, [r3, #20]
 80031c4:	23a0      	movs	r3, #160	; 0xa0
 80031c6:	05db      	lsls	r3, r3, #23
 80031c8:	2140      	movs	r1, #64	; 0x40
 80031ca:	438a      	bics	r2, r1
 80031cc:	615a      	str	r2, [r3, #20]
					GPIOA->ODR &= ~(1 << 7);	// reset dc
 80031ce:	23a0      	movs	r3, #160	; 0xa0
 80031d0:	05db      	lsls	r3, r3, #23
 80031d2:	695a      	ldr	r2, [r3, #20]
 80031d4:	23a0      	movs	r3, #160	; 0xa0
 80031d6:	05db      	lsls	r3, r3, #23
 80031d8:	2180      	movs	r1, #128	; 0x80
 80031da:	438a      	bics	r2, r1
 80031dc:	615a      	str	r2, [r3, #20]
						USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 80031de:	2075      	movs	r0, #117	; 0x75
 80031e0:	f7ff ff6c 	bl	80030bc <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x00);
 80031e4:	2000      	movs	r0, #0
 80031e6:	f7ff ff69 	bl	80030bc <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x7F);
 80031ea:	207f      	movs	r0, #127	; 0x7f
 80031ec:	f7ff ff66 	bl	80030bc <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 80031f0:	2015      	movs	r0, #21
 80031f2:	f7ff ff63 	bl	80030bc <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x00);
 80031f6:	2000      	movs	r0, #0
 80031f8:	f7ff ff60 	bl	80030bc <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x7F);
 80031fc:	207f      	movs	r0, #127	; 0x7f
 80031fe:	f7ff ff5d 	bl	80030bc <USART_AS_SPI_sendCMD>
					GPIOA->ODR &= ~(1 << 6);	//reset cs
 8003202:	23a0      	movs	r3, #160	; 0xa0
 8003204:	05db      	lsls	r3, r3, #23
 8003206:	695a      	ldr	r2, [r3, #20]
 8003208:	23a0      	movs	r3, #160	; 0xa0
 800320a:	05db      	lsls	r3, r3, #23
 800320c:	2140      	movs	r1, #64	; 0x40
 800320e:	438a      	bics	r2, r1
 8003210:	615a      	str	r2, [r3, #20]
					GPIOA->ODR |= 1 << 7;	// set dc
 8003212:	23a0      	movs	r3, #160	; 0xa0
 8003214:	05db      	lsls	r3, r3, #23
 8003216:	695a      	ldr	r2, [r3, #20]
 8003218:	23a0      	movs	r3, #160	; 0xa0
 800321a:	05db      	lsls	r3, r3, #23
 800321c:	2180      	movs	r1, #128	; 0x80
 800321e:	430a      	orrs	r2, r1
 8003220:	615a      	str	r2, [r3, #20]
					for (i = 0; i <= 8193;i++) {	//fullScreen + small reserve
 8003222:	1dbb      	adds	r3, r7, #6
 8003224:	2200      	movs	r2, #0
 8003226:	801a      	strh	r2, [r3, #0]
 8003228:	e00d      	b.n	8003246 <weoClear+0x8e>
						while(!(USART3->ISR & USART_ISR_TXE)){};
 800322a:	46c0      	nop			; (mov r8, r8)
 800322c:	4b12      	ldr	r3, [pc, #72]	; (8003278 <weoClear+0xc0>)
 800322e:	69db      	ldr	r3, [r3, #28]
 8003230:	2280      	movs	r2, #128	; 0x80
 8003232:	4013      	ands	r3, r2
 8003234:	d0fa      	beq.n	800322c <weoClear+0x74>
						USART3->TDR = (uint8_t) 0x00;
 8003236:	4b10      	ldr	r3, [pc, #64]	; (8003278 <weoClear+0xc0>)
 8003238:	2200      	movs	r2, #0
 800323a:	629a      	str	r2, [r3, #40]	; 0x28
					for (i = 0; i <= 8193;i++) {	//fullScreen + small reserve
 800323c:	1dbb      	adds	r3, r7, #6
 800323e:	881a      	ldrh	r2, [r3, #0]
 8003240:	1dbb      	adds	r3, r7, #6
 8003242:	3201      	adds	r2, #1
 8003244:	801a      	strh	r2, [r3, #0]
 8003246:	1dbb      	adds	r3, r7, #6
 8003248:	881b      	ldrh	r3, [r3, #0]
 800324a:	4a0c      	ldr	r2, [pc, #48]	; (800327c <weoClear+0xc4>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d9ec      	bls.n	800322a <weoClear+0x72>
					}
					GPIOA->ODR &= ~(1 << 7);	//reset dc
 8003250:	23a0      	movs	r3, #160	; 0xa0
 8003252:	05db      	lsls	r3, r3, #23
 8003254:	695a      	ldr	r2, [r3, #20]
 8003256:	23a0      	movs	r3, #160	; 0xa0
 8003258:	05db      	lsls	r3, r3, #23
 800325a:	2180      	movs	r1, #128	; 0x80
 800325c:	438a      	bics	r2, r1
 800325e:	615a      	str	r2, [r3, #20]
					GPIOA->ODR |= 1 << 6;	//set cs
 8003260:	23a0      	movs	r3, #160	; 0xa0
 8003262:	05db      	lsls	r3, r3, #23
 8003264:	695a      	ldr	r2, [r3, #20]
 8003266:	23a0      	movs	r3, #160	; 0xa0
 8003268:	05db      	lsls	r3, r3, #23
 800326a:	2140      	movs	r1, #64	; 0x40
 800326c:	430a      	orrs	r2, r1
 800326e:	615a      	str	r2, [r3, #20]
	}
 8003270:	46c0      	nop			; (mov r8, r8)
 8003272:	46bd      	mov	sp, r7
 8003274:	b002      	add	sp, #8
 8003276:	bd80      	pop	{r7, pc}
 8003278:	40004800 	.word	0x40004800
 800327c:	00002001 	.word	0x00002001

08003280 <weoDrawRectangleFilled>:
//========================================================================================================================
	void weoDrawRectangleFilled(unsigned char start_x, unsigned char start_y,
				unsigned char end_x, unsigned char end_y, unsigned char color,
				uint8_t MEM_Buffer[]) {
 8003280:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003282:	b085      	sub	sp, #20
 8003284:	af00      	add	r7, sp, #0
 8003286:	0005      	movs	r5, r0
 8003288:	000c      	movs	r4, r1
 800328a:	0010      	movs	r0, r2
 800328c:	0019      	movs	r1, r3
 800328e:	1dfb      	adds	r3, r7, #7
 8003290:	1c2a      	adds	r2, r5, #0
 8003292:	701a      	strb	r2, [r3, #0]
 8003294:	1dbb      	adds	r3, r7, #6
 8003296:	1c22      	adds	r2, r4, #0
 8003298:	701a      	strb	r2, [r3, #0]
 800329a:	1d7b      	adds	r3, r7, #5
 800329c:	1c02      	adds	r2, r0, #0
 800329e:	701a      	strb	r2, [r3, #0]
 80032a0:	1d3b      	adds	r3, r7, #4
 80032a2:	1c0a      	adds	r2, r1, #0
 80032a4:	701a      	strb	r2, [r3, #0]
			uint16_t i = 0;
 80032a6:	240e      	movs	r4, #14
 80032a8:	193b      	adds	r3, r7, r4
 80032aa:	2200      	movs	r2, #0
 80032ac:	801a      	strh	r2, [r3, #0]
			uint8_t start_x_New,start_y_New,end_x_New,end_y_New;
			if (start_x > OLED_DIM_WIDTH || start_y > OLED_DIM_HEIGHT
 80032ae:	1dfb      	adds	r3, r7, #7
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	b25b      	sxtb	r3, r3
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	da00      	bge.n	80032ba <weoDrawRectangleFilled+0x3a>
 80032b8:	e0bf      	b.n	800343a <weoDrawRectangleFilled+0x1ba>
 80032ba:	1dbb      	adds	r3, r7, #6
 80032bc:	781b      	ldrb	r3, [r3, #0]
 80032be:	b25b      	sxtb	r3, r3
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	da00      	bge.n	80032c6 <weoDrawRectangleFilled+0x46>
 80032c4:	e0b9      	b.n	800343a <weoDrawRectangleFilled+0x1ba>
					|| end_x > OLED_DIM_WIDTH || end_y > OLED_DIM_HEIGHT) {
 80032c6:	1d7b      	adds	r3, r7, #5
 80032c8:	781b      	ldrb	r3, [r3, #0]
 80032ca:	b25b      	sxtb	r3, r3
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	da00      	bge.n	80032d2 <weoDrawRectangleFilled+0x52>
 80032d0:	e0b3      	b.n	800343a <weoDrawRectangleFilled+0x1ba>
 80032d2:	1d3b      	adds	r3, r7, #4
 80032d4:	781b      	ldrb	r3, [r3, #0]
 80032d6:	b25b      	sxtb	r3, r3
 80032d8:	2b00      	cmp	r3, #0
 80032da:	da00      	bge.n	80032de <weoDrawRectangleFilled+0x5e>
 80032dc:	e0ad      	b.n	800343a <weoDrawRectangleFilled+0x1ba>
				return;
			}

			start_x_New=start_x;
 80032de:	250d      	movs	r5, #13
 80032e0:	197b      	adds	r3, r7, r5
 80032e2:	1dfa      	adds	r2, r7, #7
 80032e4:	7812      	ldrb	r2, [r2, #0]
 80032e6:	701a      	strb	r2, [r3, #0]
			start_y_New=0x7F-end_y;
 80032e8:	260c      	movs	r6, #12
 80032ea:	19bb      	adds	r3, r7, r6
 80032ec:	1d3a      	adds	r2, r7, #4
 80032ee:	7812      	ldrb	r2, [r2, #0]
 80032f0:	217f      	movs	r1, #127	; 0x7f
 80032f2:	1a8a      	subs	r2, r1, r2
 80032f4:	701a      	strb	r2, [r3, #0]
			end_x_New=end_x;
 80032f6:	230b      	movs	r3, #11
 80032f8:	18fb      	adds	r3, r7, r3
 80032fa:	1d7a      	adds	r2, r7, #5
 80032fc:	7812      	ldrb	r2, [r2, #0]
 80032fe:	701a      	strb	r2, [r3, #0]
			end_y_New=0x7F-start_y;
 8003300:	220a      	movs	r2, #10
 8003302:	18bb      	adds	r3, r7, r2
 8003304:	1dba      	adds	r2, r7, #6
 8003306:	7812      	ldrb	r2, [r2, #0]
 8003308:	217f      	movs	r1, #127	; 0x7f
 800330a:	1a8a      	subs	r2, r1, r2
 800330c:	701a      	strb	r2, [r3, #0]

			GPIOA->ODR &= ~(1 << 6);	//reset cs
 800330e:	23a0      	movs	r3, #160	; 0xa0
 8003310:	05db      	lsls	r3, r3, #23
 8003312:	695a      	ldr	r2, [r3, #20]
 8003314:	23a0      	movs	r3, #160	; 0xa0
 8003316:	05db      	lsls	r3, r3, #23
 8003318:	2140      	movs	r1, #64	; 0x40
 800331a:	438a      	bics	r2, r1
 800331c:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 7);	// reset dc
 800331e:	23a0      	movs	r3, #160	; 0xa0
 8003320:	05db      	lsls	r3, r3, #23
 8003322:	695a      	ldr	r2, [r3, #20]
 8003324:	23a0      	movs	r3, #160	; 0xa0
 8003326:	05db      	lsls	r3, r3, #23
 8003328:	2180      	movs	r1, #128	; 0x80
 800332a:	438a      	bics	r2, r1
 800332c:	615a      	str	r2, [r3, #20]
					USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 800332e:	2075      	movs	r0, #117	; 0x75
 8003330:	f7ff fec4 	bl	80030bc <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_x_New/1);
 8003334:	197b      	adds	r3, r7, r5
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	0018      	movs	r0, r3
 800333a:	f7ff febf 	bl	80030bc <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_x_New/1);
 800333e:	230b      	movs	r3, #11
 8003340:	18fb      	adds	r3, r7, r3
 8003342:	781b      	ldrb	r3, [r3, #0]
 8003344:	0018      	movs	r0, r3
 8003346:	f7ff feb9 	bl	80030bc <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 800334a:	2015      	movs	r0, #21
 800334c:	f7ff feb6 	bl	80030bc <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_y_New/2);
 8003350:	19bb      	adds	r3, r7, r6
 8003352:	781b      	ldrb	r3, [r3, #0]
 8003354:	085b      	lsrs	r3, r3, #1
 8003356:	b2db      	uxtb	r3, r3
 8003358:	0018      	movs	r0, r3
 800335a:	f7ff feaf 	bl	80030bc <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_y_New/2);
 800335e:	220a      	movs	r2, #10
 8003360:	18bb      	adds	r3, r7, r2
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	085b      	lsrs	r3, r3, #1
 8003366:	b2db      	uxtb	r3, r3
 8003368:	0018      	movs	r0, r3
 800336a:	f7ff fea7 	bl	80030bc <USART_AS_SPI_sendCMD>
			GPIOA->ODR |= 1 << 7;	//set dc
 800336e:	23a0      	movs	r3, #160	; 0xa0
 8003370:	05db      	lsls	r3, r3, #23
 8003372:	695a      	ldr	r2, [r3, #20]
 8003374:	23a0      	movs	r3, #160	; 0xa0
 8003376:	05db      	lsls	r3, r3, #23
 8003378:	2180      	movs	r1, #128	; 0x80
 800337a:	430a      	orrs	r2, r1
 800337c:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 6;	//set cs
 800337e:	23a0      	movs	r3, #160	; 0xa0
 8003380:	05db      	lsls	r3, r3, #23
 8003382:	695a      	ldr	r2, [r3, #20]
 8003384:	23a0      	movs	r3, #160	; 0xa0
 8003386:	05db      	lsls	r3, r3, #23
 8003388:	2140      	movs	r1, #64	; 0x40
 800338a:	430a      	orrs	r2, r1
 800338c:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 6);	//reset cs
 800338e:	23a0      	movs	r3, #160	; 0xa0
 8003390:	05db      	lsls	r3, r3, #23
 8003392:	695a      	ldr	r2, [r3, #20]
 8003394:	23a0      	movs	r3, #160	; 0xa0
 8003396:	05db      	lsls	r3, r3, #23
 8003398:	2140      	movs	r1, #64	; 0x40
 800339a:	438a      	bics	r2, r1
 800339c:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 7;	// set dc
 800339e:	23a0      	movs	r3, #160	; 0xa0
 80033a0:	05db      	lsls	r3, r3, #23
 80033a2:	695a      	ldr	r2, [r3, #20]
 80033a4:	23a0      	movs	r3, #160	; 0xa0
 80033a6:	05db      	lsls	r3, r3, #23
 80033a8:	2180      	movs	r1, #128	; 0x80
 80033aa:	430a      	orrs	r2, r1
 80033ac:	615a      	str	r2, [r3, #20]

			for (i = 0; i < ((end_x_New - start_x_New + 1) * (end_y_New/2 - start_y_New /2 + 1));i++) {
 80033ae:	193b      	adds	r3, r7, r4
 80033b0:	2200      	movs	r2, #0
 80033b2:	801a      	strh	r2, [r3, #0]
 80033b4:	e012      	b.n	80033dc <weoDrawRectangleFilled+0x15c>
//			for (i = 0; i < len;i++) {
				while(!(USART3->ISR & USART_ISR_TXE)){};
 80033b6:	46c0      	nop			; (mov r8, r8)
 80033b8:	4b22      	ldr	r3, [pc, #136]	; (8003444 <weoDrawRectangleFilled+0x1c4>)
 80033ba:	69db      	ldr	r3, [r3, #28]
 80033bc:	2280      	movs	r2, #128	; 0x80
 80033be:	4013      	ands	r3, r2
 80033c0:	d0fa      	beq.n	80033b8 <weoDrawRectangleFilled+0x138>
				USART3->TDR =MEM_Buffer[i];
 80033c2:	210e      	movs	r1, #14
 80033c4:	187b      	adds	r3, r7, r1
 80033c6:	881b      	ldrh	r3, [r3, #0]
 80033c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80033ca:	18d3      	adds	r3, r2, r3
 80033cc:	781a      	ldrb	r2, [r3, #0]
 80033ce:	4b1d      	ldr	r3, [pc, #116]	; (8003444 <weoDrawRectangleFilled+0x1c4>)
 80033d0:	629a      	str	r2, [r3, #40]	; 0x28
			for (i = 0; i < ((end_x_New - start_x_New + 1) * (end_y_New/2 - start_y_New /2 + 1));i++) {
 80033d2:	187b      	adds	r3, r7, r1
 80033d4:	881a      	ldrh	r2, [r3, #0]
 80033d6:	187b      	adds	r3, r7, r1
 80033d8:	3201      	adds	r2, #1
 80033da:	801a      	strh	r2, [r3, #0]
 80033dc:	230e      	movs	r3, #14
 80033de:	18fb      	adds	r3, r7, r3
 80033e0:	881a      	ldrh	r2, [r3, #0]
 80033e2:	230b      	movs	r3, #11
 80033e4:	18fb      	adds	r3, r7, r3
 80033e6:	7819      	ldrb	r1, [r3, #0]
 80033e8:	230d      	movs	r3, #13
 80033ea:	18fb      	adds	r3, r7, r3
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	1acb      	subs	r3, r1, r3
 80033f0:	3301      	adds	r3, #1
 80033f2:	210a      	movs	r1, #10
 80033f4:	1879      	adds	r1, r7, r1
 80033f6:	7809      	ldrb	r1, [r1, #0]
 80033f8:	0849      	lsrs	r1, r1, #1
 80033fa:	b2c9      	uxtb	r1, r1
 80033fc:	0008      	movs	r0, r1
 80033fe:	210c      	movs	r1, #12
 8003400:	1879      	adds	r1, r7, r1
 8003402:	7809      	ldrb	r1, [r1, #0]
 8003404:	0849      	lsrs	r1, r1, #1
 8003406:	b2c9      	uxtb	r1, r1
 8003408:	1a41      	subs	r1, r0, r1
 800340a:	3101      	adds	r1, #1
 800340c:	434b      	muls	r3, r1
 800340e:	429a      	cmp	r2, r3
 8003410:	dbd1      	blt.n	80033b6 <weoDrawRectangleFilled+0x136>
			}
//			while(!(USART3->ISR & USART_ISR_TXE)){};
			GPIOA->ODR &= ~(1 << 7);	// reset dc
 8003412:	23a0      	movs	r3, #160	; 0xa0
 8003414:	05db      	lsls	r3, r3, #23
 8003416:	695a      	ldr	r2, [r3, #20]
 8003418:	23a0      	movs	r3, #160	; 0xa0
 800341a:	05db      	lsls	r3, r3, #23
 800341c:	2180      	movs	r1, #128	; 0x80
 800341e:	438a      	bics	r2, r1
 8003420:	615a      	str	r2, [r3, #20]
//			USART_AS_SPI_sendCMD(0xBB);	// command for NOP
			HAL_Delay(1);
 8003422:	2001      	movs	r0, #1
 8003424:	f002 f906 	bl	8005634 <HAL_Delay>
//			GPIOA->ODR &= ~(1 << 7);	//reset dc
			GPIOA->ODR |= 1 << 6;	//set cs
 8003428:	23a0      	movs	r3, #160	; 0xa0
 800342a:	05db      	lsls	r3, r3, #23
 800342c:	695a      	ldr	r2, [r3, #20]
 800342e:	23a0      	movs	r3, #160	; 0xa0
 8003430:	05db      	lsls	r3, r3, #23
 8003432:	2140      	movs	r1, #64	; 0x40
 8003434:	430a      	orrs	r2, r1
 8003436:	615a      	str	r2, [r3, #20]
 8003438:	e000      	b.n	800343c <weoDrawRectangleFilled+0x1bc>
				return;
 800343a:	46c0      	nop			; (mov r8, r8)
		}
 800343c:	46bd      	mov	sp, r7
 800343e:	b005      	add	sp, #20
 8003440:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003442:	46c0      	nop			; (mov r8, r8)
 8003444:	40004800 	.word	0x40004800

08003448 <I2C_SOUND_ChangePage>:
//		LL_GPIO_ResetOutputPin(GPIOC, DISP_RES_Pin);
		HAL_Delay(1);
//		LL_GPIO_SetOutputPin(GPIOC, DISP_RES_Pin);
		HAL_Delay(1);
	}
	void I2C_SOUND_ChangePage(uint8_t pageNum) {
 8003448:	b580      	push	{r7, lr}
 800344a:	b086      	sub	sp, #24
 800344c:	af02      	add	r7, sp, #8
 800344e:	0002      	movs	r2, r0
 8003450:	1dfb      	adds	r3, r7, #7
 8003452:	701a      	strb	r2, [r3, #0]
		uint8_t buf[] = { 0x00, pageNum };
 8003454:	210c      	movs	r1, #12
 8003456:	187b      	adds	r3, r7, r1
 8003458:	2200      	movs	r2, #0
 800345a:	701a      	strb	r2, [r3, #0]
 800345c:	187b      	adds	r3, r7, r1
 800345e:	1dfa      	adds	r2, r7, #7
 8003460:	7812      	ldrb	r2, [r2, #0]
 8003462:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) 0x30, buf, 2, 1000);
 8003464:	187a      	adds	r2, r7, r1
 8003466:	4806      	ldr	r0, [pc, #24]	; (8003480 <I2C_SOUND_ChangePage+0x38>)
 8003468:	23fa      	movs	r3, #250	; 0xfa
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	9300      	str	r3, [sp, #0]
 800346e:	2302      	movs	r3, #2
 8003470:	2130      	movs	r1, #48	; 0x30
 8003472:	f003 f919 	bl	80066a8 <HAL_I2C_Master_Transmit>
	}
 8003476:	46c0      	nop			; (mov r8, r8)
 8003478:	46bd      	mov	sp, r7
 800347a:	b004      	add	sp, #16
 800347c:	bd80      	pop	{r7, pc}
 800347e:	46c0      	nop			; (mov r8, r8)
 8003480:	2000013c 	.word	0x2000013c

08003484 <WriteReg_I2C_SOUND>:
	void WriteReg_I2C_SOUND(uint8_t reg, uint8_t data) {
 8003484:	b580      	push	{r7, lr}
 8003486:	b086      	sub	sp, #24
 8003488:	af02      	add	r7, sp, #8
 800348a:	0002      	movs	r2, r0
 800348c:	1dfb      	adds	r3, r7, #7
 800348e:	701a      	strb	r2, [r3, #0]
 8003490:	1dbb      	adds	r3, r7, #6
 8003492:	1c0a      	adds	r2, r1, #0
 8003494:	701a      	strb	r2, [r3, #0]
		uint8_t buf[] = { reg, data };
 8003496:	210c      	movs	r1, #12
 8003498:	187b      	adds	r3, r7, r1
 800349a:	1dfa      	adds	r2, r7, #7
 800349c:	7812      	ldrb	r2, [r2, #0]
 800349e:	701a      	strb	r2, [r3, #0]
 80034a0:	187b      	adds	r3, r7, r1
 80034a2:	1dba      	adds	r2, r7, #6
 80034a4:	7812      	ldrb	r2, [r2, #0]
 80034a6:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) 0x30, buf, 2, 1000);	//(uint8_t*)&
 80034a8:	187a      	adds	r2, r7, r1
 80034aa:	4806      	ldr	r0, [pc, #24]	; (80034c4 <WriteReg_I2C_SOUND+0x40>)
 80034ac:	23fa      	movs	r3, #250	; 0xfa
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	9300      	str	r3, [sp, #0]
 80034b2:	2302      	movs	r3, #2
 80034b4:	2130      	movs	r1, #48	; 0x30
 80034b6:	f003 f8f7 	bl	80066a8 <HAL_I2C_Master_Transmit>
	}
 80034ba:	46c0      	nop			; (mov r8, r8)
 80034bc:	46bd      	mov	sp, r7
 80034be:	b004      	add	sp, #16
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	46c0      	nop			; (mov r8, r8)
 80034c4:	2000013c 	.word	0x2000013c

080034c8 <soundSetup>:
	void soundSetup(void) {
 80034c8:	b580      	push	{r7, lr}
 80034ca:	af00      	add	r7, sp, #0
		I2C_SOUND_ChangePage(0x00);
 80034cc:	2000      	movs	r0, #0
 80034ce:	f7ff ffbb 	bl	8003448 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x01, 0x01);	//Assert Software reset (P0, R1, D0=1)
 80034d2:	2101      	movs	r1, #1
 80034d4:	2001      	movs	r0, #1
 80034d6:	f7ff ffd5 	bl	8003484 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x01);
 80034da:	2001      	movs	r0, #1
 80034dc:	f7ff ffb4 	bl	8003448 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x02, 0x00);	//LDO output programmed as 1.8V and Level shifters powered up. (P1, R2, D5-D4=00, D3=0)
 80034e0:	2100      	movs	r1, #0
 80034e2:	2002      	movs	r0, #2
 80034e4:	f7ff ffce 	bl	8003484 <WriteReg_I2C_SOUND>
		HAL_Delay(15);
 80034e8:	200f      	movs	r0, #15
 80034ea:	f002 f8a3 	bl	8005634 <HAL_Delay>
		I2C_SOUND_ChangePage(0x00);
 80034ee:	2000      	movs	r0, #0
 80034f0:	f7ff ffaa 	bl	8003448 <I2C_SOUND_ChangePage>
	WriteReg_I2C_SOUND(0x04,0x03);//PLL_clkin = MCLK, codec_clkin = PLL_CLK, MCLK should be 11.2896MHz
 80034f4:	2103      	movs	r1, #3
 80034f6:	2004      	movs	r0, #4
 80034f8:	f7ff ffc4 	bl	8003484 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x05,0x91);//Power up PLL, set P=1, R=1
 80034fc:	2191      	movs	r1, #145	; 0x91
 80034fe:	2005      	movs	r0, #5
 8003500:	f7ff ffc0 	bl	8003484 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x06,0x04);//Set J = 4
 8003504:	2104      	movs	r1, #4
 8003506:	2006      	movs	r0, #6
 8003508:	f7ff ffbc 	bl	8003484 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x07,0x00);//SET D=0000
 800350c:	2100      	movs	r1, #0
 800350e:	2007      	movs	r0, #7
 8003510:	f7ff ffb8 	bl	8003484 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x08,0x00);//SET D=0000
 8003514:	2100      	movs	r1, #0
 8003516:	2008      	movs	r0, #8
 8003518:	f7ff ffb4 	bl	8003484 <WriteReg_I2C_SOUND>
	HAL_Delay(15);
 800351c:	200f      	movs	r0, #15
 800351e:	f002 f889 	bl	8005634 <HAL_Delay>
	WriteReg_I2C_SOUND(0x0B,0x84);//DAC NDAC Powered up, set NDAC = 4
 8003522:	2184      	movs	r1, #132	; 0x84
 8003524:	200b      	movs	r0, #11
 8003526:	f7ff ffad 	bl	8003484 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0C,0x82);//DAC MDAC Powered up, set MDAC = 2
 800352a:	2182      	movs	r1, #130	; 0x82
 800352c:	200c      	movs	r0, #12
 800352e:	f7ff ffa9 	bl	8003484 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0D,0x00);//DAC OSR(9:0)-> DOSR=128
 8003532:	2100      	movs	r1, #0
 8003534:	200d      	movs	r0, #13
 8003536:	f7ff ffa5 	bl	8003484 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0E,0x80);//DAC OSR(9:0)
 800353a:	2180      	movs	r1, #128	; 0x80
 800353c:	200e      	movs	r0, #14
 800353e:	f7ff ffa1 	bl	8003484 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x1B, 0x00);	//Codec Interface control Word length = 16bits, BCLK&WCLK inputs, I2S mode. (P0, R27, D7-D6=00, D5-D4=00, D3-D2=00)
 8003542:	2100      	movs	r1, #0
 8003544:	201b      	movs	r0, #27
 8003546:	f7ff ff9d 	bl	8003484 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x1C,0x00);//Data slot offset
 800354a:	2100      	movs	r1, #0
 800354c:	201c      	movs	r0, #28
 800354e:	f7ff ff99 	bl	8003484 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x3c,0x02);//Dac Instruction programming PRB #2 for Mono routing. Type interpolation (x8) and 3 programmable	Biquads. (P0, R60, D4-D0=0010)
 8003552:	2102      	movs	r1, #2
 8003554:	203c      	movs	r0, #60	; 0x3c
 8003556:	f7ff ff95 	bl	8003484 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x01);
 800355a:	2001      	movs	r0, #1
 800355c:	f7ff ff74 	bl	8003448 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x01, 0x10);	//Master Reference Powered on (P1, R1, D4=1)
 8003560:	2110      	movs	r1, #16
 8003562:	2001      	movs	r0, #1
 8003564:	f7ff ff8e 	bl	8003484 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x0A, 0x00);	//Output common mode for DAC set to 0.9V (default) (P1, R10)
 8003568:	2100      	movs	r1, #0
 800356a:	200a      	movs	r0, #10
 800356c:	f7ff ff8a 	bl	8003484 <WriteReg_I2C_SOUND>
		////////////////////////////////////////////////////////////////////
		WriteReg_I2C_SOUND(0x0C, 0x00);	// No analog routing to headphone//0x0c,0x15 by SB
 8003570:	2100      	movs	r1, #0
 8003572:	200c      	movs	r0, #12
 8003574:	f7ff ff86 	bl	8003484 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x16, 0x00);	// Headphone volume=0//0x16,0x75 by SB
 8003578:	2100      	movs	r1, #0
 800357a:	2016      	movs	r0, #22
 800357c:	f7ff ff82 	bl	8003484 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x18, 0x00);	//No need to enable Mixer M and Mixer P, AINL Voulme, 0dB Gain 0x18,0x75 by SB
 8003580:	2100      	movs	r1, #0
 8003582:	2018      	movs	r0, #24
 8003584:	f7ff ff7e 	bl	8003484 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x19, 0x00);	//No need to enable Mixer M and Mixer P, AINR Voulme, 0dB Gain 0x19,0x75 by SB
 8003588:	2100      	movs	r1, #0
 800358a:	2019      	movs	r0, #25
 800358c:	f7ff ff7a 	bl	8003484 <WriteReg_I2C_SOUND>
		//////////////////////////////////////////////////////////////////////
		WriteReg_I2C_SOUND(0x09, 0x00);	//AINL,AINR are powered down
 8003590:	2100      	movs	r1, #0
 8003592:	2009      	movs	r0, #9
 8003594:	f7ff ff76 	bl	8003484 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
 8003598:	2100      	movs	r1, #0
 800359a:	2010      	movs	r0, #16
 800359c:	f7ff ff72 	bl	8003484 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x2E, 0x00);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000)
 80035a0:	2100      	movs	r1, #0
 80035a2:	202e      	movs	r0, #46	; 0x2e
 80035a4:	f7ff ff6e 	bl	8003484 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x30, 0x10);	//SPK driver Gain=6.0dB (P1, R48, D6-D4=001)
 80035a8:	2110      	movs	r1, #16
 80035aa:	2030      	movs	r0, #48	; 0x30
 80035ac:	f7ff ff6a 	bl	8003484 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x2D, 0x02);	//SPK powered up (P1, R45, D1=1)
 80035b0:	2102      	movs	r1, #2
 80035b2:	202d      	movs	r0, #45	; 0x2d
 80035b4:	f7ff ff66 	bl	8003484 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x00);
 80035b8:	2000      	movs	r0, #0
 80035ba:	f7ff ff45 	bl	8003448 <I2C_SOUND_ChangePage>
		//////////////////////////////////////////////////////////////////////////
		WriteReg_I2C_SOUND(0x3F, 0x90);	//DAC powered up, Soft step 1 per Fs. (P0, R63, D7=1, D5-D4=01, D3-D2=00, D1-D0=00)
 80035be:	2190      	movs	r1, #144	; 0x90
 80035c0:	203f      	movs	r0, #63	; 0x3f
 80035c2:	f7ff ff5f 	bl	8003484 <WriteReg_I2C_SOUND>
		// 1<<7|1<<4|2 by SB
		WriteReg_I2C_SOUND(0x41, 0x00);	//DAC digital gain 0dB (P0, R65, D7-D0=00000000) cnDacValueOn by SB
 80035c6:	2100      	movs	r1, #0
 80035c8:	2041      	movs	r0, #65	; 0x41
 80035ca:	f7ff ff5b 	bl	8003484 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x40, 0x04);	//DAC volume not muted. (P0, R64, D3=0, D2=1) 1<<4 by SB
 80035ce:	2104      	movs	r1, #4
 80035d0:	2040      	movs	r0, #64	; 0x40
 80035d2:	f7ff ff57 	bl	8003484 <WriteReg_I2C_SOUND>
	}
 80035d6:	46c0      	nop			; (mov r8, r8)
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}

080035dc <answer2CPU>:
//=============================================================================================
	uint8_t answer2CPU(uint8_t cmd[]) {
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
		uint8_t keyboard = 0xFF;
 80035e4:	230f      	movs	r3, #15
 80035e6:	18fb      	adds	r3, r7, r3
 80035e8:	22ff      	movs	r2, #255	; 0xff
 80035ea:	701a      	strb	r2, [r3, #0]
//		uint16_t ans[10];
		uint8_t i;
		uint8_t myCS = 0;					//   COMMON PART FOR EVERY COMMAND
 80035ec:	230d      	movs	r3, #13
 80035ee:	18fb      	adds	r3, r7, r3
 80035f0:	2200      	movs	r2, #0
 80035f2:	701a      	strb	r2, [r3, #0]
		uint8_t myLength;
		uint16_t ind = 0;
 80035f4:	230a      	movs	r3, #10
 80035f6:	18fb      	adds	r3, r7, r3
 80035f8:	2200      	movs	r2, #0
 80035fa:	801a      	strh	r2, [r3, #0]

		cmd2Execute=0;
 80035fc:	4bd3      	ldr	r3, [pc, #844]	; (800394c <answer2CPU+0x370>)
 80035fe:	2200      	movs	r2, #0
 8003600:	701a      	strb	r2, [r3, #0]
		cmd[0]&=~0x100;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	781a      	ldrb	r2, [r3, #0]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	701a      	strb	r2, [r3, #0]
		if ((cmd[0] == 0x11)||(cmd[0] == 0x12)||(cmd[0] == 0x13)||(cmd[0] == 0x14)||(cmd[0] == 0x15)) {GPIOC->ODR &= ~(1 << 6);}//reset BF
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	2b11      	cmp	r3, #17
 8003610:	d00f      	beq.n	8003632 <answer2CPU+0x56>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	781b      	ldrb	r3, [r3, #0]
 8003616:	2b12      	cmp	r3, #18
 8003618:	d00b      	beq.n	8003632 <answer2CPU+0x56>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	2b13      	cmp	r3, #19
 8003620:	d007      	beq.n	8003632 <answer2CPU+0x56>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	2b14      	cmp	r3, #20
 8003628:	d003      	beq.n	8003632 <answer2CPU+0x56>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	781b      	ldrb	r3, [r3, #0]
 800362e:	2b15      	cmp	r3, #21
 8003630:	d105      	bne.n	800363e <answer2CPU+0x62>
 8003632:	4bc7      	ldr	r3, [pc, #796]	; (8003950 <answer2CPU+0x374>)
 8003634:	695a      	ldr	r2, [r3, #20]
 8003636:	4bc6      	ldr	r3, [pc, #792]	; (8003950 <answer2CPU+0x374>)
 8003638:	2140      	movs	r1, #64	; 0x40
 800363a:	438a      	bics	r2, r1
 800363c:	615a      	str	r2, [r3, #20]
		if (cmd[0] == 0x11) {
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	781b      	ldrb	r3, [r3, #0]
 8003642:	2b11      	cmp	r3, #17
 8003644:	d105      	bne.n	8003652 <answer2CPU+0x76>
//			GPIOC->ODR &= ~(1 << 6);
			GPIOC->ODR &=~ GPIO_ODR_OD6;
 8003646:	4bc2      	ldr	r3, [pc, #776]	; (8003950 <answer2CPU+0x374>)
 8003648:	695a      	ldr	r2, [r3, #20]
 800364a:	4bc1      	ldr	r3, [pc, #772]	; (8003950 <answer2CPU+0x374>)
 800364c:	2140      	movs	r1, #64	; 0x40
 800364e:	438a      	bics	r2, r1
 8003650:	615a      	str	r2, [r3, #20]
		}//reset BF
		ans[0] = cmd[0]|0x80;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	2280      	movs	r2, #128	; 0x80
 8003658:	4252      	negs	r2, r2
 800365a:	4313      	orrs	r3, r2
 800365c:	b2db      	uxtb	r3, r3
 800365e:	b29a      	uxth	r2, r3
 8003660:	4bbc      	ldr	r3, [pc, #752]	; (8003954 <answer2CPU+0x378>)
 8003662:	801a      	strh	r2, [r3, #0]
//==================================================================================================
			if ((cmd[0] >= 0x10)&&(cmd[0] < 0x16)) { //answer is keyboard + stuff information                  0003
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	781b      	ldrb	r3, [r3, #0]
 8003668:	2b0f      	cmp	r3, #15
 800366a:	d800      	bhi.n	800366e <answer2CPU+0x92>
 800366c:	e159      	b.n	8003922 <answer2CPU+0x346>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	2b15      	cmp	r3, #21
 8003674:	d900      	bls.n	8003678 <answer2CPU+0x9c>
 8003676:	e154      	b.n	8003922 <answer2CPU+0x346>
//		if (cmd[0] != 0x10) {
//			GPIOC->ODR &= ~(1 << 6);
				if ((GPIOA->IDR & (1 << 4)) == 0) {
 8003678:	23a0      	movs	r3, #160	; 0xa0
 800367a:	05db      	lsls	r3, r3, #23
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	2210      	movs	r2, #16
 8003680:	4013      	ands	r3, r2
 8003682:	d106      	bne.n	8003692 <answer2CPU+0xb6>
					keyboard &= 0b11111110;
 8003684:	220f      	movs	r2, #15
 8003686:	18bb      	adds	r3, r7, r2
 8003688:	18ba      	adds	r2, r7, r2
 800368a:	7812      	ldrb	r2, [r2, #0]
 800368c:	2101      	movs	r1, #1
 800368e:	438a      	bics	r2, r1
 8003690:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 1)) == 0) {
 8003692:	23a0      	movs	r3, #160	; 0xa0
 8003694:	05db      	lsls	r3, r3, #23
 8003696:	691b      	ldr	r3, [r3, #16]
 8003698:	2202      	movs	r2, #2
 800369a:	4013      	ands	r3, r2
 800369c:	d106      	bne.n	80036ac <answer2CPU+0xd0>
					keyboard &= 0b11111101;
 800369e:	220f      	movs	r2, #15
 80036a0:	18bb      	adds	r3, r7, r2
 80036a2:	18ba      	adds	r2, r7, r2
 80036a4:	7812      	ldrb	r2, [r2, #0]
 80036a6:	2102      	movs	r1, #2
 80036a8:	438a      	bics	r2, r1
 80036aa:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 0)) == 0) {
 80036ac:	23a0      	movs	r3, #160	; 0xa0
 80036ae:	05db      	lsls	r3, r3, #23
 80036b0:	691b      	ldr	r3, [r3, #16]
 80036b2:	2201      	movs	r2, #1
 80036b4:	4013      	ands	r3, r2
 80036b6:	d106      	bne.n	80036c6 <answer2CPU+0xea>
					keyboard &= 0b11111011;
 80036b8:	220f      	movs	r2, #15
 80036ba:	18bb      	adds	r3, r7, r2
 80036bc:	18ba      	adds	r2, r7, r2
 80036be:	7812      	ldrb	r2, [r2, #0]
 80036c0:	2104      	movs	r1, #4
 80036c2:	438a      	bics	r2, r1
 80036c4:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 13)) == 0) {
 80036c6:	23a0      	movs	r3, #160	; 0xa0
 80036c8:	05db      	lsls	r3, r3, #23
 80036ca:	691a      	ldr	r2, [r3, #16]
 80036cc:	2380      	movs	r3, #128	; 0x80
 80036ce:	019b      	lsls	r3, r3, #6
 80036d0:	4013      	ands	r3, r2
 80036d2:	d106      	bne.n	80036e2 <answer2CPU+0x106>
					keyboard &= 0b11110111;
 80036d4:	220f      	movs	r2, #15
 80036d6:	18bb      	adds	r3, r7, r2
 80036d8:	18ba      	adds	r2, r7, r2
 80036da:	7812      	ldrb	r2, [r2, #0]
 80036dc:	2108      	movs	r1, #8
 80036de:	438a      	bics	r2, r1
 80036e0:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 14)) == 0) {
 80036e2:	23a0      	movs	r3, #160	; 0xa0
 80036e4:	05db      	lsls	r3, r3, #23
 80036e6:	691a      	ldr	r2, [r3, #16]
 80036e8:	2380      	movs	r3, #128	; 0x80
 80036ea:	01db      	lsls	r3, r3, #7
 80036ec:	4013      	ands	r3, r2
 80036ee:	d106      	bne.n	80036fe <answer2CPU+0x122>
					keyboard &= 0b11101111;
 80036f0:	220f      	movs	r2, #15
 80036f2:	18bb      	adds	r3, r7, r2
 80036f4:	18ba      	adds	r2, r7, r2
 80036f6:	7812      	ldrb	r2, [r2, #0]
 80036f8:	2110      	movs	r1, #16
 80036fa:	438a      	bics	r2, r1
 80036fc:	701a      	strb	r2, [r3, #0]
				}

				keyboard = ~keyboard;
 80036fe:	210f      	movs	r1, #15
 8003700:	187b      	adds	r3, r7, r1
 8003702:	187a      	adds	r2, r7, r1
 8003704:	7812      	ldrb	r2, [r2, #0]
 8003706:	43d2      	mvns	r2, r2
 8003708:	701a      	strb	r2, [r3, #0]
//				keyboard&=bf;
				myLength = 0x04;
 800370a:	2009      	movs	r0, #9
 800370c:	183b      	adds	r3, r7, r0
 800370e:	2204      	movs	r2, #4
 8003710:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003712:	183b      	adds	r3, r7, r0
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	b29b      	uxth	r3, r3
 8003718:	3b02      	subs	r3, #2
 800371a:	b29a      	uxth	r2, r3
 800371c:	4b8d      	ldr	r3, [pc, #564]	; (8003954 <answer2CPU+0x378>)
 800371e:	805a      	strh	r2, [r3, #2]
				ans[2] = keyboard;				//			MANAGEMENT COMMANDS
 8003720:	187b      	adds	r3, r7, r1
 8003722:	781b      	ldrb	r3, [r3, #0]
 8003724:	b29a      	uxth	r2, r3
 8003726:	4b8b      	ldr	r3, [pc, #556]	; (8003954 <answer2CPU+0x378>)
 8003728:	809a      	strh	r2, [r3, #4]

				for (i = 0; i < myLength-1; i++) {
 800372a:	230e      	movs	r3, #14
 800372c:	18fb      	adds	r3, r7, r3
 800372e:	2200      	movs	r2, #0
 8003730:	701a      	strb	r2, [r3, #0]
 8003732:	e011      	b.n	8003758 <answer2CPU+0x17c>
					myCS = myCS + ans[i];
 8003734:	200e      	movs	r0, #14
 8003736:	183b      	adds	r3, r7, r0
 8003738:	781a      	ldrb	r2, [r3, #0]
 800373a:	4b86      	ldr	r3, [pc, #536]	; (8003954 <answer2CPU+0x378>)
 800373c:	0052      	lsls	r2, r2, #1
 800373e:	5ad3      	ldrh	r3, [r2, r3]
 8003740:	b2d9      	uxtb	r1, r3
 8003742:	220d      	movs	r2, #13
 8003744:	18bb      	adds	r3, r7, r2
 8003746:	18ba      	adds	r2, r7, r2
 8003748:	7812      	ldrb	r2, [r2, #0]
 800374a:	188a      	adds	r2, r1, r2
 800374c:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 800374e:	183b      	adds	r3, r7, r0
 8003750:	781a      	ldrb	r2, [r3, #0]
 8003752:	183b      	adds	r3, r7, r0
 8003754:	3201      	adds	r2, #1
 8003756:	701a      	strb	r2, [r3, #0]
 8003758:	200e      	movs	r0, #14
 800375a:	183b      	adds	r3, r7, r0
 800375c:	781a      	ldrb	r2, [r3, #0]
 800375e:	2309      	movs	r3, #9
 8003760:	18fb      	adds	r3, r7, r3
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	3b01      	subs	r3, #1
 8003766:	429a      	cmp	r2, r3
 8003768:	dbe4      	blt.n	8003734 <answer2CPU+0x158>
				}
				myCS = 0 - myCS;
 800376a:	210d      	movs	r1, #13
 800376c:	187b      	adds	r3, r7, r1
 800376e:	187a      	adds	r2, r7, r1
 8003770:	7812      	ldrb	r2, [r2, #0]
 8003772:	4252      	negs	r2, r2
 8003774:	701a      	strb	r2, [r3, #0]
				ans[3] = myCS;
 8003776:	187b      	adds	r3, r7, r1
 8003778:	781b      	ldrb	r3, [r3, #0]
 800377a:	b29a      	uxth	r2, r3
 800377c:	4b75      	ldr	r3, [pc, #468]	; (8003954 <answer2CPU+0x378>)
 800377e:	80da      	strh	r2, [r3, #6]
				i=0;
 8003780:	183b      	adds	r3, r7, r0
 8003782:	2200      	movs	r2, #0
 8003784:	701a      	strb	r2, [r3, #0]
//======================================================================================================================================
				USART2->CR1 &= ~USART_CR1_RE;
 8003786:	4b74      	ldr	r3, [pc, #464]	; (8003958 <answer2CPU+0x37c>)
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	4b73      	ldr	r3, [pc, #460]	; (8003958 <answer2CPU+0x37c>)
 800378c:	2104      	movs	r1, #4
 800378e:	438a      	bics	r2, r1
 8003790:	601a      	str	r2, [r3, #0]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8003792:	46c0      	nop			; (mov r8, r8)
 8003794:	4b70      	ldr	r3, [pc, #448]	; (8003958 <answer2CPU+0x37c>)
 8003796:	69db      	ldr	r3, [r3, #28]
 8003798:	2280      	movs	r2, #128	; 0x80
 800379a:	4013      	ands	r3, r2
 800379c:	d0fa      	beq.n	8003794 <answer2CPU+0x1b8>
				USART2->TDR = ans[0]|0x0100;
 800379e:	4b6d      	ldr	r3, [pc, #436]	; (8003954 <answer2CPU+0x378>)
 80037a0:	881b      	ldrh	r3, [r3, #0]
 80037a2:	2280      	movs	r2, #128	; 0x80
 80037a4:	0052      	lsls	r2, r2, #1
 80037a6:	4313      	orrs	r3, r2
 80037a8:	b29a      	uxth	r2, r3
 80037aa:	4b6b      	ldr	r3, [pc, #428]	; (8003958 <answer2CPU+0x37c>)
 80037ac:	629a      	str	r2, [r3, #40]	; 0x28
				for(i=1;i<myLength;i++)
 80037ae:	230e      	movs	r3, #14
 80037b0:	18fb      	adds	r3, r7, r3
 80037b2:	2201      	movs	r2, #1
 80037b4:	701a      	strb	r2, [r3, #0]
 80037b6:	e013      	b.n	80037e0 <answer2CPU+0x204>
				  {												//answer2cpu was given
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 80037b8:	46c0      	nop			; (mov r8, r8)
 80037ba:	4b67      	ldr	r3, [pc, #412]	; (8003958 <answer2CPU+0x37c>)
 80037bc:	69db      	ldr	r3, [r3, #28]
 80037be:	2280      	movs	r2, #128	; 0x80
 80037c0:	4013      	ands	r3, r2
 80037c2:	d0fa      	beq.n	80037ba <answer2CPU+0x1de>
				    USART2->TDR = (uint8_t)ans[i];
 80037c4:	210e      	movs	r1, #14
 80037c6:	187b      	adds	r3, r7, r1
 80037c8:	781a      	ldrb	r2, [r3, #0]
 80037ca:	4b62      	ldr	r3, [pc, #392]	; (8003954 <answer2CPU+0x378>)
 80037cc:	0052      	lsls	r2, r2, #1
 80037ce:	5ad3      	ldrh	r3, [r2, r3]
 80037d0:	b2da      	uxtb	r2, r3
 80037d2:	4b61      	ldr	r3, [pc, #388]	; (8003958 <answer2CPU+0x37c>)
 80037d4:	629a      	str	r2, [r3, #40]	; 0x28
				for(i=1;i<myLength;i++)
 80037d6:	187b      	adds	r3, r7, r1
 80037d8:	781a      	ldrb	r2, [r3, #0]
 80037da:	187b      	adds	r3, r7, r1
 80037dc:	3201      	adds	r2, #1
 80037de:	701a      	strb	r2, [r3, #0]
 80037e0:	230e      	movs	r3, #14
 80037e2:	18fa      	adds	r2, r7, r3
 80037e4:	2309      	movs	r3, #9
 80037e6:	18fb      	adds	r3, r7, r3
 80037e8:	7812      	ldrb	r2, [r2, #0]
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d3e3      	bcc.n	80037b8 <answer2CPU+0x1dc>
				  }
				USART2->CR1 |= USART_CR1_RE;
 80037f0:	4b59      	ldr	r3, [pc, #356]	; (8003958 <answer2CPU+0x37c>)
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	4b58      	ldr	r3, [pc, #352]	; (8003958 <answer2CPU+0x37c>)
 80037f6:	2104      	movs	r1, #4
 80037f8:	430a      	orrs	r2, r1
 80037fa:	601a      	str	r2, [r3, #0]
//				BFEN=1;
//=======================================================================================================================================
				if (cmd[0] == 0x11) {//Show full screen background;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	2b11      	cmp	r3, #17
 8003802:	d109      	bne.n	8003818 <answer2CPU+0x23c>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					picNum = cmd[2];
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	789a      	ldrb	r2, [r3, #2]
 8003808:	4b54      	ldr	r3, [pc, #336]	; (800395c <answer2CPU+0x380>)
 800380a:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x11;
 800380c:	4b4f      	ldr	r3, [pc, #316]	; (800394c <answer2CPU+0x370>)
 800380e:	2211      	movs	r2, #17
 8003810:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8003812:	4b53      	ldr	r3, [pc, #332]	; (8003960 <answer2CPU+0x384>)
 8003814:	2200      	movs	r2, #0
 8003816:	701a      	strb	r2, [r3, #0]
				}
//=======================================================================================================================================
				if (cmd[0] == 0x12) {				//show small image
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	781b      	ldrb	r3, [r3, #0]
 800381c:	2b12      	cmp	r3, #18
 800381e:	d115      	bne.n	800384c <answer2CPU+0x270>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					imX = cmd[2];
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	3302      	adds	r3, #2
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	001a      	movs	r2, r3
 8003828:	4b4e      	ldr	r3, [pc, #312]	; (8003964 <answer2CPU+0x388>)
 800382a:	601a      	str	r2, [r3, #0]
					imY = cmd[3];
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	3303      	adds	r3, #3
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	001a      	movs	r2, r3
 8003834:	4b4c      	ldr	r3, [pc, #304]	; (8003968 <answer2CPU+0x38c>)
 8003836:	601a      	str	r2, [r3, #0]
					picNum=cmd[4];
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	791a      	ldrb	r2, [r3, #4]
 800383c:	4b47      	ldr	r3, [pc, #284]	; (800395c <answer2CPU+0x380>)
 800383e:	701a      	strb	r2, [r3, #0]
//					weoShowSmallImage(dataASCII[i], ASCII_X, ASCII_Y);
					cmd2Execute=0x12;
 8003840:	4b42      	ldr	r3, [pc, #264]	; (800394c <answer2CPU+0x370>)
 8003842:	2212      	movs	r2, #18
 8003844:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8003846:	4b46      	ldr	r3, [pc, #280]	; (8003960 <answer2CPU+0x384>)
 8003848:	2200      	movs	r2, #0
 800384a:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x13) {			//show ASCII code(s)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	2b13      	cmp	r3, #19
 8003852:	d134      	bne.n	80038be <answer2CPU+0x2e2>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					imX = cmd[2];
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	3302      	adds	r3, #2
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	001a      	movs	r2, r3
 800385c:	4b41      	ldr	r3, [pc, #260]	; (8003964 <answer2CPU+0x388>)
 800385e:	601a      	str	r2, [r3, #0]
					imY = cmd[3];
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	3303      	adds	r3, #3
 8003864:	781b      	ldrb	r3, [r3, #0]
 8003866:	001a      	movs	r2, r3
 8003868:	4b3f      	ldr	r3, [pc, #252]	; (8003968 <answer2CPU+0x38c>)
 800386a:	601a      	str	r2, [r3, #0]
					strLen = cmd[1] -0x03;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	3301      	adds	r3, #1
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	3b03      	subs	r3, #3
 8003874:	b2da      	uxtb	r2, r3
 8003876:	4b3d      	ldr	r3, [pc, #244]	; (800396c <answer2CPU+0x390>)
 8003878:	701a      	strb	r2, [r3, #0]
					for (i = 0; i <strLen; i++) {
 800387a:	230e      	movs	r3, #14
 800387c:	18fb      	adds	r3, r7, r3
 800387e:	2200      	movs	r2, #0
 8003880:	701a      	strb	r2, [r3, #0]
 8003882:	e00f      	b.n	80038a4 <answer2CPU+0x2c8>
					dataASCII[i] = cmd[i+4];
 8003884:	200e      	movs	r0, #14
 8003886:	183b      	adds	r3, r7, r0
 8003888:	781b      	ldrb	r3, [r3, #0]
 800388a:	3304      	adds	r3, #4
 800388c:	687a      	ldr	r2, [r7, #4]
 800388e:	18d2      	adds	r2, r2, r3
 8003890:	183b      	adds	r3, r7, r0
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	7811      	ldrb	r1, [r2, #0]
 8003896:	4a36      	ldr	r2, [pc, #216]	; (8003970 <answer2CPU+0x394>)
 8003898:	54d1      	strb	r1, [r2, r3]
					for (i = 0; i <strLen; i++) {
 800389a:	183b      	adds	r3, r7, r0
 800389c:	781a      	ldrb	r2, [r3, #0]
 800389e:	183b      	adds	r3, r7, r0
 80038a0:	3201      	adds	r2, #1
 80038a2:	701a      	strb	r2, [r3, #0]
 80038a4:	4b31      	ldr	r3, [pc, #196]	; (800396c <answer2CPU+0x390>)
 80038a6:	781b      	ldrb	r3, [r3, #0]
 80038a8:	220e      	movs	r2, #14
 80038aa:	18ba      	adds	r2, r7, r2
 80038ac:	7812      	ldrb	r2, [r2, #0]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d3e8      	bcc.n	8003884 <answer2CPU+0x2a8>
				}
					cmd2Execute=0x13;
 80038b2:	4b26      	ldr	r3, [pc, #152]	; (800394c <answer2CPU+0x370>)
 80038b4:	2213      	movs	r2, #19
 80038b6:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 80038b8:	4b29      	ldr	r3, [pc, #164]	; (8003960 <answer2CPU+0x384>)
 80038ba:	2200      	movs	r2, #0
 80038bc:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x14) {			// 
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	2b14      	cmp	r3, #20
 80038c4:	d109      	bne.n	80038da <answer2CPU+0x2fe>
					numSound = cmd[2];
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	789a      	ldrb	r2, [r3, #2]
 80038ca:	4b2a      	ldr	r3, [pc, #168]	; (8003974 <answer2CPU+0x398>)
 80038cc:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x14;
 80038ce:	4b1f      	ldr	r3, [pc, #124]	; (800394c <answer2CPU+0x370>)
 80038d0:	2214      	movs	r2, #20
 80038d2:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 80038d4:	4b22      	ldr	r3, [pc, #136]	; (8003960 <answer2CPU+0x384>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x15) {
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	781b      	ldrb	r3, [r3, #0]
 80038de:	2b15      	cmp	r3, #21
 80038e0:	d10d      	bne.n	80038fe <answer2CPU+0x322>
					volume = cmd[2];
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	789a      	ldrb	r2, [r3, #2]
 80038e6:	4b24      	ldr	r3, [pc, #144]	; (8003978 <answer2CPU+0x39c>)
 80038e8:	701a      	strb	r2, [r3, #0]
					contrast = cmd[3];
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	78da      	ldrb	r2, [r3, #3]
 80038ee:	4b23      	ldr	r3, [pc, #140]	; (800397c <answer2CPU+0x3a0>)
 80038f0:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x15;
 80038f2:	4b16      	ldr	r3, [pc, #88]	; (800394c <answer2CPU+0x370>)
 80038f4:	2215      	movs	r2, #21
 80038f6:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 80038f8:	4b19      	ldr	r3, [pc, #100]	; (8003960 <answer2CPU+0x384>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x16) {
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	781b      	ldrb	r3, [r3, #0]
 8003902:	2b16      	cmp	r3, #22
 8003904:	d10d      	bne.n	8003922 <answer2CPU+0x346>
					volume = cmd[3];
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	78da      	ldrb	r2, [r3, #3]
 800390a:	4b1b      	ldr	r3, [pc, #108]	; (8003978 <answer2CPU+0x39c>)
 800390c:	701a      	strb	r2, [r3, #0]
					contrast = cmd[4];
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	791a      	ldrb	r2, [r3, #4]
 8003912:	4b1a      	ldr	r3, [pc, #104]	; (800397c <answer2CPU+0x3a0>)
 8003914:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x16;
 8003916:	4b0d      	ldr	r3, [pc, #52]	; (800394c <answer2CPU+0x370>)
 8003918:	2216      	movs	r2, #22
 800391a:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 800391c:	4b10      	ldr	r3, [pc, #64]	; (8003960 <answer2CPU+0x384>)
 800391e:	2200      	movs	r2, #0
 8003920:	701a      	strb	r2, [r3, #0]
				}
//				weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, Image);
//				USART2->ICR|=USART_ICR_ORECF;
			}
//==========================================================================================================================
			if (cmd[0] == 0x00) { //request of pcb type
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d000      	beq.n	800392c <answer2CPU+0x350>
 800392a:	e099      	b.n	8003a60 <answer2CPU+0x484>
				myLength = 0x14; //20 bytes length answer
 800392c:	2109      	movs	r1, #9
 800392e:	187b      	adds	r3, r7, r1
 8003930:	2214      	movs	r2, #20
 8003932:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003934:	187b      	adds	r3, r7, r1
 8003936:	781b      	ldrb	r3, [r3, #0]
 8003938:	b29b      	uxth	r3, r3
 800393a:	3b02      	subs	r3, #2
 800393c:	b29a      	uxth	r2, r3
 800393e:	4b05      	ldr	r3, [pc, #20]	; (8003954 <answer2CPU+0x378>)
 8003940:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8003942:	230e      	movs	r3, #14
 8003944:	18fb      	adds	r3, r7, r3
 8003946:	2200      	movs	r2, #0
 8003948:	701a      	strb	r2, [r3, #0]
 800394a:	e02a      	b.n	80039a2 <answer2CPU+0x3c6>
 800394c:	20000b76 	.word	0x20000b76
 8003950:	50000800 	.word	0x50000800
 8003954:	20000bc4 	.word	0x20000bc4
 8003958:	40004400 	.word	0x40004400
 800395c:	20000b75 	.word	0x20000b75
 8003960:	20000bd8 	.word	0x20000bd8
 8003964:	20000200 	.word	0x20000200
 8003968:	20000294 	.word	0x20000294
 800396c:	20000bc1 	.word	0x20000bc1
 8003970:	200000a4 	.word	0x200000a4
 8003974:	20000c41 	.word	0x20000c41
 8003978:	200001fc 	.word	0x200001fc
 800397c:	20000300 	.word	0x20000300
					ans[i + 2] = PCB_type[i];
 8003980:	200e      	movs	r0, #14
 8003982:	183b      	adds	r3, r7, r0
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	4acb      	ldr	r2, [pc, #812]	; (8003cb4 <answer2CPU+0x6d8>)
 8003988:	5cd1      	ldrb	r1, [r2, r3]
 800398a:	183b      	adds	r3, r7, r0
 800398c:	781b      	ldrb	r3, [r3, #0]
 800398e:	1c9a      	adds	r2, r3, #2
 8003990:	b289      	uxth	r1, r1
 8003992:	4bc9      	ldr	r3, [pc, #804]	; (8003cb8 <answer2CPU+0x6dc>)
 8003994:	0052      	lsls	r2, r2, #1
 8003996:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8003998:	183b      	adds	r3, r7, r0
 800399a:	781a      	ldrb	r2, [r3, #0]
 800399c:	183b      	adds	r3, r7, r0
 800399e:	3201      	adds	r2, #1
 80039a0:	701a      	strb	r2, [r3, #0]
 80039a2:	220e      	movs	r2, #14
 80039a4:	18bb      	adds	r3, r7, r2
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	2b10      	cmp	r3, #16
 80039aa:	d9e9      	bls.n	8003980 <answer2CPU+0x3a4>
				}
				for (i = 0; i < myLength-1; i++) {	//			PCB TYPE REQUEST
 80039ac:	18bb      	adds	r3, r7, r2
 80039ae:	2200      	movs	r2, #0
 80039b0:	701a      	strb	r2, [r3, #0]
 80039b2:	e011      	b.n	80039d8 <answer2CPU+0x3fc>
					myCS = myCS + ans[i];
 80039b4:	200e      	movs	r0, #14
 80039b6:	183b      	adds	r3, r7, r0
 80039b8:	781a      	ldrb	r2, [r3, #0]
 80039ba:	4bbf      	ldr	r3, [pc, #764]	; (8003cb8 <answer2CPU+0x6dc>)
 80039bc:	0052      	lsls	r2, r2, #1
 80039be:	5ad3      	ldrh	r3, [r2, r3]
 80039c0:	b2d9      	uxtb	r1, r3
 80039c2:	220d      	movs	r2, #13
 80039c4:	18bb      	adds	r3, r7, r2
 80039c6:	18ba      	adds	r2, r7, r2
 80039c8:	7812      	ldrb	r2, [r2, #0]
 80039ca:	188a      	adds	r2, r1, r2
 80039cc:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {	//			PCB TYPE REQUEST
 80039ce:	183b      	adds	r3, r7, r0
 80039d0:	781a      	ldrb	r2, [r3, #0]
 80039d2:	183b      	adds	r3, r7, r0
 80039d4:	3201      	adds	r2, #1
 80039d6:	701a      	strb	r2, [r3, #0]
 80039d8:	230e      	movs	r3, #14
 80039da:	18fb      	adds	r3, r7, r3
 80039dc:	781a      	ldrb	r2, [r3, #0]
 80039de:	2009      	movs	r0, #9
 80039e0:	183b      	adds	r3, r7, r0
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	3b01      	subs	r3, #1
 80039e6:	429a      	cmp	r2, r3
 80039e8:	dbe4      	blt.n	80039b4 <answer2CPU+0x3d8>
				}
				myCS = 0 - myCS;
 80039ea:	210d      	movs	r1, #13
 80039ec:	187b      	adds	r3, r7, r1
 80039ee:	187a      	adds	r2, r7, r1
 80039f0:	7812      	ldrb	r2, [r2, #0]
 80039f2:	4252      	negs	r2, r2
 80039f4:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 80039f6:	183b      	adds	r3, r7, r0
 80039f8:	781b      	ldrb	r3, [r3, #0]
 80039fa:	1e5a      	subs	r2, r3, #1
 80039fc:	187b      	adds	r3, r7, r1
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	b299      	uxth	r1, r3
 8003a02:	4bad      	ldr	r3, [pc, #692]	; (8003cb8 <answer2CPU+0x6dc>)
 8003a04:	0052      	lsls	r2, r2, #1
 8003a06:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8003a08:	46c0      	nop			; (mov r8, r8)
 8003a0a:	4bac      	ldr	r3, [pc, #688]	; (8003cbc <answer2CPU+0x6e0>)
 8003a0c:	69db      	ldr	r3, [r3, #28]
 8003a0e:	2280      	movs	r2, #128	; 0x80
 8003a10:	4013      	ands	r3, r2
 8003a12:	d0fa      	beq.n	8003a0a <answer2CPU+0x42e>
				USART2->TDR = ans[0]|0x0100;
 8003a14:	4ba8      	ldr	r3, [pc, #672]	; (8003cb8 <answer2CPU+0x6dc>)
 8003a16:	881b      	ldrh	r3, [r3, #0]
 8003a18:	2280      	movs	r2, #128	; 0x80
 8003a1a:	0052      	lsls	r2, r2, #1
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	b29a      	uxth	r2, r3
 8003a20:	4ba6      	ldr	r3, [pc, #664]	; (8003cbc <answer2CPU+0x6e0>)
 8003a22:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8003a24:	e014      	b.n	8003a50 <answer2CPU+0x474>
				  {
				    i++;
 8003a26:	210e      	movs	r1, #14
 8003a28:	187b      	adds	r3, r7, r1
 8003a2a:	781a      	ldrb	r2, [r3, #0]
 8003a2c:	187b      	adds	r3, r7, r1
 8003a2e:	3201      	adds	r2, #1
 8003a30:	701a      	strb	r2, [r3, #0]
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 8003a32:	46c0      	nop			; (mov r8, r8)
 8003a34:	4ba1      	ldr	r3, [pc, #644]	; (8003cbc <answer2CPU+0x6e0>)
 8003a36:	69db      	ldr	r3, [r3, #28]
 8003a38:	2280      	movs	r2, #128	; 0x80
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	d0fa      	beq.n	8003a34 <answer2CPU+0x458>
				    USART2->TDR = (uint8_t)ans[i];
 8003a3e:	230e      	movs	r3, #14
 8003a40:	18fb      	adds	r3, r7, r3
 8003a42:	781a      	ldrb	r2, [r3, #0]
 8003a44:	4b9c      	ldr	r3, [pc, #624]	; (8003cb8 <answer2CPU+0x6dc>)
 8003a46:	0052      	lsls	r2, r2, #1
 8003a48:	5ad3      	ldrh	r3, [r2, r3]
 8003a4a:	b2da      	uxtb	r2, r3
 8003a4c:	4b9b      	ldr	r3, [pc, #620]	; (8003cbc <answer2CPU+0x6e0>)
 8003a4e:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8003a50:	230e      	movs	r3, #14
 8003a52:	18fb      	adds	r3, r7, r3
 8003a54:	781a      	ldrb	r2, [r3, #0]
 8003a56:	4b98      	ldr	r3, [pc, #608]	; (8003cb8 <answer2CPU+0x6dc>)
 8003a58:	0052      	lsls	r2, r2, #1
 8003a5a:	5ad3      	ldrh	r3, [r2, r3]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d1e2      	bne.n	8003a26 <answer2CPU+0x44a>
				  }
//				 cmd2Execute=0x00;
			}
//============================================================================================================================
			if (cmd[0] == 0x01) { //request of pcb revision
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d000      	beq.n	8003a6a <answer2CPU+0x48e>
 8003a68:	e07f      	b.n	8003b6a <answer2CPU+0x58e>
				myLength = 0x0B; //19 bytes length answer
 8003a6a:	2109      	movs	r1, #9
 8003a6c:	187b      	adds	r3, r7, r1
 8003a6e:	220b      	movs	r2, #11
 8003a70:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003a72:	187b      	adds	r3, r7, r1
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	3b02      	subs	r3, #2
 8003a7a:	b29a      	uxth	r2, r3
 8003a7c:	4b8e      	ldr	r3, [pc, #568]	; (8003cb8 <answer2CPU+0x6dc>)
 8003a7e:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8003a80:	230e      	movs	r3, #14
 8003a82:	18fb      	adds	r3, r7, r3
 8003a84:	2200      	movs	r2, #0
 8003a86:	701a      	strb	r2, [r3, #0]
 8003a88:	e010      	b.n	8003aac <answer2CPU+0x4d0>
					ans[i + 2] = PCB_rev[i];
 8003a8a:	200e      	movs	r0, #14
 8003a8c:	183b      	adds	r3, r7, r0
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	4a8b      	ldr	r2, [pc, #556]	; (8003cc0 <answer2CPU+0x6e4>)
 8003a92:	5cd1      	ldrb	r1, [r2, r3]
 8003a94:	183b      	adds	r3, r7, r0
 8003a96:	781b      	ldrb	r3, [r3, #0]
 8003a98:	1c9a      	adds	r2, r3, #2
 8003a9a:	b289      	uxth	r1, r1
 8003a9c:	4b86      	ldr	r3, [pc, #536]	; (8003cb8 <answer2CPU+0x6dc>)
 8003a9e:	0052      	lsls	r2, r2, #1
 8003aa0:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8003aa2:	183b      	adds	r3, r7, r0
 8003aa4:	781a      	ldrb	r2, [r3, #0]
 8003aa6:	183b      	adds	r3, r7, r0
 8003aa8:	3201      	adds	r2, #1
 8003aaa:	701a      	strb	r2, [r3, #0]
 8003aac:	220e      	movs	r2, #14
 8003aae:	18bb      	adds	r3, r7, r2
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	2b10      	cmp	r3, #16
 8003ab4:	d9e9      	bls.n	8003a8a <answer2CPU+0x4ae>
				}
				for (i = 0; i < myLength-1; i++) {//			PCB REVISION REQUEST
 8003ab6:	18bb      	adds	r3, r7, r2
 8003ab8:	2200      	movs	r2, #0
 8003aba:	701a      	strb	r2, [r3, #0]
 8003abc:	e011      	b.n	8003ae2 <answer2CPU+0x506>
					myCS = myCS + ans[i];
 8003abe:	200e      	movs	r0, #14
 8003ac0:	183b      	adds	r3, r7, r0
 8003ac2:	781a      	ldrb	r2, [r3, #0]
 8003ac4:	4b7c      	ldr	r3, [pc, #496]	; (8003cb8 <answer2CPU+0x6dc>)
 8003ac6:	0052      	lsls	r2, r2, #1
 8003ac8:	5ad3      	ldrh	r3, [r2, r3]
 8003aca:	b2d9      	uxtb	r1, r3
 8003acc:	220d      	movs	r2, #13
 8003ace:	18bb      	adds	r3, r7, r2
 8003ad0:	18ba      	adds	r2, r7, r2
 8003ad2:	7812      	ldrb	r2, [r2, #0]
 8003ad4:	188a      	adds	r2, r1, r2
 8003ad6:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {//			PCB REVISION REQUEST
 8003ad8:	183b      	adds	r3, r7, r0
 8003ada:	781a      	ldrb	r2, [r3, #0]
 8003adc:	183b      	adds	r3, r7, r0
 8003ade:	3201      	adds	r2, #1
 8003ae0:	701a      	strb	r2, [r3, #0]
 8003ae2:	230e      	movs	r3, #14
 8003ae4:	18fb      	adds	r3, r7, r3
 8003ae6:	781a      	ldrb	r2, [r3, #0]
 8003ae8:	2009      	movs	r0, #9
 8003aea:	183b      	adds	r3, r7, r0
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	3b01      	subs	r3, #1
 8003af0:	429a      	cmp	r2, r3
 8003af2:	dbe4      	blt.n	8003abe <answer2CPU+0x4e2>
				}
				myCS = 0 - myCS;
 8003af4:	210d      	movs	r1, #13
 8003af6:	187b      	adds	r3, r7, r1
 8003af8:	187a      	adds	r2, r7, r1
 8003afa:	7812      	ldrb	r2, [r2, #0]
 8003afc:	4252      	negs	r2, r2
 8003afe:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8003b00:	183b      	adds	r3, r7, r0
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	1e5a      	subs	r2, r3, #1
 8003b06:	187b      	adds	r3, r7, r1
 8003b08:	781b      	ldrb	r3, [r3, #0]
 8003b0a:	b299      	uxth	r1, r3
 8003b0c:	4b6a      	ldr	r3, [pc, #424]	; (8003cb8 <answer2CPU+0x6dc>)
 8003b0e:	0052      	lsls	r2, r2, #1
 8003b10:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8003b12:	46c0      	nop			; (mov r8, r8)
 8003b14:	4b69      	ldr	r3, [pc, #420]	; (8003cbc <answer2CPU+0x6e0>)
 8003b16:	69db      	ldr	r3, [r3, #28]
 8003b18:	2280      	movs	r2, #128	; 0x80
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	d0fa      	beq.n	8003b14 <answer2CPU+0x538>
				USART2->TDR = ans[0]|0x0100;
 8003b1e:	4b66      	ldr	r3, [pc, #408]	; (8003cb8 <answer2CPU+0x6dc>)
 8003b20:	881b      	ldrh	r3, [r3, #0]
 8003b22:	2280      	movs	r2, #128	; 0x80
 8003b24:	0052      	lsls	r2, r2, #1
 8003b26:	4313      	orrs	r3, r2
 8003b28:	b29a      	uxth	r2, r3
 8003b2a:	4b64      	ldr	r3, [pc, #400]	; (8003cbc <answer2CPU+0x6e0>)
 8003b2c:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8003b2e:	e014      	b.n	8003b5a <answer2CPU+0x57e>
					  {
					    i++;
 8003b30:	210e      	movs	r1, #14
 8003b32:	187b      	adds	r3, r7, r1
 8003b34:	781a      	ldrb	r2, [r3, #0]
 8003b36:	187b      	adds	r3, r7, r1
 8003b38:	3201      	adds	r2, #1
 8003b3a:	701a      	strb	r2, [r3, #0]
					    while(!(USART2->ISR & USART_ISR_TXE)){};
 8003b3c:	46c0      	nop			; (mov r8, r8)
 8003b3e:	4b5f      	ldr	r3, [pc, #380]	; (8003cbc <answer2CPU+0x6e0>)
 8003b40:	69db      	ldr	r3, [r3, #28]
 8003b42:	2280      	movs	r2, #128	; 0x80
 8003b44:	4013      	ands	r3, r2
 8003b46:	d0fa      	beq.n	8003b3e <answer2CPU+0x562>
					    USART2->TDR = (uint8_t)ans[i];
 8003b48:	230e      	movs	r3, #14
 8003b4a:	18fb      	adds	r3, r7, r3
 8003b4c:	781a      	ldrb	r2, [r3, #0]
 8003b4e:	4b5a      	ldr	r3, [pc, #360]	; (8003cb8 <answer2CPU+0x6dc>)
 8003b50:	0052      	lsls	r2, r2, #1
 8003b52:	5ad3      	ldrh	r3, [r2, r3]
 8003b54:	b2da      	uxtb	r2, r3
 8003b56:	4b59      	ldr	r3, [pc, #356]	; (8003cbc <answer2CPU+0x6e0>)
 8003b58:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8003b5a:	230e      	movs	r3, #14
 8003b5c:	18fb      	adds	r3, r7, r3
 8003b5e:	781a      	ldrb	r2, [r3, #0]
 8003b60:	4b55      	ldr	r3, [pc, #340]	; (8003cb8 <answer2CPU+0x6dc>)
 8003b62:	0052      	lsls	r2, r2, #1
 8003b64:	5ad3      	ldrh	r3, [r2, r3]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1e2      	bne.n	8003b30 <answer2CPU+0x554>
					  }
//				 cmd2Execute=0x01;
			}
//================================================================================================================================
			if (cmd[0] == 0x02) { //request of emitter SN
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	781b      	ldrb	r3, [r3, #0]
 8003b6e:	2b02      	cmp	r3, #2
 8003b70:	d000      	beq.n	8003b74 <answer2CPU+0x598>
 8003b72:	e07f      	b.n	8003c74 <answer2CPU+0x698>
				myLength = 0x13; //19 bytes length answer
 8003b74:	2109      	movs	r1, #9
 8003b76:	187b      	adds	r3, r7, r1
 8003b78:	2213      	movs	r2, #19
 8003b7a:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003b7c:	187b      	adds	r3, r7, r1
 8003b7e:	781b      	ldrb	r3, [r3, #0]
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	3b02      	subs	r3, #2
 8003b84:	b29a      	uxth	r2, r3
 8003b86:	4b4c      	ldr	r3, [pc, #304]	; (8003cb8 <answer2CPU+0x6dc>)
 8003b88:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8003b8a:	230e      	movs	r3, #14
 8003b8c:	18fb      	adds	r3, r7, r3
 8003b8e:	2200      	movs	r2, #0
 8003b90:	701a      	strb	r2, [r3, #0]
 8003b92:	e010      	b.n	8003bb6 <answer2CPU+0x5da>
					ans[i + 2] = EmitterSN[i];
 8003b94:	200e      	movs	r0, #14
 8003b96:	183b      	adds	r3, r7, r0
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	4a4a      	ldr	r2, [pc, #296]	; (8003cc4 <answer2CPU+0x6e8>)
 8003b9c:	5cd1      	ldrb	r1, [r2, r3]
 8003b9e:	183b      	adds	r3, r7, r0
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	1c9a      	adds	r2, r3, #2
 8003ba4:	b289      	uxth	r1, r1
 8003ba6:	4b44      	ldr	r3, [pc, #272]	; (8003cb8 <answer2CPU+0x6dc>)
 8003ba8:	0052      	lsls	r2, r2, #1
 8003baa:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8003bac:	183b      	adds	r3, r7, r0
 8003bae:	781a      	ldrb	r2, [r3, #0]
 8003bb0:	183b      	adds	r3, r7, r0
 8003bb2:	3201      	adds	r2, #1
 8003bb4:	701a      	strb	r2, [r3, #0]
 8003bb6:	220e      	movs	r2, #14
 8003bb8:	18bb      	adds	r3, r7, r2
 8003bba:	781b      	ldrb	r3, [r3, #0]
 8003bbc:	2b10      	cmp	r3, #16
 8003bbe:	d9e9      	bls.n	8003b94 <answer2CPU+0x5b8>
				}
				for (i = 0; i < myLength-1; i++) {//			EMITTER SN REQUEST
 8003bc0:	18bb      	adds	r3, r7, r2
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	701a      	strb	r2, [r3, #0]
 8003bc6:	e011      	b.n	8003bec <answer2CPU+0x610>
					myCS = myCS + ans[i];
 8003bc8:	200e      	movs	r0, #14
 8003bca:	183b      	adds	r3, r7, r0
 8003bcc:	781a      	ldrb	r2, [r3, #0]
 8003bce:	4b3a      	ldr	r3, [pc, #232]	; (8003cb8 <answer2CPU+0x6dc>)
 8003bd0:	0052      	lsls	r2, r2, #1
 8003bd2:	5ad3      	ldrh	r3, [r2, r3]
 8003bd4:	b2d9      	uxtb	r1, r3
 8003bd6:	220d      	movs	r2, #13
 8003bd8:	18bb      	adds	r3, r7, r2
 8003bda:	18ba      	adds	r2, r7, r2
 8003bdc:	7812      	ldrb	r2, [r2, #0]
 8003bde:	188a      	adds	r2, r1, r2
 8003be0:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {//			EMITTER SN REQUEST
 8003be2:	183b      	adds	r3, r7, r0
 8003be4:	781a      	ldrb	r2, [r3, #0]
 8003be6:	183b      	adds	r3, r7, r0
 8003be8:	3201      	adds	r2, #1
 8003bea:	701a      	strb	r2, [r3, #0]
 8003bec:	230e      	movs	r3, #14
 8003bee:	18fb      	adds	r3, r7, r3
 8003bf0:	781a      	ldrb	r2, [r3, #0]
 8003bf2:	2009      	movs	r0, #9
 8003bf4:	183b      	adds	r3, r7, r0
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	3b01      	subs	r3, #1
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	dbe4      	blt.n	8003bc8 <answer2CPU+0x5ec>
				}
				myCS = 0 - myCS;
 8003bfe:	210d      	movs	r1, #13
 8003c00:	187b      	adds	r3, r7, r1
 8003c02:	187a      	adds	r2, r7, r1
 8003c04:	7812      	ldrb	r2, [r2, #0]
 8003c06:	4252      	negs	r2, r2
 8003c08:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8003c0a:	183b      	adds	r3, r7, r0
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	1e5a      	subs	r2, r3, #1
 8003c10:	187b      	adds	r3, r7, r1
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	b299      	uxth	r1, r3
 8003c16:	4b28      	ldr	r3, [pc, #160]	; (8003cb8 <answer2CPU+0x6dc>)
 8003c18:	0052      	lsls	r2, r2, #1
 8003c1a:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8003c1c:	46c0      	nop			; (mov r8, r8)
 8003c1e:	4b27      	ldr	r3, [pc, #156]	; (8003cbc <answer2CPU+0x6e0>)
 8003c20:	69db      	ldr	r3, [r3, #28]
 8003c22:	2280      	movs	r2, #128	; 0x80
 8003c24:	4013      	ands	r3, r2
 8003c26:	d0fa      	beq.n	8003c1e <answer2CPU+0x642>
				USART2->TDR = ans[0]|0x0100;
 8003c28:	4b23      	ldr	r3, [pc, #140]	; (8003cb8 <answer2CPU+0x6dc>)
 8003c2a:	881b      	ldrh	r3, [r3, #0]
 8003c2c:	2280      	movs	r2, #128	; 0x80
 8003c2e:	0052      	lsls	r2, r2, #1
 8003c30:	4313      	orrs	r3, r2
 8003c32:	b29a      	uxth	r2, r3
 8003c34:	4b21      	ldr	r3, [pc, #132]	; (8003cbc <answer2CPU+0x6e0>)
 8003c36:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8003c38:	e014      	b.n	8003c64 <answer2CPU+0x688>
				  {
				    i++;
 8003c3a:	210e      	movs	r1, #14
 8003c3c:	187b      	adds	r3, r7, r1
 8003c3e:	781a      	ldrb	r2, [r3, #0]
 8003c40:	187b      	adds	r3, r7, r1
 8003c42:	3201      	adds	r2, #1
 8003c44:	701a      	strb	r2, [r3, #0]
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 8003c46:	46c0      	nop			; (mov r8, r8)
 8003c48:	4b1c      	ldr	r3, [pc, #112]	; (8003cbc <answer2CPU+0x6e0>)
 8003c4a:	69db      	ldr	r3, [r3, #28]
 8003c4c:	2280      	movs	r2, #128	; 0x80
 8003c4e:	4013      	ands	r3, r2
 8003c50:	d0fa      	beq.n	8003c48 <answer2CPU+0x66c>
				    	USART2->TDR = (uint8_t)ans[i];
 8003c52:	230e      	movs	r3, #14
 8003c54:	18fb      	adds	r3, r7, r3
 8003c56:	781a      	ldrb	r2, [r3, #0]
 8003c58:	4b17      	ldr	r3, [pc, #92]	; (8003cb8 <answer2CPU+0x6dc>)
 8003c5a:	0052      	lsls	r2, r2, #1
 8003c5c:	5ad3      	ldrh	r3, [r2, r3]
 8003c5e:	b2da      	uxtb	r2, r3
 8003c60:	4b16      	ldr	r3, [pc, #88]	; (8003cbc <answer2CPU+0x6e0>)
 8003c62:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8003c64:	230e      	movs	r3, #14
 8003c66:	18fb      	adds	r3, r7, r3
 8003c68:	781a      	ldrb	r2, [r3, #0]
 8003c6a:	4b13      	ldr	r3, [pc, #76]	; (8003cb8 <answer2CPU+0x6dc>)
 8003c6c:	0052      	lsls	r2, r2, #1
 8003c6e:	5ad3      	ldrh	r3, [r2, r3]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d1e2      	bne.n	8003c3a <answer2CPU+0x65e>
				  }
//				cmd2Execute=0x02;
			}
//===============================================================================================================================
			if (cmd[0] == 0x03) { //request of current consumption
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	2b03      	cmp	r3, #3
 8003c7a:	d000      	beq.n	8003c7e <answer2CPU+0x6a2>
 8003c7c:	e07c      	b.n	8003d78 <answer2CPU+0x79c>
				myLength = 0x04; //4 bytes length answer
 8003c7e:	2109      	movs	r1, #9
 8003c80:	187b      	adds	r3, r7, r1
 8003c82:	2204      	movs	r2, #4
 8003c84:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003c86:	187b      	adds	r3, r7, r1
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	3b02      	subs	r3, #2
 8003c8e:	b29a      	uxth	r2, r3
 8003c90:	4b09      	ldr	r3, [pc, #36]	; (8003cb8 <answer2CPU+0x6dc>)
 8003c92:	805a      	strh	r2, [r3, #2]
				ans[2] = currentConsumption;
 8003c94:	4b0c      	ldr	r3, [pc, #48]	; (8003cc8 <answer2CPU+0x6ec>)
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	b29a      	uxth	r2, r3
 8003c9a:	4b07      	ldr	r3, [pc, #28]	; (8003cb8 <answer2CPU+0x6dc>)
 8003c9c:	809a      	strh	r2, [r3, #4]
				ans[3] = myCS;
 8003c9e:	230d      	movs	r3, #13
 8003ca0:	18fb      	adds	r3, r7, r3
 8003ca2:	781b      	ldrb	r3, [r3, #0]
 8003ca4:	b29a      	uxth	r2, r3
 8003ca6:	4b04      	ldr	r3, [pc, #16]	; (8003cb8 <answer2CPU+0x6dc>)
 8003ca8:	80da      	strh	r2, [r3, #6]
				for (i = 0; i < myLength-1; i++) {
 8003caa:	230e      	movs	r3, #14
 8003cac:	18fb      	adds	r3, r7, r3
 8003cae:	2200      	movs	r2, #0
 8003cb0:	701a      	strb	r2, [r3, #0]
 8003cb2:	e01d      	b.n	8003cf0 <answer2CPU+0x714>
 8003cb4:	20000000 	.word	0x20000000
 8003cb8:	20000bc4 	.word	0x20000bc4
 8003cbc:	40004400 	.word	0x40004400
 8003cc0:	20000014 	.word	0x20000014
 8003cc4:	20000020 	.word	0x20000020
 8003cc8:	2000001c 	.word	0x2000001c
					myCS = myCS + ans[i];     //    CURRENT CONSUMPTION REQUEST
 8003ccc:	200e      	movs	r0, #14
 8003cce:	183b      	adds	r3, r7, r0
 8003cd0:	781a      	ldrb	r2, [r3, #0]
 8003cd2:	4b6d      	ldr	r3, [pc, #436]	; (8003e88 <answer2CPU+0x8ac>)
 8003cd4:	0052      	lsls	r2, r2, #1
 8003cd6:	5ad3      	ldrh	r3, [r2, r3]
 8003cd8:	b2d9      	uxtb	r1, r3
 8003cda:	220d      	movs	r2, #13
 8003cdc:	18bb      	adds	r3, r7, r2
 8003cde:	18ba      	adds	r2, r7, r2
 8003ce0:	7812      	ldrb	r2, [r2, #0]
 8003ce2:	188a      	adds	r2, r1, r2
 8003ce4:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 8003ce6:	183b      	adds	r3, r7, r0
 8003ce8:	781a      	ldrb	r2, [r3, #0]
 8003cea:	183b      	adds	r3, r7, r0
 8003cec:	3201      	adds	r2, #1
 8003cee:	701a      	strb	r2, [r3, #0]
 8003cf0:	230e      	movs	r3, #14
 8003cf2:	18fb      	adds	r3, r7, r3
 8003cf4:	781a      	ldrb	r2, [r3, #0]
 8003cf6:	2009      	movs	r0, #9
 8003cf8:	183b      	adds	r3, r7, r0
 8003cfa:	781b      	ldrb	r3, [r3, #0]
 8003cfc:	3b01      	subs	r3, #1
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	dbe4      	blt.n	8003ccc <answer2CPU+0x6f0>
				}
				myCS = 0 - myCS;
 8003d02:	210d      	movs	r1, #13
 8003d04:	187b      	adds	r3, r7, r1
 8003d06:	187a      	adds	r2, r7, r1
 8003d08:	7812      	ldrb	r2, [r2, #0]
 8003d0a:	4252      	negs	r2, r2
 8003d0c:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8003d0e:	183b      	adds	r3, r7, r0
 8003d10:	781b      	ldrb	r3, [r3, #0]
 8003d12:	1e5a      	subs	r2, r3, #1
 8003d14:	187b      	adds	r3, r7, r1
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	b299      	uxth	r1, r3
 8003d1a:	4b5b      	ldr	r3, [pc, #364]	; (8003e88 <answer2CPU+0x8ac>)
 8003d1c:	0052      	lsls	r2, r2, #1
 8003d1e:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8003d20:	46c0      	nop			; (mov r8, r8)
 8003d22:	4b5a      	ldr	r3, [pc, #360]	; (8003e8c <answer2CPU+0x8b0>)
 8003d24:	69db      	ldr	r3, [r3, #28]
 8003d26:	2280      	movs	r2, #128	; 0x80
 8003d28:	4013      	ands	r3, r2
 8003d2a:	d0fa      	beq.n	8003d22 <answer2CPU+0x746>
					USART2->TDR = ans[0]|0x0100;
 8003d2c:	4b56      	ldr	r3, [pc, #344]	; (8003e88 <answer2CPU+0x8ac>)
 8003d2e:	881b      	ldrh	r3, [r3, #0]
 8003d30:	2280      	movs	r2, #128	; 0x80
 8003d32:	0052      	lsls	r2, r2, #1
 8003d34:	4313      	orrs	r3, r2
 8003d36:	b29a      	uxth	r2, r3
 8003d38:	4b54      	ldr	r3, [pc, #336]	; (8003e8c <answer2CPU+0x8b0>)
 8003d3a:	629a      	str	r2, [r3, #40]	; 0x28
					while(ans[i])
 8003d3c:	e014      	b.n	8003d68 <answer2CPU+0x78c>
						{
						  i++;
 8003d3e:	210e      	movs	r1, #14
 8003d40:	187b      	adds	r3, r7, r1
 8003d42:	781a      	ldrb	r2, [r3, #0]
 8003d44:	187b      	adds	r3, r7, r1
 8003d46:	3201      	adds	r2, #1
 8003d48:	701a      	strb	r2, [r3, #0]
						  while(!(USART2->ISR & USART_ISR_TXE)){};
 8003d4a:	46c0      	nop			; (mov r8, r8)
 8003d4c:	4b4f      	ldr	r3, [pc, #316]	; (8003e8c <answer2CPU+0x8b0>)
 8003d4e:	69db      	ldr	r3, [r3, #28]
 8003d50:	2280      	movs	r2, #128	; 0x80
 8003d52:	4013      	ands	r3, r2
 8003d54:	d0fa      	beq.n	8003d4c <answer2CPU+0x770>
						     USART2->TDR = (uint8_t)ans[i];
 8003d56:	230e      	movs	r3, #14
 8003d58:	18fb      	adds	r3, r7, r3
 8003d5a:	781a      	ldrb	r2, [r3, #0]
 8003d5c:	4b4a      	ldr	r3, [pc, #296]	; (8003e88 <answer2CPU+0x8ac>)
 8003d5e:	0052      	lsls	r2, r2, #1
 8003d60:	5ad3      	ldrh	r3, [r2, r3]
 8003d62:	b2da      	uxtb	r2, r3
 8003d64:	4b49      	ldr	r3, [pc, #292]	; (8003e8c <answer2CPU+0x8b0>)
 8003d66:	629a      	str	r2, [r3, #40]	; 0x28
					while(ans[i])
 8003d68:	230e      	movs	r3, #14
 8003d6a:	18fb      	adds	r3, r7, r3
 8003d6c:	781a      	ldrb	r2, [r3, #0]
 8003d6e:	4b46      	ldr	r3, [pc, #280]	; (8003e88 <answer2CPU+0x8ac>)
 8003d70:	0052      	lsls	r2, r2, #1
 8003d72:	5ad3      	ldrh	r3, [r2, r3]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d1e2      	bne.n	8003d3e <answer2CPU+0x762>
						}
//					cmd2Execute=0x03;
			}
			if (cmd[0] == 0x04) { //request of current consumption
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	2b04      	cmp	r3, #4
 8003d7e:	d000      	beq.n	8003d82 <answer2CPU+0x7a6>
 8003d80:	e076      	b.n	8003e70 <answer2CPU+0x894>
				myLength = 0x04; //4 bytes length answer
 8003d82:	2109      	movs	r1, #9
 8003d84:	187b      	adds	r3, r7, r1
 8003d86:	2204      	movs	r2, #4
 8003d88:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8003d8a:	187b      	adds	r3, r7, r1
 8003d8c:	781b      	ldrb	r3, [r3, #0]
 8003d8e:	b29b      	uxth	r3, r3
 8003d90:	3b02      	subs	r3, #2
 8003d92:	b29a      	uxth	r2, r3
 8003d94:	4b3c      	ldr	r3, [pc, #240]	; (8003e88 <answer2CPU+0x8ac>)
 8003d96:	805a      	strh	r2, [r3, #2]
				uartSpeed = cmd[2];
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	3302      	adds	r3, #2
 8003d9c:	781b      	ldrb	r3, [r3, #0]
 8003d9e:	001a      	movs	r2, r3
 8003da0:	4b3b      	ldr	r3, [pc, #236]	; (8003e90 <answer2CPU+0x8b4>)
 8003da2:	601a      	str	r2, [r3, #0]
				ans[2] = currentUARTspeed;
 8003da4:	4b3b      	ldr	r3, [pc, #236]	; (8003e94 <answer2CPU+0x8b8>)
 8003da6:	781b      	ldrb	r3, [r3, #0]
 8003da8:	b29a      	uxth	r2, r3
 8003daa:	4b37      	ldr	r3, [pc, #220]	; (8003e88 <answer2CPU+0x8ac>)
 8003dac:	809a      	strh	r2, [r3, #4]
				ans[3] = myCS;
 8003dae:	230d      	movs	r3, #13
 8003db0:	18fb      	adds	r3, r7, r3
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	b29a      	uxth	r2, r3
 8003db6:	4b34      	ldr	r3, [pc, #208]	; (8003e88 <answer2CPU+0x8ac>)
 8003db8:	80da      	strh	r2, [r3, #6]
				for (i = 0; i < myLength-1; i++) {
 8003dba:	230e      	movs	r3, #14
 8003dbc:	18fb      	adds	r3, r7, r3
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	701a      	strb	r2, [r3, #0]
 8003dc2:	e011      	b.n	8003de8 <answer2CPU+0x80c>
					myCS = myCS + ans[i];     //    CURRENT CONSUMPTION REQUEST
 8003dc4:	200e      	movs	r0, #14
 8003dc6:	183b      	adds	r3, r7, r0
 8003dc8:	781a      	ldrb	r2, [r3, #0]
 8003dca:	4b2f      	ldr	r3, [pc, #188]	; (8003e88 <answer2CPU+0x8ac>)
 8003dcc:	0052      	lsls	r2, r2, #1
 8003dce:	5ad3      	ldrh	r3, [r2, r3]
 8003dd0:	b2d9      	uxtb	r1, r3
 8003dd2:	220d      	movs	r2, #13
 8003dd4:	18bb      	adds	r3, r7, r2
 8003dd6:	18ba      	adds	r2, r7, r2
 8003dd8:	7812      	ldrb	r2, [r2, #0]
 8003dda:	188a      	adds	r2, r1, r2
 8003ddc:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 8003dde:	183b      	adds	r3, r7, r0
 8003de0:	781a      	ldrb	r2, [r3, #0]
 8003de2:	183b      	adds	r3, r7, r0
 8003de4:	3201      	adds	r2, #1
 8003de6:	701a      	strb	r2, [r3, #0]
 8003de8:	230e      	movs	r3, #14
 8003dea:	18fb      	adds	r3, r7, r3
 8003dec:	781a      	ldrb	r2, [r3, #0]
 8003dee:	2009      	movs	r0, #9
 8003df0:	183b      	adds	r3, r7, r0
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	3b01      	subs	r3, #1
 8003df6:	429a      	cmp	r2, r3
 8003df8:	dbe4      	blt.n	8003dc4 <answer2CPU+0x7e8>
				}
				myCS = 0 - myCS;
 8003dfa:	210d      	movs	r1, #13
 8003dfc:	187b      	adds	r3, r7, r1
 8003dfe:	187a      	adds	r2, r7, r1
 8003e00:	7812      	ldrb	r2, [r2, #0]
 8003e02:	4252      	negs	r2, r2
 8003e04:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8003e06:	183b      	adds	r3, r7, r0
 8003e08:	781b      	ldrb	r3, [r3, #0]
 8003e0a:	1e5a      	subs	r2, r3, #1
 8003e0c:	187b      	adds	r3, r7, r1
 8003e0e:	781b      	ldrb	r3, [r3, #0]
 8003e10:	b299      	uxth	r1, r3
 8003e12:	4b1d      	ldr	r3, [pc, #116]	; (8003e88 <answer2CPU+0x8ac>)
 8003e14:	0052      	lsls	r2, r2, #1
 8003e16:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8003e18:	46c0      	nop			; (mov r8, r8)
 8003e1a:	4b1c      	ldr	r3, [pc, #112]	; (8003e8c <answer2CPU+0x8b0>)
 8003e1c:	69db      	ldr	r3, [r3, #28]
 8003e1e:	2280      	movs	r2, #128	; 0x80
 8003e20:	4013      	ands	r3, r2
 8003e22:	d0fa      	beq.n	8003e1a <answer2CPU+0x83e>
				USART2->TDR = ans[0]|0x0100;
 8003e24:	4b18      	ldr	r3, [pc, #96]	; (8003e88 <answer2CPU+0x8ac>)
 8003e26:	881b      	ldrh	r3, [r3, #0]
 8003e28:	2280      	movs	r2, #128	; 0x80
 8003e2a:	0052      	lsls	r2, r2, #1
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	b29a      	uxth	r2, r3
 8003e30:	4b16      	ldr	r3, [pc, #88]	; (8003e8c <answer2CPU+0x8b0>)
 8003e32:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8003e34:	e014      	b.n	8003e60 <answer2CPU+0x884>
				{
				  i++;
 8003e36:	210e      	movs	r1, #14
 8003e38:	187b      	adds	r3, r7, r1
 8003e3a:	781a      	ldrb	r2, [r3, #0]
 8003e3c:	187b      	adds	r3, r7, r1
 8003e3e:	3201      	adds	r2, #1
 8003e40:	701a      	strb	r2, [r3, #0]
				  while(!(USART2->ISR & USART_ISR_TXE)){};
 8003e42:	46c0      	nop			; (mov r8, r8)
 8003e44:	4b11      	ldr	r3, [pc, #68]	; (8003e8c <answer2CPU+0x8b0>)
 8003e46:	69db      	ldr	r3, [r3, #28]
 8003e48:	2280      	movs	r2, #128	; 0x80
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	d0fa      	beq.n	8003e44 <answer2CPU+0x868>
				  USART2->TDR = (uint8_t)ans[i];
 8003e4e:	230e      	movs	r3, #14
 8003e50:	18fb      	adds	r3, r7, r3
 8003e52:	781a      	ldrb	r2, [r3, #0]
 8003e54:	4b0c      	ldr	r3, [pc, #48]	; (8003e88 <answer2CPU+0x8ac>)
 8003e56:	0052      	lsls	r2, r2, #1
 8003e58:	5ad3      	ldrh	r3, [r2, r3]
 8003e5a:	b2da      	uxtb	r2, r3
 8003e5c:	4b0b      	ldr	r3, [pc, #44]	; (8003e8c <answer2CPU+0x8b0>)
 8003e5e:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8003e60:	230e      	movs	r3, #14
 8003e62:	18fb      	adds	r3, r7, r3
 8003e64:	781a      	ldrb	r2, [r3, #0]
 8003e66:	4b08      	ldr	r3, [pc, #32]	; (8003e88 <answer2CPU+0x8ac>)
 8003e68:	0052      	lsls	r2, r2, #1
 8003e6a:	5ad3      	ldrh	r3, [r2, r3]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d1e2      	bne.n	8003e36 <answer2CPU+0x85a>
				}
//				cmd2Execute=0x04;
			}
//			weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, coala);
			USART2->ICR|=USART_ICR_ORECF;
 8003e70:	4b06      	ldr	r3, [pc, #24]	; (8003e8c <answer2CPU+0x8b0>)
 8003e72:	6a1a      	ldr	r2, [r3, #32]
 8003e74:	4b05      	ldr	r3, [pc, #20]	; (8003e8c <answer2CPU+0x8b0>)
 8003e76:	2108      	movs	r1, #8
 8003e78:	430a      	orrs	r2, r1
 8003e7a:	621a      	str	r2, [r3, #32]
}
 8003e7c:	46c0      	nop			; (mov r8, r8)
 8003e7e:	0018      	movs	r0, r3
 8003e80:	46bd      	mov	sp, r7
 8003e82:	b004      	add	sp, #16
 8003e84:	bd80      	pop	{r7, pc}
 8003e86:	46c0      	nop			; (mov r8, r8)
 8003e88:	20000bc4 	.word	0x20000bc4
 8003e8c:	40004400 	.word	0x40004400
 8003e90:	2000030c 	.word	0x2000030c
 8003e94:	200001fd 	.word	0x200001fd

08003e98 <MEM_Reset>:
//==================================================================================================================================
	void MEM_Reset(void) {
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b082      	sub	sp, #8
 8003e9c:	af00      	add	r7, sp, #0
		uint8_t memCMD;
		HAL_Delay(1); //200 ms by Andrew
 8003e9e:	2001      	movs	r0, #1
 8003ea0:	f001 fbc8 	bl	8005634 <HAL_Delay>
		GPIOB->ODR &= ~(1 << 9); //reset cs
 8003ea4:	4b28      	ldr	r3, [pc, #160]	; (8003f48 <MEM_Reset+0xb0>)
 8003ea6:	695a      	ldr	r2, [r3, #20]
 8003ea8:	4b27      	ldr	r3, [pc, #156]	; (8003f48 <MEM_Reset+0xb0>)
 8003eaa:	4928      	ldr	r1, [pc, #160]	; (8003f4c <MEM_Reset+0xb4>)
 8003eac:	400a      	ands	r2, r1
 8003eae:	615a      	str	r2, [r3, #20]
		memCMD = 0x66;
 8003eb0:	1dfb      	adds	r3, r7, #7
 8003eb2:	2266      	movs	r2, #102	; 0x66
 8003eb4:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset enable
 8003eb6:	1df9      	adds	r1, r7, #7
 8003eb8:	4825      	ldr	r0, [pc, #148]	; (8003f50 <MEM_Reset+0xb8>)
 8003eba:	2305      	movs	r3, #5
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	f005 fa93 	bl	80093e8 <HAL_SPI_Transmit>
		GPIOB->ODR |= 1 << 9; // set cs
 8003ec2:	4b21      	ldr	r3, [pc, #132]	; (8003f48 <MEM_Reset+0xb0>)
 8003ec4:	695a      	ldr	r2, [r3, #20]
 8003ec6:	4b20      	ldr	r3, [pc, #128]	; (8003f48 <MEM_Reset+0xb0>)
 8003ec8:	2180      	movs	r1, #128	; 0x80
 8003eca:	0089      	lsls	r1, r1, #2
 8003ecc:	430a      	orrs	r2, r1
 8003ece:	615a      	str	r2, [r3, #20]
		asm("NOP");
 8003ed0:	46c0      	nop			; (mov r8, r8)
		__NOP();
 8003ed2:	46c0      	nop			; (mov r8, r8)
		asm("NOP");
 8003ed4:	46c0      	nop			; (mov r8, r8)
		__NOP();			//May be less NOPs?
 8003ed6:	46c0      	nop			; (mov r8, r8)
		asm("NOP");
 8003ed8:	46c0      	nop			; (mov r8, r8)
		__NOP();
 8003eda:	46c0      	nop			; (mov r8, r8)
		GPIOB->ODR &= ~(1 << 9);			//reset cs
 8003edc:	4b1a      	ldr	r3, [pc, #104]	; (8003f48 <MEM_Reset+0xb0>)
 8003ede:	695a      	ldr	r2, [r3, #20]
 8003ee0:	4b19      	ldr	r3, [pc, #100]	; (8003f48 <MEM_Reset+0xb0>)
 8003ee2:	491a      	ldr	r1, [pc, #104]	; (8003f4c <MEM_Reset+0xb4>)
 8003ee4:	400a      	ands	r2, r1
 8003ee6:	615a      	str	r2, [r3, #20]
		memCMD = 0x99;
 8003ee8:	1dfb      	adds	r3, r7, #7
 8003eea:	2299      	movs	r2, #153	; 0x99
 8003eec:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset memory
 8003eee:	1df9      	adds	r1, r7, #7
 8003ef0:	4817      	ldr	r0, [pc, #92]	; (8003f50 <MEM_Reset+0xb8>)
 8003ef2:	2305      	movs	r3, #5
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	f005 fa77 	bl	80093e8 <HAL_SPI_Transmit>
		GPIOB->ODR |= 1 << 9; // set cs
 8003efa:	4b13      	ldr	r3, [pc, #76]	; (8003f48 <MEM_Reset+0xb0>)
 8003efc:	695a      	ldr	r2, [r3, #20]
 8003efe:	4b12      	ldr	r3, [pc, #72]	; (8003f48 <MEM_Reset+0xb0>)
 8003f00:	2180      	movs	r1, #128	; 0x80
 8003f02:	0089      	lsls	r1, r1, #2
 8003f04:	430a      	orrs	r2, r1
 8003f06:	615a      	str	r2, [r3, #20]
		HAL_Delay(1); //200 ms by Andrew
 8003f08:	2001      	movs	r0, #1
 8003f0a:	f001 fb93 	bl	8005634 <HAL_Delay>
//=============================================================================================================
		memCMD = 0xB7;												//	Activation 0f 4-bytes address mode
 8003f0e:	1dfb      	adds	r3, r7, #7
 8003f10:	22b7      	movs	r2, #183	; 0xb7
 8003f12:	701a      	strb	r2, [r3, #0]
		GPIOB->ODR &= ~(1 << 9); //reset cs
 8003f14:	4b0c      	ldr	r3, [pc, #48]	; (8003f48 <MEM_Reset+0xb0>)
 8003f16:	695a      	ldr	r2, [r3, #20]
 8003f18:	4b0b      	ldr	r3, [pc, #44]	; (8003f48 <MEM_Reset+0xb0>)
 8003f1a:	490c      	ldr	r1, [pc, #48]	; (8003f4c <MEM_Reset+0xb4>)
 8003f1c:	400a      	ands	r2, r1
 8003f1e:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset enable
 8003f20:	1df9      	adds	r1, r7, #7
 8003f22:	480b      	ldr	r0, [pc, #44]	; (8003f50 <MEM_Reset+0xb8>)
 8003f24:	2305      	movs	r3, #5
 8003f26:	2201      	movs	r2, #1
 8003f28:	f005 fa5e 	bl	80093e8 <HAL_SPI_Transmit>
		GPIOB->ODR |= 1 << 9; // set cs
 8003f2c:	4b06      	ldr	r3, [pc, #24]	; (8003f48 <MEM_Reset+0xb0>)
 8003f2e:	695a      	ldr	r2, [r3, #20]
 8003f30:	4b05      	ldr	r3, [pc, #20]	; (8003f48 <MEM_Reset+0xb0>)
 8003f32:	2180      	movs	r1, #128	; 0x80
 8003f34:	0089      	lsls	r1, r1, #2
 8003f36:	430a      	orrs	r2, r1
 8003f38:	615a      	str	r2, [r3, #20]
		HAL_Delay(1); //200 ms by Andrew
 8003f3a:	2001      	movs	r0, #1
 8003f3c:	f001 fb7a 	bl	8005634 <HAL_Delay>
	}
 8003f40:	46c0      	nop			; (mov r8, r8)
 8003f42:	46bd      	mov	sp, r7
 8003f44:	b002      	add	sp, #8
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	50000400 	.word	0x50000400
 8003f4c:	fffffdff 	.word	0xfffffdff
 8003f50:	200000b4 	.word	0x200000b4

08003f54 <weoShowFullScreen>:
//==================================================================================================================================
	uint8_t weoShowFullScreen(uint8_t picNum) {
 8003f54:	b5b0      	push	{r4, r5, r7, lr}
 8003f56:	4c48      	ldr	r4, [pc, #288]	; (8004078 <weoShowFullScreen+0x124>)
 8003f58:	44a5      	add	sp, r4
 8003f5a:	af02      	add	r7, sp, #8
 8003f5c:	0002      	movs	r2, r0
 8003f5e:	4b47      	ldr	r3, [pc, #284]	; (800407c <weoShowFullScreen+0x128>)
 8003f60:	4947      	ldr	r1, [pc, #284]	; (8004080 <weoShowFullScreen+0x12c>)
 8003f62:	468c      	mov	ip, r1
 8003f64:	44bc      	add	ip, r7
 8003f66:	4463      	add	r3, ip
 8003f68:	701a      	strb	r2, [r3, #0]
		uint8_t memCMD,width,height,addr_l,addr_L,addr_h,addr_H;
		uint8_t MEM_Buffer[8192], firstImAddrArray[4],addrArray[4];
		uint16_t i, len;
		uint32_t addrInfo,addr,firstImAddr;
		memCMD = 0x13; //read command with 4-byte address
 8003f6a:	4846      	ldr	r0, [pc, #280]	; (8004084 <weoShowFullScreen+0x130>)
 8003f6c:	183b      	adds	r3, r7, r0
 8003f6e:	2213      	movs	r2, #19
 8003f70:	701a      	strb	r2, [r3, #0]
//		picNum=0x02;
		addr=(picNum)*0x2000;
 8003f72:	4b42      	ldr	r3, [pc, #264]	; (800407c <weoShowFullScreen+0x128>)
 8003f74:	4a42      	ldr	r2, [pc, #264]	; (8004080 <weoShowFullScreen+0x12c>)
 8003f76:	4694      	mov	ip, r2
 8003f78:	44bc      	add	ip, r7
 8003f7a:	4463      	add	r3, ip
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	035b      	lsls	r3, r3, #13
 8003f80:	4941      	ldr	r1, [pc, #260]	; (8004088 <weoShowFullScreen+0x134>)
 8003f82:	187a      	adds	r2, r7, r1
 8003f84:	6013      	str	r3, [r2, #0]
//		addr=0x00003800;
		addrArray[0]=addr & 0xFF;
 8003f86:	187b      	adds	r3, r7, r1
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	b2da      	uxtb	r2, r3
 8003f8c:	4b3f      	ldr	r3, [pc, #252]	; (800408c <weoShowFullScreen+0x138>)
 8003f8e:	4c3c      	ldr	r4, [pc, #240]	; (8004080 <weoShowFullScreen+0x12c>)
 8003f90:	46a4      	mov	ip, r4
 8003f92:	44bc      	add	ip, r7
 8003f94:	4463      	add	r3, ip
 8003f96:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addr >> 8) & 0xFF;
 8003f98:	187b      	adds	r3, r7, r1
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	0a1b      	lsrs	r3, r3, #8
 8003f9e:	b2da      	uxtb	r2, r3
 8003fa0:	4b3a      	ldr	r3, [pc, #232]	; (800408c <weoShowFullScreen+0x138>)
 8003fa2:	4c37      	ldr	r4, [pc, #220]	; (8004080 <weoShowFullScreen+0x12c>)
 8003fa4:	46a4      	mov	ip, r4
 8003fa6:	44bc      	add	ip, r7
 8003fa8:	4463      	add	r3, ip
 8003faa:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addr >> 16) & 0xFF;
 8003fac:	187b      	adds	r3, r7, r1
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	0c1b      	lsrs	r3, r3, #16
 8003fb2:	b2da      	uxtb	r2, r3
 8003fb4:	4b35      	ldr	r3, [pc, #212]	; (800408c <weoShowFullScreen+0x138>)
 8003fb6:	4c32      	ldr	r4, [pc, #200]	; (8004080 <weoShowFullScreen+0x12c>)
 8003fb8:	46a4      	mov	ip, r4
 8003fba:	44bc      	add	ip, r7
 8003fbc:	4463      	add	r3, ip
 8003fbe:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addr >> 24) & 0xFF;
 8003fc0:	187b      	adds	r3, r7, r1
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	0e1b      	lsrs	r3, r3, #24
 8003fc6:	b2da      	uxtb	r2, r3
 8003fc8:	4b30      	ldr	r3, [pc, #192]	; (800408c <weoShowFullScreen+0x138>)
 8003fca:	492d      	ldr	r1, [pc, #180]	; (8004080 <weoShowFullScreen+0x12c>)
 8003fcc:	468c      	mov	ip, r1
 8003fce:	44bc      	add	ip, r7
 8003fd0:	4463      	add	r3, ip
 8003fd2:	70da      	strb	r2, [r3, #3]

		GPIOB->ODR &= ~(1 << 9); //reset cs
 8003fd4:	4b2e      	ldr	r3, [pc, #184]	; (8004090 <weoShowFullScreen+0x13c>)
 8003fd6:	695a      	ldr	r2, [r3, #20]
 8003fd8:	4b2d      	ldr	r3, [pc, #180]	; (8004090 <weoShowFullScreen+0x13c>)
 8003fda:	492e      	ldr	r1, [pc, #184]	; (8004094 <weoShowFullScreen+0x140>)
 8003fdc:	400a      	ands	r2, r1
 8003fde:	615a      	str	r2, [r3, #20]
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50); //read command with 4-byte address
 8003fe0:	1839      	adds	r1, r7, r0
 8003fe2:	482d      	ldr	r0, [pc, #180]	; (8004098 <weoShowFullScreen+0x144>)
 8003fe4:	2332      	movs	r3, #50	; 0x32
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f005 f9fe 	bl	80093e8 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3], 1, 50); //send address
 8003fec:	2408      	movs	r4, #8
 8003fee:	193b      	adds	r3, r7, r4
 8003ff0:	1cd9      	adds	r1, r3, #3
 8003ff2:	4829      	ldr	r0, [pc, #164]	; (8004098 <weoShowFullScreen+0x144>)
 8003ff4:	2332      	movs	r3, #50	; 0x32
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f005 f9f6 	bl	80093e8 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2], 1, 50); //send address
 8003ffc:	193b      	adds	r3, r7, r4
 8003ffe:	1c99      	adds	r1, r3, #2
 8004000:	4825      	ldr	r0, [pc, #148]	; (8004098 <weoShowFullScreen+0x144>)
 8004002:	2332      	movs	r3, #50	; 0x32
 8004004:	2201      	movs	r2, #1
 8004006:	f005 f9ef 	bl	80093e8 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1], 1, 50); //send address
 800400a:	193b      	adds	r3, r7, r4
 800400c:	1c59      	adds	r1, r3, #1
 800400e:	4822      	ldr	r0, [pc, #136]	; (8004098 <weoShowFullScreen+0x144>)
 8004010:	2332      	movs	r3, #50	; 0x32
 8004012:	2201      	movs	r2, #1
 8004014:	f005 f9e8 	bl	80093e8 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0], 1, 50); //send address
 8004018:	1939      	adds	r1, r7, r4
 800401a:	481f      	ldr	r0, [pc, #124]	; (8004098 <weoShowFullScreen+0x144>)
 800401c:	2332      	movs	r3, #50	; 0x32
 800401e:	2201      	movs	r2, #1
 8004020:	f005 f9e2 	bl	80093e8 <HAL_SPI_Transmit>
			HAL_SPI_Receive(&hspi2, (uint8_t*) &MEM_Buffer,8192, 5000);
 8004024:	4c1d      	ldr	r4, [pc, #116]	; (800409c <weoShowFullScreen+0x148>)
 8004026:	2380      	movs	r3, #128	; 0x80
 8004028:	019a      	lsls	r2, r3, #6
 800402a:	2510      	movs	r5, #16
 800402c:	1979      	adds	r1, r7, r5
 800402e:	481a      	ldr	r0, [pc, #104]	; (8004098 <weoShowFullScreen+0x144>)
 8004030:	0023      	movs	r3, r4
 8004032:	f005 fb31 	bl	8009698 <HAL_SPI_Receive>
		GPIOB->ODR |= 1 << 9; // set cs
 8004036:	4b16      	ldr	r3, [pc, #88]	; (8004090 <weoShowFullScreen+0x13c>)
 8004038:	695a      	ldr	r2, [r3, #20]
 800403a:	4b15      	ldr	r3, [pc, #84]	; (8004090 <weoShowFullScreen+0x13c>)
 800403c:	2180      	movs	r1, #128	; 0x80
 800403e:	0089      	lsls	r1, r1, #2
 8004040:	430a      	orrs	r2, r1
 8004042:	615a      	str	r2, [r3, #20]

		weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, MEM_Buffer); //   
 8004044:	197b      	adds	r3, r7, r5
 8004046:	9301      	str	r3, [sp, #4]
 8004048:	23ff      	movs	r3, #255	; 0xff
 800404a:	9300      	str	r3, [sp, #0]
 800404c:	237f      	movs	r3, #127	; 0x7f
 800404e:	227f      	movs	r2, #127	; 0x7f
 8004050:	2100      	movs	r1, #0
 8004052:	2000      	movs	r0, #0
 8004054:	f7ff f914 	bl	8003280 <weoDrawRectangleFilled>
		cmd2Execute=0;
 8004058:	4b11      	ldr	r3, [pc, #68]	; (80040a0 <weoShowFullScreen+0x14c>)
 800405a:	2200      	movs	r2, #0
 800405c:	701a      	strb	r2, [r3, #0]
//		while(BFEN==0){};
		GPIOC->ODR |= 1 << 6;	//set BF
 800405e:	4b11      	ldr	r3, [pc, #68]	; (80040a4 <weoShowFullScreen+0x150>)
 8004060:	695a      	ldr	r2, [r3, #20]
 8004062:	4b10      	ldr	r3, [pc, #64]	; (80040a4 <weoShowFullScreen+0x150>)
 8004064:	2140      	movs	r1, #64	; 0x40
 8004066:	430a      	orrs	r2, r1
 8004068:	615a      	str	r2, [r3, #20]
	}
 800406a:	46c0      	nop			; (mov r8, r8)
 800406c:	0018      	movs	r0, r3
 800406e:	46bd      	mov	sp, r7
 8004070:	4b03      	ldr	r3, [pc, #12]	; (8004080 <weoShowFullScreen+0x12c>)
 8004072:	449d      	add	sp, r3
 8004074:	bdb0      	pop	{r4, r5, r7, pc}
 8004076:	46c0      	nop			; (mov r8, r8)
 8004078:	ffffdfe0 	.word	0xffffdfe0
 800407c:	ffffdfef 	.word	0xffffdfef
 8004080:	00002018 	.word	0x00002018
 8004084:	00002013 	.word	0x00002013
 8004088:	00002014 	.word	0x00002014
 800408c:	ffffdff0 	.word	0xffffdff0
 8004090:	50000400 	.word	0x50000400
 8004094:	fffffdff 	.word	0xfffffdff
 8004098:	200000b4 	.word	0x200000b4
 800409c:	00001388 	.word	0x00001388
 80040a0:	20000b76 	.word	0x20000b76
 80040a4:	50000800 	.word	0x50000800

080040a8 <weoShowSmallImage>:
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1], 1, 50); //send address
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0], 1, 50); //send address
		HAL_SPI_Receive_DMA(&hspi2, (uint8_t*) &MEM_Buffer ,len);
	}
//==========================================================================================================================
	uint8_t weoShowSmallImage(uint8_t picNum, uint8_t imX, uint8_t imY) {
 80040a8:	b590      	push	{r4, r7, lr}
 80040aa:	4cb4      	ldr	r4, [pc, #720]	; (800437c <weoShowSmallImage+0x2d4>)
 80040ac:	44a5      	add	sp, r4
 80040ae:	af02      	add	r7, sp, #8
 80040b0:	0004      	movs	r4, r0
 80040b2:	0008      	movs	r0, r1
 80040b4:	0011      	movs	r1, r2
 80040b6:	4bb2      	ldr	r3, [pc, #712]	; (8004380 <weoShowSmallImage+0x2d8>)
 80040b8:	4ab2      	ldr	r2, [pc, #712]	; (8004384 <weoShowSmallImage+0x2dc>)
 80040ba:	4694      	mov	ip, r2
 80040bc:	44bc      	add	ip, r7
 80040be:	4463      	add	r3, ip
 80040c0:	1c22      	adds	r2, r4, #0
 80040c2:	701a      	strb	r2, [r3, #0]
 80040c4:	4bb0      	ldr	r3, [pc, #704]	; (8004388 <weoShowSmallImage+0x2e0>)
 80040c6:	4aaf      	ldr	r2, [pc, #700]	; (8004384 <weoShowSmallImage+0x2dc>)
 80040c8:	4694      	mov	ip, r2
 80040ca:	44bc      	add	ip, r7
 80040cc:	4463      	add	r3, ip
 80040ce:	1c02      	adds	r2, r0, #0
 80040d0:	701a      	strb	r2, [r3, #0]
 80040d2:	4bae      	ldr	r3, [pc, #696]	; (800438c <weoShowSmallImage+0x2e4>)
 80040d4:	4aab      	ldr	r2, [pc, #684]	; (8004384 <weoShowSmallImage+0x2dc>)
 80040d6:	4694      	mov	ip, r2
 80040d8:	44bc      	add	ip, r7
 80040da:	4463      	add	r3, ip
 80040dc:	1c0a      	adds	r2, r1, #0
 80040de:	701a      	strb	r2, [r3, #0]
		uint8_t memCMD,width,height,addr_l,addr_L,addr_h,addr_H;
		uint8_t MEM_Buffer[8192];
		uint8_t imInfo[2],addrArray[4];
		uint16_t i;
		uint32_t addr,addrData;
		addr=0x00000000;
 80040e0:	2300      	movs	r3, #0
 80040e2:	49ab      	ldr	r1, [pc, #684]	; (8004390 <weoShowSmallImage+0x2e8>)
 80040e4:	187a      	adds	r2, r7, r1
 80040e6:	6013      	str	r3, [r2, #0]
		memCMD = 0x13; //read command with 4-byte address
 80040e8:	48aa      	ldr	r0, [pc, #680]	; (8004394 <weoShowSmallImage+0x2ec>)
 80040ea:	183b      	adds	r3, r7, r0
 80040ec:	2213      	movs	r2, #19
 80040ee:	701a      	strb	r2, [r3, #0]
		//look at info about image
		addr=(picNum*0x2000)+0x200000;// the right path is to multiply picNum * image repeat period!
 80040f0:	4ba3      	ldr	r3, [pc, #652]	; (8004380 <weoShowSmallImage+0x2d8>)
 80040f2:	4aa4      	ldr	r2, [pc, #656]	; (8004384 <weoShowSmallImage+0x2dc>)
 80040f4:	4694      	mov	ip, r2
 80040f6:	44bc      	add	ip, r7
 80040f8:	4463      	add	r3, ip
 80040fa:	781b      	ldrb	r3, [r3, #0]
 80040fc:	3301      	adds	r3, #1
 80040fe:	33ff      	adds	r3, #255	; 0xff
 8004100:	035b      	lsls	r3, r3, #13
 8004102:	187a      	adds	r2, r7, r1
 8004104:	6013      	str	r3, [r2, #0]
//		addr=(picNum*0x2000);

		addrArray[0]=addr & 0xFF;
 8004106:	187b      	adds	r3, r7, r1
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	b2da      	uxtb	r2, r3
 800410c:	4ba2      	ldr	r3, [pc, #648]	; (8004398 <weoShowSmallImage+0x2f0>)
 800410e:	4c9d      	ldr	r4, [pc, #628]	; (8004384 <weoShowSmallImage+0x2dc>)
 8004110:	46a4      	mov	ip, r4
 8004112:	44bc      	add	ip, r7
 8004114:	4463      	add	r3, ip
 8004116:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addr >> 8) & 0xFF;
 8004118:	187b      	adds	r3, r7, r1
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	0a1b      	lsrs	r3, r3, #8
 800411e:	b2da      	uxtb	r2, r3
 8004120:	4b9d      	ldr	r3, [pc, #628]	; (8004398 <weoShowSmallImage+0x2f0>)
 8004122:	4c98      	ldr	r4, [pc, #608]	; (8004384 <weoShowSmallImage+0x2dc>)
 8004124:	46a4      	mov	ip, r4
 8004126:	44bc      	add	ip, r7
 8004128:	4463      	add	r3, ip
 800412a:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addr >> 16) & 0xFF;
 800412c:	187b      	adds	r3, r7, r1
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	0c1b      	lsrs	r3, r3, #16
 8004132:	b2da      	uxtb	r2, r3
 8004134:	4b98      	ldr	r3, [pc, #608]	; (8004398 <weoShowSmallImage+0x2f0>)
 8004136:	4c93      	ldr	r4, [pc, #588]	; (8004384 <weoShowSmallImage+0x2dc>)
 8004138:	46a4      	mov	ip, r4
 800413a:	44bc      	add	ip, r7
 800413c:	4463      	add	r3, ip
 800413e:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addr >> 24) & 0xFF;
 8004140:	187b      	adds	r3, r7, r1
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	0e1b      	lsrs	r3, r3, #24
 8004146:	b2da      	uxtb	r2, r3
 8004148:	4b93      	ldr	r3, [pc, #588]	; (8004398 <weoShowSmallImage+0x2f0>)
 800414a:	498e      	ldr	r1, [pc, #568]	; (8004384 <weoShowSmallImage+0x2dc>)
 800414c:	468c      	mov	ip, r1
 800414e:	44bc      	add	ip, r7
 8004150:	4463      	add	r3, ip
 8004152:	70da      	strb	r2, [r3, #3]

		GPIOB->ODR &= ~(1 << 9); //reset cs
 8004154:	4b91      	ldr	r3, [pc, #580]	; (800439c <weoShowSmallImage+0x2f4>)
 8004156:	695a      	ldr	r2, [r3, #20]
 8004158:	4b90      	ldr	r3, [pc, #576]	; (800439c <weoShowSmallImage+0x2f4>)
 800415a:	4991      	ldr	r1, [pc, #580]	; (80043a0 <weoShowSmallImage+0x2f8>)
 800415c:	400a      	ands	r2, r1
 800415e:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50); //read command with 4-byte address
 8004160:	1839      	adds	r1, r7, r0
 8004162:	4890      	ldr	r0, [pc, #576]	; (80043a4 <weoShowSmallImage+0x2fc>)
 8004164:	2332      	movs	r3, #50	; 0x32
 8004166:	2201      	movs	r2, #1
 8004168:	f005 f93e 	bl	80093e8 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3], 1, 50); //send address
 800416c:	2408      	movs	r4, #8
 800416e:	193b      	adds	r3, r7, r4
 8004170:	1cd9      	adds	r1, r3, #3
 8004172:	488c      	ldr	r0, [pc, #560]	; (80043a4 <weoShowSmallImage+0x2fc>)
 8004174:	2332      	movs	r3, #50	; 0x32
 8004176:	2201      	movs	r2, #1
 8004178:	f005 f936 	bl	80093e8 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2], 1, 50); //send address
 800417c:	193b      	adds	r3, r7, r4
 800417e:	1c99      	adds	r1, r3, #2
 8004180:	4888      	ldr	r0, [pc, #544]	; (80043a4 <weoShowSmallImage+0x2fc>)
 8004182:	2332      	movs	r3, #50	; 0x32
 8004184:	2201      	movs	r2, #1
 8004186:	f005 f92f 	bl	80093e8 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1], 1, 50); //send address
 800418a:	193b      	adds	r3, r7, r4
 800418c:	1c59      	adds	r1, r3, #1
 800418e:	4885      	ldr	r0, [pc, #532]	; (80043a4 <weoShowSmallImage+0x2fc>)
 8004190:	2332      	movs	r3, #50	; 0x32
 8004192:	2201      	movs	r2, #1
 8004194:	f005 f928 	bl	80093e8 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0], 1, 50); //send address
 8004198:	1939      	adds	r1, r7, r4
 800419a:	4882      	ldr	r0, [pc, #520]	; (80043a4 <weoShowSmallImage+0x2fc>)
 800419c:	2332      	movs	r3, #50	; 0x32
 800419e:	2201      	movs	r2, #1
 80041a0:	f005 f922 	bl	80093e8 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, (uint8_t*) &imInfo,2, 5000);
 80041a4:	4b80      	ldr	r3, [pc, #512]	; (80043a8 <weoShowSmallImage+0x300>)
 80041a6:	220c      	movs	r2, #12
 80041a8:	18b9      	adds	r1, r7, r2
 80041aa:	487e      	ldr	r0, [pc, #504]	; (80043a4 <weoShowSmallImage+0x2fc>)
 80041ac:	2202      	movs	r2, #2
 80041ae:	f005 fa73 	bl	8009698 <HAL_SPI_Receive>
		GPIOB->ODR |= 1 << 9; // set cs
 80041b2:	4b7a      	ldr	r3, [pc, #488]	; (800439c <weoShowSmallImage+0x2f4>)
 80041b4:	695a      	ldr	r2, [r3, #20]
 80041b6:	4b79      	ldr	r3, [pc, #484]	; (800439c <weoShowSmallImage+0x2f4>)
 80041b8:	2180      	movs	r1, #128	; 0x80
 80041ba:	0089      	lsls	r1, r1, #2
 80041bc:	430a      	orrs	r2, r1
 80041be:	615a      	str	r2, [r3, #20]

		width=imInfo[0];
 80041c0:	497a      	ldr	r1, [pc, #488]	; (80043ac <weoShowSmallImage+0x304>)
 80041c2:	187b      	adds	r3, r7, r1
 80041c4:	4a7a      	ldr	r2, [pc, #488]	; (80043b0 <weoShowSmallImage+0x308>)
 80041c6:	486f      	ldr	r0, [pc, #444]	; (8004384 <weoShowSmallImage+0x2dc>)
 80041c8:	4684      	mov	ip, r0
 80041ca:	44bc      	add	ip, r7
 80041cc:	4462      	add	r2, ip
 80041ce:	7812      	ldrb	r2, [r2, #0]
 80041d0:	701a      	strb	r2, [r3, #0]
		height=imInfo[1];
 80041d2:	4878      	ldr	r0, [pc, #480]	; (80043b4 <weoShowSmallImage+0x30c>)
 80041d4:	183b      	adds	r3, r7, r0
 80041d6:	4a76      	ldr	r2, [pc, #472]	; (80043b0 <weoShowSmallImage+0x308>)
 80041d8:	4c6a      	ldr	r4, [pc, #424]	; (8004384 <weoShowSmallImage+0x2dc>)
 80041da:	46a4      	mov	ip, r4
 80041dc:	44bc      	add	ip, r7
 80041de:	4462      	add	r2, ip
 80041e0:	7852      	ldrb	r2, [r2, #1]
 80041e2:	701a      	strb	r2, [r3, #0]

		len=width*height/2+2;
 80041e4:	187b      	adds	r3, r7, r1
 80041e6:	781b      	ldrb	r3, [r3, #0]
 80041e8:	183a      	adds	r2, r7, r0
 80041ea:	7812      	ldrb	r2, [r2, #0]
 80041ec:	4353      	muls	r3, r2
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	da00      	bge.n	80041f4 <weoShowSmallImage+0x14c>
 80041f2:	3301      	adds	r3, #1
 80041f4:	105b      	asrs	r3, r3, #1
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	3302      	adds	r3, #2
 80041fa:	b29a      	uxth	r2, r3
 80041fc:	4b6e      	ldr	r3, [pc, #440]	; (80043b8 <weoShowSmallImage+0x310>)
 80041fe:	801a      	strh	r2, [r3, #0]

		addrData=addr+0x02;
 8004200:	4b63      	ldr	r3, [pc, #396]	; (8004390 <weoShowSmallImage+0x2e8>)
 8004202:	18fb      	adds	r3, r7, r3
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	3302      	adds	r3, #2
 8004208:	496c      	ldr	r1, [pc, #432]	; (80043bc <weoShowSmallImage+0x314>)
 800420a:	187a      	adds	r2, r7, r1
 800420c:	6013      	str	r3, [r2, #0]
		addrArray[0]=addrData & 0xFF;
 800420e:	187b      	adds	r3, r7, r1
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	b2da      	uxtb	r2, r3
 8004214:	4b60      	ldr	r3, [pc, #384]	; (8004398 <weoShowSmallImage+0x2f0>)
 8004216:	485b      	ldr	r0, [pc, #364]	; (8004384 <weoShowSmallImage+0x2dc>)
 8004218:	4684      	mov	ip, r0
 800421a:	44bc      	add	ip, r7
 800421c:	4463      	add	r3, ip
 800421e:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addrData >> 8) & 0xFF;
 8004220:	187b      	adds	r3, r7, r1
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	0a1b      	lsrs	r3, r3, #8
 8004226:	b2da      	uxtb	r2, r3
 8004228:	4b5b      	ldr	r3, [pc, #364]	; (8004398 <weoShowSmallImage+0x2f0>)
 800422a:	4856      	ldr	r0, [pc, #344]	; (8004384 <weoShowSmallImage+0x2dc>)
 800422c:	4684      	mov	ip, r0
 800422e:	44bc      	add	ip, r7
 8004230:	4463      	add	r3, ip
 8004232:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addrData >> 16) & 0xFF;
 8004234:	187b      	adds	r3, r7, r1
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	0c1b      	lsrs	r3, r3, #16
 800423a:	b2da      	uxtb	r2, r3
 800423c:	4b56      	ldr	r3, [pc, #344]	; (8004398 <weoShowSmallImage+0x2f0>)
 800423e:	4851      	ldr	r0, [pc, #324]	; (8004384 <weoShowSmallImage+0x2dc>)
 8004240:	4684      	mov	ip, r0
 8004242:	44bc      	add	ip, r7
 8004244:	4463      	add	r3, ip
 8004246:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addrData >> 24) & 0xFF;
 8004248:	187b      	adds	r3, r7, r1
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	0e1b      	lsrs	r3, r3, #24
 800424e:	b2da      	uxtb	r2, r3
 8004250:	4b51      	ldr	r3, [pc, #324]	; (8004398 <weoShowSmallImage+0x2f0>)
 8004252:	494c      	ldr	r1, [pc, #304]	; (8004384 <weoShowSmallImage+0x2dc>)
 8004254:	468c      	mov	ip, r1
 8004256:	44bc      	add	ip, r7
 8004258:	4463      	add	r3, ip
 800425a:	70da      	strb	r2, [r3, #3]

		USART2->ICR|=USART_ICR_ORECF;
 800425c:	4b58      	ldr	r3, [pc, #352]	; (80043c0 <weoShowSmallImage+0x318>)
 800425e:	6a1a      	ldr	r2, [r3, #32]
 8004260:	4b57      	ldr	r3, [pc, #348]	; (80043c0 <weoShowSmallImage+0x318>)
 8004262:	2108      	movs	r1, #8
 8004264:	430a      	orrs	r2, r1
 8004266:	621a      	str	r2, [r3, #32]
		memCMD = 0x13; //read command with 4-byte address
 8004268:	484a      	ldr	r0, [pc, #296]	; (8004394 <weoShowSmallImage+0x2ec>)
 800426a:	183b      	adds	r3, r7, r0
 800426c:	2213      	movs	r2, #19
 800426e:	701a      	strb	r2, [r3, #0]

		GPIOB->ODR &= ~(1 <<9);	//reset cs
 8004270:	4b4a      	ldr	r3, [pc, #296]	; (800439c <weoShowSmallImage+0x2f4>)
 8004272:	695a      	ldr	r2, [r3, #20]
 8004274:	4b49      	ldr	r3, [pc, #292]	; (800439c <weoShowSmallImage+0x2f4>)
 8004276:	494a      	ldr	r1, [pc, #296]	; (80043a0 <weoShowSmallImage+0x2f8>)
 8004278:	400a      	ands	r2, r1
 800427a:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50);//read command with 4-byte address
 800427c:	1839      	adds	r1, r7, r0
 800427e:	4849      	ldr	r0, [pc, #292]	; (80043a4 <weoShowSmallImage+0x2fc>)
 8004280:	2332      	movs	r3, #50	; 0x32
 8004282:	2201      	movs	r2, #1
 8004284:	f005 f8b0 	bl	80093e8 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3],1, 50);	//send address
 8004288:	2408      	movs	r4, #8
 800428a:	193b      	adds	r3, r7, r4
 800428c:	1cd9      	adds	r1, r3, #3
 800428e:	4845      	ldr	r0, [pc, #276]	; (80043a4 <weoShowSmallImage+0x2fc>)
 8004290:	2332      	movs	r3, #50	; 0x32
 8004292:	2201      	movs	r2, #1
 8004294:	f005 f8a8 	bl	80093e8 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2],1, 50);	//send address
 8004298:	193b      	adds	r3, r7, r4
 800429a:	1c99      	adds	r1, r3, #2
 800429c:	4841      	ldr	r0, [pc, #260]	; (80043a4 <weoShowSmallImage+0x2fc>)
 800429e:	2332      	movs	r3, #50	; 0x32
 80042a0:	2201      	movs	r2, #1
 80042a2:	f005 f8a1 	bl	80093e8 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1],1, 50);	//send address
 80042a6:	193b      	adds	r3, r7, r4
 80042a8:	1c59      	adds	r1, r3, #1
 80042aa:	483e      	ldr	r0, [pc, #248]	; (80043a4 <weoShowSmallImage+0x2fc>)
 80042ac:	2332      	movs	r3, #50	; 0x32
 80042ae:	2201      	movs	r2, #1
 80042b0:	f005 f89a 	bl	80093e8 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0],1, 50);	//send address
 80042b4:	1939      	adds	r1, r7, r4
 80042b6:	483b      	ldr	r0, [pc, #236]	; (80043a4 <weoShowSmallImage+0x2fc>)
 80042b8:	2332      	movs	r3, #50	; 0x32
 80042ba:	2201      	movs	r2, #1
 80042bc:	f005 f894 	bl	80093e8 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, (uint8_t*) &MEM_Buffer,len, 5000);// 7 information bits about the image
 80042c0:	4b3d      	ldr	r3, [pc, #244]	; (80043b8 <weoShowSmallImage+0x310>)
 80042c2:	881a      	ldrh	r2, [r3, #0]
 80042c4:	4b38      	ldr	r3, [pc, #224]	; (80043a8 <weoShowSmallImage+0x300>)
 80042c6:	2110      	movs	r1, #16
 80042c8:	1879      	adds	r1, r7, r1
 80042ca:	4836      	ldr	r0, [pc, #216]	; (80043a4 <weoShowSmallImage+0x2fc>)
 80042cc:	f005 f9e4 	bl	8009698 <HAL_SPI_Receive>
		GPIOB->ODR |= 1 << 9;	// set cs
 80042d0:	4b32      	ldr	r3, [pc, #200]	; (800439c <weoShowSmallImage+0x2f4>)
 80042d2:	695a      	ldr	r2, [r3, #20]
 80042d4:	4b31      	ldr	r3, [pc, #196]	; (800439c <weoShowSmallImage+0x2f4>)
 80042d6:	2180      	movs	r1, #128	; 0x80
 80042d8:	0089      	lsls	r1, r1, #2
 80042da:	430a      	orrs	r2, r1
 80042dc:	615a      	str	r2, [r3, #20]

		decY=0x01;
 80042de:	4b39      	ldr	r3, [pc, #228]	; (80043c4 <weoShowSmallImage+0x31c>)
 80042e0:	2201      	movs	r2, #1
 80042e2:	701a      	strb	r2, [r3, #0]
		if(imY % 2 !=0){
 80042e4:	4b29      	ldr	r3, [pc, #164]	; (800438c <weoShowSmallImage+0x2e4>)
 80042e6:	4a27      	ldr	r2, [pc, #156]	; (8004384 <weoShowSmallImage+0x2dc>)
 80042e8:	4694      	mov	ip, r2
 80042ea:	44bc      	add	ip, r7
 80042ec:	4463      	add	r3, ip
 80042ee:	781b      	ldrb	r3, [r3, #0]
 80042f0:	2201      	movs	r2, #1
 80042f2:	4013      	ands	r3, r2
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d002      	beq.n	8004300 <weoShowSmallImage+0x258>
			decY=0x02;
 80042fa:	4b32      	ldr	r3, [pc, #200]	; (80043c4 <weoShowSmallImage+0x31c>)
 80042fc:	2202      	movs	r2, #2
 80042fe:	701a      	strb	r2, [r3, #0]
		}
		weoDrawRectangleFilled(imX, imY, imX+width-1, imY+height-decY, 0xFF,MEM_Buffer);	//    0xFF - 
 8004300:	4b21      	ldr	r3, [pc, #132]	; (8004388 <weoShowSmallImage+0x2e0>)
 8004302:	4920      	ldr	r1, [pc, #128]	; (8004384 <weoShowSmallImage+0x2dc>)
 8004304:	187a      	adds	r2, r7, r1
 8004306:	18d2      	adds	r2, r2, r3
 8004308:	4b28      	ldr	r3, [pc, #160]	; (80043ac <weoShowSmallImage+0x304>)
 800430a:	18fb      	adds	r3, r7, r3
 800430c:	7812      	ldrb	r2, [r2, #0]
 800430e:	781b      	ldrb	r3, [r3, #0]
 8004310:	18d3      	adds	r3, r2, r3
 8004312:	b2db      	uxtb	r3, r3
 8004314:	3b01      	subs	r3, #1
 8004316:	b2dc      	uxtb	r4, r3
 8004318:	4b1c      	ldr	r3, [pc, #112]	; (800438c <weoShowSmallImage+0x2e4>)
 800431a:	187a      	adds	r2, r7, r1
 800431c:	18d2      	adds	r2, r2, r3
 800431e:	4b25      	ldr	r3, [pc, #148]	; (80043b4 <weoShowSmallImage+0x30c>)
 8004320:	18fb      	adds	r3, r7, r3
 8004322:	7812      	ldrb	r2, [r2, #0]
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	18d3      	adds	r3, r2, r3
 8004328:	b2da      	uxtb	r2, r3
 800432a:	4b26      	ldr	r3, [pc, #152]	; (80043c4 <weoShowSmallImage+0x31c>)
 800432c:	781b      	ldrb	r3, [r3, #0]
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	b2da      	uxtb	r2, r3
 8004332:	4b16      	ldr	r3, [pc, #88]	; (800438c <weoShowSmallImage+0x2e4>)
 8004334:	4913      	ldr	r1, [pc, #76]	; (8004384 <weoShowSmallImage+0x2dc>)
 8004336:	468c      	mov	ip, r1
 8004338:	44bc      	add	ip, r7
 800433a:	4463      	add	r3, ip
 800433c:	7819      	ldrb	r1, [r3, #0]
 800433e:	4b12      	ldr	r3, [pc, #72]	; (8004388 <weoShowSmallImage+0x2e0>)
 8004340:	4810      	ldr	r0, [pc, #64]	; (8004384 <weoShowSmallImage+0x2dc>)
 8004342:	4684      	mov	ip, r0
 8004344:	44bc      	add	ip, r7
 8004346:	4463      	add	r3, ip
 8004348:	7818      	ldrb	r0, [r3, #0]
 800434a:	2310      	movs	r3, #16
 800434c:	18fb      	adds	r3, r7, r3
 800434e:	9301      	str	r3, [sp, #4]
 8004350:	23ff      	movs	r3, #255	; 0xff
 8004352:	9300      	str	r3, [sp, #0]
 8004354:	0013      	movs	r3, r2
 8004356:	0022      	movs	r2, r4
 8004358:	f7fe ff92 	bl	8003280 <weoDrawRectangleFilled>
		cmd2Execute=0;
 800435c:	4b1a      	ldr	r3, [pc, #104]	; (80043c8 <weoShowSmallImage+0x320>)
 800435e:	2200      	movs	r2, #0
 8004360:	701a      	strb	r2, [r3, #0]
//		while(BFEN==0){};
		GPIOC->ODR |= 1 << 6;	//set BF
 8004362:	4b1a      	ldr	r3, [pc, #104]	; (80043cc <weoShowSmallImage+0x324>)
 8004364:	695a      	ldr	r2, [r3, #20]
 8004366:	4b19      	ldr	r3, [pc, #100]	; (80043cc <weoShowSmallImage+0x324>)
 8004368:	2140      	movs	r1, #64	; 0x40
 800436a:	430a      	orrs	r2, r1
 800436c:	615a      	str	r2, [r3, #20]
	}
 800436e:	46c0      	nop			; (mov r8, r8)
 8004370:	0018      	movs	r0, r3
 8004372:	46bd      	mov	sp, r7
 8004374:	4b16      	ldr	r3, [pc, #88]	; (80043d0 <weoShowSmallImage+0x328>)
 8004376:	449d      	add	sp, r3
 8004378:	bd90      	pop	{r4, r7, pc}
 800437a:	46c0      	nop			; (mov r8, r8)
 800437c:	ffffdfd4 	.word	0xffffdfd4
 8004380:	ffffdfe7 	.word	0xffffdfe7
 8004384:	00002020 	.word	0x00002020
 8004388:	ffffdfe6 	.word	0xffffdfe6
 800438c:	ffffdfe5 	.word	0xffffdfe5
 8004390:	0000201c 	.word	0x0000201c
 8004394:	00002013 	.word	0x00002013
 8004398:	ffffdfe8 	.word	0xffffdfe8
 800439c:	50000400 	.word	0x50000400
 80043a0:	fffffdff 	.word	0xfffffdff
 80043a4:	200000b4 	.word	0x200000b4
 80043a8:	00001388 	.word	0x00001388
 80043ac:	0000201b 	.word	0x0000201b
 80043b0:	ffffdfec 	.word	0xffffdfec
 80043b4:	0000201a 	.word	0x0000201a
 80043b8:	20000d00 	.word	0x20000d00
 80043bc:	00002014 	.word	0x00002014
 80043c0:	40004400 	.word	0x40004400
 80043c4:	20000b19 	.word	0x20000b19
 80043c8:	20000b76 	.word	0x20000b76
 80043cc:	50000800 	.word	0x50000800
 80043d0:	00002024 	.word	0x00002024

080043d4 <MEM_GetID>:
		dat = 0x04;
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &dat, 1, 5);//write disable Is it neccessary, if WP pin is used????????????????????????????
		GPIOB->ODR |= 1 << 9;	// set cs
//    GPIOC->ODR &= ~(1 << 14);//Write Disable
	}
	uint32_t MEM_GetID(void) {
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b082      	sub	sp, #8
 80043d8:	af00      	add	r7, sp, #0
		uint8_t dat;
		uint8_t tmp[1] = { 0x00 };
 80043da:	1d3b      	adds	r3, r7, #4
 80043dc:	4a29      	ldr	r2, [pc, #164]	; (8004484 <MEM_GetID+0xb0>)
 80043de:	7812      	ldrb	r2, [r2, #0]
 80043e0:	701a      	strb	r2, [r3, #0]
		dat = 0x9E;
 80043e2:	1dfb      	adds	r3, r7, #7
 80043e4:	229e      	movs	r2, #158	; 0x9e
 80043e6:	701a      	strb	r2, [r3, #0]
		GPIOB->ODR &= ~(1 <<9);	//reset cs
 80043e8:	4b27      	ldr	r3, [pc, #156]	; (8004488 <MEM_GetID+0xb4>)
 80043ea:	695a      	ldr	r2, [r3, #20]
 80043ec:	4b26      	ldr	r3, [pc, #152]	; (8004488 <MEM_GetID+0xb4>)
 80043ee:	4927      	ldr	r1, [pc, #156]	; (800448c <MEM_GetID+0xb8>)
 80043f0:	400a      	ands	r2, r1
 80043f2:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &dat, 1, 50);	//read ID command
 80043f4:	1df9      	adds	r1, r7, #7
 80043f6:	4826      	ldr	r0, [pc, #152]	; (8004490 <MEM_GetID+0xbc>)
 80043f8:	2332      	movs	r3, #50	; 0x32
 80043fa:	2201      	movs	r2, #1
 80043fc:	f004 fff4 	bl	80093e8 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 8004400:	23fa      	movs	r3, #250	; 0xfa
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	1d39      	adds	r1, r7, #4
 8004406:	4822      	ldr	r0, [pc, #136]	; (8004490 <MEM_GetID+0xbc>)
 8004408:	2201      	movs	r2, #1
 800440a:	f005 f945 	bl	8009698 <HAL_SPI_Receive>
		MEM_ID = (uint32_t) tmp[0];
 800440e:	1d3b      	adds	r3, r7, #4
 8004410:	781b      	ldrb	r3, [r3, #0]
 8004412:	001a      	movs	r2, r3
 8004414:	4b1f      	ldr	r3, [pc, #124]	; (8004494 <MEM_GetID+0xc0>)
 8004416:	601a      	str	r2, [r3, #0]
		MEM_ID <<= 8;                    			//MSB
 8004418:	4b1e      	ldr	r3, [pc, #120]	; (8004494 <MEM_GetID+0xc0>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	021a      	lsls	r2, r3, #8
 800441e:	4b1d      	ldr	r3, [pc, #116]	; (8004494 <MEM_GetID+0xc0>)
 8004420:	601a      	str	r2, [r3, #0]
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 8004422:	23fa      	movs	r3, #250	; 0xfa
 8004424:	009b      	lsls	r3, r3, #2
 8004426:	1d39      	adds	r1, r7, #4
 8004428:	4819      	ldr	r0, [pc, #100]	; (8004490 <MEM_GetID+0xbc>)
 800442a:	2201      	movs	r2, #1
 800442c:	f005 f934 	bl	8009698 <HAL_SPI_Receive>
		MEM_ID += (uint32_t) tmp[0];
 8004430:	1d3b      	adds	r3, r7, #4
 8004432:	781b      	ldrb	r3, [r3, #0]
 8004434:	001a      	movs	r2, r3
 8004436:	4b17      	ldr	r3, [pc, #92]	; (8004494 <MEM_GetID+0xc0>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	18d2      	adds	r2, r2, r3
 800443c:	4b15      	ldr	r3, [pc, #84]	; (8004494 <MEM_GetID+0xc0>)
 800443e:	601a      	str	r2, [r3, #0]
		MEM_ID <<= 8;
 8004440:	4b14      	ldr	r3, [pc, #80]	; (8004494 <MEM_GetID+0xc0>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	021a      	lsls	r2, r3, #8
 8004446:	4b13      	ldr	r3, [pc, #76]	; (8004494 <MEM_GetID+0xc0>)
 8004448:	601a      	str	r2, [r3, #0]
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 800444a:	23fa      	movs	r3, #250	; 0xfa
 800444c:	009b      	lsls	r3, r3, #2
 800444e:	1d39      	adds	r1, r7, #4
 8004450:	480f      	ldr	r0, [pc, #60]	; (8004490 <MEM_GetID+0xbc>)
 8004452:	2201      	movs	r2, #1
 8004454:	f005 f920 	bl	8009698 <HAL_SPI_Receive>
		MEM_ID += (uint32_t) tmp[0];
 8004458:	1d3b      	adds	r3, r7, #4
 800445a:	781b      	ldrb	r3, [r3, #0]
 800445c:	001a      	movs	r2, r3
 800445e:	4b0d      	ldr	r3, [pc, #52]	; (8004494 <MEM_GetID+0xc0>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	18d2      	adds	r2, r2, r3
 8004464:	4b0b      	ldr	r3, [pc, #44]	; (8004494 <MEM_GetID+0xc0>)
 8004466:	601a      	str	r2, [r3, #0]
		GPIOB->ODR |= 1 << 9;                    			// set cs
 8004468:	4b07      	ldr	r3, [pc, #28]	; (8004488 <MEM_GetID+0xb4>)
 800446a:	695a      	ldr	r2, [r3, #20]
 800446c:	4b06      	ldr	r3, [pc, #24]	; (8004488 <MEM_GetID+0xb4>)
 800446e:	2180      	movs	r1, #128	; 0x80
 8004470:	0089      	lsls	r1, r1, #2
 8004472:	430a      	orrs	r2, r1
 8004474:	615a      	str	r2, [r3, #20]
		return (MEM_ID);
 8004476:	4b07      	ldr	r3, [pc, #28]	; (8004494 <MEM_GetID+0xc0>)
 8004478:	681b      	ldr	r3, [r3, #0]
	}
 800447a:	0018      	movs	r0, r3
 800447c:	46bd      	mov	sp, r7
 800447e:	b002      	add	sp, #8
 8004480:	bd80      	pop	{r7, pc}
 8004482:	46c0      	nop			; (mov r8, r8)
 8004484:	0800d9e8 	.word	0x0800d9e8
 8004488:	50000400 	.word	0x50000400
 800448c:	fffffdff 	.word	0xfffffdff
 8004490:	200000b4 	.word	0x200000b4
 8004494:	20000060 	.word	0x20000060

08004498 <Scount>:
		GPIOB->ODR |= 1 << 9;    // set cs
		//    GPIOC->ODR &= ~(1 << 14);//Write Disable
	}
//==================================================================================================================================

	uint16_t Scount(void){
 8004498:	b580      	push	{r7, lr}
 800449a:	af00      	add	r7, sp, #0

	}
 800449c:	46c0      	nop			; (mov r8, r8)
 800449e:	0018      	movs	r0, r3
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}

080044a4 <cmdExecute>:
//====================================================================================================================
	uint8_t cmdExecute(uint8_t cmd2Execute){
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b082      	sub	sp, #8
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	0002      	movs	r2, r0
 80044ac:	1dfb      	adds	r3, r7, #7
 80044ae:	701a      	strb	r2, [r3, #0]
		if(cmd[0]==0x10){return;}	// protection against short peaks while cmd 10h
 80044b0:	4b82      	ldr	r3, [pc, #520]	; (80046bc <cmdExecute+0x218>)
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	2b10      	cmp	r3, #16
 80044b6:	d100      	bne.n	80044ba <cmdExecute+0x16>
 80044b8:	e0f7      	b.n	80046aa <cmdExecute+0x206>
		if(soundReady==0){return;}
 80044ba:	4b81      	ldr	r3, [pc, #516]	; (80046c0 <cmdExecute+0x21c>)
 80044bc:	781b      	ldrb	r3, [r3, #0]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d100      	bne.n	80044c4 <cmdExecute+0x20>
 80044c2:	e0f4      	b.n	80046ae <cmdExecute+0x20a>
//		if(cmd[0]==00){return;}
		if (bf4me!=0x00){return;}	// protection against false BF resets
 80044c4:	4b7f      	ldr	r3, [pc, #508]	; (80046c4 <cmdExecute+0x220>)
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d000      	beq.n	80044ce <cmdExecute+0x2a>
 80044cc:	e0f1      	b.n	80046b2 <cmdExecute+0x20e>
		USART2->ICR|=USART_ICR_ORECF;
 80044ce:	4b7e      	ldr	r3, [pc, #504]	; (80046c8 <cmdExecute+0x224>)
 80044d0:	6a1a      	ldr	r2, [r3, #32]
 80044d2:	4b7d      	ldr	r3, [pc, #500]	; (80046c8 <cmdExecute+0x224>)
 80044d4:	2108      	movs	r1, #8
 80044d6:	430a      	orrs	r2, r1
 80044d8:	621a      	str	r2, [r3, #32]

				}
		if(cmd2Execute==0x10){

				}
		if(cmd2Execute==0x11){
 80044da:	1dfb      	adds	r3, r7, #7
 80044dc:	781b      	ldrb	r3, [r3, #0]
 80044de:	2b11      	cmp	r3, #17
 80044e0:	d113      	bne.n	800450a <cmdExecute+0x66>
			GPIOC->ODR &=~ GPIO_ODR_OD6;
 80044e2:	4b7a      	ldr	r3, [pc, #488]	; (80046cc <cmdExecute+0x228>)
 80044e4:	695a      	ldr	r2, [r3, #20]
 80044e6:	4b79      	ldr	r3, [pc, #484]	; (80046cc <cmdExecute+0x228>)
 80044e8:	2140      	movs	r1, #64	; 0x40
 80044ea:	438a      	bics	r2, r1
 80044ec:	615a      	str	r2, [r3, #20]
			bf4me=0x11;	//set BF flag 4 me
 80044ee:	4b75      	ldr	r3, [pc, #468]	; (80046c4 <cmdExecute+0x220>)
 80044f0:	2211      	movs	r2, #17
 80044f2:	701a      	strb	r2, [r3, #0]
//			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF
			weoShowFullScreen(picNum);
 80044f4:	4b76      	ldr	r3, [pc, #472]	; (80046d0 <cmdExecute+0x22c>)
 80044f6:	781b      	ldrb	r3, [r3, #0]
 80044f8:	0018      	movs	r0, r3
 80044fa:	f7ff fd2b 	bl	8003f54 <weoShowFullScreen>
//			weoShowFullScreenDMA(picNum);
			USART2->ICR|=USART_ICR_ORECF;
 80044fe:	4b72      	ldr	r3, [pc, #456]	; (80046c8 <cmdExecute+0x224>)
 8004500:	6a1a      	ldr	r2, [r3, #32]
 8004502:	4b71      	ldr	r3, [pc, #452]	; (80046c8 <cmdExecute+0x224>)
 8004504:	2108      	movs	r1, #8
 8004506:	430a      	orrs	r2, r1
 8004508:	621a      	str	r2, [r3, #32]
				}
		if(cmd2Execute==0x12){
 800450a:	1dfb      	adds	r3, r7, #7
 800450c:	781b      	ldrb	r3, [r3, #0]
 800450e:	2b12      	cmp	r3, #18
 8004510:	d10d      	bne.n	800452e <cmdExecute+0x8a>
			bf4me=0x12;	//set BF flag 4 me
 8004512:	4b6c      	ldr	r3, [pc, #432]	; (80046c4 <cmdExecute+0x220>)
 8004514:	2212      	movs	r2, #18
 8004516:	701a      	strb	r2, [r3, #0]
//			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF
//			weoShowSmallImageDMA(picNum,imX,imY);
			weoShowSmallImage(picNum,imX,imY);
 8004518:	4b6d      	ldr	r3, [pc, #436]	; (80046d0 <cmdExecute+0x22c>)
 800451a:	7818      	ldrb	r0, [r3, #0]
 800451c:	4b6d      	ldr	r3, [pc, #436]	; (80046d4 <cmdExecute+0x230>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	b2d9      	uxtb	r1, r3
 8004522:	4b6d      	ldr	r3, [pc, #436]	; (80046d8 <cmdExecute+0x234>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	b2db      	uxtb	r3, r3
 8004528:	001a      	movs	r2, r3
 800452a:	f7ff fdbd 	bl	80040a8 <weoShowSmallImage>
				}
		if(cmd2Execute==0x13){
 800452e:	1dfb      	adds	r3, r7, #7
 8004530:	781b      	ldrb	r3, [r3, #0]
 8004532:	2b13      	cmp	r3, #19
 8004534:	d10d      	bne.n	8004552 <cmdExecute+0xae>
			bf4me=0x13;	//set BF flag 4 me
 8004536:	4b63      	ldr	r3, [pc, #396]	; (80046c4 <cmdExecute+0x220>)
 8004538:	2213      	movs	r2, #19
 800453a:	701a      	strb	r2, [r3, #0]
//			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF

//			printASCIIarray_old(imX,imY, strLen,dataASCII);
			printASCIIarray(imX,imY, strLen,dataASCII);
 800453c:	4b65      	ldr	r3, [pc, #404]	; (80046d4 <cmdExecute+0x230>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	b2d8      	uxtb	r0, r3
 8004542:	4b65      	ldr	r3, [pc, #404]	; (80046d8 <cmdExecute+0x234>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	b2d9      	uxtb	r1, r3
 8004548:	4b64      	ldr	r3, [pc, #400]	; (80046dc <cmdExecute+0x238>)
 800454a:	781a      	ldrb	r2, [r3, #0]
 800454c:	4b64      	ldr	r3, [pc, #400]	; (80046e0 <cmdExecute+0x23c>)
 800454e:	f000 f8d1 	bl	80046f4 <printASCIIarray>
				}
		if(cmd2Execute==0x14){
 8004552:	1dfb      	adds	r3, r7, #7
 8004554:	781b      	ldrb	r3, [r3, #0]
 8004556:	2b14      	cmp	r3, #20
 8004558:	d13e      	bne.n	80045d8 <cmdExecute+0x134>
//			if(soundReady!=1){return;}
			bf4me=0x14;	//set BF flag 4 me
 800455a:	4b5a      	ldr	r3, [pc, #360]	; (80046c4 <cmdExecute+0x220>)
 800455c:	2214      	movs	r2, #20
 800455e:	701a      	strb	r2, [r3, #0]
			if(numSound==0x01){
 8004560:	4b60      	ldr	r3, [pc, #384]	; (80046e4 <cmdExecute+0x240>)
 8004562:	781b      	ldrb	r3, [r3, #0]
 8004564:	2b01      	cmp	r3, #1
 8004566:	d116      	bne.n	8004596 <cmdExecute+0xf2>
				if(soundReady!=0){
 8004568:	4b55      	ldr	r3, [pc, #340]	; (80046c0 <cmdExecute+0x21c>)
 800456a:	781b      	ldrb	r3, [r3, #0]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d012      	beq.n	8004596 <cmdExecute+0xf2>
				soundReady=0;
 8004570:	4b53      	ldr	r3, [pc, #332]	; (80046c0 <cmdExecute+0x21c>)
 8004572:	2200      	movs	r2, #0
 8004574:	701a      	strb	r2, [r3, #0]
				USART2->ICR|=USART_ICR_ORECF;
 8004576:	4b54      	ldr	r3, [pc, #336]	; (80046c8 <cmdExecute+0x224>)
 8004578:	6a1a      	ldr	r2, [r3, #32]
 800457a:	4b53      	ldr	r3, [pc, #332]	; (80046c8 <cmdExecute+0x224>)
 800457c:	2108      	movs	r1, #8
 800457e:	430a      	orrs	r2, r1
 8004580:	621a      	str	r2, [r3, #32]
				squeak_single(signal);
 8004582:	4b59      	ldr	r3, [pc, #356]	; (80046e8 <cmdExecute+0x244>)
 8004584:	0018      	movs	r0, r3
 8004586:	f000 fa3f 	bl	8004a08 <squeak_single>
				USART2->ICR|=USART_ICR_ORECF;
 800458a:	4b4f      	ldr	r3, [pc, #316]	; (80046c8 <cmdExecute+0x224>)
 800458c:	6a1a      	ldr	r2, [r3, #32]
 800458e:	4b4e      	ldr	r3, [pc, #312]	; (80046c8 <cmdExecute+0x224>)
 8004590:	2108      	movs	r1, #8
 8004592:	430a      	orrs	r2, r1
 8004594:	621a      	str	r2, [r3, #32]
				}
			}
			if(numSound==0x02){
 8004596:	4b53      	ldr	r3, [pc, #332]	; (80046e4 <cmdExecute+0x240>)
 8004598:	781b      	ldrb	r3, [r3, #0]
 800459a:	2b02      	cmp	r3, #2
 800459c:	d103      	bne.n	80045a6 <cmdExecute+0x102>
//				soundReady=0;
				squeak_double(signal);
 800459e:	4b52      	ldr	r3, [pc, #328]	; (80046e8 <cmdExecute+0x244>)
 80045a0:	0018      	movs	r0, r3
 80045a2:	f000 fad9 	bl	8004b58 <squeak_double>
			}
			if(numSound==0x03){
 80045a6:	4b4f      	ldr	r3, [pc, #316]	; (80046e4 <cmdExecute+0x240>)
 80045a8:	781b      	ldrb	r3, [r3, #0]
 80045aa:	2b03      	cmp	r3, #3
 80045ac:	d103      	bne.n	80045b6 <cmdExecute+0x112>
//				soundReady=0;
				squeak_triple(signal);
 80045ae:	4b4e      	ldr	r3, [pc, #312]	; (80046e8 <cmdExecute+0x244>)
 80045b0:	0018      	movs	r0, r3
 80045b2:	f000 faff 	bl	8004bb4 <squeak_triple>
				}
			if(numSound==0x04){
 80045b6:	4b4b      	ldr	r3, [pc, #300]	; (80046e4 <cmdExecute+0x240>)
 80045b8:	781b      	ldrb	r3, [r3, #0]
 80045ba:	2b04      	cmp	r3, #4
 80045bc:	d103      	bne.n	80045c6 <cmdExecute+0x122>
//				soundReady=0;
				squeak_long(signal);
 80045be:	4b4a      	ldr	r3, [pc, #296]	; (80046e8 <cmdExecute+0x244>)
 80045c0:	0018      	movs	r0, r3
 80045c2:	f000 fa59 	bl	8004a78 <squeak_long>
				}
//			if(numSound!=1){
//			HAL_Delay(500);
//			}
			cmd2Execute=0;
 80045c6:	1dfb      	adds	r3, r7, #7
 80045c8:	2200      	movs	r2, #0
 80045ca:	701a      	strb	r2, [r3, #0]
//			while(BFEN==0){};
			GPIOC->ODR |= 1 << 6;	//set BF
 80045cc:	4b3f      	ldr	r3, [pc, #252]	; (80046cc <cmdExecute+0x228>)
 80045ce:	695a      	ldr	r2, [r3, #20]
 80045d0:	4b3e      	ldr	r3, [pc, #248]	; (80046cc <cmdExecute+0x228>)
 80045d2:	2140      	movs	r1, #64	; 0x40
 80045d4:	430a      	orrs	r2, r1
 80045d6:	615a      	str	r2, [r3, #20]

		}
		if(cmd2Execute==0x15){
 80045d8:	1dfb      	adds	r3, r7, #7
 80045da:	781b      	ldrb	r3, [r3, #0]
 80045dc:	2b15      	cmp	r3, #21
 80045de:	d153      	bne.n	8004688 <cmdExecute+0x1e4>
			bf4me=0x15;	//set BF flag 4 me
 80045e0:	4b38      	ldr	r3, [pc, #224]	; (80046c4 <cmdExecute+0x220>)
 80045e2:	2215      	movs	r2, #21
 80045e4:	701a      	strb	r2, [r3, #0]
			I2C_SOUND_ChangePage(0x01);
 80045e6:	2001      	movs	r0, #1
 80045e8:	f7fe ff2e 	bl	8003448 <I2C_SOUND_ChangePage>
//			WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
			if(volume==0x00){
 80045ec:	4b3f      	ldr	r3, [pc, #252]	; (80046ec <cmdExecute+0x248>)
 80045ee:	781b      	ldrb	r3, [r3, #0]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d106      	bne.n	8004602 <cmdExecute+0x15e>
				I2C_SOUND_ChangePage(0x01);
 80045f4:	2001      	movs	r0, #1
 80045f6:	f7fe ff27 	bl	8003448 <I2C_SOUND_ChangePage>
				WriteReg_I2C_SOUND(0x2E,0xFF);// mute
 80045fa:	21ff      	movs	r1, #255	; 0xff
 80045fc:	202e      	movs	r0, #46	; 0x2e
 80045fe:	f7fe ff41 	bl	8003484 <WriteReg_I2C_SOUND>
			}
			I2C_SOUND_ChangePage(0x01);
 8004602:	2001      	movs	r0, #1
 8004604:	f7fe ff20 	bl	8003448 <I2C_SOUND_ChangePage>
			WriteReg_I2C_SOUND(0x2E, volume);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000) FF- speaker muted, 0x00 - 0x74 - available
 8004608:	4b38      	ldr	r3, [pc, #224]	; (80046ec <cmdExecute+0x248>)
 800460a:	781b      	ldrb	r3, [r3, #0]
 800460c:	0019      	movs	r1, r3
 800460e:	202e      	movs	r0, #46	; 0x2e
 8004610:	f7fe ff38 	bl	8003484 <WriteReg_I2C_SOUND>

			if(contrast==0x00){
 8004614:	4b36      	ldr	r3, [pc, #216]	; (80046f0 <cmdExecute+0x24c>)
 8004616:	781b      	ldrb	r3, [r3, #0]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d102      	bne.n	8004622 <cmdExecute+0x17e>
				weoClear();
 800461c:	f7fe fdcc 	bl	80031b8 <weoClear>
 8004620:	e029      	b.n	8004676 <cmdExecute+0x1d2>
			}
			else{
				GPIOA->ODR &= ~(1 << 6);	//reset cs
 8004622:	23a0      	movs	r3, #160	; 0xa0
 8004624:	05db      	lsls	r3, r3, #23
 8004626:	695a      	ldr	r2, [r3, #20]
 8004628:	23a0      	movs	r3, #160	; 0xa0
 800462a:	05db      	lsls	r3, r3, #23
 800462c:	2140      	movs	r1, #64	; 0x40
 800462e:	438a      	bics	r2, r1
 8004630:	615a      	str	r2, [r3, #20]
				GPIOA->ODR &= ~(1 << 7);	// reset dc
 8004632:	23a0      	movs	r3, #160	; 0xa0
 8004634:	05db      	lsls	r3, r3, #23
 8004636:	695a      	ldr	r2, [r3, #20]
 8004638:	23a0      	movs	r3, #160	; 0xa0
 800463a:	05db      	lsls	r3, r3, #23
 800463c:	2180      	movs	r1, #128	; 0x80
 800463e:	438a      	bics	r2, r1
 8004640:	615a      	str	r2, [r3, #20]
				USART_AS_SPI_sendCMD(0x81);	//Contrast Level
 8004642:	2081      	movs	r0, #129	; 0x81
 8004644:	f7fe fd3a 	bl	80030bc <USART_AS_SPI_sendCMD>
				USART_AS_SPI_sendCMD(contrast*0x10);
 8004648:	4b29      	ldr	r3, [pc, #164]	; (80046f0 <cmdExecute+0x24c>)
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	011b      	lsls	r3, r3, #4
 800464e:	b2db      	uxtb	r3, r3
 8004650:	0018      	movs	r0, r3
 8004652:	f7fe fd33 	bl	80030bc <USART_AS_SPI_sendCMD>
				GPIOA->ODR |= 1 << 7;	//set dc
 8004656:	23a0      	movs	r3, #160	; 0xa0
 8004658:	05db      	lsls	r3, r3, #23
 800465a:	695a      	ldr	r2, [r3, #20]
 800465c:	23a0      	movs	r3, #160	; 0xa0
 800465e:	05db      	lsls	r3, r3, #23
 8004660:	2180      	movs	r1, #128	; 0x80
 8004662:	430a      	orrs	r2, r1
 8004664:	615a      	str	r2, [r3, #20]
				GPIOA->ODR |= 1 << 6;	//set cs
 8004666:	23a0      	movs	r3, #160	; 0xa0
 8004668:	05db      	lsls	r3, r3, #23
 800466a:	695a      	ldr	r2, [r3, #20]
 800466c:	23a0      	movs	r3, #160	; 0xa0
 800466e:	05db      	lsls	r3, r3, #23
 8004670:	2140      	movs	r1, #64	; 0x40
 8004672:	430a      	orrs	r2, r1
 8004674:	615a      	str	r2, [r3, #20]
			}
//			bf4me=0x15;	//set BF flag 4 me
			cmd2Execute=0;
 8004676:	1dfb      	adds	r3, r7, #7
 8004678:	2200      	movs	r2, #0
 800467a:	701a      	strb	r2, [r3, #0]
//			while(BFEN==0){};
			GPIOC->ODR |= 1 << 6;	//set BF
 800467c:	4b13      	ldr	r3, [pc, #76]	; (80046cc <cmdExecute+0x228>)
 800467e:	695a      	ldr	r2, [r3, #20]
 8004680:	4b12      	ldr	r3, [pc, #72]	; (80046cc <cmdExecute+0x228>)
 8004682:	2140      	movs	r1, #64	; 0x40
 8004684:	430a      	orrs	r2, r1
 8004686:	615a      	str	r2, [r3, #20]
		}
		if(cmd2Execute==0x16){
 8004688:	1dfb      	adds	r3, r7, #7
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	2b16      	cmp	r3, #22
 800468e:	d102      	bne.n	8004696 <cmdExecute+0x1f2>
			bf4me=0x16;	//set BF flag 4 me
 8004690:	4b0c      	ldr	r3, [pc, #48]	; (80046c4 <cmdExecute+0x220>)
 8004692:	2216      	movs	r2, #22
 8004694:	701a      	strb	r2, [r3, #0]

				}
		if(cmd2Execute==0x00){

				}
		if(cmd2Execute=0x00){
 8004696:	1dfb      	adds	r3, r7, #7
 8004698:	2200      	movs	r2, #0
 800469a:	701a      	strb	r2, [r3, #0]

				}
//			}
//		}
		USART2->ICR|=USART_ICR_ORECF;
 800469c:	4b0a      	ldr	r3, [pc, #40]	; (80046c8 <cmdExecute+0x224>)
 800469e:	6a1a      	ldr	r2, [r3, #32]
 80046a0:	4b09      	ldr	r3, [pc, #36]	; (80046c8 <cmdExecute+0x224>)
 80046a2:	2108      	movs	r1, #8
 80046a4:	430a      	orrs	r2, r1
 80046a6:	621a      	str	r2, [r3, #32]
 80046a8:	e004      	b.n	80046b4 <cmdExecute+0x210>
		if(cmd[0]==0x10){return;}	// protection against short peaks while cmd 10h
 80046aa:	46c0      	nop			; (mov r8, r8)
 80046ac:	e002      	b.n	80046b4 <cmdExecute+0x210>
		if(soundReady==0){return;}
 80046ae:	46c0      	nop			; (mov r8, r8)
 80046b0:	e000      	b.n	80046b4 <cmdExecute+0x210>
		if (bf4me!=0x00){return;}	// protection against false BF resets
 80046b2:	46c0      	nop			; (mov r8, r8)
	}
 80046b4:	0018      	movs	r0, r3
 80046b6:	46bd      	mov	sp, r7
 80046b8:	b002      	add	sp, #8
 80046ba:	bd80      	pop	{r7, pc}
 80046bc:	20002d08 	.word	0x20002d08
 80046c0:	20000034 	.word	0x20000034
 80046c4:	20000bd8 	.word	0x20000bd8
 80046c8:	40004400 	.word	0x40004400
 80046cc:	50000800 	.word	0x50000800
 80046d0:	20000b75 	.word	0x20000b75
 80046d4:	20000200 	.word	0x20000200
 80046d8:	20000294 	.word	0x20000294
 80046dc:	20000bc1 	.word	0x20000bc1
 80046e0:	200000a4 	.word	0x200000a4
 80046e4:	20000c41 	.word	0x20000c41
 80046e8:	20000310 	.word	0x20000310
 80046ec:	200001fc 	.word	0x200001fc
 80046f0:	20000300 	.word	0x20000300

080046f4 <printASCIIarray>:
//========================================================================================================================
	uint8_t printASCIIarray(uint8_t imX,uint8_t imY,uint8_t strLen,uint8_t dataASCII[]){
 80046f4:	b5b0      	push	{r4, r5, r7, lr}
 80046f6:	b0ae      	sub	sp, #184	; 0xb8
 80046f8:	af02      	add	r7, sp, #8
 80046fa:	0004      	movs	r4, r0
 80046fc:	0008      	movs	r0, r1
 80046fe:	0011      	movs	r1, r2
 8004700:	603b      	str	r3, [r7, #0]
 8004702:	1dfb      	adds	r3, r7, #7
 8004704:	1c22      	adds	r2, r4, #0
 8004706:	701a      	strb	r2, [r3, #0]
 8004708:	1dbb      	adds	r3, r7, #6
 800470a:	1c02      	adds	r2, r0, #0
 800470c:	701a      	strb	r2, [r3, #0]
 800470e:	1d7b      	adds	r3, r7, #5
 8004710:	1c0a      	adds	r2, r1, #0
 8004712:	701a      	strb	r2, [r3, #0]
			uint8_t j,Y_height,X_width,ASCII_X,decY;
			uint8_t weoBuffer1[49],weoBuffer2[49],weoBuffer[49];
			uint16_t i;
			ASCII_X=imX;
 8004714:	23ae      	movs	r3, #174	; 0xae
 8004716:	18fb      	adds	r3, r7, r3
 8004718:	1dfa      	adds	r2, r7, #7
 800471a:	7812      	ldrb	r2, [r2, #0]
 800471c:	701a      	strb	r2, [r3, #0]

			len=49;
 800471e:	4b81      	ldr	r3, [pc, #516]	; (8004924 <printASCIIarray+0x230>)
 8004720:	2231      	movs	r2, #49	; 0x31
 8004722:	801a      	strh	r2, [r3, #0]

			decY=0x01;
 8004724:	21ad      	movs	r1, #173	; 0xad
 8004726:	187b      	adds	r3, r7, r1
 8004728:	2201      	movs	r2, #1
 800472a:	701a      	strb	r2, [r3, #0]
			if(imY % 2 !=0){
 800472c:	1dbb      	adds	r3, r7, #6
 800472e:	781b      	ldrb	r3, [r3, #0]
 8004730:	2201      	movs	r2, #1
 8004732:	4013      	ands	r3, r2
 8004734:	b2db      	uxtb	r3, r3
 8004736:	2b00      	cmp	r3, #0
 8004738:	d002      	beq.n	8004740 <printASCIIarray+0x4c>
				decY=0x02;
 800473a:	187b      	adds	r3, r7, r1
 800473c:	2202      	movs	r2, #2
 800473e:	701a      	strb	r2, [r3, #0]
			}

			for (i=0;i<strLen;i++){
 8004740:	23aa      	movs	r3, #170	; 0xaa
 8004742:	18fb      	adds	r3, r7, r3
 8004744:	2200      	movs	r2, #0
 8004746:	801a      	strh	r2, [r3, #0]
 8004748:	e0bd      	b.n	80048c6 <printASCIIarray+0x1d2>
				for(j=0;j<49;j++){
 800474a:	23af      	movs	r3, #175	; 0xaf
 800474c:	18fb      	adds	r3, r7, r3
 800474e:	2200      	movs	r2, #0
 8004750:	701a      	strb	r2, [r3, #0]
 8004752:	e01b      	b.n	800478c <printASCIIarray+0x98>
					weoBuffer[j]=FONT_X[dataASCII[i]][j];
 8004754:	23aa      	movs	r3, #170	; 0xaa
 8004756:	18fb      	adds	r3, r7, r3
 8004758:	881b      	ldrh	r3, [r3, #0]
 800475a:	683a      	ldr	r2, [r7, #0]
 800475c:	18d3      	adds	r3, r2, r3
 800475e:	781b      	ldrb	r3, [r3, #0]
 8004760:	001a      	movs	r2, r3
 8004762:	25af      	movs	r5, #175	; 0xaf
 8004764:	197b      	adds	r3, r7, r5
 8004766:	7818      	ldrb	r0, [r3, #0]
 8004768:	197b      	adds	r3, r7, r5
 800476a:	7819      	ldrb	r1, [r3, #0]
 800476c:	4c6e      	ldr	r4, [pc, #440]	; (8004928 <printASCIIarray+0x234>)
 800476e:	0013      	movs	r3, r2
 8004770:	00db      	lsls	r3, r3, #3
 8004772:	1a9b      	subs	r3, r3, r2
 8004774:	00da      	lsls	r2, r3, #3
 8004776:	1ad2      	subs	r2, r2, r3
 8004778:	18a3      	adds	r3, r4, r2
 800477a:	5c1a      	ldrb	r2, [r3, r0]
 800477c:	230c      	movs	r3, #12
 800477e:	18fb      	adds	r3, r7, r3
 8004780:	545a      	strb	r2, [r3, r1]
				for(j=0;j<49;j++){
 8004782:	197b      	adds	r3, r7, r5
 8004784:	781a      	ldrb	r2, [r3, #0]
 8004786:	197b      	adds	r3, r7, r5
 8004788:	3201      	adds	r2, #1
 800478a:	701a      	strb	r2, [r3, #0]
 800478c:	23af      	movs	r3, #175	; 0xaf
 800478e:	18fb      	adds	r3, r7, r3
 8004790:	781b      	ldrb	r3, [r3, #0]
 8004792:	2b30      	cmp	r3, #48	; 0x30
 8004794:	d9de      	bls.n	8004754 <printASCIIarray+0x60>
					}
				if(imY > 0x7F){
 8004796:	1dbb      	adds	r3, r7, #6
 8004798:	781b      	ldrb	r3, [r3, #0]
 800479a:	b25b      	sxtb	r3, r3
 800479c:	2b00      	cmp	r3, #0
 800479e:	da63      	bge.n	8004868 <printASCIIarray+0x174>
					imY &=0x7F;
 80047a0:	1dbb      	adds	r3, r7, #6
 80047a2:	1dba      	adds	r2, r7, #6
 80047a4:	7812      	ldrb	r2, [r2, #0]
 80047a6:	217f      	movs	r1, #127	; 0x7f
 80047a8:	400a      	ands	r2, r1
 80047aa:	701a      	strb	r2, [r3, #0]
					dimmer=1;
 80047ac:	4b5f      	ldr	r3, [pc, #380]	; (800492c <printASCIIarray+0x238>)
 80047ae:	2201      	movs	r2, #1
 80047b0:	701a      	strb	r2, [r3, #0]
				for (uint8_t k=0;k<49;k++){
 80047b2:	23a9      	movs	r3, #169	; 0xa9
 80047b4:	18fb      	adds	r3, r7, r3
 80047b6:	2200      	movs	r2, #0
 80047b8:	701a      	strb	r2, [r3, #0]
 80047ba:	e02b      	b.n	8004814 <printASCIIarray+0x120>
					weoBuffer1[k]=(weoBuffer[k]&0x0F)>>dimmer;
 80047bc:	21a9      	movs	r1, #169	; 0xa9
 80047be:	187b      	adds	r3, r7, r1
 80047c0:	781b      	ldrb	r3, [r3, #0]
 80047c2:	240c      	movs	r4, #12
 80047c4:	193a      	adds	r2, r7, r4
 80047c6:	5cd3      	ldrb	r3, [r2, r3]
 80047c8:	001a      	movs	r2, r3
 80047ca:	230f      	movs	r3, #15
 80047cc:	4013      	ands	r3, r2
 80047ce:	4a57      	ldr	r2, [pc, #348]	; (800492c <printASCIIarray+0x238>)
 80047d0:	7812      	ldrb	r2, [r2, #0]
 80047d2:	4113      	asrs	r3, r2
 80047d4:	001a      	movs	r2, r3
 80047d6:	0008      	movs	r0, r1
 80047d8:	187b      	adds	r3, r7, r1
 80047da:	781b      	ldrb	r3, [r3, #0]
 80047dc:	b2d1      	uxtb	r1, r2
 80047de:	2274      	movs	r2, #116	; 0x74
 80047e0:	18ba      	adds	r2, r7, r2
 80047e2:	54d1      	strb	r1, [r2, r3]
					weoBuffer2[k]=(weoBuffer[k]&0xF0)>>dimmer;
 80047e4:	0001      	movs	r1, r0
 80047e6:	187b      	adds	r3, r7, r1
 80047e8:	781b      	ldrb	r3, [r3, #0]
 80047ea:	193a      	adds	r2, r7, r4
 80047ec:	5cd3      	ldrb	r3, [r2, r3]
 80047ee:	001a      	movs	r2, r3
 80047f0:	23f0      	movs	r3, #240	; 0xf0
 80047f2:	4013      	ands	r3, r2
 80047f4:	4a4d      	ldr	r2, [pc, #308]	; (800492c <printASCIIarray+0x238>)
 80047f6:	7812      	ldrb	r2, [r2, #0]
 80047f8:	4113      	asrs	r3, r2
 80047fa:	001a      	movs	r2, r3
 80047fc:	0008      	movs	r0, r1
 80047fe:	187b      	adds	r3, r7, r1
 8004800:	781b      	ldrb	r3, [r3, #0]
 8004802:	b2d1      	uxtb	r1, r2
 8004804:	2240      	movs	r2, #64	; 0x40
 8004806:	18ba      	adds	r2, r7, r2
 8004808:	54d1      	strb	r1, [r2, r3]
				for (uint8_t k=0;k<49;k++){
 800480a:	183b      	adds	r3, r7, r0
 800480c:	781a      	ldrb	r2, [r3, #0]
 800480e:	183b      	adds	r3, r7, r0
 8004810:	3201      	adds	r2, #1
 8004812:	701a      	strb	r2, [r3, #0]
 8004814:	23a9      	movs	r3, #169	; 0xa9
 8004816:	18fb      	adds	r3, r7, r3
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	2b30      	cmp	r3, #48	; 0x30
 800481c:	d9ce      	bls.n	80047bc <printASCIIarray+0xc8>
				}

				for (uint8_t k=0;k<49;k++){
 800481e:	23a8      	movs	r3, #168	; 0xa8
 8004820:	18fb      	adds	r3, r7, r3
 8004822:	2200      	movs	r2, #0
 8004824:	701a      	strb	r2, [r3, #0]
 8004826:	e01a      	b.n	800485e <printASCIIarray+0x16a>
					weoBuffer[k]=(weoBuffer2[k]<<4)|weoBuffer1[k];
 8004828:	20a8      	movs	r0, #168	; 0xa8
 800482a:	183b      	adds	r3, r7, r0
 800482c:	781b      	ldrb	r3, [r3, #0]
 800482e:	2240      	movs	r2, #64	; 0x40
 8004830:	18ba      	adds	r2, r7, r2
 8004832:	5cd3      	ldrb	r3, [r2, r3]
 8004834:	011b      	lsls	r3, r3, #4
 8004836:	b25a      	sxtb	r2, r3
 8004838:	183b      	adds	r3, r7, r0
 800483a:	781b      	ldrb	r3, [r3, #0]
 800483c:	2174      	movs	r1, #116	; 0x74
 800483e:	1879      	adds	r1, r7, r1
 8004840:	5ccb      	ldrb	r3, [r1, r3]
 8004842:	b25b      	sxtb	r3, r3
 8004844:	4313      	orrs	r3, r2
 8004846:	b25a      	sxtb	r2, r3
 8004848:	183b      	adds	r3, r7, r0
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	b2d1      	uxtb	r1, r2
 800484e:	220c      	movs	r2, #12
 8004850:	18ba      	adds	r2, r7, r2
 8004852:	54d1      	strb	r1, [r2, r3]
				for (uint8_t k=0;k<49;k++){
 8004854:	183b      	adds	r3, r7, r0
 8004856:	781a      	ldrb	r2, [r3, #0]
 8004858:	183b      	adds	r3, r7, r0
 800485a:	3201      	adds	r2, #1
 800485c:	701a      	strb	r2, [r3, #0]
 800485e:	23a8      	movs	r3, #168	; 0xa8
 8004860:	18fb      	adds	r3, r7, r3
 8004862:	781b      	ldrb	r3, [r3, #0]
 8004864:	2b30      	cmp	r3, #48	; 0x30
 8004866:	d9df      	bls.n	8004828 <printASCIIarray+0x134>
				}
				}
				weoDrawRectangleFilled(ASCII_X,imY,ASCII_X+X_increment-1,imY+ASCII_height-decY,0xFF,weoBuffer);
 8004868:	4b31      	ldr	r3, [pc, #196]	; (8004930 <printASCIIarray+0x23c>)
 800486a:	781a      	ldrb	r2, [r3, #0]
 800486c:	20ae      	movs	r0, #174	; 0xae
 800486e:	183b      	adds	r3, r7, r0
 8004870:	781b      	ldrb	r3, [r3, #0]
 8004872:	18d3      	adds	r3, r2, r3
 8004874:	b2db      	uxtb	r3, r3
 8004876:	3b01      	subs	r3, #1
 8004878:	b2dc      	uxtb	r4, r3
 800487a:	4b2e      	ldr	r3, [pc, #184]	; (8004934 <printASCIIarray+0x240>)
 800487c:	781a      	ldrb	r2, [r3, #0]
 800487e:	1dbb      	adds	r3, r7, #6
 8004880:	781b      	ldrb	r3, [r3, #0]
 8004882:	18d3      	adds	r3, r2, r3
 8004884:	b2da      	uxtb	r2, r3
 8004886:	23ad      	movs	r3, #173	; 0xad
 8004888:	18fb      	adds	r3, r7, r3
 800488a:	781b      	ldrb	r3, [r3, #0]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	b2da      	uxtb	r2, r3
 8004890:	1dbb      	adds	r3, r7, #6
 8004892:	7819      	ldrb	r1, [r3, #0]
 8004894:	0005      	movs	r5, r0
 8004896:	183b      	adds	r3, r7, r0
 8004898:	7818      	ldrb	r0, [r3, #0]
 800489a:	230c      	movs	r3, #12
 800489c:	18fb      	adds	r3, r7, r3
 800489e:	9301      	str	r3, [sp, #4]
 80048a0:	23ff      	movs	r3, #255	; 0xff
 80048a2:	9300      	str	r3, [sp, #0]
 80048a4:	0013      	movs	r3, r2
 80048a6:	0022      	movs	r2, r4
 80048a8:	f7fe fcea 	bl	8003280 <weoDrawRectangleFilled>
				ASCII_X += X_increment+0;
 80048ac:	4b20      	ldr	r3, [pc, #128]	; (8004930 <printASCIIarray+0x23c>)
 80048ae:	7819      	ldrb	r1, [r3, #0]
 80048b0:	197b      	adds	r3, r7, r5
 80048b2:	197a      	adds	r2, r7, r5
 80048b4:	7812      	ldrb	r2, [r2, #0]
 80048b6:	188a      	adds	r2, r1, r2
 80048b8:	701a      	strb	r2, [r3, #0]
			for (i=0;i<strLen;i++){
 80048ba:	21aa      	movs	r1, #170	; 0xaa
 80048bc:	187b      	adds	r3, r7, r1
 80048be:	881a      	ldrh	r2, [r3, #0]
 80048c0:	187b      	adds	r3, r7, r1
 80048c2:	3201      	adds	r2, #1
 80048c4:	801a      	strh	r2, [r3, #0]
 80048c6:	1d7b      	adds	r3, r7, #5
 80048c8:	781b      	ldrb	r3, [r3, #0]
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	21aa      	movs	r1, #170	; 0xaa
 80048ce:	187a      	adds	r2, r7, r1
 80048d0:	8812      	ldrh	r2, [r2, #0]
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d200      	bcs.n	80048d8 <printASCIIarray+0x1e4>
 80048d6:	e738      	b.n	800474a <printASCIIarray+0x56>
			}
			for(i=0;i<len;i++){
 80048d8:	187b      	adds	r3, r7, r1
 80048da:	2200      	movs	r2, #0
 80048dc:	801a      	strh	r2, [r3, #0]
 80048de:	e00c      	b.n	80048fa <printASCIIarray+0x206>
					weoBuffer[j]=0x00;
 80048e0:	23af      	movs	r3, #175	; 0xaf
 80048e2:	18fb      	adds	r3, r7, r3
 80048e4:	781b      	ldrb	r3, [r3, #0]
 80048e6:	220c      	movs	r2, #12
 80048e8:	18ba      	adds	r2, r7, r2
 80048ea:	2100      	movs	r1, #0
 80048ec:	54d1      	strb	r1, [r2, r3]
			for(i=0;i<len;i++){
 80048ee:	21aa      	movs	r1, #170	; 0xaa
 80048f0:	187b      	adds	r3, r7, r1
 80048f2:	881a      	ldrh	r2, [r3, #0]
 80048f4:	187b      	adds	r3, r7, r1
 80048f6:	3201      	adds	r2, #1
 80048f8:	801a      	strh	r2, [r3, #0]
 80048fa:	4b0a      	ldr	r3, [pc, #40]	; (8004924 <printASCIIarray+0x230>)
 80048fc:	881b      	ldrh	r3, [r3, #0]
 80048fe:	22aa      	movs	r2, #170	; 0xaa
 8004900:	18ba      	adds	r2, r7, r2
 8004902:	8812      	ldrh	r2, [r2, #0]
 8004904:	429a      	cmp	r2, r3
 8004906:	d3eb      	bcc.n	80048e0 <printASCIIarray+0x1ec>
			}
			cmd2Execute=0;
 8004908:	4b0b      	ldr	r3, [pc, #44]	; (8004938 <printASCIIarray+0x244>)
 800490a:	2200      	movs	r2, #0
 800490c:	701a      	strb	r2, [r3, #0]
//			while(BFEN==0){};
			GPIOC->ODR |= 1 << 6;	//set BF
 800490e:	4b0b      	ldr	r3, [pc, #44]	; (800493c <printASCIIarray+0x248>)
 8004910:	695a      	ldr	r2, [r3, #20]
 8004912:	4b0a      	ldr	r3, [pc, #40]	; (800493c <printASCIIarray+0x248>)
 8004914:	2140      	movs	r1, #64	; 0x40
 8004916:	430a      	orrs	r2, r1
 8004918:	615a      	str	r2, [r3, #20]
		}
 800491a:	46c0      	nop			; (mov r8, r8)
 800491c:	0018      	movs	r0, r3
 800491e:	46bd      	mov	sp, r7
 8004920:	b02c      	add	sp, #176	; 0xb0
 8004922:	bdb0      	pop	{r4, r5, r7, pc}
 8004924:	20000d00 	.word	0x20000d00
 8004928:	0800da6c 	.word	0x0800da6c
 800492c:	20000068 	.word	0x20000068
 8004930:	20000030 	.word	0x20000030
 8004934:	20000031 	.word	0x20000031
 8004938:	20000b76 	.word	0x20000b76
 800493c:	50000800 	.word	0x50000800

08004940 <squeak_generate>:
//=============================================================================================================
	void squeak_generate(void){
 8004940:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004942:	b085      	sub	sp, #20
 8004944:	af00      	add	r7, sp, #0
			    uint16_t nsamples = sizeof(signal) / sizeof(signal[0]);
 8004946:	230c      	movs	r3, #12
 8004948:	18fb      	adds	r3, r7, r3
 800494a:	2280      	movs	r2, #128	; 0x80
 800494c:	00d2      	lsls	r2, r2, #3
 800494e:	801a      	strh	r2, [r3, #0]
			    uint16_t k = 0;
 8004950:	230e      	movs	r3, #14
 8004952:	18fb      	adds	r3, r7, r3
 8004954:	2200      	movs	r2, #0
 8004956:	801a      	strh	r2, [r3, #0]
			    while(k < nsamples) {
 8004958:	e040      	b.n	80049dc <squeak_generate+0x9c>
			        double t = ((double)k/2.0)/((double)nsamples);
 800495a:	260e      	movs	r6, #14
 800495c:	19bb      	adds	r3, r7, r6
 800495e:	881b      	ldrh	r3, [r3, #0]
 8004960:	0018      	movs	r0, r3
 8004962:	f7fd fb75 	bl	8002050 <__aeabi_ui2d>
 8004966:	2200      	movs	r2, #0
 8004968:	2380      	movs	r3, #128	; 0x80
 800496a:	05db      	lsls	r3, r3, #23
 800496c:	f7fc f906 	bl	8000b7c <__aeabi_ddiv>
 8004970:	0002      	movs	r2, r0
 8004972:	000b      	movs	r3, r1
 8004974:	0014      	movs	r4, r2
 8004976:	001d      	movs	r5, r3
 8004978:	230c      	movs	r3, #12
 800497a:	18fb      	adds	r3, r7, r3
 800497c:	881b      	ldrh	r3, [r3, #0]
 800497e:	0018      	movs	r0, r3
 8004980:	f7fd fb66 	bl	8002050 <__aeabi_ui2d>
 8004984:	0002      	movs	r2, r0
 8004986:	000b      	movs	r3, r1
 8004988:	0020      	movs	r0, r4
 800498a:	0029      	movs	r1, r5
 800498c:	f7fc f8f6 	bl	8000b7c <__aeabi_ddiv>
 8004990:	0002      	movs	r2, r0
 8004992:	000b      	movs	r3, r1
 8004994:	603a      	str	r2, [r7, #0]
 8004996:	607b      	str	r3, [r7, #4]
			       signal[k] = 32767*sin(100.0 * TAU * t); // left
 8004998:	4a17      	ldr	r2, [pc, #92]	; (80049f8 <squeak_generate+0xb8>)
 800499a:	4b18      	ldr	r3, [pc, #96]	; (80049fc <squeak_generate+0xbc>)
 800499c:	6838      	ldr	r0, [r7, #0]
 800499e:	6879      	ldr	r1, [r7, #4]
 80049a0:	f7fc fcf2 	bl	8001388 <__aeabi_dmul>
 80049a4:	0002      	movs	r2, r0
 80049a6:	000b      	movs	r3, r1
 80049a8:	0010      	movs	r0, r2
 80049aa:	0019      	movs	r1, r3
 80049ac:	f007 fffa 	bl	800c9a4 <sin>
 80049b0:	2200      	movs	r2, #0
 80049b2:	4b13      	ldr	r3, [pc, #76]	; (8004a00 <squeak_generate+0xc0>)
 80049b4:	f7fc fce8 	bl	8001388 <__aeabi_dmul>
 80049b8:	0002      	movs	r2, r0
 80049ba:	000b      	movs	r3, r1
 80049bc:	19b9      	adds	r1, r7, r6
 80049be:	880c      	ldrh	r4, [r1, #0]
 80049c0:	0010      	movs	r0, r2
 80049c2:	0019      	movs	r1, r3
 80049c4:	f7fb fd52 	bl	800046c <__aeabi_d2uiz>
 80049c8:	0003      	movs	r3, r0
 80049ca:	b299      	uxth	r1, r3
 80049cc:	4b0d      	ldr	r3, [pc, #52]	; (8004a04 <squeak_generate+0xc4>)
 80049ce:	0062      	lsls	r2, r4, #1
 80049d0:	52d1      	strh	r1, [r2, r3]
			        k += 1;
 80049d2:	19bb      	adds	r3, r7, r6
 80049d4:	19ba      	adds	r2, r7, r6
 80049d6:	8812      	ldrh	r2, [r2, #0]
 80049d8:	3201      	adds	r2, #1
 80049da:	801a      	strh	r2, [r3, #0]
			    while(k < nsamples) {
 80049dc:	230e      	movs	r3, #14
 80049de:	18fa      	adds	r2, r7, r3
 80049e0:	230c      	movs	r3, #12
 80049e2:	18fb      	adds	r3, r7, r3
 80049e4:	8812      	ldrh	r2, [r2, #0]
 80049e6:	881b      	ldrh	r3, [r3, #0]
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d3b6      	bcc.n	800495a <squeak_generate+0x1a>
			    }
		}
 80049ec:	46c0      	nop			; (mov r8, r8)
 80049ee:	46c0      	nop			; (mov r8, r8)
 80049f0:	46bd      	mov	sp, r7
 80049f2:	b005      	add	sp, #20
 80049f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049f6:	46c0      	nop			; (mov r8, r8)
 80049f8:	59d5433b 	.word	0x59d5433b
 80049fc:	4083a28c 	.word	0x4083a28c
 8004a00:	40dfffc0 	.word	0x40dfffc0
 8004a04:	20000310 	.word	0x20000310

08004a08 <squeak_single>:
//=============================================================================================================
	void squeak_single(uint16_t* signal){
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b082      	sub	sp, #8
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]

		I2C_SOUND_ChangePage(0x01);
 8004a10:	2001      	movs	r0, #1
 8004a12:	f7fe fd19 	bl	8003448 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x01, 0x00);
 8004a16:	2100      	movs	r1, #0
 8004a18:	2001      	movs	r0, #1
 8004a1a:	f7fe fd33 	bl	8003484 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x00);
 8004a1e:	2000      	movs	r0, #0
 8004a20:	f7fe fd12 	bl	8003448 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x41, 0x30);// 0x81 - 0x30 available
 8004a24:	2130      	movs	r1, #48	; 0x30
 8004a26:	2041      	movs	r0, #65	; 0x41
 8004a28:	f7fe fd2c 	bl	8003484 <WriteReg_I2C_SOUND>
	//	I2C_SOUND_ChangePage(0x00);
		I2C_SOUND_ChangePage(0x01);
 8004a2c:	2001      	movs	r0, #1
 8004a2e:	f7fe fd0b 	bl	8003448 <I2C_SOUND_ChangePage>
//		WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
//		WriteReg_I2C_SOUND(0x2E, 0x24);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000) FF- speaker muted, 0x00 - 0x74 - available
		HAL_I2S_Transmit_DMA(&hi2s1, (const uint16_t*)signal, nsamples); //HAL_MAX_DELAY
 8004a32:	4b0e      	ldr	r3, [pc, #56]	; (8004a6c <squeak_single+0x64>)
 8004a34:	881a      	ldrh	r2, [r3, #0]
 8004a36:	6879      	ldr	r1, [r7, #4]
 8004a38:	4b0d      	ldr	r3, [pc, #52]	; (8004a70 <squeak_single+0x68>)
 8004a3a:	0018      	movs	r0, r3
 8004a3c:	f003 f820 	bl	8007a80 <HAL_I2S_Transmit_DMA>
		USART2->ICR|=USART_ICR_ORECF;
 8004a40:	4b0c      	ldr	r3, [pc, #48]	; (8004a74 <squeak_single+0x6c>)
 8004a42:	6a1a      	ldr	r2, [r3, #32]
 8004a44:	4b0b      	ldr	r3, [pc, #44]	; (8004a74 <squeak_single+0x6c>)
 8004a46:	2108      	movs	r1, #8
 8004a48:	430a      	orrs	r2, r1
 8004a4a:	621a      	str	r2, [r3, #32]
		USART2->ICR|=USART_ICR_FECF;
 8004a4c:	4b09      	ldr	r3, [pc, #36]	; (8004a74 <squeak_single+0x6c>)
 8004a4e:	6a1a      	ldr	r2, [r3, #32]
 8004a50:	4b08      	ldr	r3, [pc, #32]	; (8004a74 <squeak_single+0x6c>)
 8004a52:	2102      	movs	r1, #2
 8004a54:	430a      	orrs	r2, r1
 8004a56:	621a      	str	r2, [r3, #32]
		USART2->ICR|=USART_ICR_NECF;
 8004a58:	4b06      	ldr	r3, [pc, #24]	; (8004a74 <squeak_single+0x6c>)
 8004a5a:	6a1a      	ldr	r2, [r3, #32]
 8004a5c:	4b05      	ldr	r3, [pc, #20]	; (8004a74 <squeak_single+0x6c>)
 8004a5e:	2104      	movs	r1, #4
 8004a60:	430a      	orrs	r2, r1
 8004a62:	621a      	str	r2, [r3, #32]
//		HAL_Delay(100);
//		GPIOC->ODR |= 1 << 6;	//set BF
//		cmd2Execute=0;
	}
 8004a64:	46c0      	nop			; (mov r8, r8)
 8004a66:	46bd      	mov	sp, r7
 8004a68:	b002      	add	sp, #8
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	20000032 	.word	0x20000032
 8004a70:	20000b7c 	.word	0x20000b7c
 8004a74:	40004400 	.word	0x40004400

08004a78 <squeak_long>:
//==========================================================================================================================
	void squeak_long(uint16_t* signal){
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b082      	sub	sp, #8
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]

		I2C_SOUND_ChangePage(0x01);
 8004a80:	2001      	movs	r0, #1
 8004a82:	f7fe fce1 	bl	8003448 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x01, 0x00);
 8004a86:	2100      	movs	r1, #0
 8004a88:	2001      	movs	r0, #1
 8004a8a:	f7fe fcfb 	bl	8003484 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x00);
 8004a8e:	2000      	movs	r0, #0
 8004a90:	f7fe fcda 	bl	8003448 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x41, 0x30);// 0x81 - 0x30 available
 8004a94:	2130      	movs	r1, #48	; 0x30
 8004a96:	2041      	movs	r0, #65	; 0x41
 8004a98:	f7fe fcf4 	bl	8003484 <WriteReg_I2C_SOUND>
	//	I2C_SOUND_ChangePage(0x00);
		I2C_SOUND_ChangePage(0x01);
 8004a9c:	2001      	movs	r0, #1
 8004a9e:	f7fe fcd3 	bl	8003448 <I2C_SOUND_ChangePage>
//		WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
//		WriteReg_I2C_SOUND(0x2E, 0x24);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000) FF- speaker muted, 0x00 - 0x74 - available
		HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)signal, nsamples);
 8004aa2:	4b29      	ldr	r3, [pc, #164]	; (8004b48 <squeak_long+0xd0>)
 8004aa4:	881a      	ldrh	r2, [r3, #0]
 8004aa6:	6879      	ldr	r1, [r7, #4]
 8004aa8:	4b28      	ldr	r3, [pc, #160]	; (8004b4c <squeak_long+0xd4>)
 8004aaa:	0018      	movs	r0, r3
 8004aac:	f002 ffe8 	bl	8007a80 <HAL_I2S_Transmit_DMA>
		HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)signal, nsamples);
 8004ab0:	4b25      	ldr	r3, [pc, #148]	; (8004b48 <squeak_long+0xd0>)
 8004ab2:	881a      	ldrh	r2, [r3, #0]
 8004ab4:	6879      	ldr	r1, [r7, #4]
 8004ab6:	4b25      	ldr	r3, [pc, #148]	; (8004b4c <squeak_long+0xd4>)
 8004ab8:	0018      	movs	r0, r3
 8004aba:	f002 ffe1 	bl	8007a80 <HAL_I2S_Transmit_DMA>
		HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)signal, nsamples);
 8004abe:	4b22      	ldr	r3, [pc, #136]	; (8004b48 <squeak_long+0xd0>)
 8004ac0:	881a      	ldrh	r2, [r3, #0]
 8004ac2:	6879      	ldr	r1, [r7, #4]
 8004ac4:	4b21      	ldr	r3, [pc, #132]	; (8004b4c <squeak_long+0xd4>)
 8004ac6:	0018      	movs	r0, r3
 8004ac8:	f002 ffda 	bl	8007a80 <HAL_I2S_Transmit_DMA>
		HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)signal, nsamples);
 8004acc:	4b1e      	ldr	r3, [pc, #120]	; (8004b48 <squeak_long+0xd0>)
 8004ace:	881a      	ldrh	r2, [r3, #0]
 8004ad0:	6879      	ldr	r1, [r7, #4]
 8004ad2:	4b1e      	ldr	r3, [pc, #120]	; (8004b4c <squeak_long+0xd4>)
 8004ad4:	0018      	movs	r0, r3
 8004ad6:	f002 ffd3 	bl	8007a80 <HAL_I2S_Transmit_DMA>
		HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)signal, nsamples);
 8004ada:	4b1b      	ldr	r3, [pc, #108]	; (8004b48 <squeak_long+0xd0>)
 8004adc:	881a      	ldrh	r2, [r3, #0]
 8004ade:	6879      	ldr	r1, [r7, #4]
 8004ae0:	4b1a      	ldr	r3, [pc, #104]	; (8004b4c <squeak_long+0xd4>)
 8004ae2:	0018      	movs	r0, r3
 8004ae4:	f002 ffcc 	bl	8007a80 <HAL_I2S_Transmit_DMA>
		HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)signal, nsamples);
 8004ae8:	4b17      	ldr	r3, [pc, #92]	; (8004b48 <squeak_long+0xd0>)
 8004aea:	881a      	ldrh	r2, [r3, #0]
 8004aec:	6879      	ldr	r1, [r7, #4]
 8004aee:	4b17      	ldr	r3, [pc, #92]	; (8004b4c <squeak_long+0xd4>)
 8004af0:	0018      	movs	r0, r3
 8004af2:	f002 ffc5 	bl	8007a80 <HAL_I2S_Transmit_DMA>
		HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)signal, nsamples);
 8004af6:	4b14      	ldr	r3, [pc, #80]	; (8004b48 <squeak_long+0xd0>)
 8004af8:	881a      	ldrh	r2, [r3, #0]
 8004afa:	6879      	ldr	r1, [r7, #4]
 8004afc:	4b13      	ldr	r3, [pc, #76]	; (8004b4c <squeak_long+0xd4>)
 8004afe:	0018      	movs	r0, r3
 8004b00:	f002 ffbe 	bl	8007a80 <HAL_I2S_Transmit_DMA>
		HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)signal, nsamples);
 8004b04:	4b10      	ldr	r3, [pc, #64]	; (8004b48 <squeak_long+0xd0>)
 8004b06:	881a      	ldrh	r2, [r3, #0]
 8004b08:	6879      	ldr	r1, [r7, #4]
 8004b0a:	4b10      	ldr	r3, [pc, #64]	; (8004b4c <squeak_long+0xd4>)
 8004b0c:	0018      	movs	r0, r3
 8004b0e:	f002 ffb7 	bl	8007a80 <HAL_I2S_Transmit_DMA>
		HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)signal, nsamples);
 8004b12:	4b0d      	ldr	r3, [pc, #52]	; (8004b48 <squeak_long+0xd0>)
 8004b14:	881a      	ldrh	r2, [r3, #0]
 8004b16:	6879      	ldr	r1, [r7, #4]
 8004b18:	4b0c      	ldr	r3, [pc, #48]	; (8004b4c <squeak_long+0xd4>)
 8004b1a:	0018      	movs	r0, r3
 8004b1c:	f002 ffb0 	bl	8007a80 <HAL_I2S_Transmit_DMA>
		HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)signal, nsamples);
 8004b20:	4b09      	ldr	r3, [pc, #36]	; (8004b48 <squeak_long+0xd0>)
 8004b22:	881a      	ldrh	r2, [r3, #0]
 8004b24:	6879      	ldr	r1, [r7, #4]
 8004b26:	4b09      	ldr	r3, [pc, #36]	; (8004b4c <squeak_long+0xd4>)
 8004b28:	0018      	movs	r0, r3
 8004b2a:	f002 ffa9 	bl	8007a80 <HAL_I2S_Transmit_DMA>
//		HAL_Delay(500);
		GPIOC->ODR |= 1 << 6;	//set BF
 8004b2e:	4b08      	ldr	r3, [pc, #32]	; (8004b50 <squeak_long+0xd8>)
 8004b30:	695a      	ldr	r2, [r3, #20]
 8004b32:	4b07      	ldr	r3, [pc, #28]	; (8004b50 <squeak_long+0xd8>)
 8004b34:	2140      	movs	r1, #64	; 0x40
 8004b36:	430a      	orrs	r2, r1
 8004b38:	615a      	str	r2, [r3, #20]
		cmd2Execute=0;
 8004b3a:	4b06      	ldr	r3, [pc, #24]	; (8004b54 <squeak_long+0xdc>)
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	701a      	strb	r2, [r3, #0]
	}
 8004b40:	46c0      	nop			; (mov r8, r8)
 8004b42:	46bd      	mov	sp, r7
 8004b44:	b002      	add	sp, #8
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	20000032 	.word	0x20000032
 8004b4c:	20000b7c 	.word	0x20000b7c
 8004b50:	50000800 	.word	0x50000800
 8004b54:	20000b76 	.word	0x20000b76

08004b58 <squeak_double>:
//=============================================================================================================
	void squeak_double(uint16_t* signal){
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b082      	sub	sp, #8
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]

		I2C_SOUND_ChangePage(0x01);
 8004b60:	2001      	movs	r0, #1
 8004b62:	f7fe fc71 	bl	8003448 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x01, 0x00);
 8004b66:	2100      	movs	r1, #0
 8004b68:	2001      	movs	r0, #1
 8004b6a:	f7fe fc8b 	bl	8003484 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x00);
 8004b6e:	2000      	movs	r0, #0
 8004b70:	f7fe fc6a 	bl	8003448 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x41, 0x30);// 0x81 - 0x30 available
 8004b74:	2130      	movs	r1, #48	; 0x30
 8004b76:	2041      	movs	r0, #65	; 0x41
 8004b78:	f7fe fc84 	bl	8003484 <WriteReg_I2C_SOUND>
	//	I2C_SOUND_ChangePage(0x00);
		I2C_SOUND_ChangePage(0x01);
 8004b7c:	2001      	movs	r0, #1
 8004b7e:	f7fe fc63 	bl	8003448 <I2C_SOUND_ChangePage>
//		WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
//		WriteReg_I2C_SOUND(0x2E, 0x24);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000) FF- speaker muted, 0x00 - 0x74 - available
		HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)signal, nsamples);
 8004b82:	4b0a      	ldr	r3, [pc, #40]	; (8004bac <squeak_double+0x54>)
 8004b84:	881a      	ldrh	r2, [r3, #0]
 8004b86:	6879      	ldr	r1, [r7, #4]
 8004b88:	4b09      	ldr	r3, [pc, #36]	; (8004bb0 <squeak_double+0x58>)
 8004b8a:	0018      	movs	r0, r3
 8004b8c:	f002 ff78 	bl	8007a80 <HAL_I2S_Transmit_DMA>
		HAL_Delay(100);
 8004b90:	2064      	movs	r0, #100	; 0x64
 8004b92:	f000 fd4f 	bl	8005634 <HAL_Delay>
		HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)signal, nsamples);
 8004b96:	4b05      	ldr	r3, [pc, #20]	; (8004bac <squeak_double+0x54>)
 8004b98:	881a      	ldrh	r2, [r3, #0]
 8004b9a:	6879      	ldr	r1, [r7, #4]
 8004b9c:	4b04      	ldr	r3, [pc, #16]	; (8004bb0 <squeak_double+0x58>)
 8004b9e:	0018      	movs	r0, r3
 8004ba0:	f002 ff6e 	bl	8007a80 <HAL_I2S_Transmit_DMA>
//		HAL_Delay(500);
	}
 8004ba4:	46c0      	nop			; (mov r8, r8)
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	b002      	add	sp, #8
 8004baa:	bd80      	pop	{r7, pc}
 8004bac:	20000032 	.word	0x20000032
 8004bb0:	20000b7c 	.word	0x20000b7c

08004bb4 <squeak_triple>:
//=============================================================================================================
	void squeak_triple(uint16_t* signal){
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b082      	sub	sp, #8
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]

		I2C_SOUND_ChangePage(0x01);
 8004bbc:	2001      	movs	r0, #1
 8004bbe:	f7fe fc43 	bl	8003448 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x01, 0x00);
 8004bc2:	2100      	movs	r1, #0
 8004bc4:	2001      	movs	r0, #1
 8004bc6:	f7fe fc5d 	bl	8003484 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x00);
 8004bca:	2000      	movs	r0, #0
 8004bcc:	f7fe fc3c 	bl	8003448 <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x41, 0x30);// 0x81 - 0x30 available
 8004bd0:	2130      	movs	r1, #48	; 0x30
 8004bd2:	2041      	movs	r0, #65	; 0x41
 8004bd4:	f7fe fc56 	bl	8003484 <WriteReg_I2C_SOUND>
	//	I2C_SOUND_ChangePage(0x00);
		I2C_SOUND_ChangePage(0x01);
 8004bd8:	2001      	movs	r0, #1
 8004bda:	f7fe fc35 	bl	8003448 <I2C_SOUND_ChangePage>
//		WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
//		WriteReg_I2C_SOUND(0x2E, 0x24);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000) FF- speaker muted, 0x00 - 0x74 - available
		HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)signal, nsamples);
 8004bde:	4b0f      	ldr	r3, [pc, #60]	; (8004c1c <squeak_triple+0x68>)
 8004be0:	881a      	ldrh	r2, [r3, #0]
 8004be2:	6879      	ldr	r1, [r7, #4]
 8004be4:	4b0e      	ldr	r3, [pc, #56]	; (8004c20 <squeak_triple+0x6c>)
 8004be6:	0018      	movs	r0, r3
 8004be8:	f002 ff4a 	bl	8007a80 <HAL_I2S_Transmit_DMA>
		HAL_Delay(100);
 8004bec:	2064      	movs	r0, #100	; 0x64
 8004bee:	f000 fd21 	bl	8005634 <HAL_Delay>
		HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)signal, nsamples);
 8004bf2:	4b0a      	ldr	r3, [pc, #40]	; (8004c1c <squeak_triple+0x68>)
 8004bf4:	881a      	ldrh	r2, [r3, #0]
 8004bf6:	6879      	ldr	r1, [r7, #4]
 8004bf8:	4b09      	ldr	r3, [pc, #36]	; (8004c20 <squeak_triple+0x6c>)
 8004bfa:	0018      	movs	r0, r3
 8004bfc:	f002 ff40 	bl	8007a80 <HAL_I2S_Transmit_DMA>
		HAL_Delay(100);
 8004c00:	2064      	movs	r0, #100	; 0x64
 8004c02:	f000 fd17 	bl	8005634 <HAL_Delay>
		HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*)signal, nsamples);
 8004c06:	4b05      	ldr	r3, [pc, #20]	; (8004c1c <squeak_triple+0x68>)
 8004c08:	881a      	ldrh	r2, [r3, #0]
 8004c0a:	6879      	ldr	r1, [r7, #4]
 8004c0c:	4b04      	ldr	r3, [pc, #16]	; (8004c20 <squeak_triple+0x6c>)
 8004c0e:	0018      	movs	r0, r3
 8004c10:	f002 ff36 	bl	8007a80 <HAL_I2S_Transmit_DMA>
//		HAL_Delay(500);
//		GPIOC->ODR |= 1 << 6;	//set BF
//		cmd2Execute=0;
	}
 8004c14:	46c0      	nop			; (mov r8, r8)
 8004c16:	46bd      	mov	sp, r7
 8004c18:	b002      	add	sp, #8
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	20000032 	.word	0x20000032
 8004c20:	20000b7c 	.word	0x20000b7c

08004c24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
		/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004c28:	46c0      	nop			; (mov r8, r8)
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
	...

08004c30 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b082      	sub	sp, #8
 8004c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c36:	4b11      	ldr	r3, [pc, #68]	; (8004c7c <HAL_MspInit+0x4c>)
 8004c38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c3a:	4b10      	ldr	r3, [pc, #64]	; (8004c7c <HAL_MspInit+0x4c>)
 8004c3c:	2101      	movs	r1, #1
 8004c3e:	430a      	orrs	r2, r1
 8004c40:	641a      	str	r2, [r3, #64]	; 0x40
 8004c42:	4b0e      	ldr	r3, [pc, #56]	; (8004c7c <HAL_MspInit+0x4c>)
 8004c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c46:	2201      	movs	r2, #1
 8004c48:	4013      	ands	r3, r2
 8004c4a:	607b      	str	r3, [r7, #4]
 8004c4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004c4e:	4b0b      	ldr	r3, [pc, #44]	; (8004c7c <HAL_MspInit+0x4c>)
 8004c50:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c52:	4b0a      	ldr	r3, [pc, #40]	; (8004c7c <HAL_MspInit+0x4c>)
 8004c54:	2180      	movs	r1, #128	; 0x80
 8004c56:	0549      	lsls	r1, r1, #21
 8004c58:	430a      	orrs	r2, r1
 8004c5a:	63da      	str	r2, [r3, #60]	; 0x3c
 8004c5c:	4b07      	ldr	r3, [pc, #28]	; (8004c7c <HAL_MspInit+0x4c>)
 8004c5e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c60:	2380      	movs	r3, #128	; 0x80
 8004c62:	055b      	lsls	r3, r3, #21
 8004c64:	4013      	ands	r3, r2
 8004c66:	603b      	str	r3, [r7, #0]
 8004c68:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE);
 8004c6a:	2380      	movs	r3, #128	; 0x80
 8004c6c:	009b      	lsls	r3, r3, #2
 8004c6e:	0018      	movs	r0, r3
 8004c70:	f000 fd04 	bl	800567c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004c74:	46c0      	nop			; (mov r8, r8)
 8004c76:	46bd      	mov	sp, r7
 8004c78:	b002      	add	sp, #8
 8004c7a:	bd80      	pop	{r7, pc}
 8004c7c:	40021000 	.word	0x40021000

08004c80 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8004c80:	b590      	push	{r4, r7, lr}
 8004c82:	b089      	sub	sp, #36	; 0x24
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c88:	240c      	movs	r4, #12
 8004c8a:	193b      	adds	r3, r7, r4
 8004c8c:	0018      	movs	r0, r3
 8004c8e:	2314      	movs	r3, #20
 8004c90:	001a      	movs	r2, r3
 8004c92:	2100      	movs	r1, #0
 8004c94:	f007 fe7e 	bl	800c994 <memset>
  if(hcomp->Instance==COMP1)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a10      	ldr	r2, [pc, #64]	; (8004ce0 <HAL_COMP_MspInit+0x60>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d11a      	bne.n	8004cd8 <HAL_COMP_MspInit+0x58>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ca2:	4b10      	ldr	r3, [pc, #64]	; (8004ce4 <HAL_COMP_MspInit+0x64>)
 8004ca4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ca6:	4b0f      	ldr	r3, [pc, #60]	; (8004ce4 <HAL_COMP_MspInit+0x64>)
 8004ca8:	2102      	movs	r1, #2
 8004caa:	430a      	orrs	r2, r1
 8004cac:	635a      	str	r2, [r3, #52]	; 0x34
 8004cae:	4b0d      	ldr	r3, [pc, #52]	; (8004ce4 <HAL_COMP_MspInit+0x64>)
 8004cb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cb2:	2202      	movs	r2, #2
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	60bb      	str	r3, [r7, #8]
 8004cb8:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration
    PB2     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004cba:	193b      	adds	r3, r7, r4
 8004cbc:	2204      	movs	r2, #4
 8004cbe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004cc0:	193b      	adds	r3, r7, r4
 8004cc2:	2203      	movs	r2, #3
 8004cc4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cc6:	193b      	adds	r3, r7, r4
 8004cc8:	2200      	movs	r2, #0
 8004cca:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ccc:	193b      	adds	r3, r7, r4
 8004cce:	4a06      	ldr	r2, [pc, #24]	; (8004ce8 <HAL_COMP_MspInit+0x68>)
 8004cd0:	0019      	movs	r1, r3
 8004cd2:	0010      	movs	r0, r2
 8004cd4:	f001 faee 	bl	80062b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }

}
 8004cd8:	46c0      	nop			; (mov r8, r8)
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	b009      	add	sp, #36	; 0x24
 8004cde:	bd90      	pop	{r4, r7, pc}
 8004ce0:	40010200 	.word	0x40010200
 8004ce4:	40021000 	.word	0x40021000
 8004ce8:	50000400 	.word	0x50000400

08004cec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004cec:	b590      	push	{r4, r7, lr}
 8004cee:	b08b      	sub	sp, #44	; 0x2c
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cf4:	2414      	movs	r4, #20
 8004cf6:	193b      	adds	r3, r7, r4
 8004cf8:	0018      	movs	r0, r3
 8004cfa:	2314      	movs	r3, #20
 8004cfc:	001a      	movs	r2, r3
 8004cfe:	2100      	movs	r1, #0
 8004d00:	f007 fe48 	bl	800c994 <memset>
  if(hi2c->Instance==I2C1)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a20      	ldr	r2, [pc, #128]	; (8004d8c <HAL_I2C_MspInit+0xa0>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d139      	bne.n	8004d82 <HAL_I2C_MspInit+0x96>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d0e:	4b20      	ldr	r3, [pc, #128]	; (8004d90 <HAL_I2C_MspInit+0xa4>)
 8004d10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d12:	4b1f      	ldr	r3, [pc, #124]	; (8004d90 <HAL_I2C_MspInit+0xa4>)
 8004d14:	2101      	movs	r1, #1
 8004d16:	430a      	orrs	r2, r1
 8004d18:	635a      	str	r2, [r3, #52]	; 0x34
 8004d1a:	4b1d      	ldr	r3, [pc, #116]	; (8004d90 <HAL_I2C_MspInit+0xa4>)
 8004d1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d1e:	2201      	movs	r2, #1
 8004d20:	4013      	ands	r3, r2
 8004d22:	613b      	str	r3, [r7, #16]
 8004d24:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004d26:	193b      	adds	r3, r7, r4
 8004d28:	22c0      	movs	r2, #192	; 0xc0
 8004d2a:	00d2      	lsls	r2, r2, #3
 8004d2c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004d2e:	0021      	movs	r1, r4
 8004d30:	187b      	adds	r3, r7, r1
 8004d32:	2212      	movs	r2, #18
 8004d34:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004d36:	187b      	adds	r3, r7, r1
 8004d38:	2201      	movs	r2, #1
 8004d3a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d3c:	187b      	adds	r3, r7, r1
 8004d3e:	2200      	movs	r2, #0
 8004d40:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8004d42:	187b      	adds	r3, r7, r1
 8004d44:	2206      	movs	r2, #6
 8004d46:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d48:	187a      	adds	r2, r7, r1
 8004d4a:	23a0      	movs	r3, #160	; 0xa0
 8004d4c:	05db      	lsls	r3, r3, #23
 8004d4e:	0011      	movs	r1, r2
 8004d50:	0018      	movs	r0, r3
 8004d52:	f001 faaf 	bl	80062b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004d56:	4b0e      	ldr	r3, [pc, #56]	; (8004d90 <HAL_I2C_MspInit+0xa4>)
 8004d58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d5a:	4b0d      	ldr	r3, [pc, #52]	; (8004d90 <HAL_I2C_MspInit+0xa4>)
 8004d5c:	2180      	movs	r1, #128	; 0x80
 8004d5e:	0389      	lsls	r1, r1, #14
 8004d60:	430a      	orrs	r2, r1
 8004d62:	63da      	str	r2, [r3, #60]	; 0x3c
 8004d64:	4b0a      	ldr	r3, [pc, #40]	; (8004d90 <HAL_I2C_MspInit+0xa4>)
 8004d66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d68:	2380      	movs	r3, #128	; 0x80
 8004d6a:	039b      	lsls	r3, r3, #14
 8004d6c:	4013      	ands	r3, r2
 8004d6e:	60fb      	str	r3, [r7, #12]
 8004d70:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8004d72:	2200      	movs	r2, #0
 8004d74:	2100      	movs	r1, #0
 8004d76:	2017      	movs	r0, #23
 8004d78:	f000 ffa2 	bl	8005cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8004d7c:	2017      	movs	r0, #23
 8004d7e:	f000 ffb4 	bl	8005cea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004d82:	46c0      	nop			; (mov r8, r8)
 8004d84:	46bd      	mov	sp, r7
 8004d86:	b00b      	add	sp, #44	; 0x2c
 8004d88:	bd90      	pop	{r4, r7, pc}
 8004d8a:	46c0      	nop			; (mov r8, r8)
 8004d8c:	40005400 	.word	0x40005400
 8004d90:	40021000 	.word	0x40021000

08004d94 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8004d94:	b590      	push	{r4, r7, lr}
 8004d96:	b08b      	sub	sp, #44	; 0x2c
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d9c:	2414      	movs	r4, #20
 8004d9e:	193b      	adds	r3, r7, r4
 8004da0:	0018      	movs	r0, r3
 8004da2:	2314      	movs	r3, #20
 8004da4:	001a      	movs	r2, r3
 8004da6:	2100      	movs	r1, #0
 8004da8:	f007 fdf4 	bl	800c994 <memset>
  if(hi2s->Instance==SPI1)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a47      	ldr	r2, [pc, #284]	; (8004ed0 <HAL_I2S_MspInit+0x13c>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d000      	beq.n	8004db8 <HAL_I2S_MspInit+0x24>
 8004db6:	e086      	b.n	8004ec6 <HAL_I2S_MspInit+0x132>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004db8:	4b46      	ldr	r3, [pc, #280]	; (8004ed4 <HAL_I2S_MspInit+0x140>)
 8004dba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004dbc:	4b45      	ldr	r3, [pc, #276]	; (8004ed4 <HAL_I2S_MspInit+0x140>)
 8004dbe:	2180      	movs	r1, #128	; 0x80
 8004dc0:	0149      	lsls	r1, r1, #5
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	641a      	str	r2, [r3, #64]	; 0x40
 8004dc6:	4b43      	ldr	r3, [pc, #268]	; (8004ed4 <HAL_I2S_MspInit+0x140>)
 8004dc8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004dca:	2380      	movs	r3, #128	; 0x80
 8004dcc:	015b      	lsls	r3, r3, #5
 8004dce:	4013      	ands	r3, r2
 8004dd0:	613b      	str	r3, [r7, #16]
 8004dd2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004dd4:	4b3f      	ldr	r3, [pc, #252]	; (8004ed4 <HAL_I2S_MspInit+0x140>)
 8004dd6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004dd8:	4b3e      	ldr	r3, [pc, #248]	; (8004ed4 <HAL_I2S_MspInit+0x140>)
 8004dda:	2101      	movs	r1, #1
 8004ddc:	430a      	orrs	r2, r1
 8004dde:	635a      	str	r2, [r3, #52]	; 0x34
 8004de0:	4b3c      	ldr	r3, [pc, #240]	; (8004ed4 <HAL_I2S_MspInit+0x140>)
 8004de2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004de4:	2201      	movs	r2, #1
 8004de6:	4013      	ands	r3, r2
 8004de8:	60fb      	str	r3, [r7, #12]
 8004dea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004dec:	4b39      	ldr	r3, [pc, #228]	; (8004ed4 <HAL_I2S_MspInit+0x140>)
 8004dee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004df0:	4b38      	ldr	r3, [pc, #224]	; (8004ed4 <HAL_I2S_MspInit+0x140>)
 8004df2:	2102      	movs	r1, #2
 8004df4:	430a      	orrs	r2, r1
 8004df6:	635a      	str	r2, [r3, #52]	; 0x34
 8004df8:	4b36      	ldr	r3, [pc, #216]	; (8004ed4 <HAL_I2S_MspInit+0x140>)
 8004dfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dfc:	2202      	movs	r2, #2
 8004dfe:	4013      	ands	r3, r2
 8004e00:	60bb      	str	r3, [r7, #8]
 8004e02:	68bb      	ldr	r3, [r7, #8]
    PA15     ------> I2S1_WS
    PB3     ------> I2S1_CK
    PB4     ------> I2S1_MCK
    PB5     ------> I2S1_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004e04:	193b      	adds	r3, r7, r4
 8004e06:	2280      	movs	r2, #128	; 0x80
 8004e08:	0212      	lsls	r2, r2, #8
 8004e0a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e0c:	193b      	adds	r3, r7, r4
 8004e0e:	2202      	movs	r2, #2
 8004e10:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e12:	193b      	adds	r3, r7, r4
 8004e14:	2200      	movs	r2, #0
 8004e16:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e18:	193b      	adds	r3, r7, r4
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004e1e:	193b      	adds	r3, r7, r4
 8004e20:	2200      	movs	r2, #0
 8004e22:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e24:	193a      	adds	r2, r7, r4
 8004e26:	23a0      	movs	r3, #160	; 0xa0
 8004e28:	05db      	lsls	r3, r3, #23
 8004e2a:	0011      	movs	r1, r2
 8004e2c:	0018      	movs	r0, r3
 8004e2e:	f001 fa41 	bl	80062b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8004e32:	0021      	movs	r1, r4
 8004e34:	187b      	adds	r3, r7, r1
 8004e36:	2238      	movs	r2, #56	; 0x38
 8004e38:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e3a:	187b      	adds	r3, r7, r1
 8004e3c:	2202      	movs	r2, #2
 8004e3e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e40:	187b      	adds	r3, r7, r1
 8004e42:	2200      	movs	r2, #0
 8004e44:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e46:	187b      	adds	r3, r7, r1
 8004e48:	2200      	movs	r2, #0
 8004e4a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004e4c:	187b      	adds	r3, r7, r1
 8004e4e:	2200      	movs	r2, #0
 8004e50:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e52:	187b      	adds	r3, r7, r1
 8004e54:	4a20      	ldr	r2, [pc, #128]	; (8004ed8 <HAL_I2S_MspInit+0x144>)
 8004e56:	0019      	movs	r1, r3
 8004e58:	0010      	movs	r0, r2
 8004e5a:	f001 fa2b 	bl	80062b4 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel1;
 8004e5e:	4b1f      	ldr	r3, [pc, #124]	; (8004edc <HAL_I2S_MspInit+0x148>)
 8004e60:	4a1f      	ldr	r2, [pc, #124]	; (8004ee0 <HAL_I2S_MspInit+0x14c>)
 8004e62:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8004e64:	4b1d      	ldr	r3, [pc, #116]	; (8004edc <HAL_I2S_MspInit+0x148>)
 8004e66:	2211      	movs	r2, #17
 8004e68:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004e6a:	4b1c      	ldr	r3, [pc, #112]	; (8004edc <HAL_I2S_MspInit+0x148>)
 8004e6c:	2210      	movs	r2, #16
 8004e6e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e70:	4b1a      	ldr	r3, [pc, #104]	; (8004edc <HAL_I2S_MspInit+0x148>)
 8004e72:	2200      	movs	r2, #0
 8004e74:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004e76:	4b19      	ldr	r3, [pc, #100]	; (8004edc <HAL_I2S_MspInit+0x148>)
 8004e78:	2280      	movs	r2, #128	; 0x80
 8004e7a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004e7c:	4b17      	ldr	r3, [pc, #92]	; (8004edc <HAL_I2S_MspInit+0x148>)
 8004e7e:	2280      	movs	r2, #128	; 0x80
 8004e80:	0052      	lsls	r2, r2, #1
 8004e82:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004e84:	4b15      	ldr	r3, [pc, #84]	; (8004edc <HAL_I2S_MspInit+0x148>)
 8004e86:	2280      	movs	r2, #128	; 0x80
 8004e88:	00d2      	lsls	r2, r2, #3
 8004e8a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8004e8c:	4b13      	ldr	r3, [pc, #76]	; (8004edc <HAL_I2S_MspInit+0x148>)
 8004e8e:	2200      	movs	r2, #0
 8004e90:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004e92:	4b12      	ldr	r3, [pc, #72]	; (8004edc <HAL_I2S_MspInit+0x148>)
 8004e94:	22c0      	movs	r2, #192	; 0xc0
 8004e96:	0192      	lsls	r2, r2, #6
 8004e98:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8004e9a:	4b10      	ldr	r3, [pc, #64]	; (8004edc <HAL_I2S_MspInit+0x148>)
 8004e9c:	0018      	movs	r0, r3
 8004e9e:	f000 ff41 	bl	8005d24 <HAL_DMA_Init>
 8004ea2:	1e03      	subs	r3, r0, #0
 8004ea4:	d001      	beq.n	8004eaa <HAL_I2S_MspInit+0x116>
    {
      Error_Handler();
 8004ea6:	f7ff febd 	bl	8004c24 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4a0b      	ldr	r2, [pc, #44]	; (8004edc <HAL_I2S_MspInit+0x148>)
 8004eae:	62da      	str	r2, [r3, #44]	; 0x2c
 8004eb0:	4b0a      	ldr	r3, [pc, #40]	; (8004edc <HAL_I2S_MspInit+0x148>)
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	629a      	str	r2, [r3, #40]	; 0x28

    /* I2S1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	2100      	movs	r1, #0
 8004eba:	2019      	movs	r0, #25
 8004ebc:	f000 ff00 	bl	8005cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004ec0:	2019      	movs	r0, #25
 8004ec2:	f000 ff12 	bl	8005cea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004ec6:	46c0      	nop			; (mov r8, r8)
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	b00b      	add	sp, #44	; 0x2c
 8004ecc:	bd90      	pop	{r4, r7, pc}
 8004ece:	46c0      	nop			; (mov r8, r8)
 8004ed0:	40013000 	.word	0x40013000
 8004ed4:	40021000 	.word	0x40021000
 8004ed8:	50000400 	.word	0x50000400
 8004edc:	20000ca4 	.word	0x20000ca4
 8004ee0:	40020008 	.word	0x40020008

08004ee4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004ee4:	b590      	push	{r4, r7, lr}
 8004ee6:	b08b      	sub	sp, #44	; 0x2c
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004eec:	2414      	movs	r4, #20
 8004eee:	193b      	adds	r3, r7, r4
 8004ef0:	0018      	movs	r0, r3
 8004ef2:	2314      	movs	r3, #20
 8004ef4:	001a      	movs	r2, r3
 8004ef6:	2100      	movs	r1, #0
 8004ef8:	f007 fd4c 	bl	800c994 <memset>
  if(hspi->Instance==SPI2)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a54      	ldr	r2, [pc, #336]	; (8005054 <HAL_SPI_MspInit+0x170>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d000      	beq.n	8004f08 <HAL_SPI_MspInit+0x24>
 8004f06:	e0a0      	b.n	800504a <HAL_SPI_MspInit+0x166>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004f08:	4b53      	ldr	r3, [pc, #332]	; (8005058 <HAL_SPI_MspInit+0x174>)
 8004f0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f0c:	4b52      	ldr	r3, [pc, #328]	; (8005058 <HAL_SPI_MspInit+0x174>)
 8004f0e:	2180      	movs	r1, #128	; 0x80
 8004f10:	01c9      	lsls	r1, r1, #7
 8004f12:	430a      	orrs	r2, r1
 8004f14:	63da      	str	r2, [r3, #60]	; 0x3c
 8004f16:	4b50      	ldr	r3, [pc, #320]	; (8005058 <HAL_SPI_MspInit+0x174>)
 8004f18:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f1a:	2380      	movs	r3, #128	; 0x80
 8004f1c:	01db      	lsls	r3, r3, #7
 8004f1e:	4013      	ands	r3, r2
 8004f20:	613b      	str	r3, [r7, #16]
 8004f22:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f24:	4b4c      	ldr	r3, [pc, #304]	; (8005058 <HAL_SPI_MspInit+0x174>)
 8004f26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f28:	4b4b      	ldr	r3, [pc, #300]	; (8005058 <HAL_SPI_MspInit+0x174>)
 8004f2a:	2102      	movs	r1, #2
 8004f2c:	430a      	orrs	r2, r1
 8004f2e:	635a      	str	r2, [r3, #52]	; 0x34
 8004f30:	4b49      	ldr	r3, [pc, #292]	; (8005058 <HAL_SPI_MspInit+0x174>)
 8004f32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f34:	2202      	movs	r2, #2
 8004f36:	4013      	ands	r3, r2
 8004f38:	60fb      	str	r3, [r7, #12]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB6     ------> SPI2_MISO
    PB7     ------> SPI2_MOSI
    PB8     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004f3c:	193b      	adds	r3, r7, r4
 8004f3e:	2240      	movs	r2, #64	; 0x40
 8004f40:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f42:	193b      	adds	r3, r7, r4
 8004f44:	2202      	movs	r2, #2
 8004f46:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f48:	193b      	adds	r3, r7, r4
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f4e:	193b      	adds	r3, r7, r4
 8004f50:	2200      	movs	r2, #0
 8004f52:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_SPI2;
 8004f54:	193b      	adds	r3, r7, r4
 8004f56:	2204      	movs	r2, #4
 8004f58:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f5a:	193b      	adds	r3, r7, r4
 8004f5c:	4a3f      	ldr	r2, [pc, #252]	; (800505c <HAL_SPI_MspInit+0x178>)
 8004f5e:	0019      	movs	r1, r3
 8004f60:	0010      	movs	r0, r2
 8004f62:	f001 f9a7 	bl	80062b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8004f66:	0021      	movs	r1, r4
 8004f68:	187b      	adds	r3, r7, r1
 8004f6a:	22c0      	movs	r2, #192	; 0xc0
 8004f6c:	0052      	lsls	r2, r2, #1
 8004f6e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f70:	187b      	adds	r3, r7, r1
 8004f72:	2202      	movs	r2, #2
 8004f74:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f76:	187b      	adds	r3, r7, r1
 8004f78:	2200      	movs	r2, #0
 8004f7a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f7c:	187b      	adds	r3, r7, r1
 8004f7e:	2200      	movs	r2, #0
 8004f80:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8004f82:	187b      	adds	r3, r7, r1
 8004f84:	2201      	movs	r2, #1
 8004f86:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f88:	187b      	adds	r3, r7, r1
 8004f8a:	4a34      	ldr	r2, [pc, #208]	; (800505c <HAL_SPI_MspInit+0x178>)
 8004f8c:	0019      	movs	r1, r3
 8004f8e:	0010      	movs	r0, r2
 8004f90:	f001 f990 	bl	80062b4 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel2;
 8004f94:	4b32      	ldr	r3, [pc, #200]	; (8005060 <HAL_SPI_MspInit+0x17c>)
 8004f96:	4a33      	ldr	r2, [pc, #204]	; (8005064 <HAL_SPI_MspInit+0x180>)
 8004f98:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8004f9a:	4b31      	ldr	r3, [pc, #196]	; (8005060 <HAL_SPI_MspInit+0x17c>)
 8004f9c:	2212      	movs	r2, #18
 8004f9e:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004fa0:	4b2f      	ldr	r3, [pc, #188]	; (8005060 <HAL_SPI_MspInit+0x17c>)
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004fa6:	4b2e      	ldr	r3, [pc, #184]	; (8005060 <HAL_SPI_MspInit+0x17c>)
 8004fa8:	2200      	movs	r2, #0
 8004faa:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004fac:	4b2c      	ldr	r3, [pc, #176]	; (8005060 <HAL_SPI_MspInit+0x17c>)
 8004fae:	2280      	movs	r2, #128	; 0x80
 8004fb0:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004fb2:	4b2b      	ldr	r3, [pc, #172]	; (8005060 <HAL_SPI_MspInit+0x17c>)
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004fb8:	4b29      	ldr	r3, [pc, #164]	; (8005060 <HAL_SPI_MspInit+0x17c>)
 8004fba:	2200      	movs	r2, #0
 8004fbc:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8004fbe:	4b28      	ldr	r3, [pc, #160]	; (8005060 <HAL_SPI_MspInit+0x17c>)
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004fc4:	4b26      	ldr	r3, [pc, #152]	; (8005060 <HAL_SPI_MspInit+0x17c>)
 8004fc6:	2280      	movs	r2, #128	; 0x80
 8004fc8:	0192      	lsls	r2, r2, #6
 8004fca:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8004fcc:	4b24      	ldr	r3, [pc, #144]	; (8005060 <HAL_SPI_MspInit+0x17c>)
 8004fce:	0018      	movs	r0, r3
 8004fd0:	f000 fea8 	bl	8005d24 <HAL_DMA_Init>
 8004fd4:	1e03      	subs	r3, r0, #0
 8004fd6:	d001      	beq.n	8004fdc <HAL_SPI_MspInit+0xf8>
    {
      Error_Handler();
 8004fd8:	f7ff fe24 	bl	8004c24 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	4a20      	ldr	r2, [pc, #128]	; (8005060 <HAL_SPI_MspInit+0x17c>)
 8004fe0:	659a      	str	r2, [r3, #88]	; 0x58
 8004fe2:	4b1f      	ldr	r3, [pc, #124]	; (8005060 <HAL_SPI_MspInit+0x17c>)
 8004fe4:	687a      	ldr	r2, [r7, #4]
 8004fe6:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel3;
 8004fe8:	4b1f      	ldr	r3, [pc, #124]	; (8005068 <HAL_SPI_MspInit+0x184>)
 8004fea:	4a20      	ldr	r2, [pc, #128]	; (800506c <HAL_SPI_MspInit+0x188>)
 8004fec:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8004fee:	4b1e      	ldr	r3, [pc, #120]	; (8005068 <HAL_SPI_MspInit+0x184>)
 8004ff0:	2213      	movs	r2, #19
 8004ff2:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004ff4:	4b1c      	ldr	r3, [pc, #112]	; (8005068 <HAL_SPI_MspInit+0x184>)
 8004ff6:	2210      	movs	r2, #16
 8004ff8:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ffa:	4b1b      	ldr	r3, [pc, #108]	; (8005068 <HAL_SPI_MspInit+0x184>)
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005000:	4b19      	ldr	r3, [pc, #100]	; (8005068 <HAL_SPI_MspInit+0x184>)
 8005002:	2280      	movs	r2, #128	; 0x80
 8005004:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005006:	4b18      	ldr	r3, [pc, #96]	; (8005068 <HAL_SPI_MspInit+0x184>)
 8005008:	2200      	movs	r2, #0
 800500a:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800500c:	4b16      	ldr	r3, [pc, #88]	; (8005068 <HAL_SPI_MspInit+0x184>)
 800500e:	2200      	movs	r2, #0
 8005010:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8005012:	4b15      	ldr	r3, [pc, #84]	; (8005068 <HAL_SPI_MspInit+0x184>)
 8005014:	2200      	movs	r2, #0
 8005016:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005018:	4b13      	ldr	r3, [pc, #76]	; (8005068 <HAL_SPI_MspInit+0x184>)
 800501a:	2200      	movs	r2, #0
 800501c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800501e:	4b12      	ldr	r3, [pc, #72]	; (8005068 <HAL_SPI_MspInit+0x184>)
 8005020:	0018      	movs	r0, r3
 8005022:	f000 fe7f 	bl	8005d24 <HAL_DMA_Init>
 8005026:	1e03      	subs	r3, r0, #0
 8005028:	d001      	beq.n	800502e <HAL_SPI_MspInit+0x14a>
    {
      Error_Handler();
 800502a:	f7ff fdfb 	bl	8004c24 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a0d      	ldr	r2, [pc, #52]	; (8005068 <HAL_SPI_MspInit+0x184>)
 8005032:	655a      	str	r2, [r3, #84]	; 0x54
 8005034:	4b0c      	ldr	r3, [pc, #48]	; (8005068 <HAL_SPI_MspInit+0x184>)
 8005036:	687a      	ldr	r2, [r7, #4]
 8005038:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800503a:	2200      	movs	r2, #0
 800503c:	2100      	movs	r1, #0
 800503e:	201a      	movs	r0, #26
 8005040:	f000 fe3e 	bl	8005cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8005044:	201a      	movs	r0, #26
 8005046:	f000 fe50 	bl	8005cea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800504a:	46c0      	nop			; (mov r8, r8)
 800504c:	46bd      	mov	sp, r7
 800504e:	b00b      	add	sp, #44	; 0x2c
 8005050:	bd90      	pop	{r4, r7, pc}
 8005052:	46c0      	nop			; (mov r8, r8)
 8005054:	40003800 	.word	0x40003800
 8005058:	40021000 	.word	0x40021000
 800505c:	50000400 	.word	0x50000400
 8005060:	2000019c 	.word	0x2000019c
 8005064:	4002001c 	.word	0x4002001c
 8005068:	20000c44 	.word	0x20000c44
 800506c:	40020030 	.word	0x40020030

08005070 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b084      	sub	sp, #16
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a0a      	ldr	r2, [pc, #40]	; (80050a8 <HAL_TIM_Base_MspInit+0x38>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d10d      	bne.n	800509e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005082:	4b0a      	ldr	r3, [pc, #40]	; (80050ac <HAL_TIM_Base_MspInit+0x3c>)
 8005084:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005086:	4b09      	ldr	r3, [pc, #36]	; (80050ac <HAL_TIM_Base_MspInit+0x3c>)
 8005088:	2180      	movs	r1, #128	; 0x80
 800508a:	0109      	lsls	r1, r1, #4
 800508c:	430a      	orrs	r2, r1
 800508e:	641a      	str	r2, [r3, #64]	; 0x40
 8005090:	4b06      	ldr	r3, [pc, #24]	; (80050ac <HAL_TIM_Base_MspInit+0x3c>)
 8005092:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005094:	2380      	movs	r3, #128	; 0x80
 8005096:	011b      	lsls	r3, r3, #4
 8005098:	4013      	ands	r3, r2
 800509a:	60fb      	str	r3, [r7, #12]
 800509c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800509e:	46c0      	nop			; (mov r8, r8)
 80050a0:	46bd      	mov	sp, r7
 80050a2:	b004      	add	sp, #16
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	46c0      	nop			; (mov r8, r8)
 80050a8:	40012c00 	.word	0x40012c00
 80050ac:	40021000 	.word	0x40021000

080050b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80050b0:	b590      	push	{r4, r7, lr}
 80050b2:	b089      	sub	sp, #36	; 0x24
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050b8:	240c      	movs	r4, #12
 80050ba:	193b      	adds	r3, r7, r4
 80050bc:	0018      	movs	r0, r3
 80050be:	2314      	movs	r3, #20
 80050c0:	001a      	movs	r2, r3
 80050c2:	2100      	movs	r1, #0
 80050c4:	f007 fc66 	bl	800c994 <memset>
  if(htim->Instance==TIM1)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a15      	ldr	r2, [pc, #84]	; (8005124 <HAL_TIM_MspPostInit+0x74>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d123      	bne.n	800511a <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80050d2:	4b15      	ldr	r3, [pc, #84]	; (8005128 <HAL_TIM_MspPostInit+0x78>)
 80050d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80050d6:	4b14      	ldr	r3, [pc, #80]	; (8005128 <HAL_TIM_MspPostInit+0x78>)
 80050d8:	2101      	movs	r1, #1
 80050da:	430a      	orrs	r2, r1
 80050dc:	635a      	str	r2, [r3, #52]	; 0x34
 80050de:	4b12      	ldr	r3, [pc, #72]	; (8005128 <HAL_TIM_MspPostInit+0x78>)
 80050e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050e2:	2201      	movs	r2, #1
 80050e4:	4013      	ands	r3, r2
 80050e6:	60bb      	str	r3, [r7, #8]
 80050e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80050ea:	193b      	adds	r3, r7, r4
 80050ec:	2280      	movs	r2, #128	; 0x80
 80050ee:	0052      	lsls	r2, r2, #1
 80050f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050f2:	0021      	movs	r1, r4
 80050f4:	187b      	adds	r3, r7, r1
 80050f6:	2202      	movs	r2, #2
 80050f8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80050fa:	187b      	adds	r3, r7, r1
 80050fc:	2202      	movs	r2, #2
 80050fe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005100:	187b      	adds	r3, r7, r1
 8005102:	2203      	movs	r2, #3
 8005104:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8005106:	187b      	adds	r3, r7, r1
 8005108:	2202      	movs	r2, #2
 800510a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800510c:	187a      	adds	r2, r7, r1
 800510e:	23a0      	movs	r3, #160	; 0xa0
 8005110:	05db      	lsls	r3, r3, #23
 8005112:	0011      	movs	r1, r2
 8005114:	0018      	movs	r0, r3
 8005116:	f001 f8cd 	bl	80062b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800511a:	46c0      	nop			; (mov r8, r8)
 800511c:	46bd      	mov	sp, r7
 800511e:	b009      	add	sp, #36	; 0x24
 8005120:	bd90      	pop	{r4, r7, pc}
 8005122:	46c0      	nop			; (mov r8, r8)
 8005124:	40012c00 	.word	0x40012c00
 8005128:	40021000 	.word	0x40021000

0800512c <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 800512c:	b590      	push	{r4, r7, lr}
 800512e:	b08b      	sub	sp, #44	; 0x2c
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005134:	2414      	movs	r4, #20
 8005136:	193b      	adds	r3, r7, r4
 8005138:	0018      	movs	r0, r3
 800513a:	2314      	movs	r3, #20
 800513c:	001a      	movs	r2, r3
 800513e:	2100      	movs	r1, #0
 8005140:	f007 fc28 	bl	800c994 <memset>
  if(husart->Instance==USART3)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a45      	ldr	r2, [pc, #276]	; (8005260 <HAL_USART_MspInit+0x134>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d000      	beq.n	8005150 <HAL_USART_MspInit+0x24>
 800514e:	e083      	b.n	8005258 <HAL_USART_MspInit+0x12c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8005150:	4b44      	ldr	r3, [pc, #272]	; (8005264 <HAL_USART_MspInit+0x138>)
 8005152:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005154:	4b43      	ldr	r3, [pc, #268]	; (8005264 <HAL_USART_MspInit+0x138>)
 8005156:	2180      	movs	r1, #128	; 0x80
 8005158:	02c9      	lsls	r1, r1, #11
 800515a:	430a      	orrs	r2, r1
 800515c:	63da      	str	r2, [r3, #60]	; 0x3c
 800515e:	4b41      	ldr	r3, [pc, #260]	; (8005264 <HAL_USART_MspInit+0x138>)
 8005160:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005162:	2380      	movs	r3, #128	; 0x80
 8005164:	02db      	lsls	r3, r3, #11
 8005166:	4013      	ands	r3, r2
 8005168:	613b      	str	r3, [r7, #16]
 800516a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800516c:	4b3d      	ldr	r3, [pc, #244]	; (8005264 <HAL_USART_MspInit+0x138>)
 800516e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005170:	4b3c      	ldr	r3, [pc, #240]	; (8005264 <HAL_USART_MspInit+0x138>)
 8005172:	2101      	movs	r1, #1
 8005174:	430a      	orrs	r2, r1
 8005176:	635a      	str	r2, [r3, #52]	; 0x34
 8005178:	4b3a      	ldr	r3, [pc, #232]	; (8005264 <HAL_USART_MspInit+0x138>)
 800517a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800517c:	2201      	movs	r2, #1
 800517e:	4013      	ands	r3, r2
 8005180:	60fb      	str	r3, [r7, #12]
 8005182:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005184:	4b37      	ldr	r3, [pc, #220]	; (8005264 <HAL_USART_MspInit+0x138>)
 8005186:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005188:	4b36      	ldr	r3, [pc, #216]	; (8005264 <HAL_USART_MspInit+0x138>)
 800518a:	2102      	movs	r1, #2
 800518c:	430a      	orrs	r2, r1
 800518e:	635a      	str	r2, [r3, #52]	; 0x34
 8005190:	4b34      	ldr	r3, [pc, #208]	; (8005264 <HAL_USART_MspInit+0x138>)
 8005192:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005194:	2202      	movs	r2, #2
 8005196:	4013      	ands	r3, r2
 8005198:	60bb      	str	r3, [r7, #8]
 800519a:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PA5     ------> USART3_TX
    PB0     ------> USART3_RX
    PB1     ------> USART3_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800519c:	193b      	adds	r3, r7, r4
 800519e:	2220      	movs	r2, #32
 80051a0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051a2:	193b      	adds	r3, r7, r4
 80051a4:	2202      	movs	r2, #2
 80051a6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051a8:	193b      	adds	r3, r7, r4
 80051aa:	2200      	movs	r2, #0
 80051ac:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051ae:	193b      	adds	r3, r7, r4
 80051b0:	2203      	movs	r2, #3
 80051b2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 80051b4:	193b      	adds	r3, r7, r4
 80051b6:	2204      	movs	r2, #4
 80051b8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051ba:	193a      	adds	r2, r7, r4
 80051bc:	23a0      	movs	r3, #160	; 0xa0
 80051be:	05db      	lsls	r3, r3, #23
 80051c0:	0011      	movs	r1, r2
 80051c2:	0018      	movs	r0, r3
 80051c4:	f001 f876 	bl	80062b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80051c8:	0021      	movs	r1, r4
 80051ca:	187b      	adds	r3, r7, r1
 80051cc:	2203      	movs	r2, #3
 80051ce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051d0:	187b      	adds	r3, r7, r1
 80051d2:	2202      	movs	r2, #2
 80051d4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051d6:	187b      	adds	r3, r7, r1
 80051d8:	2200      	movs	r2, #0
 80051da:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051dc:	187b      	adds	r3, r7, r1
 80051de:	2203      	movs	r2, #3
 80051e0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 80051e2:	187b      	adds	r3, r7, r1
 80051e4:	2204      	movs	r2, #4
 80051e6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051e8:	187b      	adds	r3, r7, r1
 80051ea:	4a1f      	ldr	r2, [pc, #124]	; (8005268 <HAL_USART_MspInit+0x13c>)
 80051ec:	0019      	movs	r1, r3
 80051ee:	0010      	movs	r0, r2
 80051f0:	f001 f860 	bl	80062b4 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel4;
 80051f4:	4b1d      	ldr	r3, [pc, #116]	; (800526c <HAL_USART_MspInit+0x140>)
 80051f6:	4a1e      	ldr	r2, [pc, #120]	; (8005270 <HAL_USART_MspInit+0x144>)
 80051f8:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80051fa:	4b1c      	ldr	r3, [pc, #112]	; (800526c <HAL_USART_MspInit+0x140>)
 80051fc:	2237      	movs	r2, #55	; 0x37
 80051fe:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005200:	4b1a      	ldr	r3, [pc, #104]	; (800526c <HAL_USART_MspInit+0x140>)
 8005202:	2210      	movs	r2, #16
 8005204:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005206:	4b19      	ldr	r3, [pc, #100]	; (800526c <HAL_USART_MspInit+0x140>)
 8005208:	2200      	movs	r2, #0
 800520a:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800520c:	4b17      	ldr	r3, [pc, #92]	; (800526c <HAL_USART_MspInit+0x140>)
 800520e:	2280      	movs	r2, #128	; 0x80
 8005210:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005212:	4b16      	ldr	r3, [pc, #88]	; (800526c <HAL_USART_MspInit+0x140>)
 8005214:	2200      	movs	r2, #0
 8005216:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005218:	4b14      	ldr	r3, [pc, #80]	; (800526c <HAL_USART_MspInit+0x140>)
 800521a:	2200      	movs	r2, #0
 800521c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800521e:	4b13      	ldr	r3, [pc, #76]	; (800526c <HAL_USART_MspInit+0x140>)
 8005220:	2200      	movs	r2, #0
 8005222:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005224:	4b11      	ldr	r3, [pc, #68]	; (800526c <HAL_USART_MspInit+0x140>)
 8005226:	2280      	movs	r2, #128	; 0x80
 8005228:	0192      	lsls	r2, r2, #6
 800522a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800522c:	4b0f      	ldr	r3, [pc, #60]	; (800526c <HAL_USART_MspInit+0x140>)
 800522e:	0018      	movs	r0, r3
 8005230:	f000 fd78 	bl	8005d24 <HAL_DMA_Init>
 8005234:	1e03      	subs	r3, r0, #0
 8005236:	d001      	beq.n	800523c <HAL_USART_MspInit+0x110>
    {
      Error_Handler();
 8005238:	f7ff fcf4 	bl	8004c24 <Error_Handler>
    }

    __HAL_LINKDMA(husart,hdmatx,hdma_usart3_tx);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	4a0b      	ldr	r2, [pc, #44]	; (800526c <HAL_USART_MspInit+0x140>)
 8005240:	651a      	str	r2, [r3, #80]	; 0x50
 8005242:	4b0a      	ldr	r3, [pc, #40]	; (800526c <HAL_USART_MspInit+0x140>)
 8005244:	687a      	ldr	r2, [r7, #4]
 8005246:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_4_LPUART1_IRQn, 0, 0);
 8005248:	2200      	movs	r2, #0
 800524a:	2100      	movs	r1, #0
 800524c:	201d      	movs	r0, #29
 800524e:	f000 fd37 	bl	8005cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_LPUART1_IRQn);
 8005252:	201d      	movs	r0, #29
 8005254:	f000 fd49 	bl	8005cea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8005258:	46c0      	nop			; (mov r8, r8)
 800525a:	46bd      	mov	sp, r7
 800525c:	b00b      	add	sp, #44	; 0x2c
 800525e:	bd90      	pop	{r4, r7, pc}
 8005260:	40004800 	.word	0x40004800
 8005264:	40021000 	.word	0x40021000
 8005268:	50000400 	.word	0x50000400
 800526c:	20000204 	.word	0x20000204
 8005270:	40020044 	.word	0x40020044

08005274 <LL_USART_IsActiveFlag_FE>:
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b082      	sub	sp, #8
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	69db      	ldr	r3, [r3, #28]
 8005280:	2202      	movs	r2, #2
 8005282:	4013      	ands	r3, r2
 8005284:	2b02      	cmp	r3, #2
 8005286:	d101      	bne.n	800528c <LL_USART_IsActiveFlag_FE+0x18>
 8005288:	2301      	movs	r3, #1
 800528a:	e000      	b.n	800528e <LL_USART_IsActiveFlag_FE+0x1a>
 800528c:	2300      	movs	r3, #0
}
 800528e:	0018      	movs	r0, r3
 8005290:	46bd      	mov	sp, r7
 8005292:	b002      	add	sp, #8
 8005294:	bd80      	pop	{r7, pc}

08005296 <LL_USART_IsActiveFlag_NE>:
{
 8005296:	b580      	push	{r7, lr}
 8005298:	b082      	sub	sp, #8
 800529a:	af00      	add	r7, sp, #0
 800529c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	69db      	ldr	r3, [r3, #28]
 80052a2:	2204      	movs	r2, #4
 80052a4:	4013      	ands	r3, r2
 80052a6:	2b04      	cmp	r3, #4
 80052a8:	d101      	bne.n	80052ae <LL_USART_IsActiveFlag_NE+0x18>
 80052aa:	2301      	movs	r3, #1
 80052ac:	e000      	b.n	80052b0 <LL_USART_IsActiveFlag_NE+0x1a>
 80052ae:	2300      	movs	r3, #0
}
 80052b0:	0018      	movs	r0, r3
 80052b2:	46bd      	mov	sp, r7
 80052b4:	b002      	add	sp, #8
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <LL_USART_IsActiveFlag_ORE>:
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b082      	sub	sp, #8
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	69db      	ldr	r3, [r3, #28]
 80052c4:	2208      	movs	r2, #8
 80052c6:	4013      	ands	r3, r2
 80052c8:	2b08      	cmp	r3, #8
 80052ca:	d101      	bne.n	80052d0 <LL_USART_IsActiveFlag_ORE+0x18>
 80052cc:	2301      	movs	r3, #1
 80052ce:	e000      	b.n	80052d2 <LL_USART_IsActiveFlag_ORE+0x1a>
 80052d0:	2300      	movs	r3, #0
}
 80052d2:	0018      	movs	r0, r3
 80052d4:	46bd      	mov	sp, r7
 80052d6:	b002      	add	sp, #8
 80052d8:	bd80      	pop	{r7, pc}

080052da <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 80052da:	b580      	push	{r7, lr}
 80052dc:	b082      	sub	sp, #8
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	69db      	ldr	r3, [r3, #28]
 80052e6:	2220      	movs	r2, #32
 80052e8:	4013      	ands	r3, r2
 80052ea:	2b20      	cmp	r3, #32
 80052ec:	d101      	bne.n	80052f2 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 80052ee:	2301      	movs	r3, #1
 80052f0:	e000      	b.n	80052f4 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 80052f2:	2300      	movs	r3, #0
}
 80052f4:	0018      	movs	r0, r3
 80052f6:	46bd      	mov	sp, r7
 80052f8:	b002      	add	sp, #8
 80052fa:	bd80      	pop	{r7, pc}

080052fc <LL_USART_IsEnabledIT_RXNE_RXFNE>:
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b082      	sub	sp, #8
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	2220      	movs	r2, #32
 800530a:	4013      	ands	r3, r2
 800530c:	2b20      	cmp	r3, #32
 800530e:	d101      	bne.n	8005314 <LL_USART_IsEnabledIT_RXNE_RXFNE+0x18>
 8005310:	2301      	movs	r3, #1
 8005312:	e000      	b.n	8005316 <LL_USART_IsEnabledIT_RXNE_RXFNE+0x1a>
 8005314:	2300      	movs	r3, #0
}
 8005316:	0018      	movs	r0, r3
 8005318:	46bd      	mov	sp, r7
 800531a:	b002      	add	sp, #8
 800531c:	bd80      	pop	{r7, pc}

0800531e <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800531e:	b580      	push	{r7, lr}
 8005320:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005322:	46c0      	nop			; (mov r8, r8)
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}

08005328 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800532c:	e7fe      	b.n	800532c <HardFault_Handler+0x4>

0800532e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800532e:	b580      	push	{r7, lr}
 8005330:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8005332:	46c0      	nop			; (mov r8, r8)
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}

08005338 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800533c:	46c0      	nop			; (mov r8, r8)
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}

08005342 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005342:	b580      	push	{r7, lr}
 8005344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005346:	f000 f959 	bl	80055fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800534a:	46c0      	nop			; (mov r8, r8)
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}

08005350 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8005354:	4b03      	ldr	r3, [pc, #12]	; (8005364 <DMA1_Channel1_IRQHandler+0x14>)
 8005356:	0018      	movs	r0, r3
 8005358:	f000 fe5e 	bl	8006018 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800535c:	46c0      	nop			; (mov r8, r8)
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}
 8005362:	46c0      	nop			; (mov r8, r8)
 8005364:	20000ca4 	.word	0x20000ca4

08005368 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

//	HAL_SPI_RxCpltCallback(&hspi2);
  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800536c:	4b05      	ldr	r3, [pc, #20]	; (8005384 <DMA1_Channel2_3_IRQHandler+0x1c>)
 800536e:	0018      	movs	r0, r3
 8005370:	f000 fe52 	bl	8006018 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8005374:	4b04      	ldr	r3, [pc, #16]	; (8005388 <DMA1_Channel2_3_IRQHandler+0x20>)
 8005376:	0018      	movs	r0, r3
 8005378:	f000 fe4e 	bl	8006018 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800537c:	46c0      	nop			; (mov r8, r8)
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}
 8005382:	46c0      	nop			; (mov r8, r8)
 8005384:	2000019c 	.word	0x2000019c
 8005388:	20000c44 	.word	0x20000c44

0800538c <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6, channel 7 and DMAMUX1 interrupts.
  */
void DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler(void)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch4_7_DMAMUX1_OVR_IRQn 0 */
//		GPIOA->ODR |= 1 << 11;	//set test 1
//		GPIOA->ODR &= ~(1 << 11);	//reset test 1
  /* USER CODE END DMA1_Ch4_7_DMAMUX1_OVR_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8005390:	4b03      	ldr	r3, [pc, #12]	; (80053a0 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler+0x14>)
 8005392:	0018      	movs	r0, r3
 8005394:	f000 fe40 	bl	8006018 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch4_7_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_7_DMAMUX1_OVR_IRQn 1 */
}
 8005398:	46c0      	nop			; (mov r8, r8)
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}
 800539e:	46c0      	nop			; (mov r8, r8)
 80053a0:	20000204 	.word	0x20000204

080053a4 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 80053a8:	4b09      	ldr	r3, [pc, #36]	; (80053d0 <I2C1_IRQHandler+0x2c>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	699a      	ldr	r2, [r3, #24]
 80053ae:	23e0      	movs	r3, #224	; 0xe0
 80053b0:	00db      	lsls	r3, r3, #3
 80053b2:	4013      	ands	r3, r2
 80053b4:	d004      	beq.n	80053c0 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 80053b6:	4b06      	ldr	r3, [pc, #24]	; (80053d0 <I2C1_IRQHandler+0x2c>)
 80053b8:	0018      	movs	r0, r3
 80053ba:	f001 fa97 	bl	80068ec <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 80053be:	e003      	b.n	80053c8 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 80053c0:	4b03      	ldr	r3, [pc, #12]	; (80053d0 <I2C1_IRQHandler+0x2c>)
 80053c2:	0018      	movs	r0, r3
 80053c4:	f001 fa78 	bl	80068b8 <HAL_I2C_EV_IRQHandler>
}
 80053c8:	46c0      	nop			; (mov r8, r8)
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}
 80053ce:	46c0      	nop			; (mov r8, r8)
 80053d0:	2000013c 	.word	0x2000013c

080053d4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s1);
 80053d8:	4b03      	ldr	r3, [pc, #12]	; (80053e8 <SPI1_IRQHandler+0x14>)
 80053da:	0018      	movs	r0, r3
 80053dc:	f002 fbfc 	bl	8007bd8 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80053e0:	46c0      	nop			; (mov r8, r8)
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	46c0      	nop			; (mov r8, r8)
 80053e8:	20000b7c 	.word	0x20000b7c

080053ec <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80053f0:	4b03      	ldr	r3, [pc, #12]	; (8005400 <SPI2_IRQHandler+0x14>)
 80053f2:	0018      	movs	r0, r3
 80053f4:	f004 fc6e 	bl	8009cd4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80053f8:	46c0      	nop			; (mov r8, r8)
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	46c0      	nop			; (mov r8, r8)
 8005400:	200000b4 	.word	0x200000b4

08005404 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	USART2->ICR|=USART_ICR_ORECF;
 8005408:	4b25      	ldr	r3, [pc, #148]	; (80054a0 <USART2_IRQHandler+0x9c>)
 800540a:	6a1a      	ldr	r2, [r3, #32]
 800540c:	4b24      	ldr	r3, [pc, #144]	; (80054a0 <USART2_IRQHandler+0x9c>)
 800540e:	2108      	movs	r1, #8
 8005410:	430a      	orrs	r2, r1
 8005412:	621a      	str	r2, [r3, #32]
	USART2->ICR|=USART_ICR_FECF;
 8005414:	4b22      	ldr	r3, [pc, #136]	; (80054a0 <USART2_IRQHandler+0x9c>)
 8005416:	6a1a      	ldr	r2, [r3, #32]
 8005418:	4b21      	ldr	r3, [pc, #132]	; (80054a0 <USART2_IRQHandler+0x9c>)
 800541a:	2102      	movs	r1, #2
 800541c:	430a      	orrs	r2, r1
 800541e:	621a      	str	r2, [r3, #32]
	USART2->ICR|=USART_ICR_NECF;
 8005420:	4b1f      	ldr	r3, [pc, #124]	; (80054a0 <USART2_IRQHandler+0x9c>)
 8005422:	6a1a      	ldr	r2, [r3, #32]
 8005424:	4b1e      	ldr	r3, [pc, #120]	; (80054a0 <USART2_IRQHandler+0x9c>)
 8005426:	2104      	movs	r1, #4
 8005428:	430a      	orrs	r2, r1
 800542a:	621a      	str	r2, [r3, #32]
	if(LL_USART_IsActiveFlag_RXNE(USART2) && LL_USART_IsEnabledIT_RXNE(USART2))
 800542c:	4b1c      	ldr	r3, [pc, #112]	; (80054a0 <USART2_IRQHandler+0x9c>)
 800542e:	0018      	movs	r0, r3
 8005430:	f7ff ff53 	bl	80052da <LL_USART_IsActiveFlag_RXNE_RXFNE>
 8005434:	1e03      	subs	r3, r0, #0
 8005436:	d009      	beq.n	800544c <USART2_IRQHandler+0x48>
 8005438:	4b19      	ldr	r3, [pc, #100]	; (80054a0 <USART2_IRQHandler+0x9c>)
 800543a:	0018      	movs	r0, r3
 800543c:	f7ff ff5e 	bl	80052fc <LL_USART_IsEnabledIT_RXNE_RXFNE>
 8005440:	1e03      	subs	r3, r0, #0
 8005442:	d003      	beq.n	800544c <USART2_IRQHandler+0x48>
	  {
	    USART2_RX_Callback();// launching the receiving callback function //LL implentation
 8005444:	f7fd fd5e 	bl	8002f04 <USART2_RX_Callback>
	  {
 8005448:	46c0      	nop			; (mov r8, r8)
	  }
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800544a:	e025      	b.n	8005498 <USART2_IRQHandler+0x94>
		  USART2->ICR|=USART_ICR_ORECF;
 800544c:	4b14      	ldr	r3, [pc, #80]	; (80054a0 <USART2_IRQHandler+0x9c>)
 800544e:	6a1a      	ldr	r2, [r3, #32]
 8005450:	4b13      	ldr	r3, [pc, #76]	; (80054a0 <USART2_IRQHandler+0x9c>)
 8005452:	2108      	movs	r1, #8
 8005454:	430a      	orrs	r2, r1
 8005456:	621a      	str	r2, [r3, #32]
	    if(LL_USART_IsActiveFlag_ORE(USART2))//clear the overrun flag by reading from RDR
 8005458:	4b11      	ldr	r3, [pc, #68]	; (80054a0 <USART2_IRQHandler+0x9c>)
 800545a:	0018      	movs	r0, r3
 800545c:	f7ff ff2c 	bl	80052b8 <LL_USART_IsActiveFlag_ORE>
 8005460:	1e03      	subs	r3, r0, #0
 8005462:	d008      	beq.n	8005476 <USART2_IRQHandler+0x72>
	    	USART2->ICR|=USART_ICR_ORECF;
 8005464:	4b0e      	ldr	r3, [pc, #56]	; (80054a0 <USART2_IRQHandler+0x9c>)
 8005466:	6a1a      	ldr	r2, [r3, #32]
 8005468:	4b0d      	ldr	r3, [pc, #52]	; (80054a0 <USART2_IRQHandler+0x9c>)
 800546a:	2108      	movs	r1, #8
 800546c:	430a      	orrs	r2, r1
 800546e:	621a      	str	r2, [r3, #32]
	      (void) USART2->RDR;
 8005470:	4b0b      	ldr	r3, [pc, #44]	; (80054a0 <USART2_IRQHandler+0x9c>)
 8005472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8005474:	e010      	b.n	8005498 <USART2_IRQHandler+0x94>
	    else if(LL_USART_IsActiveFlag_FE(USART2))//clear another flag by reading from RDR
 8005476:	4b0a      	ldr	r3, [pc, #40]	; (80054a0 <USART2_IRQHandler+0x9c>)
 8005478:	0018      	movs	r0, r3
 800547a:	f7ff fefb 	bl	8005274 <LL_USART_IsActiveFlag_FE>
 800547e:	1e03      	subs	r3, r0, #0
 8005480:	d002      	beq.n	8005488 <USART2_IRQHandler+0x84>
	      (void) USART2->RDR;
 8005482:	4b07      	ldr	r3, [pc, #28]	; (80054a0 <USART2_IRQHandler+0x9c>)
 8005484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8005486:	e007      	b.n	8005498 <USART2_IRQHandler+0x94>
	    else if(LL_USART_IsActiveFlag_NE(USART2))//clear another flag by reading from RDR
 8005488:	4b05      	ldr	r3, [pc, #20]	; (80054a0 <USART2_IRQHandler+0x9c>)
 800548a:	0018      	movs	r0, r3
 800548c:	f7ff ff03 	bl	8005296 <LL_USART_IsActiveFlag_NE>
 8005490:	1e03      	subs	r3, r0, #0
 8005492:	d001      	beq.n	8005498 <USART2_IRQHandler+0x94>
	      (void) USART2->RDR;
 8005494:	4b02      	ldr	r3, [pc, #8]	; (80054a0 <USART2_IRQHandler+0x9c>)
 8005496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8005498:	46c0      	nop			; (mov r8, r8)
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
 800549e:	46c0      	nop			; (mov r8, r8)
 80054a0:	40004400 	.word	0x40004400

080054a4 <USART3_4_LPUART1_IRQHandler>:

/**
  * @brief This function handles USART3, USART4 and LPUART1 interrupts / LPUART1 wake-up interrupt through EXTI line 28.
  */
void USART3_4_LPUART1_IRQHandler(void)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 0 */

  /* USER CODE END USART3_4_LPUART1_IRQn 0 */
  HAL_USART_IRQHandler(&husart3);
 80054a8:	4b03      	ldr	r3, [pc, #12]	; (80054b8 <USART3_4_LPUART1_IRQHandler+0x14>)
 80054aa:	0018      	movs	r0, r3
 80054ac:	f006 f920 	bl	800b6f0 <HAL_USART_IRQHandler>
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 1 */

  /* USER CODE END USART3_4_LPUART1_IRQn 1 */
}
 80054b0:	46c0      	nop			; (mov r8, r8)
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	46c0      	nop			; (mov r8, r8)
 80054b8:	200002a0 	.word	0x200002a0

080054bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80054c0:	4b03      	ldr	r3, [pc, #12]	; (80054d0 <SystemInit+0x14>)
 80054c2:	2280      	movs	r2, #128	; 0x80
 80054c4:	0512      	lsls	r2, r2, #20
 80054c6:	609a      	str	r2, [r3, #8]
#endif
}
 80054c8:	46c0      	nop			; (mov r8, r8)
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}
 80054ce:	46c0      	nop			; (mov r8, r8)
 80054d0:	e000ed00 	.word	0xe000ed00

080054d4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80054d4:	480d      	ldr	r0, [pc, #52]	; (800550c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80054d6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80054d8:	f7ff fff0 	bl	80054bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80054dc:	480c      	ldr	r0, [pc, #48]	; (8005510 <LoopForever+0x6>)
  ldr r1, =_edata
 80054de:	490d      	ldr	r1, [pc, #52]	; (8005514 <LoopForever+0xa>)
  ldr r2, =_sidata
 80054e0:	4a0d      	ldr	r2, [pc, #52]	; (8005518 <LoopForever+0xe>)
  movs r3, #0
 80054e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80054e4:	e002      	b.n	80054ec <LoopCopyDataInit>

080054e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80054e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80054e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80054ea:	3304      	adds	r3, #4

080054ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80054ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80054ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80054f0:	d3f9      	bcc.n	80054e6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80054f2:	4a0a      	ldr	r2, [pc, #40]	; (800551c <LoopForever+0x12>)
  ldr r4, =_ebss
 80054f4:	4c0a      	ldr	r4, [pc, #40]	; (8005520 <LoopForever+0x16>)
  movs r3, #0
 80054f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80054f8:	e001      	b.n	80054fe <LoopFillZerobss>

080054fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80054fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80054fc:	3204      	adds	r2, #4

080054fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80054fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005500:	d3fb      	bcc.n	80054fa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8005502:	f007 fa23 	bl	800c94c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8005506:	f7fc ff71 	bl	80023ec <main>

0800550a <LoopForever>:

LoopForever:
  b LoopForever
 800550a:	e7fe      	b.n	800550a <LoopForever>
  ldr   r0, =_estack
 800550c:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8005510:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005514:	20000044 	.word	0x20000044
  ldr r2, =_sidata
 8005518:	08010e30 	.word	0x08010e30
  ldr r2, =_sbss
 800551c:	20000044 	.word	0x20000044
  ldr r4, =_ebss
 8005520:	20002d28 	.word	0x20002d28

08005524 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005524:	e7fe      	b.n	8005524 <ADC1_COMP_IRQHandler>
	...

08005528 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b082      	sub	sp, #8
 800552c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800552e:	1dfb      	adds	r3, r7, #7
 8005530:	2200      	movs	r2, #0
 8005532:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005534:	4b0b      	ldr	r3, [pc, #44]	; (8005564 <HAL_Init+0x3c>)
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	4b0a      	ldr	r3, [pc, #40]	; (8005564 <HAL_Init+0x3c>)
 800553a:	2180      	movs	r1, #128	; 0x80
 800553c:	0049      	lsls	r1, r1, #1
 800553e:	430a      	orrs	r2, r1
 8005540:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005542:	2000      	movs	r0, #0
 8005544:	f000 f810 	bl	8005568 <HAL_InitTick>
 8005548:	1e03      	subs	r3, r0, #0
 800554a:	d003      	beq.n	8005554 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800554c:	1dfb      	adds	r3, r7, #7
 800554e:	2201      	movs	r2, #1
 8005550:	701a      	strb	r2, [r3, #0]
 8005552:	e001      	b.n	8005558 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8005554:	f7ff fb6c 	bl	8004c30 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005558:	1dfb      	adds	r3, r7, #7
 800555a:	781b      	ldrb	r3, [r3, #0]
}
 800555c:	0018      	movs	r0, r3
 800555e:	46bd      	mov	sp, r7
 8005560:	b002      	add	sp, #8
 8005562:	bd80      	pop	{r7, pc}
 8005564:	40022000 	.word	0x40022000

08005568 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005568:	b590      	push	{r4, r7, lr}
 800556a:	b085      	sub	sp, #20
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005570:	230f      	movs	r3, #15
 8005572:	18fb      	adds	r3, r7, r3
 8005574:	2200      	movs	r2, #0
 8005576:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8005578:	4b1d      	ldr	r3, [pc, #116]	; (80055f0 <HAL_InitTick+0x88>)
 800557a:	781b      	ldrb	r3, [r3, #0]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d02b      	beq.n	80055d8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8005580:	4b1c      	ldr	r3, [pc, #112]	; (80055f4 <HAL_InitTick+0x8c>)
 8005582:	681c      	ldr	r4, [r3, #0]
 8005584:	4b1a      	ldr	r3, [pc, #104]	; (80055f0 <HAL_InitTick+0x88>)
 8005586:	781b      	ldrb	r3, [r3, #0]
 8005588:	0019      	movs	r1, r3
 800558a:	23fa      	movs	r3, #250	; 0xfa
 800558c:	0098      	lsls	r0, r3, #2
 800558e:	f7fa fdb9 	bl	8000104 <__udivsi3>
 8005592:	0003      	movs	r3, r0
 8005594:	0019      	movs	r1, r3
 8005596:	0020      	movs	r0, r4
 8005598:	f7fa fdb4 	bl	8000104 <__udivsi3>
 800559c:	0003      	movs	r3, r0
 800559e:	0018      	movs	r0, r3
 80055a0:	f000 fbb3 	bl	8005d0a <HAL_SYSTICK_Config>
 80055a4:	1e03      	subs	r3, r0, #0
 80055a6:	d112      	bne.n	80055ce <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2b03      	cmp	r3, #3
 80055ac:	d80a      	bhi.n	80055c4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80055ae:	6879      	ldr	r1, [r7, #4]
 80055b0:	2301      	movs	r3, #1
 80055b2:	425b      	negs	r3, r3
 80055b4:	2200      	movs	r2, #0
 80055b6:	0018      	movs	r0, r3
 80055b8:	f000 fb82 	bl	8005cc0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80055bc:	4b0e      	ldr	r3, [pc, #56]	; (80055f8 <HAL_InitTick+0x90>)
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	601a      	str	r2, [r3, #0]
 80055c2:	e00d      	b.n	80055e0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80055c4:	230f      	movs	r3, #15
 80055c6:	18fb      	adds	r3, r7, r3
 80055c8:	2201      	movs	r2, #1
 80055ca:	701a      	strb	r2, [r3, #0]
 80055cc:	e008      	b.n	80055e0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80055ce:	230f      	movs	r3, #15
 80055d0:	18fb      	adds	r3, r7, r3
 80055d2:	2201      	movs	r2, #1
 80055d4:	701a      	strb	r2, [r3, #0]
 80055d6:	e003      	b.n	80055e0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80055d8:	230f      	movs	r3, #15
 80055da:	18fb      	adds	r3, r7, r3
 80055dc:	2201      	movs	r2, #1
 80055de:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80055e0:	230f      	movs	r3, #15
 80055e2:	18fb      	adds	r3, r7, r3
 80055e4:	781b      	ldrb	r3, [r3, #0]
}
 80055e6:	0018      	movs	r0, r3
 80055e8:	46bd      	mov	sp, r7
 80055ea:	b005      	add	sp, #20
 80055ec:	bd90      	pop	{r4, r7, pc}
 80055ee:	46c0      	nop			; (mov r8, r8)
 80055f0:	20000040 	.word	0x20000040
 80055f4:	20000038 	.word	0x20000038
 80055f8:	2000003c 	.word	0x2000003c

080055fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005600:	4b05      	ldr	r3, [pc, #20]	; (8005618 <HAL_IncTick+0x1c>)
 8005602:	781b      	ldrb	r3, [r3, #0]
 8005604:	001a      	movs	r2, r3
 8005606:	4b05      	ldr	r3, [pc, #20]	; (800561c <HAL_IncTick+0x20>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	18d2      	adds	r2, r2, r3
 800560c:	4b03      	ldr	r3, [pc, #12]	; (800561c <HAL_IncTick+0x20>)
 800560e:	601a      	str	r2, [r3, #0]
}
 8005610:	46c0      	nop			; (mov r8, r8)
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
 8005616:	46c0      	nop			; (mov r8, r8)
 8005618:	20000040 	.word	0x20000040
 800561c:	20002d24 	.word	0x20002d24

08005620 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	af00      	add	r7, sp, #0
  return uwTick;
 8005624:	4b02      	ldr	r3, [pc, #8]	; (8005630 <HAL_GetTick+0x10>)
 8005626:	681b      	ldr	r3, [r3, #0]
}
 8005628:	0018      	movs	r0, r3
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
 800562e:	46c0      	nop			; (mov r8, r8)
 8005630:	20002d24 	.word	0x20002d24

08005634 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800563c:	f7ff fff0 	bl	8005620 <HAL_GetTick>
 8005640:	0003      	movs	r3, r0
 8005642:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	3301      	adds	r3, #1
 800564c:	d005      	beq.n	800565a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800564e:	4b0a      	ldr	r3, [pc, #40]	; (8005678 <HAL_Delay+0x44>)
 8005650:	781b      	ldrb	r3, [r3, #0]
 8005652:	001a      	movs	r2, r3
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	189b      	adds	r3, r3, r2
 8005658:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800565a:	46c0      	nop			; (mov r8, r8)
 800565c:	f7ff ffe0 	bl	8005620 <HAL_GetTick>
 8005660:	0002      	movs	r2, r0
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	1ad3      	subs	r3, r2, r3
 8005666:	68fa      	ldr	r2, [r7, #12]
 8005668:	429a      	cmp	r2, r3
 800566a:	d8f7      	bhi.n	800565c <HAL_Delay+0x28>
  {
  }
}
 800566c:	46c0      	nop			; (mov r8, r8)
 800566e:	46c0      	nop			; (mov r8, r8)
 8005670:	46bd      	mov	sp, r7
 8005672:	b004      	add	sp, #16
 8005674:	bd80      	pop	{r7, pc}
 8005676:	46c0      	nop			; (mov r8, r8)
 8005678:	20000040 	.word	0x20000040

0800567c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b082      	sub	sp, #8
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8005684:	4b06      	ldr	r3, [pc, #24]	; (80056a0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a06      	ldr	r2, [pc, #24]	; (80056a4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800568a:	4013      	ands	r3, r2
 800568c:	0019      	movs	r1, r3
 800568e:	4b04      	ldr	r3, [pc, #16]	; (80056a0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8005690:	687a      	ldr	r2, [r7, #4]
 8005692:	430a      	orrs	r2, r1
 8005694:	601a      	str	r2, [r3, #0]
}
 8005696:	46c0      	nop			; (mov r8, r8)
 8005698:	46bd      	mov	sp, r7
 800569a:	b002      	add	sp, #8
 800569c:	bd80      	pop	{r7, pc}
 800569e:	46c0      	nop			; (mov r8, r8)
 80056a0:	40010000 	.word	0x40010000
 80056a4:	fffff9ff 	.word	0xfffff9ff

080056a8 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b082      	sub	sp, #8
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80056b0:	4a05      	ldr	r2, [pc, #20]	; (80056c8 <LL_EXTI_EnableIT_0_31+0x20>)
 80056b2:	2380      	movs	r3, #128	; 0x80
 80056b4:	58d2      	ldr	r2, [r2, r3]
 80056b6:	4904      	ldr	r1, [pc, #16]	; (80056c8 <LL_EXTI_EnableIT_0_31+0x20>)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	4313      	orrs	r3, r2
 80056bc:	2280      	movs	r2, #128	; 0x80
 80056be:	508b      	str	r3, [r1, r2]
}
 80056c0:	46c0      	nop			; (mov r8, r8)
 80056c2:	46bd      	mov	sp, r7
 80056c4:	b002      	add	sp, #8
 80056c6:	bd80      	pop	{r7, pc}
 80056c8:	40021800 	.word	0x40021800

080056cc <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b082      	sub	sp, #8
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80056d4:	4a06      	ldr	r2, [pc, #24]	; (80056f0 <LL_EXTI_DisableIT_0_31+0x24>)
 80056d6:	2380      	movs	r3, #128	; 0x80
 80056d8:	58d3      	ldr	r3, [r2, r3]
 80056da:	687a      	ldr	r2, [r7, #4]
 80056dc:	43d2      	mvns	r2, r2
 80056de:	4904      	ldr	r1, [pc, #16]	; (80056f0 <LL_EXTI_DisableIT_0_31+0x24>)
 80056e0:	4013      	ands	r3, r2
 80056e2:	2280      	movs	r2, #128	; 0x80
 80056e4:	508b      	str	r3, [r1, r2]
}
 80056e6:	46c0      	nop			; (mov r8, r8)
 80056e8:	46bd      	mov	sp, r7
 80056ea:	b002      	add	sp, #8
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	46c0      	nop			; (mov r8, r8)
 80056f0:	40021800 	.word	0x40021800

080056f4 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b082      	sub	sp, #8
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80056fc:	4a05      	ldr	r2, [pc, #20]	; (8005714 <LL_EXTI_EnableEvent_0_31+0x20>)
 80056fe:	2384      	movs	r3, #132	; 0x84
 8005700:	58d2      	ldr	r2, [r2, r3]
 8005702:	4904      	ldr	r1, [pc, #16]	; (8005714 <LL_EXTI_EnableEvent_0_31+0x20>)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	4313      	orrs	r3, r2
 8005708:	2284      	movs	r2, #132	; 0x84
 800570a:	508b      	str	r3, [r1, r2]

}
 800570c:	46c0      	nop			; (mov r8, r8)
 800570e:	46bd      	mov	sp, r7
 8005710:	b002      	add	sp, #8
 8005712:	bd80      	pop	{r7, pc}
 8005714:	40021800 	.word	0x40021800

08005718 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b082      	sub	sp, #8
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8005720:	4a06      	ldr	r2, [pc, #24]	; (800573c <LL_EXTI_DisableEvent_0_31+0x24>)
 8005722:	2384      	movs	r3, #132	; 0x84
 8005724:	58d3      	ldr	r3, [r2, r3]
 8005726:	687a      	ldr	r2, [r7, #4]
 8005728:	43d2      	mvns	r2, r2
 800572a:	4904      	ldr	r1, [pc, #16]	; (800573c <LL_EXTI_DisableEvent_0_31+0x24>)
 800572c:	4013      	ands	r3, r2
 800572e:	2284      	movs	r2, #132	; 0x84
 8005730:	508b      	str	r3, [r1, r2]
}
 8005732:	46c0      	nop			; (mov r8, r8)
 8005734:	46bd      	mov	sp, r7
 8005736:	b002      	add	sp, #8
 8005738:	bd80      	pop	{r7, pc}
 800573a:	46c0      	nop			; (mov r8, r8)
 800573c:	40021800 	.word	0x40021800

08005740 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b082      	sub	sp, #8
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8005748:	4b04      	ldr	r3, [pc, #16]	; (800575c <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 800574a:	6819      	ldr	r1, [r3, #0]
 800574c:	4b03      	ldr	r3, [pc, #12]	; (800575c <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 800574e:	687a      	ldr	r2, [r7, #4]
 8005750:	430a      	orrs	r2, r1
 8005752:	601a      	str	r2, [r3, #0]

}
 8005754:	46c0      	nop			; (mov r8, r8)
 8005756:	46bd      	mov	sp, r7
 8005758:	b002      	add	sp, #8
 800575a:	bd80      	pop	{r7, pc}
 800575c:	40021800 	.word	0x40021800

08005760 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b082      	sub	sp, #8
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8005768:	4b05      	ldr	r3, [pc, #20]	; (8005780 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	43d9      	mvns	r1, r3
 8005770:	4b03      	ldr	r3, [pc, #12]	; (8005780 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8005772:	400a      	ands	r2, r1
 8005774:	601a      	str	r2, [r3, #0]

}
 8005776:	46c0      	nop			; (mov r8, r8)
 8005778:	46bd      	mov	sp, r7
 800577a:	b002      	add	sp, #8
 800577c:	bd80      	pop	{r7, pc}
 800577e:	46c0      	nop			; (mov r8, r8)
 8005780:	40021800 	.word	0x40021800

08005784 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b082      	sub	sp, #8
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800578c:	4b04      	ldr	r3, [pc, #16]	; (80057a0 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 800578e:	6859      	ldr	r1, [r3, #4]
 8005790:	4b03      	ldr	r3, [pc, #12]	; (80057a0 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 8005792:	687a      	ldr	r2, [r7, #4]
 8005794:	430a      	orrs	r2, r1
 8005796:	605a      	str	r2, [r3, #4]
}
 8005798:	46c0      	nop			; (mov r8, r8)
 800579a:	46bd      	mov	sp, r7
 800579c:	b002      	add	sp, #8
 800579e:	bd80      	pop	{r7, pc}
 80057a0:	40021800 	.word	0x40021800

080057a4 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b082      	sub	sp, #8
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80057ac:	4b05      	ldr	r3, [pc, #20]	; (80057c4 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80057ae:	685a      	ldr	r2, [r3, #4]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	43d9      	mvns	r1, r3
 80057b4:	4b03      	ldr	r3, [pc, #12]	; (80057c4 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80057b6:	400a      	ands	r2, r1
 80057b8:	605a      	str	r2, [r3, #4]
}
 80057ba:	46c0      	nop			; (mov r8, r8)
 80057bc:	46bd      	mov	sp, r7
 80057be:	b002      	add	sp, #8
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	46c0      	nop			; (mov r8, r8)
 80057c4:	40021800 	.word	0x40021800

080057c8 <LL_EXTI_ClearFallingFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFallingFlag_0_31(uint32_t ExtiLine)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b082      	sub	sp, #8
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->FPR1, ExtiLine);
 80057d0:	4b03      	ldr	r3, [pc, #12]	; (80057e0 <LL_EXTI_ClearFallingFlag_0_31+0x18>)
 80057d2:	687a      	ldr	r2, [r7, #4]
 80057d4:	611a      	str	r2, [r3, #16]
}
 80057d6:	46c0      	nop			; (mov r8, r8)
 80057d8:	46bd      	mov	sp, r7
 80057da:	b002      	add	sp, #8
 80057dc:	bd80      	pop	{r7, pc}
 80057de:	46c0      	nop			; (mov r8, r8)
 80057e0:	40021800 	.word	0x40021800

080057e4 <LL_EXTI_ClearRisingFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearRisingFlag_0_31(uint32_t ExtiLine)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b082      	sub	sp, #8
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->RPR1, ExtiLine);
 80057ec:	4b03      	ldr	r3, [pc, #12]	; (80057fc <LL_EXTI_ClearRisingFlag_0_31+0x18>)
 80057ee:	687a      	ldr	r2, [r7, #4]
 80057f0:	60da      	str	r2, [r3, #12]
}
 80057f2:	46c0      	nop			; (mov r8, r8)
 80057f4:	46bd      	mov	sp, r7
 80057f6:	b002      	add	sp, #8
 80057f8:	bd80      	pop	{r7, pc}
 80057fa:	46c0      	nop			; (mov r8, r8)
 80057fc:	40021800 	.word	0x40021800

08005800 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b088      	sub	sp, #32
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8005808:	2300      	movs	r3, #0
 800580a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800580c:	211f      	movs	r1, #31
 800580e:	187b      	adds	r3, r7, r1
 8005810:	2200      	movs	r2, #0
 8005812:	701a      	strb	r2, [r3, #0]
  __IO uint32_t * comp_common_odd;
  __IO uint32_t * comp_common_even;
#endif

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d103      	bne.n	8005822 <HAL_COMP_Init+0x22>
  {
    status = HAL_ERROR;
 800581a:	187b      	adds	r3, r7, r1
 800581c:	2201      	movs	r2, #1
 800581e:	701a      	strb	r2, [r3, #0]
 8005820:	e13d      	b.n	8005a9e <HAL_COMP_Init+0x29e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	0fdb      	lsrs	r3, r3, #31
 800582a:	07da      	lsls	r2, r3, #31
 800582c:	2380      	movs	r3, #128	; 0x80
 800582e:	061b      	lsls	r3, r3, #24
 8005830:	429a      	cmp	r2, r3
 8005832:	d104      	bne.n	800583e <HAL_COMP_Init+0x3e>
  {
    status = HAL_ERROR;
 8005834:	231f      	movs	r3, #31
 8005836:	18fb      	adds	r3, r7, r3
 8005838:	2201      	movs	r2, #1
 800583a:	701a      	strb	r2, [r3, #0]
 800583c:	e12f      	b.n	8005a9e <HAL_COMP_Init+0x29e>
    if(hcomp->Init.WindowMode != COMP_WINDOWMODE_DISABLE)
    {
      assert_param(IS_COMP_WINDOWOUTPUT(hcomp->Init.WindowOutput));
    }

    if(hcomp->State == HAL_COMP_STATE_RESET)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2229      	movs	r2, #41	; 0x29
 8005842:	5c9b      	ldrb	r3, [r3, r2]
 8005844:	b2db      	uxtb	r3, r3
 8005846:	2b00      	cmp	r3, #0
 8005848:	d10a      	bne.n	8005860 <HAL_COMP_Init+0x60>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2228      	movs	r2, #40	; 0x28
 800584e:	2100      	movs	r1, #0
 8005850:	5499      	strb	r1, [r3, r2]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	62da      	str	r2, [r3, #44]	; 0x2c
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	0018      	movs	r0, r3
 800585c:	f7ff fa10 	bl	8004c80 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0));
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	2230      	movs	r2, #48	; 0x30
 8005868:	4013      	ands	r3, r2
 800586a:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	695a      	ldr	r2, [r3, #20]
               | hcomp->Init.InputPlus
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	691b      	ldr	r3, [r3, #16]
 8005874:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6a1b      	ldr	r3, [r3, #32]
 800587a:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	699b      	ldr	r3, [r3, #24]
 8005880:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	69db      	ldr	r3, [r3, #28]
 8005886:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	68db      	ldr	r3, [r3, #12]
    tmp_csr = (  hcomp->Init.InputMinus
 800588c:	4313      	orrs	r3, r2
 800588e:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a85      	ldr	r2, [pc, #532]	; (8005aac <HAL_COMP_Init+0x2ac>)
 8005898:	4013      	ands	r3, r2
 800589a:	0019      	movs	r1, r3
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	697a      	ldr	r2, [r7, #20]
 80058a2:	430a      	orrs	r2, r1
 80058a4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(*comp_common_odd, COMP_CSR_WINOUT);
        CLEAR_BIT(*comp_common_even, COMP_CSR_WINOUT);
        break;
    }
#else
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	685a      	ldr	r2, [r3, #4]
 80058aa:	2380      	movs	r3, #128	; 0x80
 80058ac:	011b      	lsls	r3, r3, #4
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d10d      	bne.n	80058ce <HAL_COMP_Init+0xce>
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 80058b2:	4b7f      	ldr	r3, [pc, #508]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	4b7e      	ldr	r3, [pc, #504]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 80058b8:	497e      	ldr	r1, [pc, #504]	; (8005ab4 <HAL_COMP_Init+0x2b4>)
 80058ba:	400a      	ands	r2, r1
 80058bc:	601a      	str	r2, [r3, #0]
      SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 80058be:	4b7c      	ldr	r3, [pc, #496]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 80058c0:	685a      	ldr	r2, [r3, #4]
 80058c2:	4b7b      	ldr	r3, [pc, #492]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 80058c4:	2180      	movs	r1, #128	; 0x80
 80058c6:	0109      	lsls	r1, r1, #4
 80058c8:	430a      	orrs	r2, r1
 80058ca:	605a      	str	r2, [r3, #4]
 80058cc:	e01f      	b.n	800590e <HAL_COMP_Init+0x10e>
    }
    else if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	685a      	ldr	r2, [r3, #4]
 80058d2:	23c0      	movs	r3, #192	; 0xc0
 80058d4:	015b      	lsls	r3, r3, #5
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d10d      	bne.n	80058f6 <HAL_COMP_Init+0xf6>
    {
      SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 80058da:	4b75      	ldr	r3, [pc, #468]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	4b74      	ldr	r3, [pc, #464]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 80058e0:	2180      	movs	r1, #128	; 0x80
 80058e2:	0109      	lsls	r1, r1, #4
 80058e4:	430a      	orrs	r2, r1
 80058e6:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 80058e8:	4b71      	ldr	r3, [pc, #452]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 80058ea:	685a      	ldr	r2, [r3, #4]
 80058ec:	4b70      	ldr	r3, [pc, #448]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 80058ee:	4971      	ldr	r1, [pc, #452]	; (8005ab4 <HAL_COMP_Init+0x2b4>)
 80058f0:	400a      	ands	r2, r1
 80058f2:	605a      	str	r2, [r3, #4]
 80058f4:	e00b      	b.n	800590e <HAL_COMP_Init+0x10e>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 80058f6:	4b6e      	ldr	r3, [pc, #440]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 80058f8:	681a      	ldr	r2, [r3, #0]
 80058fa:	4b6d      	ldr	r3, [pc, #436]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 80058fc:	496d      	ldr	r1, [pc, #436]	; (8005ab4 <HAL_COMP_Init+0x2b4>)
 80058fe:	400a      	ands	r2, r1
 8005900:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 8005902:	4b6b      	ldr	r3, [pc, #428]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 8005904:	685a      	ldr	r2, [r3, #4]
 8005906:	4b6a      	ldr	r3, [pc, #424]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 8005908:	496a      	ldr	r1, [pc, #424]	; (8005ab4 <HAL_COMP_Init+0x2b4>)
 800590a:	400a      	ands	r2, r1
 800590c:	605a      	str	r2, [r3, #4]

    /* Set window mode output */
    /* Note: Window mode mode output can also be used when window mode        */
    /*       is disabled, to use comparators in independent mode with their   */
    /*       output connected through exclusive-or circuitry.                 */
    switch (hcomp->Init.WindowOutput)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	22a0      	movs	r2, #160	; 0xa0
 8005914:	01d2      	lsls	r2, r2, #7
 8005916:	4293      	cmp	r3, r2
 8005918:	d017      	beq.n	800594a <HAL_COMP_Init+0x14a>
 800591a:	22a0      	movs	r2, #160	; 0xa0
 800591c:	01d2      	lsls	r2, r2, #7
 800591e:	4293      	cmp	r3, r2
 8005920:	d830      	bhi.n	8005984 <HAL_COMP_Init+0x184>
 8005922:	2b01      	cmp	r3, #1
 8005924:	d01f      	beq.n	8005966 <HAL_COMP_Init+0x166>
 8005926:	2280      	movs	r2, #128	; 0x80
 8005928:	01d2      	lsls	r2, r2, #7
 800592a:	4293      	cmp	r3, r2
 800592c:	d12a      	bne.n	8005984 <HAL_COMP_Init+0x184>
    {
      case COMP_WINDOWOUTPUT_COMP1:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 800592e:	4b60      	ldr	r3, [pc, #384]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	4b5f      	ldr	r3, [pc, #380]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 8005934:	2180      	movs	r1, #128	; 0x80
 8005936:	01c9      	lsls	r1, r1, #7
 8005938:	430a      	orrs	r2, r1
 800593a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 800593c:	4b5c      	ldr	r3, [pc, #368]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 800593e:	685a      	ldr	r2, [r3, #4]
 8005940:	4b5b      	ldr	r3, [pc, #364]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 8005942:	495d      	ldr	r1, [pc, #372]	; (8005ab8 <HAL_COMP_Init+0x2b8>)
 8005944:	400a      	ands	r2, r1
 8005946:	605a      	str	r2, [r3, #4]
        break;
 8005948:	e029      	b.n	800599e <HAL_COMP_Init+0x19e>

      case COMP_WINDOWOUTPUT_COMP2:
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 800594a:	4b59      	ldr	r3, [pc, #356]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 800594c:	681a      	ldr	r2, [r3, #0]
 800594e:	4b58      	ldr	r3, [pc, #352]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 8005950:	4959      	ldr	r1, [pc, #356]	; (8005ab8 <HAL_COMP_Init+0x2b8>)
 8005952:	400a      	ands	r2, r1
 8005954:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8005956:	4b56      	ldr	r3, [pc, #344]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 8005958:	685a      	ldr	r2, [r3, #4]
 800595a:	4b55      	ldr	r3, [pc, #340]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 800595c:	2180      	movs	r1, #128	; 0x80
 800595e:	01c9      	lsls	r1, r1, #7
 8005960:	430a      	orrs	r2, r1
 8005962:	605a      	str	r2, [r3, #4]
        break;
 8005964:	e01b      	b.n	800599e <HAL_COMP_Init+0x19e>

      case COMP_WINDOWOUTPUT_BOTH:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8005966:	4b52      	ldr	r3, [pc, #328]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	4b51      	ldr	r3, [pc, #324]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 800596c:	2180      	movs	r1, #128	; 0x80
 800596e:	01c9      	lsls	r1, r1, #7
 8005970:	430a      	orrs	r2, r1
 8005972:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8005974:	4b4e      	ldr	r3, [pc, #312]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 8005976:	685a      	ldr	r2, [r3, #4]
 8005978:	4b4d      	ldr	r3, [pc, #308]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 800597a:	2180      	movs	r1, #128	; 0x80
 800597c:	01c9      	lsls	r1, r1, #7
 800597e:	430a      	orrs	r2, r1
 8005980:	605a      	str	r2, [r3, #4]
        break;
 8005982:	e00c      	b.n	800599e <HAL_COMP_Init+0x19e>

      default: /* COMP_WINDOWOUTPUT_EACH_COMP */
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8005984:	4b4a      	ldr	r3, [pc, #296]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	4b49      	ldr	r3, [pc, #292]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 800598a:	494b      	ldr	r1, [pc, #300]	; (8005ab8 <HAL_COMP_Init+0x2b8>)
 800598c:	400a      	ands	r2, r1
 800598e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8005990:	4b47      	ldr	r3, [pc, #284]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 8005992:	685a      	ldr	r2, [r3, #4]
 8005994:	4b46      	ldr	r3, [pc, #280]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 8005996:	4948      	ldr	r1, [pc, #288]	; (8005ab8 <HAL_COMP_Init+0x2b8>)
 8005998:	400a      	ands	r2, r1
 800599a:	605a      	str	r2, [r3, #4]
        break;
 800599c:	46c0      	nop			; (mov r8, r8)
    }
#endif

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0)) != 0UL) &&
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2230      	movs	r2, #48	; 0x30
 80059a6:	4013      	ands	r3, r2
 80059a8:	d016      	beq.n	80059d8 <HAL_COMP_Init+0x1d8>
 80059aa:	69bb      	ldr	r3, [r7, #24]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d113      	bne.n	80059d8 <HAL_COMP_Init+0x1d8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80059b0:	4b42      	ldr	r3, [pc, #264]	; (8005abc <HAL_COMP_Init+0x2bc>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4942      	ldr	r1, [pc, #264]	; (8005ac0 <HAL_COMP_Init+0x2c0>)
 80059b6:	0018      	movs	r0, r3
 80059b8:	f7fa fba4 	bl	8000104 <__udivsi3>
 80059bc:	0003      	movs	r3, r0
 80059be:	001a      	movs	r2, r3
 80059c0:	0013      	movs	r3, r2
 80059c2:	009b      	lsls	r3, r3, #2
 80059c4:	189b      	adds	r3, r3, r2
 80059c6:	009b      	lsls	r3, r3, #2
 80059c8:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 80059ca:	e002      	b.n	80059d2 <HAL_COMP_Init+0x1d2>
      {
        wait_loop_index--;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	3b01      	subs	r3, #1
 80059d0:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d1f9      	bne.n	80059cc <HAL_COMP_Init+0x1cc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a34      	ldr	r2, [pc, #208]	; (8005ab0 <HAL_COMP_Init+0x2b0>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d102      	bne.n	80059e8 <HAL_COMP_Init+0x1e8>
 80059e2:	2380      	movs	r3, #128	; 0x80
 80059e4:	029b      	lsls	r3, r3, #10
 80059e6:	e001      	b.n	80059ec <HAL_COMP_Init+0x1ec>
 80059e8:	2380      	movs	r3, #128	; 0x80
 80059ea:	02db      	lsls	r3, r3, #11
 80059ec:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f2:	2203      	movs	r2, #3
 80059f4:	4013      	ands	r3, r2
 80059f6:	d040      	beq.n	8005a7a <HAL_COMP_Init+0x27a>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059fc:	2210      	movs	r2, #16
 80059fe:	4013      	ands	r3, r2
 8005a00:	d004      	beq.n	8005a0c <HAL_COMP_Init+0x20c>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	0018      	movs	r0, r3
 8005a06:	f7ff fe9b 	bl	8005740 <LL_EXTI_EnableRisingTrig_0_31>
 8005a0a:	e003      	b.n	8005a14 <HAL_COMP_Init+0x214>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	0018      	movs	r0, r3
 8005a10:	f7ff fea6 	bl	8005760 <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a18:	2220      	movs	r2, #32
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	d004      	beq.n	8005a28 <HAL_COMP_Init+0x228>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8005a1e:	693b      	ldr	r3, [r7, #16]
 8005a20:	0018      	movs	r0, r3
 8005a22:	f7ff feaf 	bl	8005784 <LL_EXTI_EnableFallingTrig_0_31>
 8005a26:	e003      	b.n	8005a30 <HAL_COMP_Init+0x230>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	0018      	movs	r0, r3
 8005a2c:	f7ff feba 	bl	80057a4 <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearRisingFlag_0_31(exti_line);
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	0018      	movs	r0, r3
 8005a34:	f7ff fed6 	bl	80057e4 <LL_EXTI_ClearRisingFlag_0_31>
      LL_EXTI_ClearFallingFlag_0_31(exti_line);
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	0018      	movs	r0, r3
 8005a3c:	f7ff fec4 	bl	80057c8 <LL_EXTI_ClearFallingFlag_0_31>

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a44:	2202      	movs	r2, #2
 8005a46:	4013      	ands	r3, r2
 8005a48:	d004      	beq.n	8005a54 <HAL_COMP_Init+0x254>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	0018      	movs	r0, r3
 8005a4e:	f7ff fe51 	bl	80056f4 <LL_EXTI_EnableEvent_0_31>
 8005a52:	e003      	b.n	8005a5c <HAL_COMP_Init+0x25c>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	0018      	movs	r0, r3
 8005a58:	f7ff fe5e 	bl	8005718 <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a60:	2201      	movs	r2, #1
 8005a62:	4013      	ands	r3, r2
 8005a64:	d004      	beq.n	8005a70 <HAL_COMP_Init+0x270>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	0018      	movs	r0, r3
 8005a6a:	f7ff fe1d 	bl	80056a8 <LL_EXTI_EnableIT_0_31>
 8005a6e:	e00c      	b.n	8005a8a <HAL_COMP_Init+0x28a>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	0018      	movs	r0, r3
 8005a74:	f7ff fe2a 	bl	80056cc <LL_EXTI_DisableIT_0_31>
 8005a78:	e007      	b.n	8005a8a <HAL_COMP_Init+0x28a>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	0018      	movs	r0, r3
 8005a7e:	f7ff fe4b 	bl	8005718 <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	0018      	movs	r0, r3
 8005a86:	f7ff fe21 	bl	80056cc <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2229      	movs	r2, #41	; 0x29
 8005a8e:	5c9b      	ldrb	r3, [r3, r2]
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d103      	bne.n	8005a9e <HAL_COMP_Init+0x29e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2229      	movs	r2, #41	; 0x29
 8005a9a:	2101      	movs	r1, #1
 8005a9c:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8005a9e:	231f      	movs	r3, #31
 8005aa0:	18fb      	adds	r3, r7, r3
 8005aa2:	781b      	ldrb	r3, [r3, #0]
}
 8005aa4:	0018      	movs	r0, r3
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	b008      	add	sp, #32
 8005aaa:	bd80      	pop	{r7, pc}
 8005aac:	fe00740f 	.word	0xfe00740f
 8005ab0:	40010200 	.word	0x40010200
 8005ab4:	fffff7ff 	.word	0xfffff7ff
 8005ab8:	ffffbfff 	.word	0xffffbfff
 8005abc:	20000038 	.word	0x20000038
 8005ac0:	00030d40 	.word	0x00030d40

08005ac4 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b084      	sub	sp, #16
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 8005acc:	2300      	movs	r3, #0
 8005ace:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005ad0:	210f      	movs	r1, #15
 8005ad2:	187b      	adds	r3, r7, r1
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	701a      	strb	r2, [r3, #0]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d103      	bne.n	8005ae6 <HAL_COMP_Start+0x22>
  {
    status = HAL_ERROR;
 8005ade:	187b      	adds	r3, r7, r1
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	701a      	strb	r2, [r3, #0]
 8005ae4:	e034      	b.n	8005b50 <HAL_COMP_Start+0x8c>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	0fdb      	lsrs	r3, r3, #31
 8005aee:	07da      	lsls	r2, r3, #31
 8005af0:	2380      	movs	r3, #128	; 0x80
 8005af2:	061b      	lsls	r3, r3, #24
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d104      	bne.n	8005b02 <HAL_COMP_Start+0x3e>
  {
    status = HAL_ERROR;
 8005af8:	230f      	movs	r3, #15
 8005afa:	18fb      	adds	r3, r7, r3
 8005afc:	2201      	movs	r2, #1
 8005afe:	701a      	strb	r2, [r3, #0]
 8005b00:	e026      	b.n	8005b50 <HAL_COMP_Start+0x8c>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if(hcomp->State == HAL_COMP_STATE_READY)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2229      	movs	r2, #41	; 0x29
 8005b06:	5c9b      	ldrb	r3, [r3, r2]
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d11c      	bne.n	8005b48 <HAL_COMP_Start+0x84>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	2101      	movs	r1, #1
 8005b1a:	430a      	orrs	r2, r1
 8005b1c:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2229      	movs	r2, #41	; 0x29
 8005b22:	2102      	movs	r1, #2
 8005b24:	5499      	strb	r1, [r3, r2]
      /* Delay for COMP startup time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8005b26:	4b0e      	ldr	r3, [pc, #56]	; (8005b60 <HAL_COMP_Start+0x9c>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	490e      	ldr	r1, [pc, #56]	; (8005b64 <HAL_COMP_Start+0xa0>)
 8005b2c:	0018      	movs	r0, r3
 8005b2e:	f7fa fae9 	bl	8000104 <__udivsi3>
 8005b32:	0003      	movs	r3, r0
 8005b34:	00db      	lsls	r3, r3, #3
 8005b36:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8005b38:	e002      	b.n	8005b40 <HAL_COMP_Start+0x7c>
      {
        wait_loop_index--;
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	3b01      	subs	r3, #1
 8005b3e:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d1f9      	bne.n	8005b3a <HAL_COMP_Start+0x76>
 8005b46:	e003      	b.n	8005b50 <HAL_COMP_Start+0x8c>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005b48:	230f      	movs	r3, #15
 8005b4a:	18fb      	adds	r3, r7, r3
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8005b50:	230f      	movs	r3, #15
 8005b52:	18fb      	adds	r3, r7, r3
 8005b54:	781b      	ldrb	r3, [r3, #0]
}
 8005b56:	0018      	movs	r0, r3
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	b004      	add	sp, #16
 8005b5c:	bd80      	pop	{r7, pc}
 8005b5e:	46c0      	nop			; (mov r8, r8)
 8005b60:	20000038 	.word	0x20000038
 8005b64:	00030d40 	.word	0x00030d40

08005b68 <__NVIC_EnableIRQ>:
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b082      	sub	sp, #8
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	0002      	movs	r2, r0
 8005b70:	1dfb      	adds	r3, r7, #7
 8005b72:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005b74:	1dfb      	adds	r3, r7, #7
 8005b76:	781b      	ldrb	r3, [r3, #0]
 8005b78:	2b7f      	cmp	r3, #127	; 0x7f
 8005b7a:	d809      	bhi.n	8005b90 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005b7c:	1dfb      	adds	r3, r7, #7
 8005b7e:	781b      	ldrb	r3, [r3, #0]
 8005b80:	001a      	movs	r2, r3
 8005b82:	231f      	movs	r3, #31
 8005b84:	401a      	ands	r2, r3
 8005b86:	4b04      	ldr	r3, [pc, #16]	; (8005b98 <__NVIC_EnableIRQ+0x30>)
 8005b88:	2101      	movs	r1, #1
 8005b8a:	4091      	lsls	r1, r2
 8005b8c:	000a      	movs	r2, r1
 8005b8e:	601a      	str	r2, [r3, #0]
}
 8005b90:	46c0      	nop			; (mov r8, r8)
 8005b92:	46bd      	mov	sp, r7
 8005b94:	b002      	add	sp, #8
 8005b96:	bd80      	pop	{r7, pc}
 8005b98:	e000e100 	.word	0xe000e100

08005b9c <__NVIC_SetPriority>:
{
 8005b9c:	b590      	push	{r4, r7, lr}
 8005b9e:	b083      	sub	sp, #12
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	0002      	movs	r2, r0
 8005ba4:	6039      	str	r1, [r7, #0]
 8005ba6:	1dfb      	adds	r3, r7, #7
 8005ba8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005baa:	1dfb      	adds	r3, r7, #7
 8005bac:	781b      	ldrb	r3, [r3, #0]
 8005bae:	2b7f      	cmp	r3, #127	; 0x7f
 8005bb0:	d828      	bhi.n	8005c04 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005bb2:	4a2f      	ldr	r2, [pc, #188]	; (8005c70 <__NVIC_SetPriority+0xd4>)
 8005bb4:	1dfb      	adds	r3, r7, #7
 8005bb6:	781b      	ldrb	r3, [r3, #0]
 8005bb8:	b25b      	sxtb	r3, r3
 8005bba:	089b      	lsrs	r3, r3, #2
 8005bbc:	33c0      	adds	r3, #192	; 0xc0
 8005bbe:	009b      	lsls	r3, r3, #2
 8005bc0:	589b      	ldr	r3, [r3, r2]
 8005bc2:	1dfa      	adds	r2, r7, #7
 8005bc4:	7812      	ldrb	r2, [r2, #0]
 8005bc6:	0011      	movs	r1, r2
 8005bc8:	2203      	movs	r2, #3
 8005bca:	400a      	ands	r2, r1
 8005bcc:	00d2      	lsls	r2, r2, #3
 8005bce:	21ff      	movs	r1, #255	; 0xff
 8005bd0:	4091      	lsls	r1, r2
 8005bd2:	000a      	movs	r2, r1
 8005bd4:	43d2      	mvns	r2, r2
 8005bd6:	401a      	ands	r2, r3
 8005bd8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	019b      	lsls	r3, r3, #6
 8005bde:	22ff      	movs	r2, #255	; 0xff
 8005be0:	401a      	ands	r2, r3
 8005be2:	1dfb      	adds	r3, r7, #7
 8005be4:	781b      	ldrb	r3, [r3, #0]
 8005be6:	0018      	movs	r0, r3
 8005be8:	2303      	movs	r3, #3
 8005bea:	4003      	ands	r3, r0
 8005bec:	00db      	lsls	r3, r3, #3
 8005bee:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005bf0:	481f      	ldr	r0, [pc, #124]	; (8005c70 <__NVIC_SetPriority+0xd4>)
 8005bf2:	1dfb      	adds	r3, r7, #7
 8005bf4:	781b      	ldrb	r3, [r3, #0]
 8005bf6:	b25b      	sxtb	r3, r3
 8005bf8:	089b      	lsrs	r3, r3, #2
 8005bfa:	430a      	orrs	r2, r1
 8005bfc:	33c0      	adds	r3, #192	; 0xc0
 8005bfe:	009b      	lsls	r3, r3, #2
 8005c00:	501a      	str	r2, [r3, r0]
}
 8005c02:	e031      	b.n	8005c68 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005c04:	4a1b      	ldr	r2, [pc, #108]	; (8005c74 <__NVIC_SetPriority+0xd8>)
 8005c06:	1dfb      	adds	r3, r7, #7
 8005c08:	781b      	ldrb	r3, [r3, #0]
 8005c0a:	0019      	movs	r1, r3
 8005c0c:	230f      	movs	r3, #15
 8005c0e:	400b      	ands	r3, r1
 8005c10:	3b08      	subs	r3, #8
 8005c12:	089b      	lsrs	r3, r3, #2
 8005c14:	3306      	adds	r3, #6
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	18d3      	adds	r3, r2, r3
 8005c1a:	3304      	adds	r3, #4
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	1dfa      	adds	r2, r7, #7
 8005c20:	7812      	ldrb	r2, [r2, #0]
 8005c22:	0011      	movs	r1, r2
 8005c24:	2203      	movs	r2, #3
 8005c26:	400a      	ands	r2, r1
 8005c28:	00d2      	lsls	r2, r2, #3
 8005c2a:	21ff      	movs	r1, #255	; 0xff
 8005c2c:	4091      	lsls	r1, r2
 8005c2e:	000a      	movs	r2, r1
 8005c30:	43d2      	mvns	r2, r2
 8005c32:	401a      	ands	r2, r3
 8005c34:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	019b      	lsls	r3, r3, #6
 8005c3a:	22ff      	movs	r2, #255	; 0xff
 8005c3c:	401a      	ands	r2, r3
 8005c3e:	1dfb      	adds	r3, r7, #7
 8005c40:	781b      	ldrb	r3, [r3, #0]
 8005c42:	0018      	movs	r0, r3
 8005c44:	2303      	movs	r3, #3
 8005c46:	4003      	ands	r3, r0
 8005c48:	00db      	lsls	r3, r3, #3
 8005c4a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005c4c:	4809      	ldr	r0, [pc, #36]	; (8005c74 <__NVIC_SetPriority+0xd8>)
 8005c4e:	1dfb      	adds	r3, r7, #7
 8005c50:	781b      	ldrb	r3, [r3, #0]
 8005c52:	001c      	movs	r4, r3
 8005c54:	230f      	movs	r3, #15
 8005c56:	4023      	ands	r3, r4
 8005c58:	3b08      	subs	r3, #8
 8005c5a:	089b      	lsrs	r3, r3, #2
 8005c5c:	430a      	orrs	r2, r1
 8005c5e:	3306      	adds	r3, #6
 8005c60:	009b      	lsls	r3, r3, #2
 8005c62:	18c3      	adds	r3, r0, r3
 8005c64:	3304      	adds	r3, #4
 8005c66:	601a      	str	r2, [r3, #0]
}
 8005c68:	46c0      	nop			; (mov r8, r8)
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	b003      	add	sp, #12
 8005c6e:	bd90      	pop	{r4, r7, pc}
 8005c70:	e000e100 	.word	0xe000e100
 8005c74:	e000ed00 	.word	0xe000ed00

08005c78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b082      	sub	sp, #8
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	1e5a      	subs	r2, r3, #1
 8005c84:	2380      	movs	r3, #128	; 0x80
 8005c86:	045b      	lsls	r3, r3, #17
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d301      	bcc.n	8005c90 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e010      	b.n	8005cb2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005c90:	4b0a      	ldr	r3, [pc, #40]	; (8005cbc <SysTick_Config+0x44>)
 8005c92:	687a      	ldr	r2, [r7, #4]
 8005c94:	3a01      	subs	r2, #1
 8005c96:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005c98:	2301      	movs	r3, #1
 8005c9a:	425b      	negs	r3, r3
 8005c9c:	2103      	movs	r1, #3
 8005c9e:	0018      	movs	r0, r3
 8005ca0:	f7ff ff7c 	bl	8005b9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005ca4:	4b05      	ldr	r3, [pc, #20]	; (8005cbc <SysTick_Config+0x44>)
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005caa:	4b04      	ldr	r3, [pc, #16]	; (8005cbc <SysTick_Config+0x44>)
 8005cac:	2207      	movs	r2, #7
 8005cae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005cb0:	2300      	movs	r3, #0
}
 8005cb2:	0018      	movs	r0, r3
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	b002      	add	sp, #8
 8005cb8:	bd80      	pop	{r7, pc}
 8005cba:	46c0      	nop			; (mov r8, r8)
 8005cbc:	e000e010 	.word	0xe000e010

08005cc0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b084      	sub	sp, #16
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	60b9      	str	r1, [r7, #8]
 8005cc8:	607a      	str	r2, [r7, #4]
 8005cca:	210f      	movs	r1, #15
 8005ccc:	187b      	adds	r3, r7, r1
 8005cce:	1c02      	adds	r2, r0, #0
 8005cd0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8005cd2:	68ba      	ldr	r2, [r7, #8]
 8005cd4:	187b      	adds	r3, r7, r1
 8005cd6:	781b      	ldrb	r3, [r3, #0]
 8005cd8:	b25b      	sxtb	r3, r3
 8005cda:	0011      	movs	r1, r2
 8005cdc:	0018      	movs	r0, r3
 8005cde:	f7ff ff5d 	bl	8005b9c <__NVIC_SetPriority>
}
 8005ce2:	46c0      	nop			; (mov r8, r8)
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	b004      	add	sp, #16
 8005ce8:	bd80      	pop	{r7, pc}

08005cea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005cea:	b580      	push	{r7, lr}
 8005cec:	b082      	sub	sp, #8
 8005cee:	af00      	add	r7, sp, #0
 8005cf0:	0002      	movs	r2, r0
 8005cf2:	1dfb      	adds	r3, r7, #7
 8005cf4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005cf6:	1dfb      	adds	r3, r7, #7
 8005cf8:	781b      	ldrb	r3, [r3, #0]
 8005cfa:	b25b      	sxtb	r3, r3
 8005cfc:	0018      	movs	r0, r3
 8005cfe:	f7ff ff33 	bl	8005b68 <__NVIC_EnableIRQ>
}
 8005d02:	46c0      	nop			; (mov r8, r8)
 8005d04:	46bd      	mov	sp, r7
 8005d06:	b002      	add	sp, #8
 8005d08:	bd80      	pop	{r7, pc}

08005d0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005d0a:	b580      	push	{r7, lr}
 8005d0c:	b082      	sub	sp, #8
 8005d0e:	af00      	add	r7, sp, #0
 8005d10:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	0018      	movs	r0, r3
 8005d16:	f7ff ffaf 	bl	8005c78 <SysTick_Config>
 8005d1a:	0003      	movs	r3, r0
}
 8005d1c:	0018      	movs	r0, r3
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	b002      	add	sp, #8
 8005d22:	bd80      	pop	{r7, pc}

08005d24 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b082      	sub	sp, #8
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d101      	bne.n	8005d36 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005d32:	2301      	movs	r3, #1
 8005d34:	e077      	b.n	8005e26 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a3d      	ldr	r2, [pc, #244]	; (8005e30 <HAL_DMA_Init+0x10c>)
 8005d3c:	4694      	mov	ip, r2
 8005d3e:	4463      	add	r3, ip
 8005d40:	2114      	movs	r1, #20
 8005d42:	0018      	movs	r0, r3
 8005d44:	f7fa f9de 	bl	8000104 <__udivsi3>
 8005d48:	0003      	movs	r3, r0
 8005d4a:	009a      	lsls	r2, r3, #2
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	641a      	str	r2, [r3, #64]	; 0x40
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2225      	movs	r2, #37	; 0x25
 8005d54:	2102      	movs	r1, #2
 8005d56:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	681a      	ldr	r2, [r3, #0]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4934      	ldr	r1, [pc, #208]	; (8005e34 <HAL_DMA_Init+0x110>)
 8005d64:	400a      	ands	r2, r1
 8005d66:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	6819      	ldr	r1, [r3, #0]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	689a      	ldr	r2, [r3, #8]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	68db      	ldr	r3, [r3, #12]
 8005d76:	431a      	orrs	r2, r3
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	691b      	ldr	r3, [r3, #16]
 8005d7c:	431a      	orrs	r2, r3
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	695b      	ldr	r3, [r3, #20]
 8005d82:	431a      	orrs	r2, r3
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	699b      	ldr	r3, [r3, #24]
 8005d88:	431a      	orrs	r2, r3
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	69db      	ldr	r3, [r3, #28]
 8005d8e:	431a      	orrs	r2, r3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6a1b      	ldr	r3, [r3, #32]
 8005d94:	431a      	orrs	r2, r3
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	430a      	orrs	r2, r1
 8005d9c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	0018      	movs	r0, r3
 8005da2:	f000 fa37 	bl	8006214 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	689a      	ldr	r2, [r3, #8]
 8005daa:	2380      	movs	r3, #128	; 0x80
 8005dac:	01db      	lsls	r3, r3, #7
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d102      	bne.n	8005db8 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	685a      	ldr	r2, [r3, #4]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dc0:	213f      	movs	r1, #63	; 0x3f
 8005dc2:	400a      	ands	r2, r1
 8005dc4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005dce:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d011      	beq.n	8005dfc <HAL_DMA_Init+0xd8>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	2b04      	cmp	r3, #4
 8005dde:	d80d      	bhi.n	8005dfc <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	0018      	movs	r0, r3
 8005de4:	f000 fa42 	bl	800626c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005dec:	2200      	movs	r2, #0
 8005dee:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005df4:	687a      	ldr	r2, [r7, #4]
 8005df6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005df8:	605a      	str	r2, [r3, #4]
 8005dfa:	e008      	b.n	8005e0e <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2200      	movs	r2, #0
 8005e06:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2225      	movs	r2, #37	; 0x25
 8005e18:	2101      	movs	r1, #1
 8005e1a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2224      	movs	r2, #36	; 0x24
 8005e20:	2100      	movs	r1, #0
 8005e22:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005e24:	2300      	movs	r3, #0
}
 8005e26:	0018      	movs	r0, r3
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	b002      	add	sp, #8
 8005e2c:	bd80      	pop	{r7, pc}
 8005e2e:	46c0      	nop			; (mov r8, r8)
 8005e30:	bffdfff8 	.word	0xbffdfff8
 8005e34:	ffff800f 	.word	0xffff800f

08005e38 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b086      	sub	sp, #24
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	60f8      	str	r0, [r7, #12]
 8005e40:	60b9      	str	r1, [r7, #8]
 8005e42:	607a      	str	r2, [r7, #4]
 8005e44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e46:	2317      	movs	r3, #23
 8005e48:	18fb      	adds	r3, r7, r3
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2224      	movs	r2, #36	; 0x24
 8005e52:	5c9b      	ldrb	r3, [r3, r2]
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d101      	bne.n	8005e5c <HAL_DMA_Start_IT+0x24>
 8005e58:	2302      	movs	r3, #2
 8005e5a:	e06f      	b.n	8005f3c <HAL_DMA_Start_IT+0x104>
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2224      	movs	r2, #36	; 0x24
 8005e60:	2101      	movs	r1, #1
 8005e62:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2225      	movs	r2, #37	; 0x25
 8005e68:	5c9b      	ldrb	r3, [r3, r2]
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d157      	bne.n	8005f20 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2225      	movs	r2, #37	; 0x25
 8005e74:	2102      	movs	r1, #2
 8005e76:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	2101      	movs	r1, #1
 8005e8a:	438a      	bics	r2, r1
 8005e8c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	687a      	ldr	r2, [r7, #4]
 8005e92:	68b9      	ldr	r1, [r7, #8]
 8005e94:	68f8      	ldr	r0, [r7, #12]
 8005e96:	f000 f97d 	bl	8006194 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d008      	beq.n	8005eb4 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	210e      	movs	r1, #14
 8005eae:	430a      	orrs	r2, r1
 8005eb0:	601a      	str	r2, [r3, #0]
 8005eb2:	e00f      	b.n	8005ed4 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	2104      	movs	r1, #4
 8005ec0:	438a      	bics	r2, r1
 8005ec2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	210a      	movs	r1, #10
 8005ed0:	430a      	orrs	r2, r1
 8005ed2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	2380      	movs	r3, #128	; 0x80
 8005edc:	025b      	lsls	r3, r3, #9
 8005ede:	4013      	ands	r3, r2
 8005ee0:	d008      	beq.n	8005ef4 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ee6:	681a      	ldr	r2, [r3, #0]
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eec:	2180      	movs	r1, #128	; 0x80
 8005eee:	0049      	lsls	r1, r1, #1
 8005ef0:	430a      	orrs	r2, r1
 8005ef2:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d008      	beq.n	8005f0e <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f00:	681a      	ldr	r2, [r3, #0]
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f06:	2180      	movs	r1, #128	; 0x80
 8005f08:	0049      	lsls	r1, r1, #1
 8005f0a:	430a      	orrs	r2, r1
 8005f0c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	2101      	movs	r1, #1
 8005f1a:	430a      	orrs	r2, r1
 8005f1c:	601a      	str	r2, [r3, #0]
 8005f1e:	e00a      	b.n	8005f36 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2280      	movs	r2, #128	; 0x80
 8005f24:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2224      	movs	r2, #36	; 0x24
 8005f2a:	2100      	movs	r1, #0
 8005f2c:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8005f2e:	2317      	movs	r3, #23
 8005f30:	18fb      	adds	r3, r7, r3
 8005f32:	2201      	movs	r2, #1
 8005f34:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8005f36:	2317      	movs	r3, #23
 8005f38:	18fb      	adds	r3, r7, r3
 8005f3a:	781b      	ldrb	r3, [r3, #0]
}
 8005f3c:	0018      	movs	r0, r3
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	b006      	add	sp, #24
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b084      	sub	sp, #16
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f4c:	210f      	movs	r1, #15
 8005f4e:	187b      	adds	r3, r7, r1
 8005f50:	2200      	movs	r2, #0
 8005f52:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2225      	movs	r2, #37	; 0x25
 8005f58:	5c9b      	ldrb	r3, [r3, r2]
 8005f5a:	b2db      	uxtb	r3, r3
 8005f5c:	2b02      	cmp	r3, #2
 8005f5e:	d006      	beq.n	8005f6e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2204      	movs	r2, #4
 8005f64:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005f66:	187b      	adds	r3, r7, r1
 8005f68:	2201      	movs	r2, #1
 8005f6a:	701a      	strb	r2, [r3, #0]
 8005f6c:	e049      	b.n	8006002 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	210e      	movs	r1, #14
 8005f7a:	438a      	bics	r2, r1
 8005f7c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	2101      	movs	r1, #1
 8005f8a:	438a      	bics	r2, r1
 8005f8c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f98:	491d      	ldr	r1, [pc, #116]	; (8006010 <HAL_DMA_Abort_IT+0xcc>)
 8005f9a:	400a      	ands	r2, r1
 8005f9c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8005f9e:	4b1d      	ldr	r3, [pc, #116]	; (8006014 <HAL_DMA_Abort_IT+0xd0>)
 8005fa0:	6859      	ldr	r1, [r3, #4]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa6:	221c      	movs	r2, #28
 8005fa8:	4013      	ands	r3, r2
 8005faa:	2201      	movs	r2, #1
 8005fac:	409a      	lsls	r2, r3
 8005fae:	4b19      	ldr	r3, [pc, #100]	; (8006014 <HAL_DMA_Abort_IT+0xd0>)
 8005fb0:	430a      	orrs	r2, r1
 8005fb2:	605a      	str	r2, [r3, #4]
#endif

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fb8:	687a      	ldr	r2, [r7, #4]
 8005fba:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005fbc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d00c      	beq.n	8005fe0 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fd0:	490f      	ldr	r1, [pc, #60]	; (8006010 <HAL_DMA_Abort_IT+0xcc>)
 8005fd2:	400a      	ands	r2, r1
 8005fd4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fda:	687a      	ldr	r2, [r7, #4]
 8005fdc:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005fde:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2225      	movs	r2, #37	; 0x25
 8005fe4:	2101      	movs	r1, #1
 8005fe6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2224      	movs	r2, #36	; 0x24
 8005fec:	2100      	movs	r1, #0
 8005fee:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d004      	beq.n	8006002 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ffc:	687a      	ldr	r2, [r7, #4]
 8005ffe:	0010      	movs	r0, r2
 8006000:	4798      	blx	r3
    }
  }
  return status;
 8006002:	230f      	movs	r3, #15
 8006004:	18fb      	adds	r3, r7, r3
 8006006:	781b      	ldrb	r3, [r3, #0]
}
 8006008:	0018      	movs	r0, r3
 800600a:	46bd      	mov	sp, r7
 800600c:	b004      	add	sp, #16
 800600e:	bd80      	pop	{r7, pc}
 8006010:	fffffeff 	.word	0xfffffeff
 8006014:	40020000 	.word	0x40020000

08006018 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b084      	sub	sp, #16
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8006020:	4b55      	ldr	r3, [pc, #340]	; (8006178 <HAL_DMA_IRQHandler+0x160>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t source_it = hdma->Instance->CCR;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006032:	221c      	movs	r2, #28
 8006034:	4013      	ands	r3, r2
 8006036:	2204      	movs	r2, #4
 8006038:	409a      	lsls	r2, r3
 800603a:	0013      	movs	r3, r2
 800603c:	68fa      	ldr	r2, [r7, #12]
 800603e:	4013      	ands	r3, r2
 8006040:	d027      	beq.n	8006092 <HAL_DMA_IRQHandler+0x7a>
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	2204      	movs	r2, #4
 8006046:	4013      	ands	r3, r2
 8006048:	d023      	beq.n	8006092 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	2220      	movs	r2, #32
 8006052:	4013      	ands	r3, r2
 8006054:	d107      	bne.n	8006066 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	2104      	movs	r1, #4
 8006062:	438a      	bics	r2, r1
 8006064:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8006066:	4b44      	ldr	r3, [pc, #272]	; (8006178 <HAL_DMA_IRQHandler+0x160>)
 8006068:	6859      	ldr	r1, [r3, #4]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800606e:	221c      	movs	r2, #28
 8006070:	4013      	ands	r3, r2
 8006072:	2204      	movs	r2, #4
 8006074:	409a      	lsls	r2, r3
 8006076:	4b40      	ldr	r3, [pc, #256]	; (8006178 <HAL_DMA_IRQHandler+0x160>)
 8006078:	430a      	orrs	r2, r1
 800607a:	605a      	str	r2, [r3, #4]
#endif

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006080:	2b00      	cmp	r3, #0
 8006082:	d100      	bne.n	8006086 <HAL_DMA_IRQHandler+0x6e>
 8006084:	e073      	b.n	800616e <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800608a:	687a      	ldr	r2, [r7, #4]
 800608c:	0010      	movs	r0, r2
 800608e:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8006090:	e06d      	b.n	800616e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006096:	221c      	movs	r2, #28
 8006098:	4013      	ands	r3, r2
 800609a:	2202      	movs	r2, #2
 800609c:	409a      	lsls	r2, r3
 800609e:	0013      	movs	r3, r2
 80060a0:	68fa      	ldr	r2, [r7, #12]
 80060a2:	4013      	ands	r3, r2
 80060a4:	d02e      	beq.n	8006104 <HAL_DMA_IRQHandler+0xec>
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	2202      	movs	r2, #2
 80060aa:	4013      	ands	r3, r2
 80060ac:	d02a      	beq.n	8006104 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	2220      	movs	r2, #32
 80060b6:	4013      	ands	r3, r2
 80060b8:	d10b      	bne.n	80060d2 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	210a      	movs	r1, #10
 80060c6:	438a      	bics	r2, r1
 80060c8:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2225      	movs	r2, #37	; 0x25
 80060ce:	2101      	movs	r1, #1
 80060d0:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80060d2:	4b29      	ldr	r3, [pc, #164]	; (8006178 <HAL_DMA_IRQHandler+0x160>)
 80060d4:	6859      	ldr	r1, [r3, #4]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060da:	221c      	movs	r2, #28
 80060dc:	4013      	ands	r3, r2
 80060de:	2202      	movs	r2, #2
 80060e0:	409a      	lsls	r2, r3
 80060e2:	4b25      	ldr	r3, [pc, #148]	; (8006178 <HAL_DMA_IRQHandler+0x160>)
 80060e4:	430a      	orrs	r2, r1
 80060e6:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2224      	movs	r2, #36	; 0x24
 80060ec:	2100      	movs	r1, #0
 80060ee:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d03a      	beq.n	800616e <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060fc:	687a      	ldr	r2, [r7, #4]
 80060fe:	0010      	movs	r0, r2
 8006100:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8006102:	e034      	b.n	800616e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006108:	221c      	movs	r2, #28
 800610a:	4013      	ands	r3, r2
 800610c:	2208      	movs	r2, #8
 800610e:	409a      	lsls	r2, r3
 8006110:	0013      	movs	r3, r2
 8006112:	68fa      	ldr	r2, [r7, #12]
 8006114:	4013      	ands	r3, r2
 8006116:	d02b      	beq.n	8006170 <HAL_DMA_IRQHandler+0x158>
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	2208      	movs	r2, #8
 800611c:	4013      	ands	r3, r2
 800611e:	d027      	beq.n	8006170 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	681a      	ldr	r2, [r3, #0]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	210e      	movs	r1, #14
 800612c:	438a      	bics	r2, r1
 800612e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8006130:	4b11      	ldr	r3, [pc, #68]	; (8006178 <HAL_DMA_IRQHandler+0x160>)
 8006132:	6859      	ldr	r1, [r3, #4]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006138:	221c      	movs	r2, #28
 800613a:	4013      	ands	r3, r2
 800613c:	2201      	movs	r2, #1
 800613e:	409a      	lsls	r2, r3
 8006140:	4b0d      	ldr	r3, [pc, #52]	; (8006178 <HAL_DMA_IRQHandler+0x160>)
 8006142:	430a      	orrs	r2, r1
 8006144:	605a      	str	r2, [r3, #4]
#endif

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2201      	movs	r2, #1
 800614a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2225      	movs	r2, #37	; 0x25
 8006150:	2101      	movs	r1, #1
 8006152:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2224      	movs	r2, #36	; 0x24
 8006158:	2100      	movs	r1, #0
 800615a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006160:	2b00      	cmp	r3, #0
 8006162:	d005      	beq.n	8006170 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006168:	687a      	ldr	r2, [r7, #4]
 800616a:	0010      	movs	r0, r2
 800616c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800616e:	46c0      	nop			; (mov r8, r8)
 8006170:	46c0      	nop			; (mov r8, r8)
}
 8006172:	46bd      	mov	sp, r7
 8006174:	b004      	add	sp, #16
 8006176:	bd80      	pop	{r7, pc}
 8006178:	40020000 	.word	0x40020000

0800617c <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b082      	sub	sp, #8
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2225      	movs	r2, #37	; 0x25
 8006188:	5c9b      	ldrb	r3, [r3, r2]
 800618a:	b2db      	uxtb	r3, r3
}
 800618c:	0018      	movs	r0, r3
 800618e:	46bd      	mov	sp, r7
 8006190:	b002      	add	sp, #8
 8006192:	bd80      	pop	{r7, pc}

08006194 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b084      	sub	sp, #16
 8006198:	af00      	add	r7, sp, #0
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	60b9      	str	r1, [r7, #8]
 800619e:	607a      	str	r2, [r7, #4]
 80061a0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061a6:	68fa      	ldr	r2, [r7, #12]
 80061a8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80061aa:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d004      	beq.n	80061be <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061b8:	68fa      	ldr	r2, [r7, #12]
 80061ba:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80061bc:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80061be:	4b14      	ldr	r3, [pc, #80]	; (8006210 <DMA_SetConfig+0x7c>)
 80061c0:	6859      	ldr	r1, [r3, #4]
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c6:	221c      	movs	r2, #28
 80061c8:	4013      	ands	r3, r2
 80061ca:	2201      	movs	r2, #1
 80061cc:	409a      	lsls	r2, r3
 80061ce:	4b10      	ldr	r3, [pc, #64]	; (8006210 <DMA_SetConfig+0x7c>)
 80061d0:	430a      	orrs	r2, r1
 80061d2:	605a      	str	r2, [r3, #4]
#endif

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	683a      	ldr	r2, [r7, #0]
 80061da:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	689b      	ldr	r3, [r3, #8]
 80061e0:	2b10      	cmp	r3, #16
 80061e2:	d108      	bne.n	80061f6 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	68ba      	ldr	r2, [r7, #8]
 80061f2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80061f4:	e007      	b.n	8006206 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	68ba      	ldr	r2, [r7, #8]
 80061fc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	60da      	str	r2, [r3, #12]
}
 8006206:	46c0      	nop			; (mov r8, r8)
 8006208:	46bd      	mov	sp, r7
 800620a:	b004      	add	sp, #16
 800620c:	bd80      	pop	{r7, pc}
 800620e:	46c0      	nop			; (mov r8, r8)
 8006210:	40020000 	.word	0x40020000

08006214 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b084      	sub	sp, #16
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006220:	089b      	lsrs	r3, r3, #2
 8006222:	4a10      	ldr	r2, [pc, #64]	; (8006264 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8006224:	4694      	mov	ip, r2
 8006226:	4463      	add	r3, ip
 8006228:	009b      	lsls	r3, r3, #2
 800622a:	001a      	movs	r2, r3
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	001a      	movs	r2, r3
 8006236:	23ff      	movs	r3, #255	; 0xff
 8006238:	4013      	ands	r3, r2
 800623a:	3b08      	subs	r3, #8
 800623c:	2114      	movs	r1, #20
 800623e:	0018      	movs	r0, r3
 8006240:	f7f9 ff60 	bl	8000104 <__udivsi3>
 8006244:	0003      	movs	r3, r0
 8006246:	60fb      	str	r3, [r7, #12]
#endif

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	4a07      	ldr	r2, [pc, #28]	; (8006268 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 800624c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	221f      	movs	r2, #31
 8006252:	4013      	ands	r3, r2
 8006254:	2201      	movs	r2, #1
 8006256:	409a      	lsls	r2, r3
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	64da      	str	r2, [r3, #76]	; 0x4c
}
 800625c:	46c0      	nop			; (mov r8, r8)
 800625e:	46bd      	mov	sp, r7
 8006260:	b004      	add	sp, #16
 8006262:	bd80      	pop	{r7, pc}
 8006264:	10008200 	.word	0x10008200
 8006268:	40020880 	.word	0x40020880

0800626c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b084      	sub	sp, #16
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	223f      	movs	r2, #63	; 0x3f
 800627a:	4013      	ands	r3, r2
 800627c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	4a0a      	ldr	r2, [pc, #40]	; (80062ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006282:	4694      	mov	ip, r2
 8006284:	4463      	add	r3, ip
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	001a      	movs	r2, r3
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	4a07      	ldr	r2, [pc, #28]	; (80062b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006292:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	3b01      	subs	r3, #1
 8006298:	2203      	movs	r2, #3
 800629a:	4013      	ands	r3, r2
 800629c:	2201      	movs	r2, #1
 800629e:	409a      	lsls	r2, r3
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	659a      	str	r2, [r3, #88]	; 0x58
}
 80062a4:	46c0      	nop			; (mov r8, r8)
 80062a6:	46bd      	mov	sp, r7
 80062a8:	b004      	add	sp, #16
 80062aa:	bd80      	pop	{r7, pc}
 80062ac:	1000823f 	.word	0x1000823f
 80062b0:	40020940 	.word	0x40020940

080062b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b086      	sub	sp, #24
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
 80062bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80062be:	2300      	movs	r3, #0
 80062c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80062c2:	e147      	b.n	8006554 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	2101      	movs	r1, #1
 80062ca:	697a      	ldr	r2, [r7, #20]
 80062cc:	4091      	lsls	r1, r2
 80062ce:	000a      	movs	r2, r1
 80062d0:	4013      	ands	r3, r2
 80062d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d100      	bne.n	80062dc <HAL_GPIO_Init+0x28>
 80062da:	e138      	b.n	800654e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d00b      	beq.n	80062fc <HAL_GPIO_Init+0x48>
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	2b02      	cmp	r3, #2
 80062ea:	d007      	beq.n	80062fc <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80062f0:	2b11      	cmp	r3, #17
 80062f2:	d003      	beq.n	80062fc <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	2b12      	cmp	r3, #18
 80062fa:	d130      	bne.n	800635e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	005b      	lsls	r3, r3, #1
 8006306:	2203      	movs	r2, #3
 8006308:	409a      	lsls	r2, r3
 800630a:	0013      	movs	r3, r2
 800630c:	43da      	mvns	r2, r3
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	4013      	ands	r3, r2
 8006312:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	68da      	ldr	r2, [r3, #12]
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	005b      	lsls	r3, r3, #1
 800631c:	409a      	lsls	r2, r3
 800631e:	0013      	movs	r3, r2
 8006320:	693a      	ldr	r2, [r7, #16]
 8006322:	4313      	orrs	r3, r2
 8006324:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	693a      	ldr	r2, [r7, #16]
 800632a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006332:	2201      	movs	r2, #1
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	409a      	lsls	r2, r3
 8006338:	0013      	movs	r3, r2
 800633a:	43da      	mvns	r2, r3
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	4013      	ands	r3, r2
 8006340:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	091b      	lsrs	r3, r3, #4
 8006348:	2201      	movs	r2, #1
 800634a:	401a      	ands	r2, r3
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	409a      	lsls	r2, r3
 8006350:	0013      	movs	r3, r2
 8006352:	693a      	ldr	r2, [r7, #16]
 8006354:	4313      	orrs	r3, r2
 8006356:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	693a      	ldr	r2, [r7, #16]
 800635c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	68db      	ldr	r3, [r3, #12]
 8006362:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	005b      	lsls	r3, r3, #1
 8006368:	2203      	movs	r2, #3
 800636a:	409a      	lsls	r2, r3
 800636c:	0013      	movs	r3, r2
 800636e:	43da      	mvns	r2, r3
 8006370:	693b      	ldr	r3, [r7, #16]
 8006372:	4013      	ands	r3, r2
 8006374:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	689a      	ldr	r2, [r3, #8]
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	005b      	lsls	r3, r3, #1
 800637e:	409a      	lsls	r2, r3
 8006380:	0013      	movs	r3, r2
 8006382:	693a      	ldr	r2, [r7, #16]
 8006384:	4313      	orrs	r3, r2
 8006386:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	693a      	ldr	r2, [r7, #16]
 800638c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	2b02      	cmp	r3, #2
 8006394:	d003      	beq.n	800639e <HAL_GPIO_Init+0xea>
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	685b      	ldr	r3, [r3, #4]
 800639a:	2b12      	cmp	r3, #18
 800639c:	d123      	bne.n	80063e6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	08da      	lsrs	r2, r3, #3
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	3208      	adds	r2, #8
 80063a6:	0092      	lsls	r2, r2, #2
 80063a8:	58d3      	ldr	r3, [r2, r3]
 80063aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	2207      	movs	r2, #7
 80063b0:	4013      	ands	r3, r2
 80063b2:	009b      	lsls	r3, r3, #2
 80063b4:	220f      	movs	r2, #15
 80063b6:	409a      	lsls	r2, r3
 80063b8:	0013      	movs	r3, r2
 80063ba:	43da      	mvns	r2, r3
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	4013      	ands	r3, r2
 80063c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	691a      	ldr	r2, [r3, #16]
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	2107      	movs	r1, #7
 80063ca:	400b      	ands	r3, r1
 80063cc:	009b      	lsls	r3, r3, #2
 80063ce:	409a      	lsls	r2, r3
 80063d0:	0013      	movs	r3, r2
 80063d2:	693a      	ldr	r2, [r7, #16]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	08da      	lsrs	r2, r3, #3
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	3208      	adds	r2, #8
 80063e0:	0092      	lsls	r2, r2, #2
 80063e2:	6939      	ldr	r1, [r7, #16]
 80063e4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	005b      	lsls	r3, r3, #1
 80063f0:	2203      	movs	r2, #3
 80063f2:	409a      	lsls	r2, r3
 80063f4:	0013      	movs	r3, r2
 80063f6:	43da      	mvns	r2, r3
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	4013      	ands	r3, r2
 80063fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	2203      	movs	r2, #3
 8006404:	401a      	ands	r2, r3
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	005b      	lsls	r3, r3, #1
 800640a:	409a      	lsls	r2, r3
 800640c:	0013      	movs	r3, r2
 800640e:	693a      	ldr	r2, [r7, #16]
 8006410:	4313      	orrs	r3, r2
 8006412:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	693a      	ldr	r2, [r7, #16]
 8006418:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	685a      	ldr	r2, [r3, #4]
 800641e:	2380      	movs	r3, #128	; 0x80
 8006420:	055b      	lsls	r3, r3, #21
 8006422:	4013      	ands	r3, r2
 8006424:	d100      	bne.n	8006428 <HAL_GPIO_Init+0x174>
 8006426:	e092      	b.n	800654e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8006428:	4a50      	ldr	r2, [pc, #320]	; (800656c <HAL_GPIO_Init+0x2b8>)
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	089b      	lsrs	r3, r3, #2
 800642e:	3318      	adds	r3, #24
 8006430:	009b      	lsls	r3, r3, #2
 8006432:	589b      	ldr	r3, [r3, r2]
 8006434:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	2203      	movs	r2, #3
 800643a:	4013      	ands	r3, r2
 800643c:	00db      	lsls	r3, r3, #3
 800643e:	220f      	movs	r2, #15
 8006440:	409a      	lsls	r2, r3
 8006442:	0013      	movs	r3, r2
 8006444:	43da      	mvns	r2, r3
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	4013      	ands	r3, r2
 800644a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800644c:	687a      	ldr	r2, [r7, #4]
 800644e:	23a0      	movs	r3, #160	; 0xa0
 8006450:	05db      	lsls	r3, r3, #23
 8006452:	429a      	cmp	r2, r3
 8006454:	d013      	beq.n	800647e <HAL_GPIO_Init+0x1ca>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	4a45      	ldr	r2, [pc, #276]	; (8006570 <HAL_GPIO_Init+0x2bc>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d00d      	beq.n	800647a <HAL_GPIO_Init+0x1c6>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	4a44      	ldr	r2, [pc, #272]	; (8006574 <HAL_GPIO_Init+0x2c0>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d007      	beq.n	8006476 <HAL_GPIO_Init+0x1c2>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	4a43      	ldr	r2, [pc, #268]	; (8006578 <HAL_GPIO_Init+0x2c4>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d101      	bne.n	8006472 <HAL_GPIO_Init+0x1be>
 800646e:	2303      	movs	r3, #3
 8006470:	e006      	b.n	8006480 <HAL_GPIO_Init+0x1cc>
 8006472:	2305      	movs	r3, #5
 8006474:	e004      	b.n	8006480 <HAL_GPIO_Init+0x1cc>
 8006476:	2302      	movs	r3, #2
 8006478:	e002      	b.n	8006480 <HAL_GPIO_Init+0x1cc>
 800647a:	2301      	movs	r3, #1
 800647c:	e000      	b.n	8006480 <HAL_GPIO_Init+0x1cc>
 800647e:	2300      	movs	r3, #0
 8006480:	697a      	ldr	r2, [r7, #20]
 8006482:	2103      	movs	r1, #3
 8006484:	400a      	ands	r2, r1
 8006486:	00d2      	lsls	r2, r2, #3
 8006488:	4093      	lsls	r3, r2
 800648a:	693a      	ldr	r2, [r7, #16]
 800648c:	4313      	orrs	r3, r2
 800648e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8006490:	4936      	ldr	r1, [pc, #216]	; (800656c <HAL_GPIO_Init+0x2b8>)
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	089b      	lsrs	r3, r3, #2
 8006496:	3318      	adds	r3, #24
 8006498:	009b      	lsls	r3, r3, #2
 800649a:	693a      	ldr	r2, [r7, #16]
 800649c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800649e:	4a33      	ldr	r2, [pc, #204]	; (800656c <HAL_GPIO_Init+0x2b8>)
 80064a0:	2380      	movs	r3, #128	; 0x80
 80064a2:	58d3      	ldr	r3, [r2, r3]
 80064a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	43da      	mvns	r2, r3
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	4013      	ands	r3, r2
 80064ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	685a      	ldr	r2, [r3, #4]
 80064b4:	2380      	movs	r3, #128	; 0x80
 80064b6:	025b      	lsls	r3, r3, #9
 80064b8:	4013      	ands	r3, r2
 80064ba:	d003      	beq.n	80064c4 <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 80064bc:	693a      	ldr	r2, [r7, #16]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	4313      	orrs	r3, r2
 80064c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80064c4:	4929      	ldr	r1, [pc, #164]	; (800656c <HAL_GPIO_Init+0x2b8>)
 80064c6:	2280      	movs	r2, #128	; 0x80
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 80064cc:	4a27      	ldr	r2, [pc, #156]	; (800656c <HAL_GPIO_Init+0x2b8>)
 80064ce:	2384      	movs	r3, #132	; 0x84
 80064d0:	58d3      	ldr	r3, [r2, r3]
 80064d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	43da      	mvns	r2, r3
 80064d8:	693b      	ldr	r3, [r7, #16]
 80064da:	4013      	ands	r3, r2
 80064dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	685a      	ldr	r2, [r3, #4]
 80064e2:	2380      	movs	r3, #128	; 0x80
 80064e4:	029b      	lsls	r3, r3, #10
 80064e6:	4013      	ands	r3, r2
 80064e8:	d003      	beq.n	80064f2 <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 80064ea:	693a      	ldr	r2, [r7, #16]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	4313      	orrs	r3, r2
 80064f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80064f2:	491e      	ldr	r1, [pc, #120]	; (800656c <HAL_GPIO_Init+0x2b8>)
 80064f4:	2284      	movs	r2, #132	; 0x84
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80064fa:	4b1c      	ldr	r3, [pc, #112]	; (800656c <HAL_GPIO_Init+0x2b8>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	43da      	mvns	r2, r3
 8006504:	693b      	ldr	r3, [r7, #16]
 8006506:	4013      	ands	r3, r2
 8006508:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	685a      	ldr	r2, [r3, #4]
 800650e:	2380      	movs	r3, #128	; 0x80
 8006510:	035b      	lsls	r3, r3, #13
 8006512:	4013      	ands	r3, r2
 8006514:	d003      	beq.n	800651e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006516:	693a      	ldr	r2, [r7, #16]
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	4313      	orrs	r3, r2
 800651c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800651e:	4b13      	ldr	r3, [pc, #76]	; (800656c <HAL_GPIO_Init+0x2b8>)
 8006520:	693a      	ldr	r2, [r7, #16]
 8006522:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8006524:	4b11      	ldr	r3, [pc, #68]	; (800656c <HAL_GPIO_Init+0x2b8>)
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	43da      	mvns	r2, r3
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	4013      	ands	r3, r2
 8006532:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	685a      	ldr	r2, [r3, #4]
 8006538:	2380      	movs	r3, #128	; 0x80
 800653a:	039b      	lsls	r3, r3, #14
 800653c:	4013      	ands	r3, r2
 800653e:	d003      	beq.n	8006548 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006540:	693a      	ldr	r2, [r7, #16]
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	4313      	orrs	r3, r2
 8006546:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006548:	4b08      	ldr	r3, [pc, #32]	; (800656c <HAL_GPIO_Init+0x2b8>)
 800654a:	693a      	ldr	r2, [r7, #16]
 800654c:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	3301      	adds	r3, #1
 8006552:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	681a      	ldr	r2, [r3, #0]
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	40da      	lsrs	r2, r3
 800655c:	1e13      	subs	r3, r2, #0
 800655e:	d000      	beq.n	8006562 <HAL_GPIO_Init+0x2ae>
 8006560:	e6b0      	b.n	80062c4 <HAL_GPIO_Init+0x10>
  }
}
 8006562:	46c0      	nop			; (mov r8, r8)
 8006564:	46c0      	nop			; (mov r8, r8)
 8006566:	46bd      	mov	sp, r7
 8006568:	b006      	add	sp, #24
 800656a:	bd80      	pop	{r7, pc}
 800656c:	40021800 	.word	0x40021800
 8006570:	50000400 	.word	0x50000400
 8006574:	50000800 	.word	0x50000800
 8006578:	50000c00 	.word	0x50000c00

0800657c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b082      	sub	sp, #8
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d101      	bne.n	800658e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800658a:	2301      	movs	r3, #1
 800658c:	e082      	b.n	8006694 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2241      	movs	r2, #65	; 0x41
 8006592:	5c9b      	ldrb	r3, [r3, r2]
 8006594:	b2db      	uxtb	r3, r3
 8006596:	2b00      	cmp	r3, #0
 8006598:	d107      	bne.n	80065aa <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2240      	movs	r2, #64	; 0x40
 800659e:	2100      	movs	r1, #0
 80065a0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	0018      	movs	r0, r3
 80065a6:	f7fe fba1 	bl	8004cec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2241      	movs	r2, #65	; 0x41
 80065ae:	2124      	movs	r1, #36	; 0x24
 80065b0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	2101      	movs	r1, #1
 80065be:	438a      	bics	r2, r1
 80065c0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	685a      	ldr	r2, [r3, #4]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4934      	ldr	r1, [pc, #208]	; (800669c <HAL_I2C_Init+0x120>)
 80065cc:	400a      	ands	r2, r1
 80065ce:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	689a      	ldr	r2, [r3, #8]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4931      	ldr	r1, [pc, #196]	; (80066a0 <HAL_I2C_Init+0x124>)
 80065dc:	400a      	ands	r2, r1
 80065de:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	68db      	ldr	r3, [r3, #12]
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	d108      	bne.n	80065fa <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	689a      	ldr	r2, [r3, #8]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	2180      	movs	r1, #128	; 0x80
 80065f2:	0209      	lsls	r1, r1, #8
 80065f4:	430a      	orrs	r2, r1
 80065f6:	609a      	str	r2, [r3, #8]
 80065f8:	e007      	b.n	800660a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	689a      	ldr	r2, [r3, #8]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	2184      	movs	r1, #132	; 0x84
 8006604:	0209      	lsls	r1, r1, #8
 8006606:	430a      	orrs	r2, r1
 8006608:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	2b02      	cmp	r3, #2
 8006610:	d104      	bne.n	800661c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	2280      	movs	r2, #128	; 0x80
 8006618:	0112      	lsls	r2, r2, #4
 800661a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	685a      	ldr	r2, [r3, #4]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	491f      	ldr	r1, [pc, #124]	; (80066a4 <HAL_I2C_Init+0x128>)
 8006628:	430a      	orrs	r2, r1
 800662a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	68da      	ldr	r2, [r3, #12]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	491a      	ldr	r1, [pc, #104]	; (80066a0 <HAL_I2C_Init+0x124>)
 8006638:	400a      	ands	r2, r1
 800663a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	691a      	ldr	r2, [r3, #16]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	695b      	ldr	r3, [r3, #20]
 8006644:	431a      	orrs	r2, r3
 8006646:	0011      	movs	r1, r2
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	699b      	ldr	r3, [r3, #24]
 800664c:	021a      	lsls	r2, r3, #8
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	430a      	orrs	r2, r1
 8006654:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	69d9      	ldr	r1, [r3, #28]
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6a1a      	ldr	r2, [r3, #32]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	430a      	orrs	r2, r1
 8006664:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	2101      	movs	r1, #1
 8006672:	430a      	orrs	r2, r1
 8006674:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2200      	movs	r2, #0
 800667a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2241      	movs	r2, #65	; 0x41
 8006680:	2120      	movs	r1, #32
 8006682:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2242      	movs	r2, #66	; 0x42
 800668e:	2100      	movs	r1, #0
 8006690:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006692:	2300      	movs	r3, #0
}
 8006694:	0018      	movs	r0, r3
 8006696:	46bd      	mov	sp, r7
 8006698:	b002      	add	sp, #8
 800669a:	bd80      	pop	{r7, pc}
 800669c:	f0ffffff 	.word	0xf0ffffff
 80066a0:	ffff7fff 	.word	0xffff7fff
 80066a4:	02008000 	.word	0x02008000

080066a8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066a8:	b590      	push	{r4, r7, lr}
 80066aa:	b089      	sub	sp, #36	; 0x24
 80066ac:	af02      	add	r7, sp, #8
 80066ae:	60f8      	str	r0, [r7, #12]
 80066b0:	0008      	movs	r0, r1
 80066b2:	607a      	str	r2, [r7, #4]
 80066b4:	0019      	movs	r1, r3
 80066b6:	230a      	movs	r3, #10
 80066b8:	18fb      	adds	r3, r7, r3
 80066ba:	1c02      	adds	r2, r0, #0
 80066bc:	801a      	strh	r2, [r3, #0]
 80066be:	2308      	movs	r3, #8
 80066c0:	18fb      	adds	r3, r7, r3
 80066c2:	1c0a      	adds	r2, r1, #0
 80066c4:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2241      	movs	r2, #65	; 0x41
 80066ca:	5c9b      	ldrb	r3, [r3, r2]
 80066cc:	b2db      	uxtb	r3, r3
 80066ce:	2b20      	cmp	r3, #32
 80066d0:	d000      	beq.n	80066d4 <HAL_I2C_Master_Transmit+0x2c>
 80066d2:	e0e7      	b.n	80068a4 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2240      	movs	r2, #64	; 0x40
 80066d8:	5c9b      	ldrb	r3, [r3, r2]
 80066da:	2b01      	cmp	r3, #1
 80066dc:	d101      	bne.n	80066e2 <HAL_I2C_Master_Transmit+0x3a>
 80066de:	2302      	movs	r3, #2
 80066e0:	e0e1      	b.n	80068a6 <HAL_I2C_Master_Transmit+0x1fe>
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2240      	movs	r2, #64	; 0x40
 80066e6:	2101      	movs	r1, #1
 80066e8:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80066ea:	f7fe ff99 	bl	8005620 <HAL_GetTick>
 80066ee:	0003      	movs	r3, r0
 80066f0:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80066f2:	2380      	movs	r3, #128	; 0x80
 80066f4:	0219      	lsls	r1, r3, #8
 80066f6:	68f8      	ldr	r0, [r7, #12]
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	9300      	str	r3, [sp, #0]
 80066fc:	2319      	movs	r3, #25
 80066fe:	2201      	movs	r2, #1
 8006700:	f000 fe76 	bl	80073f0 <I2C_WaitOnFlagUntilTimeout>
 8006704:	1e03      	subs	r3, r0, #0
 8006706:	d001      	beq.n	800670c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8006708:	2301      	movs	r3, #1
 800670a:	e0cc      	b.n	80068a6 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2241      	movs	r2, #65	; 0x41
 8006710:	2121      	movs	r1, #33	; 0x21
 8006712:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2242      	movs	r2, #66	; 0x42
 8006718:	2110      	movs	r1, #16
 800671a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	2200      	movs	r2, #0
 8006720:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	687a      	ldr	r2, [r7, #4]
 8006726:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2208      	movs	r2, #8
 800672c:	18ba      	adds	r2, r7, r2
 800672e:	8812      	ldrh	r2, [r2, #0]
 8006730:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2200      	movs	r2, #0
 8006736:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800673c:	b29b      	uxth	r3, r3
 800673e:	2bff      	cmp	r3, #255	; 0xff
 8006740:	d911      	bls.n	8006766 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	22ff      	movs	r2, #255	; 0xff
 8006746:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800674c:	b2da      	uxtb	r2, r3
 800674e:	2380      	movs	r3, #128	; 0x80
 8006750:	045c      	lsls	r4, r3, #17
 8006752:	230a      	movs	r3, #10
 8006754:	18fb      	adds	r3, r7, r3
 8006756:	8819      	ldrh	r1, [r3, #0]
 8006758:	68f8      	ldr	r0, [r7, #12]
 800675a:	4b55      	ldr	r3, [pc, #340]	; (80068b0 <HAL_I2C_Master_Transmit+0x208>)
 800675c:	9300      	str	r3, [sp, #0]
 800675e:	0023      	movs	r3, r4
 8006760:	f000 ff66 	bl	8007630 <I2C_TransferConfig>
 8006764:	e075      	b.n	8006852 <HAL_I2C_Master_Transmit+0x1aa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800676a:	b29a      	uxth	r2, r3
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006774:	b2da      	uxtb	r2, r3
 8006776:	2380      	movs	r3, #128	; 0x80
 8006778:	049c      	lsls	r4, r3, #18
 800677a:	230a      	movs	r3, #10
 800677c:	18fb      	adds	r3, r7, r3
 800677e:	8819      	ldrh	r1, [r3, #0]
 8006780:	68f8      	ldr	r0, [r7, #12]
 8006782:	4b4b      	ldr	r3, [pc, #300]	; (80068b0 <HAL_I2C_Master_Transmit+0x208>)
 8006784:	9300      	str	r3, [sp, #0]
 8006786:	0023      	movs	r3, r4
 8006788:	f000 ff52 	bl	8007630 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800678c:	e061      	b.n	8006852 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800678e:	697a      	ldr	r2, [r7, #20]
 8006790:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	0018      	movs	r0, r3
 8006796:	f000 fe6a 	bl	800746e <I2C_WaitOnTXISFlagUntilTimeout>
 800679a:	1e03      	subs	r3, r0, #0
 800679c:	d001      	beq.n	80067a2 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	e081      	b.n	80068a6 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a6:	781a      	ldrb	r2, [r3, #0]
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b2:	1c5a      	adds	r2, r3, #1
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067bc:	b29b      	uxth	r3, r3
 80067be:	3b01      	subs	r3, #1
 80067c0:	b29a      	uxth	r2, r3
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067ca:	3b01      	subs	r3, #1
 80067cc:	b29a      	uxth	r2, r3
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067d6:	b29b      	uxth	r3, r3
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d03a      	beq.n	8006852 <HAL_I2C_Master_Transmit+0x1aa>
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d136      	bne.n	8006852 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80067e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80067e6:	68f8      	ldr	r0, [r7, #12]
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	9300      	str	r3, [sp, #0]
 80067ec:	0013      	movs	r3, r2
 80067ee:	2200      	movs	r2, #0
 80067f0:	2180      	movs	r1, #128	; 0x80
 80067f2:	f000 fdfd 	bl	80073f0 <I2C_WaitOnFlagUntilTimeout>
 80067f6:	1e03      	subs	r3, r0, #0
 80067f8:	d001      	beq.n	80067fe <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	e053      	b.n	80068a6 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006802:	b29b      	uxth	r3, r3
 8006804:	2bff      	cmp	r3, #255	; 0xff
 8006806:	d911      	bls.n	800682c <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	22ff      	movs	r2, #255	; 0xff
 800680c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006812:	b2da      	uxtb	r2, r3
 8006814:	2380      	movs	r3, #128	; 0x80
 8006816:	045c      	lsls	r4, r3, #17
 8006818:	230a      	movs	r3, #10
 800681a:	18fb      	adds	r3, r7, r3
 800681c:	8819      	ldrh	r1, [r3, #0]
 800681e:	68f8      	ldr	r0, [r7, #12]
 8006820:	2300      	movs	r3, #0
 8006822:	9300      	str	r3, [sp, #0]
 8006824:	0023      	movs	r3, r4
 8006826:	f000 ff03 	bl	8007630 <I2C_TransferConfig>
 800682a:	e012      	b.n	8006852 <HAL_I2C_Master_Transmit+0x1aa>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006830:	b29a      	uxth	r2, r3
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800683a:	b2da      	uxtb	r2, r3
 800683c:	2380      	movs	r3, #128	; 0x80
 800683e:	049c      	lsls	r4, r3, #18
 8006840:	230a      	movs	r3, #10
 8006842:	18fb      	adds	r3, r7, r3
 8006844:	8819      	ldrh	r1, [r3, #0]
 8006846:	68f8      	ldr	r0, [r7, #12]
 8006848:	2300      	movs	r3, #0
 800684a:	9300      	str	r3, [sp, #0]
 800684c:	0023      	movs	r3, r4
 800684e:	f000 feef 	bl	8007630 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006856:	b29b      	uxth	r3, r3
 8006858:	2b00      	cmp	r3, #0
 800685a:	d198      	bne.n	800678e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800685c:	697a      	ldr	r2, [r7, #20]
 800685e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	0018      	movs	r0, r3
 8006864:	f000 fe42 	bl	80074ec <I2C_WaitOnSTOPFlagUntilTimeout>
 8006868:	1e03      	subs	r3, r0, #0
 800686a:	d001      	beq.n	8006870 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 800686c:	2301      	movs	r3, #1
 800686e:	e01a      	b.n	80068a6 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	2220      	movs	r2, #32
 8006876:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	685a      	ldr	r2, [r3, #4]
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	490c      	ldr	r1, [pc, #48]	; (80068b4 <HAL_I2C_Master_Transmit+0x20c>)
 8006884:	400a      	ands	r2, r1
 8006886:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2241      	movs	r2, #65	; 0x41
 800688c:	2120      	movs	r1, #32
 800688e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2242      	movs	r2, #66	; 0x42
 8006894:	2100      	movs	r1, #0
 8006896:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2240      	movs	r2, #64	; 0x40
 800689c:	2100      	movs	r1, #0
 800689e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80068a0:	2300      	movs	r3, #0
 80068a2:	e000      	b.n	80068a6 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 80068a4:	2302      	movs	r3, #2
  }
}
 80068a6:	0018      	movs	r0, r3
 80068a8:	46bd      	mov	sp, r7
 80068aa:	b007      	add	sp, #28
 80068ac:	bd90      	pop	{r4, r7, pc}
 80068ae:	46c0      	nop			; (mov r8, r8)
 80068b0:	80002000 	.word	0x80002000
 80068b4:	fe00e800 	.word	0xfe00e800

080068b8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b084      	sub	sp, #16
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	699b      	ldr	r3, [r3, #24]
 80068c6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d005      	beq.n	80068e4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068dc:	68ba      	ldr	r2, [r7, #8]
 80068de:	68f9      	ldr	r1, [r7, #12]
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	4798      	blx	r3
  }
}
 80068e4:	46c0      	nop			; (mov r8, r8)
 80068e6:	46bd      	mov	sp, r7
 80068e8:	b004      	add	sp, #16
 80068ea:	bd80      	pop	{r7, pc}

080068ec <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b086      	sub	sp, #24
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	699b      	ldr	r3, [r3, #24]
 80068fa:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	0a1b      	lsrs	r3, r3, #8
 8006908:	001a      	movs	r2, r3
 800690a:	2301      	movs	r3, #1
 800690c:	4013      	ands	r3, r2
 800690e:	d010      	beq.n	8006932 <HAL_I2C_ER_IRQHandler+0x46>
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	09db      	lsrs	r3, r3, #7
 8006914:	001a      	movs	r2, r3
 8006916:	2301      	movs	r3, #1
 8006918:	4013      	ands	r3, r2
 800691a:	d00a      	beq.n	8006932 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006920:	2201      	movs	r2, #1
 8006922:	431a      	orrs	r2, r3
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	2280      	movs	r2, #128	; 0x80
 800692e:	0052      	lsls	r2, r2, #1
 8006930:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	0a9b      	lsrs	r3, r3, #10
 8006936:	001a      	movs	r2, r3
 8006938:	2301      	movs	r3, #1
 800693a:	4013      	ands	r3, r2
 800693c:	d010      	beq.n	8006960 <HAL_I2C_ER_IRQHandler+0x74>
 800693e:	693b      	ldr	r3, [r7, #16]
 8006940:	09db      	lsrs	r3, r3, #7
 8006942:	001a      	movs	r2, r3
 8006944:	2301      	movs	r3, #1
 8006946:	4013      	ands	r3, r2
 8006948:	d00a      	beq.n	8006960 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800694e:	2208      	movs	r2, #8
 8006950:	431a      	orrs	r2, r3
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	2280      	movs	r2, #128	; 0x80
 800695c:	00d2      	lsls	r2, r2, #3
 800695e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	0a5b      	lsrs	r3, r3, #9
 8006964:	001a      	movs	r2, r3
 8006966:	2301      	movs	r3, #1
 8006968:	4013      	ands	r3, r2
 800696a:	d010      	beq.n	800698e <HAL_I2C_ER_IRQHandler+0xa2>
 800696c:	693b      	ldr	r3, [r7, #16]
 800696e:	09db      	lsrs	r3, r3, #7
 8006970:	001a      	movs	r2, r3
 8006972:	2301      	movs	r3, #1
 8006974:	4013      	ands	r3, r2
 8006976:	d00a      	beq.n	800698e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800697c:	2202      	movs	r2, #2
 800697e:	431a      	orrs	r2, r3
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	2280      	movs	r2, #128	; 0x80
 800698a:	0092      	lsls	r2, r2, #2
 800698c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006992:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	220b      	movs	r2, #11
 8006998:	4013      	ands	r3, r2
 800699a:	d005      	beq.n	80069a8 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 800699c:	68fa      	ldr	r2, [r7, #12]
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	0011      	movs	r1, r2
 80069a2:	0018      	movs	r0, r3
 80069a4:	f000 fbd8 	bl	8007158 <I2C_ITError>
  }
}
 80069a8:	46c0      	nop			; (mov r8, r8)
 80069aa:	46bd      	mov	sp, r7
 80069ac:	b006      	add	sp, #24
 80069ae:	bd80      	pop	{r7, pc}

080069b0 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b082      	sub	sp, #8
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80069b8:	46c0      	nop			; (mov r8, r8)
 80069ba:	46bd      	mov	sp, r7
 80069bc:	b002      	add	sp, #8
 80069be:	bd80      	pop	{r7, pc}

080069c0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b082      	sub	sp, #8
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80069c8:	46c0      	nop			; (mov r8, r8)
 80069ca:	46bd      	mov	sp, r7
 80069cc:	b002      	add	sp, #8
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b082      	sub	sp, #8
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
 80069d8:	0008      	movs	r0, r1
 80069da:	0011      	movs	r1, r2
 80069dc:	1cfb      	adds	r3, r7, #3
 80069de:	1c02      	adds	r2, r0, #0
 80069e0:	701a      	strb	r2, [r3, #0]
 80069e2:	003b      	movs	r3, r7
 80069e4:	1c0a      	adds	r2, r1, #0
 80069e6:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80069e8:	46c0      	nop			; (mov r8, r8)
 80069ea:	46bd      	mov	sp, r7
 80069ec:	b002      	add	sp, #8
 80069ee:	bd80      	pop	{r7, pc}

080069f0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b082      	sub	sp, #8
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80069f8:	46c0      	nop			; (mov r8, r8)
 80069fa:	46bd      	mov	sp, r7
 80069fc:	b002      	add	sp, #8
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b082      	sub	sp, #8
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006a08:	46c0      	nop			; (mov r8, r8)
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	b002      	add	sp, #8
 8006a0e:	bd80      	pop	{r7, pc}

08006a10 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b082      	sub	sp, #8
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006a18:	46c0      	nop			; (mov r8, r8)
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	b002      	add	sp, #8
 8006a1e:	bd80      	pop	{r7, pc}

08006a20 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b086      	sub	sp, #24
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	60f8      	str	r0, [r7, #12]
 8006a28:	60b9      	str	r1, [r7, #8]
 8006a2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a30:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2240      	movs	r2, #64	; 0x40
 8006a3a:	5c9b      	ldrb	r3, [r3, r2]
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d101      	bne.n	8006a44 <I2C_Slave_ISR_IT+0x24>
 8006a40:	2302      	movs	r3, #2
 8006a42:	e0fa      	b.n	8006c3a <I2C_Slave_ISR_IT+0x21a>
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2240      	movs	r2, #64	; 0x40
 8006a48:	2101      	movs	r1, #1
 8006a4a:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	095b      	lsrs	r3, r3, #5
 8006a50:	001a      	movs	r2, r3
 8006a52:	2301      	movs	r3, #1
 8006a54:	4013      	ands	r3, r2
 8006a56:	d00b      	beq.n	8006a70 <I2C_Slave_ISR_IT+0x50>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	095b      	lsrs	r3, r3, #5
 8006a5c:	001a      	movs	r2, r3
 8006a5e:	2301      	movs	r3, #1
 8006a60:	4013      	ands	r3, r2
 8006a62:	d005      	beq.n	8006a70 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8006a64:	693a      	ldr	r2, [r7, #16]
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	0011      	movs	r1, r2
 8006a6a:	0018      	movs	r0, r3
 8006a6c:	f000 f9f6 	bl	8006e5c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	091b      	lsrs	r3, r3, #4
 8006a74:	001a      	movs	r2, r3
 8006a76:	2301      	movs	r3, #1
 8006a78:	4013      	ands	r3, r2
 8006a7a:	d054      	beq.n	8006b26 <I2C_Slave_ISR_IT+0x106>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	091b      	lsrs	r3, r3, #4
 8006a80:	001a      	movs	r2, r3
 8006a82:	2301      	movs	r3, #1
 8006a84:	4013      	ands	r3, r2
 8006a86:	d04e      	beq.n	8006b26 <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d12d      	bne.n	8006aee <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	2241      	movs	r2, #65	; 0x41
 8006a96:	5c9b      	ldrb	r3, [r3, r2]
 8006a98:	b2db      	uxtb	r3, r3
 8006a9a:	2b28      	cmp	r3, #40	; 0x28
 8006a9c:	d10b      	bne.n	8006ab6 <I2C_Slave_ISR_IT+0x96>
 8006a9e:	697a      	ldr	r2, [r7, #20]
 8006aa0:	2380      	movs	r3, #128	; 0x80
 8006aa2:	049b      	lsls	r3, r3, #18
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	d106      	bne.n	8006ab6 <I2C_Slave_ISR_IT+0x96>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8006aa8:	693a      	ldr	r2, [r7, #16]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	0011      	movs	r1, r2
 8006aae:	0018      	movs	r0, r3
 8006ab0:	f000 faf8 	bl	80070a4 <I2C_ITListenCplt>
 8006ab4:	e036      	b.n	8006b24 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2241      	movs	r2, #65	; 0x41
 8006aba:	5c9b      	ldrb	r3, [r3, r2]
 8006abc:	b2db      	uxtb	r3, r3
 8006abe:	2b29      	cmp	r3, #41	; 0x29
 8006ac0:	d110      	bne.n	8006ae4 <I2C_Slave_ISR_IT+0xc4>
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	4a5f      	ldr	r2, [pc, #380]	; (8006c44 <I2C_Slave_ISR_IT+0x224>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d00c      	beq.n	8006ae4 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	2210      	movs	r2, #16
 8006ad0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	0018      	movs	r0, r3
 8006ad6:	f000 fc4a 	bl	800736e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	0018      	movs	r0, r3
 8006ade:	f000 f957 	bl	8006d90 <I2C_ITSlaveSeqCplt>
 8006ae2:	e01f      	b.n	8006b24 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	2210      	movs	r2, #16
 8006aea:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8006aec:	e09d      	b.n	8006c2a <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	2210      	movs	r2, #16
 8006af4:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006afa:	2204      	movs	r2, #4
 8006afc:	431a      	orrs	r2, r3
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d005      	beq.n	8006b14 <I2C_Slave_ISR_IT+0xf4>
 8006b08:	697a      	ldr	r2, [r7, #20]
 8006b0a:	2380      	movs	r3, #128	; 0x80
 8006b0c:	045b      	lsls	r3, r3, #17
 8006b0e:	429a      	cmp	r2, r3
 8006b10:	d000      	beq.n	8006b14 <I2C_Slave_ISR_IT+0xf4>
 8006b12:	e08a      	b.n	8006c2a <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	0011      	movs	r1, r2
 8006b1c:	0018      	movs	r0, r3
 8006b1e:	f000 fb1b 	bl	8007158 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8006b22:	e082      	b.n	8006c2a <I2C_Slave_ISR_IT+0x20a>
 8006b24:	e081      	b.n	8006c2a <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8006b26:	693b      	ldr	r3, [r7, #16]
 8006b28:	089b      	lsrs	r3, r3, #2
 8006b2a:	001a      	movs	r2, r3
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	4013      	ands	r3, r2
 8006b30:	d031      	beq.n	8006b96 <I2C_Slave_ISR_IT+0x176>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	089b      	lsrs	r3, r3, #2
 8006b36:	001a      	movs	r2, r3
 8006b38:	2301      	movs	r3, #1
 8006b3a:	4013      	ands	r3, r2
 8006b3c:	d02b      	beq.n	8006b96 <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b42:	b29b      	uxth	r3, r3
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d018      	beq.n	8006b7a <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b52:	b2d2      	uxtb	r2, r2
 8006b54:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b5a:	1c5a      	adds	r2, r3, #1
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b64:	3b01      	subs	r3, #1
 8006b66:	b29a      	uxth	r2, r3
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	3b01      	subs	r3, #1
 8006b74:	b29a      	uxth	r2, r3
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d154      	bne.n	8006c2e <I2C_Slave_ISR_IT+0x20e>
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	4a2f      	ldr	r2, [pc, #188]	; (8006c44 <I2C_Slave_ISR_IT+0x224>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d050      	beq.n	8006c2e <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	0018      	movs	r0, r3
 8006b90:	f000 f8fe 	bl	8006d90 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8006b94:	e04b      	b.n	8006c2e <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	08db      	lsrs	r3, r3, #3
 8006b9a:	001a      	movs	r2, r3
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	4013      	ands	r3, r2
 8006ba0:	d00c      	beq.n	8006bbc <I2C_Slave_ISR_IT+0x19c>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	08db      	lsrs	r3, r3, #3
 8006ba6:	001a      	movs	r2, r3
 8006ba8:	2301      	movs	r3, #1
 8006baa:	4013      	ands	r3, r2
 8006bac:	d006      	beq.n	8006bbc <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8006bae:	693a      	ldr	r2, [r7, #16]
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	0011      	movs	r1, r2
 8006bb4:	0018      	movs	r0, r3
 8006bb6:	f000 f847 	bl	8006c48 <I2C_ITAddrCplt>
 8006bba:	e039      	b.n	8006c30 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	085b      	lsrs	r3, r3, #1
 8006bc0:	001a      	movs	r2, r3
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	4013      	ands	r3, r2
 8006bc6:	d033      	beq.n	8006c30 <I2C_Slave_ISR_IT+0x210>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	085b      	lsrs	r3, r3, #1
 8006bcc:	001a      	movs	r2, r3
 8006bce:	2301      	movs	r3, #1
 8006bd0:	4013      	ands	r3, r2
 8006bd2:	d02d      	beq.n	8006c30 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bd8:	b29b      	uxth	r3, r3
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d018      	beq.n	8006c10 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be2:	781a      	ldrb	r2, [r3, #0]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bee:	1c5a      	adds	r2, r3, #1
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bf8:	b29b      	uxth	r3, r3
 8006bfa:	3b01      	subs	r3, #1
 8006bfc:	b29a      	uxth	r2, r3
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c06:	3b01      	subs	r3, #1
 8006c08:	b29a      	uxth	r2, r3
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	851a      	strh	r2, [r3, #40]	; 0x28
 8006c0e:	e00f      	b.n	8006c30 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8006c10:	697a      	ldr	r2, [r7, #20]
 8006c12:	2380      	movs	r3, #128	; 0x80
 8006c14:	045b      	lsls	r3, r3, #17
 8006c16:	429a      	cmp	r2, r3
 8006c18:	d002      	beq.n	8006c20 <I2C_Slave_ISR_IT+0x200>
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d107      	bne.n	8006c30 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	0018      	movs	r0, r3
 8006c24:	f000 f8b4 	bl	8006d90 <I2C_ITSlaveSeqCplt>
 8006c28:	e002      	b.n	8006c30 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 8006c2a:	46c0      	nop			; (mov r8, r8)
 8006c2c:	e000      	b.n	8006c30 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 8006c2e:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2240      	movs	r2, #64	; 0x40
 8006c34:	2100      	movs	r1, #0
 8006c36:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006c38:	2300      	movs	r3, #0
}
 8006c3a:	0018      	movs	r0, r3
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	b006      	add	sp, #24
 8006c40:	bd80      	pop	{r7, pc}
 8006c42:	46c0      	nop			; (mov r8, r8)
 8006c44:	ffff0000 	.word	0xffff0000

08006c48 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006c48:	b5b0      	push	{r4, r5, r7, lr}
 8006c4a:	b084      	sub	sp, #16
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
 8006c50:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2241      	movs	r2, #65	; 0x41
 8006c56:	5c9b      	ldrb	r3, [r3, r2]
 8006c58:	b2db      	uxtb	r3, r3
 8006c5a:	001a      	movs	r2, r3
 8006c5c:	2328      	movs	r3, #40	; 0x28
 8006c5e:	4013      	ands	r3, r2
 8006c60:	2b28      	cmp	r3, #40	; 0x28
 8006c62:	d000      	beq.n	8006c66 <I2C_ITAddrCplt+0x1e>
 8006c64:	e088      	b.n	8006d78 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	699b      	ldr	r3, [r3, #24]
 8006c6c:	0c1b      	lsrs	r3, r3, #16
 8006c6e:	b2da      	uxtb	r2, r3
 8006c70:	250f      	movs	r5, #15
 8006c72:	197b      	adds	r3, r7, r5
 8006c74:	2101      	movs	r1, #1
 8006c76:	400a      	ands	r2, r1
 8006c78:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	699b      	ldr	r3, [r3, #24]
 8006c80:	0c1b      	lsrs	r3, r3, #16
 8006c82:	b29a      	uxth	r2, r3
 8006c84:	200c      	movs	r0, #12
 8006c86:	183b      	adds	r3, r7, r0
 8006c88:	21fe      	movs	r1, #254	; 0xfe
 8006c8a:	400a      	ands	r2, r1
 8006c8c:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	689b      	ldr	r3, [r3, #8]
 8006c94:	b29a      	uxth	r2, r3
 8006c96:	240a      	movs	r4, #10
 8006c98:	193b      	adds	r3, r7, r4
 8006c9a:	0592      	lsls	r2, r2, #22
 8006c9c:	0d92      	lsrs	r2, r2, #22
 8006c9e:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	68db      	ldr	r3, [r3, #12]
 8006ca6:	b29a      	uxth	r2, r3
 8006ca8:	2308      	movs	r3, #8
 8006caa:	18fb      	adds	r3, r7, r3
 8006cac:	21fe      	movs	r1, #254	; 0xfe
 8006cae:	400a      	ands	r2, r1
 8006cb0:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	68db      	ldr	r3, [r3, #12]
 8006cb6:	2b02      	cmp	r3, #2
 8006cb8:	d148      	bne.n	8006d4c <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8006cba:	0021      	movs	r1, r4
 8006cbc:	187b      	adds	r3, r7, r1
 8006cbe:	881b      	ldrh	r3, [r3, #0]
 8006cc0:	09db      	lsrs	r3, r3, #7
 8006cc2:	b29a      	uxth	r2, r3
 8006cc4:	183b      	adds	r3, r7, r0
 8006cc6:	881b      	ldrh	r3, [r3, #0]
 8006cc8:	4053      	eors	r3, r2
 8006cca:	b29b      	uxth	r3, r3
 8006ccc:	001a      	movs	r2, r3
 8006cce:	2306      	movs	r3, #6
 8006cd0:	4013      	ands	r3, r2
 8006cd2:	d120      	bne.n	8006d16 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8006cd4:	183b      	adds	r3, r7, r0
 8006cd6:	187a      	adds	r2, r7, r1
 8006cd8:	8812      	ldrh	r2, [r2, #0]
 8006cda:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ce0:	1c5a      	adds	r2, r3, #1
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006cea:	2b02      	cmp	r3, #2
 8006cec:	d14c      	bne.n	8006d88 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	2208      	movs	r2, #8
 8006cfa:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2240      	movs	r2, #64	; 0x40
 8006d00:	2100      	movs	r1, #0
 8006d02:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006d04:	183b      	adds	r3, r7, r0
 8006d06:	881a      	ldrh	r2, [r3, #0]
 8006d08:	197b      	adds	r3, r7, r5
 8006d0a:	7819      	ldrb	r1, [r3, #0]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	0018      	movs	r0, r3
 8006d10:	f7ff fe5e 	bl	80069d0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006d14:	e038      	b.n	8006d88 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8006d16:	240c      	movs	r4, #12
 8006d18:	193b      	adds	r3, r7, r4
 8006d1a:	2208      	movs	r2, #8
 8006d1c:	18ba      	adds	r2, r7, r2
 8006d1e:	8812      	ldrh	r2, [r2, #0]
 8006d20:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006d22:	2380      	movs	r3, #128	; 0x80
 8006d24:	021a      	lsls	r2, r3, #8
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	0011      	movs	r1, r2
 8006d2a:	0018      	movs	r0, r3
 8006d2c:	f000 fcb6 	bl	800769c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2240      	movs	r2, #64	; 0x40
 8006d34:	2100      	movs	r1, #0
 8006d36:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006d38:	193b      	adds	r3, r7, r4
 8006d3a:	881a      	ldrh	r2, [r3, #0]
 8006d3c:	230f      	movs	r3, #15
 8006d3e:	18fb      	adds	r3, r7, r3
 8006d40:	7819      	ldrb	r1, [r3, #0]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	0018      	movs	r0, r3
 8006d46:	f7ff fe43 	bl	80069d0 <HAL_I2C_AddrCallback>
}
 8006d4a:	e01d      	b.n	8006d88 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006d4c:	2380      	movs	r3, #128	; 0x80
 8006d4e:	021a      	lsls	r2, r3, #8
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	0011      	movs	r1, r2
 8006d54:	0018      	movs	r0, r3
 8006d56:	f000 fca1 	bl	800769c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2240      	movs	r2, #64	; 0x40
 8006d5e:	2100      	movs	r1, #0
 8006d60:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006d62:	230c      	movs	r3, #12
 8006d64:	18fb      	adds	r3, r7, r3
 8006d66:	881a      	ldrh	r2, [r3, #0]
 8006d68:	230f      	movs	r3, #15
 8006d6a:	18fb      	adds	r3, r7, r3
 8006d6c:	7819      	ldrb	r1, [r3, #0]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	0018      	movs	r0, r3
 8006d72:	f7ff fe2d 	bl	80069d0 <HAL_I2C_AddrCallback>
}
 8006d76:	e007      	b.n	8006d88 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	2208      	movs	r2, #8
 8006d7e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2240      	movs	r2, #64	; 0x40
 8006d84:	2100      	movs	r1, #0
 8006d86:	5499      	strb	r1, [r3, r2]
}
 8006d88:	46c0      	nop			; (mov r8, r8)
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	b004      	add	sp, #16
 8006d8e:	bdb0      	pop	{r4, r5, r7, pc}

08006d90 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b084      	sub	sp, #16
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2242      	movs	r2, #66	; 0x42
 8006da4:	2100      	movs	r1, #0
 8006da6:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	0b9b      	lsrs	r3, r3, #14
 8006dac:	001a      	movs	r2, r3
 8006dae:	2301      	movs	r3, #1
 8006db0:	4013      	ands	r3, r2
 8006db2:	d008      	beq.n	8006dc6 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4925      	ldr	r1, [pc, #148]	; (8006e54 <I2C_ITSlaveSeqCplt+0xc4>)
 8006dc0:	400a      	ands	r2, r1
 8006dc2:	601a      	str	r2, [r3, #0]
 8006dc4:	e00d      	b.n	8006de2 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	0bdb      	lsrs	r3, r3, #15
 8006dca:	001a      	movs	r2, r3
 8006dcc:	2301      	movs	r3, #1
 8006dce:	4013      	ands	r3, r2
 8006dd0:	d007      	beq.n	8006de2 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	681a      	ldr	r2, [r3, #0]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	491e      	ldr	r1, [pc, #120]	; (8006e58 <I2C_ITSlaveSeqCplt+0xc8>)
 8006dde:	400a      	ands	r2, r1
 8006de0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2241      	movs	r2, #65	; 0x41
 8006de6:	5c9b      	ldrb	r3, [r3, r2]
 8006de8:	b2db      	uxtb	r3, r3
 8006dea:	2b29      	cmp	r3, #41	; 0x29
 8006dec:	d114      	bne.n	8006e18 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2241      	movs	r2, #65	; 0x41
 8006df2:	2128      	movs	r1, #40	; 0x28
 8006df4:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2221      	movs	r2, #33	; 0x21
 8006dfa:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2101      	movs	r1, #1
 8006e00:	0018      	movs	r0, r3
 8006e02:	f000 fc4b 	bl	800769c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2240      	movs	r2, #64	; 0x40
 8006e0a:	2100      	movs	r1, #0
 8006e0c:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	0018      	movs	r0, r3
 8006e12:	f7ff fdcd 	bl	80069b0 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006e16:	e019      	b.n	8006e4c <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2241      	movs	r2, #65	; 0x41
 8006e1c:	5c9b      	ldrb	r3, [r3, r2]
 8006e1e:	b2db      	uxtb	r3, r3
 8006e20:	2b2a      	cmp	r3, #42	; 0x2a
 8006e22:	d113      	bne.n	8006e4c <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2241      	movs	r2, #65	; 0x41
 8006e28:	2128      	movs	r1, #40	; 0x28
 8006e2a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2222      	movs	r2, #34	; 0x22
 8006e30:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2102      	movs	r1, #2
 8006e36:	0018      	movs	r0, r3
 8006e38:	f000 fc30 	bl	800769c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2240      	movs	r2, #64	; 0x40
 8006e40:	2100      	movs	r1, #0
 8006e42:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	0018      	movs	r0, r3
 8006e48:	f7ff fdba 	bl	80069c0 <HAL_I2C_SlaveRxCpltCallback>
}
 8006e4c:	46c0      	nop			; (mov r8, r8)
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	b004      	add	sp, #16
 8006e52:	bd80      	pop	{r7, pc}
 8006e54:	ffffbfff 	.word	0xffffbfff
 8006e58:	ffff7fff 	.word	0xffff7fff

08006e5c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b086      	sub	sp, #24
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
 8006e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006e72:	200f      	movs	r0, #15
 8006e74:	183b      	adds	r3, r7, r0
 8006e76:	687a      	ldr	r2, [r7, #4]
 8006e78:	2141      	movs	r1, #65	; 0x41
 8006e7a:	5c52      	ldrb	r2, [r2, r1]
 8006e7c:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	2220      	movs	r2, #32
 8006e84:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006e86:	183b      	adds	r3, r7, r0
 8006e88:	781b      	ldrb	r3, [r3, #0]
 8006e8a:	2b21      	cmp	r3, #33	; 0x21
 8006e8c:	d003      	beq.n	8006e96 <I2C_ITSlaveCplt+0x3a>
 8006e8e:	183b      	adds	r3, r7, r0
 8006e90:	781b      	ldrb	r3, [r3, #0]
 8006e92:	2b29      	cmp	r3, #41	; 0x29
 8006e94:	d109      	bne.n	8006eaa <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8006e96:	4a7d      	ldr	r2, [pc, #500]	; (800708c <I2C_ITSlaveCplt+0x230>)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	0011      	movs	r1, r2
 8006e9c:	0018      	movs	r0, r3
 8006e9e:	f000 fbfd 	bl	800769c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2221      	movs	r2, #33	; 0x21
 8006ea6:	631a      	str	r2, [r3, #48]	; 0x30
 8006ea8:	e011      	b.n	8006ece <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006eaa:	220f      	movs	r2, #15
 8006eac:	18bb      	adds	r3, r7, r2
 8006eae:	781b      	ldrb	r3, [r3, #0]
 8006eb0:	2b22      	cmp	r3, #34	; 0x22
 8006eb2:	d003      	beq.n	8006ebc <I2C_ITSlaveCplt+0x60>
 8006eb4:	18bb      	adds	r3, r7, r2
 8006eb6:	781b      	ldrb	r3, [r3, #0]
 8006eb8:	2b2a      	cmp	r3, #42	; 0x2a
 8006eba:	d108      	bne.n	8006ece <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8006ebc:	4a74      	ldr	r2, [pc, #464]	; (8007090 <I2C_ITSlaveCplt+0x234>)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	0011      	movs	r1, r2
 8006ec2:	0018      	movs	r0, r3
 8006ec4:	f000 fbea 	bl	800769c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2222      	movs	r2, #34	; 0x22
 8006ecc:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	685a      	ldr	r2, [r3, #4]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	2180      	movs	r1, #128	; 0x80
 8006eda:	0209      	lsls	r1, r1, #8
 8006edc:	430a      	orrs	r2, r1
 8006ede:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	685a      	ldr	r2, [r3, #4]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	496a      	ldr	r1, [pc, #424]	; (8007094 <I2C_ITSlaveCplt+0x238>)
 8006eec:	400a      	ands	r2, r1
 8006eee:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	0018      	movs	r0, r3
 8006ef4:	f000 fa3b 	bl	800736e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006ef8:	693b      	ldr	r3, [r7, #16]
 8006efa:	0b9b      	lsrs	r3, r3, #14
 8006efc:	001a      	movs	r2, r3
 8006efe:	2301      	movs	r3, #1
 8006f00:	4013      	ands	r3, r2
 8006f02:	d013      	beq.n	8006f2c <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	681a      	ldr	r2, [r3, #0]
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4962      	ldr	r1, [pc, #392]	; (8007098 <I2C_ITSlaveCplt+0x23c>)
 8006f10:	400a      	ands	r2, r1
 8006f12:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d020      	beq.n	8006f5e <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	685b      	ldr	r3, [r3, #4]
 8006f24:	b29a      	uxth	r2, r3
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006f2a:	e018      	b.n	8006f5e <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	0bdb      	lsrs	r3, r3, #15
 8006f30:	001a      	movs	r2, r3
 8006f32:	2301      	movs	r3, #1
 8006f34:	4013      	ands	r3, r2
 8006f36:	d012      	beq.n	8006f5e <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	681a      	ldr	r2, [r3, #0]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4956      	ldr	r1, [pc, #344]	; (800709c <I2C_ITSlaveCplt+0x240>)
 8006f44:	400a      	ands	r2, r1
 8006f46:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d006      	beq.n	8006f5e <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	b29a      	uxth	r2, r3
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	089b      	lsrs	r3, r3, #2
 8006f62:	001a      	movs	r2, r3
 8006f64:	2301      	movs	r3, #1
 8006f66:	4013      	ands	r3, r2
 8006f68:	d020      	beq.n	8006fac <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	2204      	movs	r2, #4
 8006f6e:	4393      	bics	r3, r2
 8006f70:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f7c:	b2d2      	uxtb	r2, r2
 8006f7e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f84:	1c5a      	adds	r2, r3, #1
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d00c      	beq.n	8006fac <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f96:	3b01      	subs	r3, #1
 8006f98:	b29a      	uxth	r2, r3
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fa2:	b29b      	uxth	r3, r3
 8006fa4:	3b01      	subs	r3, #1
 8006fa6:	b29a      	uxth	r2, r3
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fb0:	b29b      	uxth	r3, r3
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d005      	beq.n	8006fc2 <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fba:	2204      	movs	r2, #4
 8006fbc:	431a      	orrs	r2, r3
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2242      	movs	r2, #66	; 0x42
 8006fc6:	2100      	movs	r1, #0
 8006fc8:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d013      	beq.n	8007000 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	0011      	movs	r1, r2
 8006fe0:	0018      	movs	r0, r3
 8006fe2:	f000 f8b9 	bl	8007158 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2241      	movs	r2, #65	; 0x41
 8006fea:	5c9b      	ldrb	r3, [r3, r2]
 8006fec:	b2db      	uxtb	r3, r3
 8006fee:	2b28      	cmp	r3, #40	; 0x28
 8006ff0:	d147      	bne.n	8007082 <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8006ff2:	697a      	ldr	r2, [r7, #20]
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	0011      	movs	r1, r2
 8006ff8:	0018      	movs	r0, r3
 8006ffa:	f000 f853 	bl	80070a4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006ffe:	e040      	b.n	8007082 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007004:	4a26      	ldr	r2, [pc, #152]	; (80070a0 <I2C_ITSlaveCplt+0x244>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d016      	beq.n	8007038 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	0018      	movs	r0, r3
 800700e:	f7ff febf 	bl	8006d90 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	4a22      	ldr	r2, [pc, #136]	; (80070a0 <I2C_ITSlaveCplt+0x244>)
 8007016:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2241      	movs	r2, #65	; 0x41
 800701c:	2120      	movs	r1, #32
 800701e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2200      	movs	r2, #0
 8007024:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2240      	movs	r2, #64	; 0x40
 800702a:	2100      	movs	r1, #0
 800702c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	0018      	movs	r0, r3
 8007032:	f7ff fcdd 	bl	80069f0 <HAL_I2C_ListenCpltCallback>
}
 8007036:	e024      	b.n	8007082 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2241      	movs	r2, #65	; 0x41
 800703c:	5c9b      	ldrb	r3, [r3, r2]
 800703e:	b2db      	uxtb	r3, r3
 8007040:	2b22      	cmp	r3, #34	; 0x22
 8007042:	d10f      	bne.n	8007064 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2241      	movs	r2, #65	; 0x41
 8007048:	2120      	movs	r1, #32
 800704a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2240      	movs	r2, #64	; 0x40
 8007056:	2100      	movs	r1, #0
 8007058:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	0018      	movs	r0, r3
 800705e:	f7ff fcaf 	bl	80069c0 <HAL_I2C_SlaveRxCpltCallback>
}
 8007062:	e00e      	b.n	8007082 <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2241      	movs	r2, #65	; 0x41
 8007068:	2120      	movs	r1, #32
 800706a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2200      	movs	r2, #0
 8007070:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2240      	movs	r2, #64	; 0x40
 8007076:	2100      	movs	r1, #0
 8007078:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	0018      	movs	r0, r3
 800707e:	f7ff fc97 	bl	80069b0 <HAL_I2C_SlaveTxCpltCallback>
}
 8007082:	46c0      	nop			; (mov r8, r8)
 8007084:	46bd      	mov	sp, r7
 8007086:	b006      	add	sp, #24
 8007088:	bd80      	pop	{r7, pc}
 800708a:	46c0      	nop			; (mov r8, r8)
 800708c:	00008001 	.word	0x00008001
 8007090:	00008002 	.word	0x00008002
 8007094:	fe00e800 	.word	0xfe00e800
 8007098:	ffffbfff 	.word	0xffffbfff
 800709c:	ffff7fff 	.word	0xffff7fff
 80070a0:	ffff0000 	.word	0xffff0000

080070a4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b082      	sub	sp, #8
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
 80070ac:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	4a27      	ldr	r2, [pc, #156]	; (8007150 <I2C_ITListenCplt+0xac>)
 80070b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2200      	movs	r2, #0
 80070b8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2241      	movs	r2, #65	; 0x41
 80070be:	2120      	movs	r1, #32
 80070c0:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2242      	movs	r2, #66	; 0x42
 80070c6:	2100      	movs	r1, #0
 80070c8:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2200      	movs	r2, #0
 80070ce:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	089b      	lsrs	r3, r3, #2
 80070d4:	001a      	movs	r2, r3
 80070d6:	2301      	movs	r3, #1
 80070d8:	4013      	ands	r3, r2
 80070da:	d022      	beq.n	8007122 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070e6:	b2d2      	uxtb	r2, r2
 80070e8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ee:	1c5a      	adds	r2, r3, #1
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d012      	beq.n	8007122 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007100:	3b01      	subs	r3, #1
 8007102:	b29a      	uxth	r2, r3
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800710c:	b29b      	uxth	r3, r3
 800710e:	3b01      	subs	r3, #1
 8007110:	b29a      	uxth	r2, r3
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800711a:	2204      	movs	r2, #4
 800711c:	431a      	orrs	r2, r3
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007122:	4a0c      	ldr	r2, [pc, #48]	; (8007154 <I2C_ITListenCplt+0xb0>)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	0011      	movs	r1, r2
 8007128:	0018      	movs	r0, r3
 800712a:	f000 fab7 	bl	800769c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	2210      	movs	r2, #16
 8007134:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2240      	movs	r2, #64	; 0x40
 800713a:	2100      	movs	r1, #0
 800713c:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	0018      	movs	r0, r3
 8007142:	f7ff fc55 	bl	80069f0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8007146:	46c0      	nop			; (mov r8, r8)
 8007148:	46bd      	mov	sp, r7
 800714a:	b002      	add	sp, #8
 800714c:	bd80      	pop	{r7, pc}
 800714e:	46c0      	nop			; (mov r8, r8)
 8007150:	ffff0000 	.word	0xffff0000
 8007154:	00008003 	.word	0x00008003

08007158 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b084      	sub	sp, #16
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007162:	200f      	movs	r0, #15
 8007164:	183b      	adds	r3, r7, r0
 8007166:	687a      	ldr	r2, [r7, #4]
 8007168:	2141      	movs	r1, #65	; 0x41
 800716a:	5c52      	ldrb	r2, [r2, r1]
 800716c:	701a      	strb	r2, [r3, #0]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2242      	movs	r2, #66	; 0x42
 8007172:	2100      	movs	r1, #0
 8007174:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	4a62      	ldr	r2, [pc, #392]	; (8007304 <I2C_ITError+0x1ac>)
 800717a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2200      	movs	r2, #0
 8007180:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	431a      	orrs	r2, r3
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800718e:	183b      	adds	r3, r7, r0
 8007190:	781b      	ldrb	r3, [r3, #0]
 8007192:	2b28      	cmp	r3, #40	; 0x28
 8007194:	d007      	beq.n	80071a6 <I2C_ITError+0x4e>
 8007196:	183b      	adds	r3, r7, r0
 8007198:	781b      	ldrb	r3, [r3, #0]
 800719a:	2b29      	cmp	r3, #41	; 0x29
 800719c:	d003      	beq.n	80071a6 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800719e:	183b      	adds	r3, r7, r0
 80071a0:	781b      	ldrb	r3, [r3, #0]
 80071a2:	2b2a      	cmp	r3, #42	; 0x2a
 80071a4:	d10c      	bne.n	80071c0 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2103      	movs	r1, #3
 80071aa:	0018      	movs	r0, r3
 80071ac:	f000 fa76 	bl	800769c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2241      	movs	r2, #65	; 0x41
 80071b4:	2128      	movs	r1, #40	; 0x28
 80071b6:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	4a53      	ldr	r2, [pc, #332]	; (8007308 <I2C_ITError+0x1b0>)
 80071bc:	635a      	str	r2, [r3, #52]	; 0x34
 80071be:	e012      	b.n	80071e6 <I2C_ITError+0x8e>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80071c0:	4a52      	ldr	r2, [pc, #328]	; (800730c <I2C_ITError+0x1b4>)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	0011      	movs	r1, r2
 80071c6:	0018      	movs	r0, r3
 80071c8:	f000 fa68 	bl	800769c <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2241      	movs	r2, #65	; 0x41
 80071d0:	5c9b      	ldrb	r3, [r3, r2]
 80071d2:	b2db      	uxtb	r3, r3
 80071d4:	2b60      	cmp	r3, #96	; 0x60
 80071d6:	d003      	beq.n	80071e0 <I2C_ITError+0x88>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2241      	movs	r2, #65	; 0x41
 80071dc:	2120      	movs	r1, #32
 80071de:	5499      	strb	r1, [r3, r2]
    }
    hi2c->XferISR       = NULL;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2200      	movs	r2, #0
 80071e4:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071ea:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d03b      	beq.n	800726c <I2C_ITError+0x114>
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	2b11      	cmp	r3, #17
 80071f8:	d002      	beq.n	8007200 <I2C_ITError+0xa8>
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	2b21      	cmp	r3, #33	; 0x21
 80071fe:	d135      	bne.n	800726c <I2C_ITError+0x114>
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	681a      	ldr	r2, [r3, #0]
 8007206:	2380      	movs	r3, #128	; 0x80
 8007208:	01db      	lsls	r3, r3, #7
 800720a:	401a      	ands	r2, r3
 800720c:	2380      	movs	r3, #128	; 0x80
 800720e:	01db      	lsls	r3, r3, #7
 8007210:	429a      	cmp	r2, r3
 8007212:	d107      	bne.n	8007224 <I2C_ITError+0xcc>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	681a      	ldr	r2, [r3, #0]
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	493c      	ldr	r1, [pc, #240]	; (8007310 <I2C_ITError+0x1b8>)
 8007220:	400a      	ands	r2, r1
 8007222:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007228:	0018      	movs	r0, r3
 800722a:	f7fe ffa7 	bl	800617c <HAL_DMA_GetState>
 800722e:	0003      	movs	r3, r0
 8007230:	2b01      	cmp	r3, #1
 8007232:	d016      	beq.n	8007262 <I2C_ITError+0x10a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007238:	4a36      	ldr	r2, [pc, #216]	; (8007314 <I2C_ITError+0x1bc>)
 800723a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2240      	movs	r2, #64	; 0x40
 8007240:	2100      	movs	r1, #0
 8007242:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007248:	0018      	movs	r0, r3
 800724a:	f7fe fe7b 	bl	8005f44 <HAL_DMA_Abort_IT>
 800724e:	1e03      	subs	r3, r0, #0
 8007250:	d051      	beq.n	80072f6 <I2C_ITError+0x19e>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007256:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800725c:	0018      	movs	r0, r3
 800725e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007260:	e049      	b.n	80072f6 <I2C_ITError+0x19e>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	0018      	movs	r0, r3
 8007266:	f000 f859 	bl	800731c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800726a:	e044      	b.n	80072f6 <I2C_ITError+0x19e>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007270:	2b00      	cmp	r3, #0
 8007272:	d03b      	beq.n	80072ec <I2C_ITError+0x194>
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	2b12      	cmp	r3, #18
 8007278:	d002      	beq.n	8007280 <I2C_ITError+0x128>
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	2b22      	cmp	r3, #34	; 0x22
 800727e:	d135      	bne.n	80072ec <I2C_ITError+0x194>
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	681a      	ldr	r2, [r3, #0]
 8007286:	2380      	movs	r3, #128	; 0x80
 8007288:	021b      	lsls	r3, r3, #8
 800728a:	401a      	ands	r2, r3
 800728c:	2380      	movs	r3, #128	; 0x80
 800728e:	021b      	lsls	r3, r3, #8
 8007290:	429a      	cmp	r2, r3
 8007292:	d107      	bne.n	80072a4 <I2C_ITError+0x14c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	681a      	ldr	r2, [r3, #0]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	491e      	ldr	r1, [pc, #120]	; (8007318 <I2C_ITError+0x1c0>)
 80072a0:	400a      	ands	r2, r1
 80072a2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072a8:	0018      	movs	r0, r3
 80072aa:	f7fe ff67 	bl	800617c <HAL_DMA_GetState>
 80072ae:	0003      	movs	r3, r0
 80072b0:	2b01      	cmp	r3, #1
 80072b2:	d016      	beq.n	80072e2 <I2C_ITError+0x18a>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072b8:	4a16      	ldr	r2, [pc, #88]	; (8007314 <I2C_ITError+0x1bc>)
 80072ba:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2240      	movs	r2, #64	; 0x40
 80072c0:	2100      	movs	r1, #0
 80072c2:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072c8:	0018      	movs	r0, r3
 80072ca:	f7fe fe3b 	bl	8005f44 <HAL_DMA_Abort_IT>
 80072ce:	1e03      	subs	r3, r0, #0
 80072d0:	d013      	beq.n	80072fa <I2C_ITError+0x1a2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072dc:	0018      	movs	r0, r3
 80072de:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80072e0:	e00b      	b.n	80072fa <I2C_ITError+0x1a2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	0018      	movs	r0, r3
 80072e6:	f000 f819 	bl	800731c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80072ea:	e006      	b.n	80072fa <I2C_ITError+0x1a2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	0018      	movs	r0, r3
 80072f0:	f000 f814 	bl	800731c <I2C_TreatErrorCallback>
  }
}
 80072f4:	e002      	b.n	80072fc <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80072f6:	46c0      	nop			; (mov r8, r8)
 80072f8:	e000      	b.n	80072fc <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80072fa:	46c0      	nop			; (mov r8, r8)
}
 80072fc:	46c0      	nop			; (mov r8, r8)
 80072fe:	46bd      	mov	sp, r7
 8007300:	b004      	add	sp, #16
 8007302:	bd80      	pop	{r7, pc}
 8007304:	ffff0000 	.word	0xffff0000
 8007308:	08006a21 	.word	0x08006a21
 800730c:	00008003 	.word	0x00008003
 8007310:	ffffbfff 	.word	0xffffbfff
 8007314:	080073b3 	.word	0x080073b3
 8007318:	ffff7fff 	.word	0xffff7fff

0800731c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b082      	sub	sp, #8
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2241      	movs	r2, #65	; 0x41
 8007328:	5c9b      	ldrb	r3, [r3, r2]
 800732a:	b2db      	uxtb	r3, r3
 800732c:	2b60      	cmp	r3, #96	; 0x60
 800732e:	d10f      	bne.n	8007350 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2241      	movs	r2, #65	; 0x41
 8007334:	2120      	movs	r1, #32
 8007336:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2200      	movs	r2, #0
 800733c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2240      	movs	r2, #64	; 0x40
 8007342:	2100      	movs	r1, #0
 8007344:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	0018      	movs	r0, r3
 800734a:	f7ff fb61 	bl	8006a10 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800734e:	e00a      	b.n	8007366 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2200      	movs	r2, #0
 8007354:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2240      	movs	r2, #64	; 0x40
 800735a:	2100      	movs	r1, #0
 800735c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	0018      	movs	r0, r3
 8007362:	f7ff fb4d 	bl	8006a00 <HAL_I2C_ErrorCallback>
}
 8007366:	46c0      	nop			; (mov r8, r8)
 8007368:	46bd      	mov	sp, r7
 800736a:	b002      	add	sp, #8
 800736c:	bd80      	pop	{r7, pc}

0800736e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800736e:	b580      	push	{r7, lr}
 8007370:	b082      	sub	sp, #8
 8007372:	af00      	add	r7, sp, #0
 8007374:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	699b      	ldr	r3, [r3, #24]
 800737c:	2202      	movs	r2, #2
 800737e:	4013      	ands	r3, r2
 8007380:	2b02      	cmp	r3, #2
 8007382:	d103      	bne.n	800738c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	2200      	movs	r2, #0
 800738a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	699b      	ldr	r3, [r3, #24]
 8007392:	2201      	movs	r2, #1
 8007394:	4013      	ands	r3, r2
 8007396:	2b01      	cmp	r3, #1
 8007398:	d007      	beq.n	80073aa <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	699a      	ldr	r2, [r3, #24]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	2101      	movs	r1, #1
 80073a6:	430a      	orrs	r2, r1
 80073a8:	619a      	str	r2, [r3, #24]
  }
}
 80073aa:	46c0      	nop			; (mov r8, r8)
 80073ac:	46bd      	mov	sp, r7
 80073ae:	b002      	add	sp, #8
 80073b0:	bd80      	pop	{r7, pc}

080073b2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80073b2:	b580      	push	{r7, lr}
 80073b4:	b084      	sub	sp, #16
 80073b6:	af00      	add	r7, sp, #0
 80073b8:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073be:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d003      	beq.n	80073d0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073cc:	2200      	movs	r2, #0
 80073ce:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d003      	beq.n	80073e0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073dc:	2200      	movs	r2, #0
 80073de:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	0018      	movs	r0, r3
 80073e4:	f7ff ff9a 	bl	800731c <I2C_TreatErrorCallback>
}
 80073e8:	46c0      	nop			; (mov r8, r8)
 80073ea:	46bd      	mov	sp, r7
 80073ec:	b004      	add	sp, #16
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	60b9      	str	r1, [r7, #8]
 80073fa:	603b      	str	r3, [r7, #0]
 80073fc:	1dfb      	adds	r3, r7, #7
 80073fe:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007400:	e021      	b.n	8007446 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	3301      	adds	r3, #1
 8007406:	d01e      	beq.n	8007446 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007408:	f7fe f90a 	bl	8005620 <HAL_GetTick>
 800740c:	0002      	movs	r2, r0
 800740e:	69bb      	ldr	r3, [r7, #24]
 8007410:	1ad3      	subs	r3, r2, r3
 8007412:	683a      	ldr	r2, [r7, #0]
 8007414:	429a      	cmp	r2, r3
 8007416:	d302      	bcc.n	800741e <I2C_WaitOnFlagUntilTimeout+0x2e>
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d113      	bne.n	8007446 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007422:	2220      	movs	r2, #32
 8007424:	431a      	orrs	r2, r3
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	2241      	movs	r2, #65	; 0x41
 800742e:	2120      	movs	r1, #32
 8007430:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2242      	movs	r2, #66	; 0x42
 8007436:	2100      	movs	r1, #0
 8007438:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	2240      	movs	r2, #64	; 0x40
 800743e:	2100      	movs	r1, #0
 8007440:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8007442:	2301      	movs	r3, #1
 8007444:	e00f      	b.n	8007466 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	699b      	ldr	r3, [r3, #24]
 800744c:	68ba      	ldr	r2, [r7, #8]
 800744e:	4013      	ands	r3, r2
 8007450:	68ba      	ldr	r2, [r7, #8]
 8007452:	1ad3      	subs	r3, r2, r3
 8007454:	425a      	negs	r2, r3
 8007456:	4153      	adcs	r3, r2
 8007458:	b2db      	uxtb	r3, r3
 800745a:	001a      	movs	r2, r3
 800745c:	1dfb      	adds	r3, r7, #7
 800745e:	781b      	ldrb	r3, [r3, #0]
 8007460:	429a      	cmp	r2, r3
 8007462:	d0ce      	beq.n	8007402 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007464:	2300      	movs	r3, #0
}
 8007466:	0018      	movs	r0, r3
 8007468:	46bd      	mov	sp, r7
 800746a:	b004      	add	sp, #16
 800746c:	bd80      	pop	{r7, pc}

0800746e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800746e:	b580      	push	{r7, lr}
 8007470:	b084      	sub	sp, #16
 8007472:	af00      	add	r7, sp, #0
 8007474:	60f8      	str	r0, [r7, #12]
 8007476:	60b9      	str	r1, [r7, #8]
 8007478:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800747a:	e02b      	b.n	80074d4 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800747c:	687a      	ldr	r2, [r7, #4]
 800747e:	68b9      	ldr	r1, [r7, #8]
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	0018      	movs	r0, r3
 8007484:	f000 f86e 	bl	8007564 <I2C_IsAcknowledgeFailed>
 8007488:	1e03      	subs	r3, r0, #0
 800748a:	d001      	beq.n	8007490 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800748c:	2301      	movs	r3, #1
 800748e:	e029      	b.n	80074e4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	3301      	adds	r3, #1
 8007494:	d01e      	beq.n	80074d4 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007496:	f7fe f8c3 	bl	8005620 <HAL_GetTick>
 800749a:	0002      	movs	r2, r0
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	1ad3      	subs	r3, r2, r3
 80074a0:	68ba      	ldr	r2, [r7, #8]
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d302      	bcc.n	80074ac <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d113      	bne.n	80074d4 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074b0:	2220      	movs	r2, #32
 80074b2:	431a      	orrs	r2, r3
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	2241      	movs	r2, #65	; 0x41
 80074bc:	2120      	movs	r1, #32
 80074be:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2242      	movs	r2, #66	; 0x42
 80074c4:	2100      	movs	r1, #0
 80074c6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	2240      	movs	r2, #64	; 0x40
 80074cc:	2100      	movs	r1, #0
 80074ce:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80074d0:	2301      	movs	r3, #1
 80074d2:	e007      	b.n	80074e4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	699b      	ldr	r3, [r3, #24]
 80074da:	2202      	movs	r2, #2
 80074dc:	4013      	ands	r3, r2
 80074de:	2b02      	cmp	r3, #2
 80074e0:	d1cc      	bne.n	800747c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80074e2:	2300      	movs	r3, #0
}
 80074e4:	0018      	movs	r0, r3
 80074e6:	46bd      	mov	sp, r7
 80074e8:	b004      	add	sp, #16
 80074ea:	bd80      	pop	{r7, pc}

080074ec <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b084      	sub	sp, #16
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	60f8      	str	r0, [r7, #12]
 80074f4:	60b9      	str	r1, [r7, #8]
 80074f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80074f8:	e028      	b.n	800754c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80074fa:	687a      	ldr	r2, [r7, #4]
 80074fc:	68b9      	ldr	r1, [r7, #8]
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	0018      	movs	r0, r3
 8007502:	f000 f82f 	bl	8007564 <I2C_IsAcknowledgeFailed>
 8007506:	1e03      	subs	r3, r0, #0
 8007508:	d001      	beq.n	800750e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800750a:	2301      	movs	r3, #1
 800750c:	e026      	b.n	800755c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800750e:	f7fe f887 	bl	8005620 <HAL_GetTick>
 8007512:	0002      	movs	r2, r0
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	1ad3      	subs	r3, r2, r3
 8007518:	68ba      	ldr	r2, [r7, #8]
 800751a:	429a      	cmp	r2, r3
 800751c:	d302      	bcc.n	8007524 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d113      	bne.n	800754c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007528:	2220      	movs	r2, #32
 800752a:	431a      	orrs	r2, r3
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	2241      	movs	r2, #65	; 0x41
 8007534:	2120      	movs	r1, #32
 8007536:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2242      	movs	r2, #66	; 0x42
 800753c:	2100      	movs	r1, #0
 800753e:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2240      	movs	r2, #64	; 0x40
 8007544:	2100      	movs	r1, #0
 8007546:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8007548:	2301      	movs	r3, #1
 800754a:	e007      	b.n	800755c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	699b      	ldr	r3, [r3, #24]
 8007552:	2220      	movs	r2, #32
 8007554:	4013      	ands	r3, r2
 8007556:	2b20      	cmp	r3, #32
 8007558:	d1cf      	bne.n	80074fa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800755a:	2300      	movs	r3, #0
}
 800755c:	0018      	movs	r0, r3
 800755e:	46bd      	mov	sp, r7
 8007560:	b004      	add	sp, #16
 8007562:	bd80      	pop	{r7, pc}

08007564 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b084      	sub	sp, #16
 8007568:	af00      	add	r7, sp, #0
 800756a:	60f8      	str	r0, [r7, #12]
 800756c:	60b9      	str	r1, [r7, #8]
 800756e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	699b      	ldr	r3, [r3, #24]
 8007576:	2210      	movs	r2, #16
 8007578:	4013      	ands	r3, r2
 800757a:	2b10      	cmp	r3, #16
 800757c:	d151      	bne.n	8007622 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800757e:	e021      	b.n	80075c4 <I2C_IsAcknowledgeFailed+0x60>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	3301      	adds	r3, #1
 8007584:	d01e      	beq.n	80075c4 <I2C_IsAcknowledgeFailed+0x60>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007586:	f7fe f84b 	bl	8005620 <HAL_GetTick>
 800758a:	0002      	movs	r2, r0
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	1ad3      	subs	r3, r2, r3
 8007590:	68ba      	ldr	r2, [r7, #8]
 8007592:	429a      	cmp	r2, r3
 8007594:	d302      	bcc.n	800759c <I2C_IsAcknowledgeFailed+0x38>
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d113      	bne.n	80075c4 <I2C_IsAcknowledgeFailed+0x60>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075a0:	2220      	movs	r2, #32
 80075a2:	431a      	orrs	r2, r3
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2241      	movs	r2, #65	; 0x41
 80075ac:	2120      	movs	r1, #32
 80075ae:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2242      	movs	r2, #66	; 0x42
 80075b4:	2100      	movs	r1, #0
 80075b6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	2240      	movs	r2, #64	; 0x40
 80075bc:	2100      	movs	r1, #0
 80075be:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80075c0:	2301      	movs	r3, #1
 80075c2:	e02f      	b.n	8007624 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	699b      	ldr	r3, [r3, #24]
 80075ca:	2220      	movs	r2, #32
 80075cc:	4013      	ands	r3, r2
 80075ce:	2b20      	cmp	r3, #32
 80075d0:	d1d6      	bne.n	8007580 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	2210      	movs	r2, #16
 80075d8:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	2220      	movs	r2, #32
 80075e0:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	0018      	movs	r0, r3
 80075e6:	f7ff fec2 	bl	800736e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	685a      	ldr	r2, [r3, #4]
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	490d      	ldr	r1, [pc, #52]	; (800762c <I2C_IsAcknowledgeFailed+0xc8>)
 80075f6:	400a      	ands	r2, r1
 80075f8:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075fe:	2204      	movs	r2, #4
 8007600:	431a      	orrs	r2, r3
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	2241      	movs	r2, #65	; 0x41
 800760a:	2120      	movs	r1, #32
 800760c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	2242      	movs	r2, #66	; 0x42
 8007612:	2100      	movs	r1, #0
 8007614:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	2240      	movs	r2, #64	; 0x40
 800761a:	2100      	movs	r1, #0
 800761c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	e000      	b.n	8007624 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8007622:	2300      	movs	r3, #0
}
 8007624:	0018      	movs	r0, r3
 8007626:	46bd      	mov	sp, r7
 8007628:	b004      	add	sp, #16
 800762a:	bd80      	pop	{r7, pc}
 800762c:	fe00e800 	.word	0xfe00e800

08007630 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8007630:	b590      	push	{r4, r7, lr}
 8007632:	b085      	sub	sp, #20
 8007634:	af00      	add	r7, sp, #0
 8007636:	60f8      	str	r0, [r7, #12]
 8007638:	0008      	movs	r0, r1
 800763a:	0011      	movs	r1, r2
 800763c:	607b      	str	r3, [r7, #4]
 800763e:	240a      	movs	r4, #10
 8007640:	193b      	adds	r3, r7, r4
 8007642:	1c02      	adds	r2, r0, #0
 8007644:	801a      	strh	r2, [r3, #0]
 8007646:	2009      	movs	r0, #9
 8007648:	183b      	adds	r3, r7, r0
 800764a:	1c0a      	adds	r2, r1, #0
 800764c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	6a3a      	ldr	r2, [r7, #32]
 8007656:	0d51      	lsrs	r1, r2, #21
 8007658:	2280      	movs	r2, #128	; 0x80
 800765a:	00d2      	lsls	r2, r2, #3
 800765c:	400a      	ands	r2, r1
 800765e:	490e      	ldr	r1, [pc, #56]	; (8007698 <I2C_TransferConfig+0x68>)
 8007660:	430a      	orrs	r2, r1
 8007662:	43d2      	mvns	r2, r2
 8007664:	401a      	ands	r2, r3
 8007666:	0011      	movs	r1, r2
 8007668:	193b      	adds	r3, r7, r4
 800766a:	881b      	ldrh	r3, [r3, #0]
 800766c:	059b      	lsls	r3, r3, #22
 800766e:	0d9a      	lsrs	r2, r3, #22
 8007670:	183b      	adds	r3, r7, r0
 8007672:	781b      	ldrb	r3, [r3, #0]
 8007674:	0418      	lsls	r0, r3, #16
 8007676:	23ff      	movs	r3, #255	; 0xff
 8007678:	041b      	lsls	r3, r3, #16
 800767a:	4003      	ands	r3, r0
 800767c:	431a      	orrs	r2, r3
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	431a      	orrs	r2, r3
 8007682:	6a3b      	ldr	r3, [r7, #32]
 8007684:	431a      	orrs	r2, r3
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	430a      	orrs	r2, r1
 800768c:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800768e:	46c0      	nop			; (mov r8, r8)
 8007690:	46bd      	mov	sp, r7
 8007692:	b005      	add	sp, #20
 8007694:	bd90      	pop	{r4, r7, pc}
 8007696:	46c0      	nop			; (mov r8, r8)
 8007698:	03ff63ff 	.word	0x03ff63ff

0800769c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b084      	sub	sp, #16
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
 80076a4:	000a      	movs	r2, r1
 80076a6:	1cbb      	adds	r3, r7, #2
 80076a8:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80076aa:	2300      	movs	r3, #0
 80076ac:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80076ae:	1cbb      	adds	r3, r7, #2
 80076b0:	881b      	ldrh	r3, [r3, #0]
 80076b2:	2201      	movs	r2, #1
 80076b4:	4013      	ands	r3, r2
 80076b6:	d010      	beq.n	80076da <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	2242      	movs	r2, #66	; 0x42
 80076bc:	4313      	orrs	r3, r2
 80076be:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2241      	movs	r2, #65	; 0x41
 80076c4:	5c9b      	ldrb	r3, [r3, r2]
 80076c6:	b2db      	uxtb	r3, r3
 80076c8:	001a      	movs	r2, r3
 80076ca:	2328      	movs	r3, #40	; 0x28
 80076cc:	4013      	ands	r3, r2
 80076ce:	2b28      	cmp	r3, #40	; 0x28
 80076d0:	d003      	beq.n	80076da <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	22b0      	movs	r2, #176	; 0xb0
 80076d6:	4313      	orrs	r3, r2
 80076d8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80076da:	1cbb      	adds	r3, r7, #2
 80076dc:	881b      	ldrh	r3, [r3, #0]
 80076de:	2202      	movs	r2, #2
 80076e0:	4013      	ands	r3, r2
 80076e2:	d010      	beq.n	8007706 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	2244      	movs	r2, #68	; 0x44
 80076e8:	4313      	orrs	r3, r2
 80076ea:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2241      	movs	r2, #65	; 0x41
 80076f0:	5c9b      	ldrb	r3, [r3, r2]
 80076f2:	b2db      	uxtb	r3, r3
 80076f4:	001a      	movs	r2, r3
 80076f6:	2328      	movs	r3, #40	; 0x28
 80076f8:	4013      	ands	r3, r2
 80076fa:	2b28      	cmp	r3, #40	; 0x28
 80076fc:	d003      	beq.n	8007706 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	22b0      	movs	r2, #176	; 0xb0
 8007702:	4313      	orrs	r3, r2
 8007704:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007706:	1cbb      	adds	r3, r7, #2
 8007708:	2200      	movs	r2, #0
 800770a:	5e9b      	ldrsh	r3, [r3, r2]
 800770c:	2b00      	cmp	r3, #0
 800770e:	da03      	bge.n	8007718 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	22b8      	movs	r2, #184	; 0xb8
 8007714:	4313      	orrs	r3, r2
 8007716:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007718:	1cbb      	adds	r3, r7, #2
 800771a:	881b      	ldrh	r3, [r3, #0]
 800771c:	2b10      	cmp	r3, #16
 800771e:	d103      	bne.n	8007728 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	2290      	movs	r2, #144	; 0x90
 8007724:	4313      	orrs	r3, r2
 8007726:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007728:	1cbb      	adds	r3, r7, #2
 800772a:	881b      	ldrh	r3, [r3, #0]
 800772c:	2b20      	cmp	r3, #32
 800772e:	d103      	bne.n	8007738 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	2220      	movs	r2, #32
 8007734:	4313      	orrs	r3, r2
 8007736:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007738:	1cbb      	adds	r3, r7, #2
 800773a:	881b      	ldrh	r3, [r3, #0]
 800773c:	2b40      	cmp	r3, #64	; 0x40
 800773e:	d103      	bne.n	8007748 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2240      	movs	r2, #64	; 0x40
 8007744:	4313      	orrs	r3, r2
 8007746:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	681a      	ldr	r2, [r3, #0]
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	43d9      	mvns	r1, r3
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	400a      	ands	r2, r1
 8007758:	601a      	str	r2, [r3, #0]
}
 800775a:	46c0      	nop			; (mov r8, r8)
 800775c:	46bd      	mov	sp, r7
 800775e:	b004      	add	sp, #16
 8007760:	bd80      	pop	{r7, pc}
	...

08007764 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b082      	sub	sp, #8
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
 800776c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2241      	movs	r2, #65	; 0x41
 8007772:	5c9b      	ldrb	r3, [r3, r2]
 8007774:	b2db      	uxtb	r3, r3
 8007776:	2b20      	cmp	r3, #32
 8007778:	d138      	bne.n	80077ec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2240      	movs	r2, #64	; 0x40
 800777e:	5c9b      	ldrb	r3, [r3, r2]
 8007780:	2b01      	cmp	r3, #1
 8007782:	d101      	bne.n	8007788 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007784:	2302      	movs	r3, #2
 8007786:	e032      	b.n	80077ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2240      	movs	r2, #64	; 0x40
 800778c:	2101      	movs	r1, #1
 800778e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2241      	movs	r2, #65	; 0x41
 8007794:	2124      	movs	r1, #36	; 0x24
 8007796:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	681a      	ldr	r2, [r3, #0]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	2101      	movs	r1, #1
 80077a4:	438a      	bics	r2, r1
 80077a6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	681a      	ldr	r2, [r3, #0]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	4911      	ldr	r1, [pc, #68]	; (80077f8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80077b4:	400a      	ands	r2, r1
 80077b6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	6819      	ldr	r1, [r3, #0]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	683a      	ldr	r2, [r7, #0]
 80077c4:	430a      	orrs	r2, r1
 80077c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	681a      	ldr	r2, [r3, #0]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	2101      	movs	r1, #1
 80077d4:	430a      	orrs	r2, r1
 80077d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2241      	movs	r2, #65	; 0x41
 80077dc:	2120      	movs	r1, #32
 80077de:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2240      	movs	r2, #64	; 0x40
 80077e4:	2100      	movs	r1, #0
 80077e6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80077e8:	2300      	movs	r3, #0
 80077ea:	e000      	b.n	80077ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80077ec:	2302      	movs	r3, #2
  }
}
 80077ee:	0018      	movs	r0, r3
 80077f0:	46bd      	mov	sp, r7
 80077f2:	b002      	add	sp, #8
 80077f4:	bd80      	pop	{r7, pc}
 80077f6:	46c0      	nop			; (mov r8, r8)
 80077f8:	ffffefff 	.word	0xffffefff

080077fc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b084      	sub	sp, #16
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
 8007804:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2241      	movs	r2, #65	; 0x41
 800780a:	5c9b      	ldrb	r3, [r3, r2]
 800780c:	b2db      	uxtb	r3, r3
 800780e:	2b20      	cmp	r3, #32
 8007810:	d139      	bne.n	8007886 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2240      	movs	r2, #64	; 0x40
 8007816:	5c9b      	ldrb	r3, [r3, r2]
 8007818:	2b01      	cmp	r3, #1
 800781a:	d101      	bne.n	8007820 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800781c:	2302      	movs	r3, #2
 800781e:	e033      	b.n	8007888 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2240      	movs	r2, #64	; 0x40
 8007824:	2101      	movs	r1, #1
 8007826:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2241      	movs	r2, #65	; 0x41
 800782c:	2124      	movs	r1, #36	; 0x24
 800782e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	681a      	ldr	r2, [r3, #0]
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	2101      	movs	r1, #1
 800783c:	438a      	bics	r2, r1
 800783e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	4a11      	ldr	r2, [pc, #68]	; (8007890 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800784c:	4013      	ands	r3, r2
 800784e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	021b      	lsls	r3, r3, #8
 8007854:	68fa      	ldr	r2, [r7, #12]
 8007856:	4313      	orrs	r3, r2
 8007858:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	68fa      	ldr	r2, [r7, #12]
 8007860:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	681a      	ldr	r2, [r3, #0]
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	2101      	movs	r1, #1
 800786e:	430a      	orrs	r2, r1
 8007870:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2241      	movs	r2, #65	; 0x41
 8007876:	2120      	movs	r1, #32
 8007878:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2240      	movs	r2, #64	; 0x40
 800787e:	2100      	movs	r1, #0
 8007880:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007882:	2300      	movs	r3, #0
 8007884:	e000      	b.n	8007888 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007886:	2302      	movs	r3, #2
  }
}
 8007888:	0018      	movs	r0, r3
 800788a:	46bd      	mov	sp, r7
 800788c:	b004      	add	sp, #16
 800788e:	bd80      	pop	{r7, pc}
 8007890:	fffff0ff 	.word	0xfffff0ff

08007894 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b088      	sub	sp, #32
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d101      	bne.n	80078a6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80078a2:	2301      	movs	r3, #1
 80078a4:	e0e5      	b.n	8007a72 <HAL_I2S_Init+0x1de>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2235      	movs	r2, #53	; 0x35
 80078aa:	5c9b      	ldrb	r3, [r3, r2]
 80078ac:	b2db      	uxtb	r3, r3
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d107      	bne.n	80078c2 <HAL_I2S_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2234      	movs	r2, #52	; 0x34
 80078b6:	2100      	movs	r1, #0
 80078b8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	0018      	movs	r0, r3
 80078be:	f7fd fa69 	bl	8004d94 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2235      	movs	r2, #53	; 0x35
 80078c6:	2102      	movs	r1, #2
 80078c8:	5499      	strb	r1, [r3, r2]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	69da      	ldr	r2, [r3, #28]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4969      	ldr	r1, [pc, #420]	; (8007a7c <HAL_I2S_Init+0x1e8>)
 80078d6:	400a      	ands	r2, r1
 80078d8:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	2202      	movs	r2, #2
 80078e0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	695b      	ldr	r3, [r3, #20]
 80078e6:	2b02      	cmp	r3, #2
 80078e8:	d100      	bne.n	80078ec <HAL_I2S_Init+0x58>
 80078ea:	e076      	b.n	80079da <HAL_I2S_Init+0x146>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	68db      	ldr	r3, [r3, #12]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d102      	bne.n	80078fa <HAL_I2S_Init+0x66>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80078f4:	2310      	movs	r3, #16
 80078f6:	617b      	str	r3, [r7, #20]
 80078f8:	e001      	b.n	80078fe <HAL_I2S_Init+0x6a>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80078fa:	2320      	movs	r3, #32
 80078fc:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	689b      	ldr	r3, [r3, #8]
 8007902:	2b20      	cmp	r3, #32
 8007904:	d802      	bhi.n	800790c <HAL_I2S_Init+0x78>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	005b      	lsls	r3, r3, #1
 800790a:	617b      	str	r3, [r7, #20]
      /* Get the source clock value: based on System Clock value */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S2);
    }
#else
    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S1);
 800790c:	2380      	movs	r3, #128	; 0x80
 800790e:	011b      	lsls	r3, r3, #4
 8007910:	0018      	movs	r0, r3
 8007912:	f001 f969 	bl	8008be8 <HAL_RCCEx_GetPeriphCLKFreq>
 8007916:	0003      	movs	r3, r0
 8007918:	60fb      	str	r3, [r7, #12]
#endif
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	691a      	ldr	r2, [r3, #16]
 800791e:	2380      	movs	r3, #128	; 0x80
 8007920:	009b      	lsls	r3, r3, #2
 8007922:	429a      	cmp	r2, r3
 8007924:	d131      	bne.n	800798a <HAL_I2S_Init+0xf6>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	68db      	ldr	r3, [r3, #12]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d016      	beq.n	800795c <HAL_I2S_Init+0xc8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	009b      	lsls	r3, r3, #2
 8007932:	0019      	movs	r1, r3
 8007934:	68f8      	ldr	r0, [r7, #12]
 8007936:	f7f8 fbe5 	bl	8000104 <__udivsi3>
 800793a:	0003      	movs	r3, r0
 800793c:	001a      	movs	r2, r3
 800793e:	0013      	movs	r3, r2
 8007940:	009b      	lsls	r3, r3, #2
 8007942:	189b      	adds	r3, r3, r2
 8007944:	005b      	lsls	r3, r3, #1
 8007946:	001a      	movs	r2, r3
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	695b      	ldr	r3, [r3, #20]
 800794c:	0019      	movs	r1, r3
 800794e:	0010      	movs	r0, r2
 8007950:	f7f8 fbd8 	bl	8000104 <__udivsi3>
 8007954:	0003      	movs	r3, r0
 8007956:	3305      	adds	r3, #5
 8007958:	613b      	str	r3, [r7, #16]
 800795a:	e02a      	b.n	80079b2 <HAL_I2S_Init+0x11e>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800795c:	697b      	ldr	r3, [r7, #20]
 800795e:	00db      	lsls	r3, r3, #3
 8007960:	0019      	movs	r1, r3
 8007962:	68f8      	ldr	r0, [r7, #12]
 8007964:	f7f8 fbce 	bl	8000104 <__udivsi3>
 8007968:	0003      	movs	r3, r0
 800796a:	001a      	movs	r2, r3
 800796c:	0013      	movs	r3, r2
 800796e:	009b      	lsls	r3, r3, #2
 8007970:	189b      	adds	r3, r3, r2
 8007972:	005b      	lsls	r3, r3, #1
 8007974:	001a      	movs	r2, r3
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	695b      	ldr	r3, [r3, #20]
 800797a:	0019      	movs	r1, r3
 800797c:	0010      	movs	r0, r2
 800797e:	f7f8 fbc1 	bl	8000104 <__udivsi3>
 8007982:	0003      	movs	r3, r0
 8007984:	3305      	adds	r3, #5
 8007986:	613b      	str	r3, [r7, #16]
 8007988:	e013      	b.n	80079b2 <HAL_I2S_Init+0x11e>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800798a:	6979      	ldr	r1, [r7, #20]
 800798c:	68f8      	ldr	r0, [r7, #12]
 800798e:	f7f8 fbb9 	bl	8000104 <__udivsi3>
 8007992:	0003      	movs	r3, r0
 8007994:	001a      	movs	r2, r3
 8007996:	0013      	movs	r3, r2
 8007998:	009b      	lsls	r3, r3, #2
 800799a:	189b      	adds	r3, r3, r2
 800799c:	005b      	lsls	r3, r3, #1
 800799e:	001a      	movs	r2, r3
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	695b      	ldr	r3, [r3, #20]
 80079a4:	0019      	movs	r1, r3
 80079a6:	0010      	movs	r0, r2
 80079a8:	f7f8 fbac 	bl	8000104 <__udivsi3>
 80079ac:	0003      	movs	r3, r0
 80079ae:	3305      	adds	r3, #5
 80079b0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80079b2:	693b      	ldr	r3, [r7, #16]
 80079b4:	210a      	movs	r1, #10
 80079b6:	0018      	movs	r0, r3
 80079b8:	f7f8 fba4 	bl	8000104 <__udivsi3>
 80079bc:	0003      	movs	r3, r0
 80079be:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	2201      	movs	r2, #1
 80079c4:	4013      	ands	r3, r2
 80079c6:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80079c8:	693a      	ldr	r2, [r7, #16]
 80079ca:	69bb      	ldr	r3, [r7, #24]
 80079cc:	1ad3      	subs	r3, r2, r3
 80079ce:	085b      	lsrs	r3, r3, #1
 80079d0:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80079d2:	69bb      	ldr	r3, [r7, #24]
 80079d4:	021b      	lsls	r3, r3, #8
 80079d6:	61bb      	str	r3, [r7, #24]
 80079d8:	e003      	b.n	80079e2 <HAL_I2S_Init+0x14e>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80079da:	2302      	movs	r3, #2
 80079dc:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80079de:	2300      	movs	r3, #0
 80079e0:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80079e2:	69fb      	ldr	r3, [r7, #28]
 80079e4:	2b01      	cmp	r3, #1
 80079e6:	d902      	bls.n	80079ee <HAL_I2S_Init+0x15a>
 80079e8:	69fb      	ldr	r3, [r7, #28]
 80079ea:	2bff      	cmp	r3, #255	; 0xff
 80079ec:	d907      	bls.n	80079fe <HAL_I2S_Init+0x16a>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079f2:	2210      	movs	r2, #16
 80079f4:	431a      	orrs	r2, r3
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	639a      	str	r2, [r3, #56]	; 0x38
    return  HAL_ERROR;
 80079fa:	2301      	movs	r3, #1
 80079fc:	e039      	b.n	8007a72 <HAL_I2S_Init+0x1de>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	691a      	ldr	r2, [r3, #16]
 8007a02:	69bb      	ldr	r3, [r7, #24]
 8007a04:	431a      	orrs	r2, r3
 8007a06:	0011      	movs	r1, r2
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	69fa      	ldr	r2, [r7, #28]
 8007a0e:	430a      	orrs	r2, r1
 8007a10:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	69db      	ldr	r3, [r3, #28]
 8007a18:	4a18      	ldr	r2, [pc, #96]	; (8007a7c <HAL_I2S_Init+0x1e8>)
 8007a1a:	401a      	ands	r2, r3
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6859      	ldr	r1, [r3, #4]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	4319      	orrs	r1, r3
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	68db      	ldr	r3, [r3, #12]
 8007a2a:	4319      	orrs	r1, r3
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	699b      	ldr	r3, [r3, #24]
 8007a30:	430b      	orrs	r3, r1
 8007a32:	431a      	orrs	r2, r3
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	2180      	movs	r1, #128	; 0x80
 8007a3a:	0109      	lsls	r1, r1, #4
 8007a3c:	430a      	orrs	r2, r1
 8007a3e:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	689b      	ldr	r3, [r3, #8]
 8007a44:	2b30      	cmp	r3, #48	; 0x30
 8007a46:	d003      	beq.n	8007a50 <HAL_I2S_Init+0x1bc>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	2bb0      	cmp	r3, #176	; 0xb0
 8007a4e:	d108      	bne.n	8007a62 <HAL_I2S_Init+0x1ce>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	69da      	ldr	r2, [r3, #28]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	2180      	movs	r1, #128	; 0x80
 8007a5c:	0149      	lsls	r1, r1, #5
 8007a5e:	430a      	orrs	r2, r1
 8007a60:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2200      	movs	r2, #0
 8007a66:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2235      	movs	r2, #53	; 0x35
 8007a6c:	2101      	movs	r1, #1
 8007a6e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007a70:	2300      	movs	r3, #0
}
 8007a72:	0018      	movs	r0, r3
 8007a74:	46bd      	mov	sp, r7
 8007a76:	b008      	add	sp, #32
 8007a78:	bd80      	pop	{r7, pc}
 8007a7a:	46c0      	nop			; (mov r8, r8)
 8007a7c:	fffff040 	.word	0xfffff040

08007a80 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b086      	sub	sp, #24
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	60f8      	str	r0, [r7, #12]
 8007a88:	60b9      	str	r1, [r7, #8]
 8007a8a:	1dbb      	adds	r3, r7, #6
 8007a8c:	801a      	strh	r2, [r3, #0]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d003      	beq.n	8007a9c <HAL_I2S_Transmit_DMA+0x1c>
 8007a94:	1dbb      	adds	r3, r7, #6
 8007a96:	881b      	ldrh	r3, [r3, #0]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d101      	bne.n	8007aa0 <HAL_I2S_Transmit_DMA+0x20>
  {
    return  HAL_ERROR;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	e091      	b.n	8007bc4 <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2234      	movs	r2, #52	; 0x34
 8007aa4:	5c9b      	ldrb	r3, [r3, r2]
 8007aa6:	b2db      	uxtb	r3, r3
 8007aa8:	2b01      	cmp	r3, #1
 8007aaa:	d101      	bne.n	8007ab0 <HAL_I2S_Transmit_DMA+0x30>
 8007aac:	2302      	movs	r3, #2
 8007aae:	e089      	b.n	8007bc4 <HAL_I2S_Transmit_DMA+0x144>
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	2234      	movs	r2, #52	; 0x34
 8007ab4:	2101      	movs	r1, #1
 8007ab6:	5499      	strb	r1, [r3, r2]

  if (hi2s->State != HAL_I2S_STATE_READY)
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	2235      	movs	r2, #53	; 0x35
 8007abc:	5c9b      	ldrb	r3, [r3, r2]
 8007abe:	b2db      	uxtb	r3, r3
 8007ac0:	2b01      	cmp	r3, #1
 8007ac2:	d005      	beq.n	8007ad0 <HAL_I2S_Transmit_DMA+0x50>
  {
    __HAL_UNLOCK(hi2s);
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	2234      	movs	r2, #52	; 0x34
 8007ac8:	2100      	movs	r1, #0
 8007aca:	5499      	strb	r1, [r3, r2]
    return HAL_BUSY;
 8007acc:	2302      	movs	r3, #2
 8007ace:	e079      	b.n	8007bc4 <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	2235      	movs	r2, #53	; 0x35
 8007ad4:	2103      	movs	r1, #3
 8007ad6:	5499      	strb	r1, [r3, r2]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	2200      	movs	r2, #0
 8007adc:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->pTxBuffPtr = pData;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	68ba      	ldr	r2, [r7, #8]
 8007ae2:	61da      	str	r2, [r3, #28]

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	69db      	ldr	r3, [r3, #28]
 8007aea:	2207      	movs	r2, #7
 8007aec:	4013      	ands	r3, r2
 8007aee:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	2b03      	cmp	r3, #3
 8007af4:	d002      	beq.n	8007afc <HAL_I2S_Transmit_DMA+0x7c>
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	2b05      	cmp	r3, #5
 8007afa:	d10c      	bne.n	8007b16 <HAL_I2S_Transmit_DMA+0x96>
  {
    hi2s->TxXferSize = (Size << 1U);
 8007afc:	1dbb      	adds	r3, r7, #6
 8007afe:	881b      	ldrh	r3, [r3, #0]
 8007b00:	18db      	adds	r3, r3, r3
 8007b02:	b29a      	uxth	r2, r3
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = (Size << 1U);
 8007b08:	1dbb      	adds	r3, r7, #6
 8007b0a:	881b      	ldrh	r3, [r3, #0]
 8007b0c:	18db      	adds	r3, r3, r3
 8007b0e:	b29a      	uxth	r2, r3
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	845a      	strh	r2, [r3, #34]	; 0x22
 8007b14:	e007      	b.n	8007b26 <HAL_I2S_Transmit_DMA+0xa6>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	1dba      	adds	r2, r7, #6
 8007b1a:	8812      	ldrh	r2, [r2, #0]
 8007b1c:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = Size;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	1dba      	adds	r2, r7, #6
 8007b22:	8812      	ldrh	r2, [r2, #0]
 8007b24:	845a      	strh	r2, [r3, #34]	; 0x22
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b2a:	4a28      	ldr	r2, [pc, #160]	; (8007bcc <HAL_I2S_Transmit_DMA+0x14c>)
 8007b2c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b32:	4a27      	ldr	r2, [pc, #156]	; (8007bd0 <HAL_I2S_Transmit_DMA+0x150>)
 8007b34:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b3a:	4a26      	ldr	r2, [pc, #152]	; (8007bd4 <HAL_I2S_Transmit_DMA+0x154>)
 8007b3c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
                                 (uint32_t)hi2s->pTxBuffPtr,
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	69db      	ldr	r3, [r3, #28]
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007b46:	0019      	movs	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007b4e:	001a      	movs	r2, r3
                                 hi2s->TxXferSize))
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	8c1b      	ldrh	r3, [r3, #32]
 8007b54:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007b56:	f7fe f96f 	bl	8005e38 <HAL_DMA_Start_IT>
 8007b5a:	1e03      	subs	r3, r0, #0
 8007b5c:	d00f      	beq.n	8007b7e <HAL_I2S_Transmit_DMA+0xfe>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b62:	2208      	movs	r2, #8
 8007b64:	431a      	orrs	r2, r3
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	639a      	str	r2, [r3, #56]	; 0x38
    hi2s->State = HAL_I2S_STATE_READY;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2235      	movs	r2, #53	; 0x35
 8007b6e:	2101      	movs	r1, #1
 8007b70:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hi2s);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	2234      	movs	r2, #52	; 0x34
 8007b76:	2100      	movs	r1, #0
 8007b78:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	e022      	b.n	8007bc4 <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	69da      	ldr	r2, [r3, #28]
 8007b84:	2380      	movs	r3, #128	; 0x80
 8007b86:	00db      	lsls	r3, r3, #3
 8007b88:	4013      	ands	r3, r2
 8007b8a:	d108      	bne.n	8007b9e <HAL_I2S_Transmit_DMA+0x11e>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	69da      	ldr	r2, [r3, #28]
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	2180      	movs	r1, #128	; 0x80
 8007b98:	00c9      	lsls	r1, r1, #3
 8007b9a:	430a      	orrs	r2, r1
 8007b9c:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	685b      	ldr	r3, [r3, #4]
 8007ba4:	2202      	movs	r2, #2
 8007ba6:	4013      	ands	r3, r2
 8007ba8:	d107      	bne.n	8007bba <HAL_I2S_Transmit_DMA+0x13a>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	685a      	ldr	r2, [r3, #4]
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	2102      	movs	r1, #2
 8007bb6:	430a      	orrs	r2, r1
 8007bb8:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2234      	movs	r2, #52	; 0x34
 8007bbe:	2100      	movs	r1, #0
 8007bc0:	5499      	strb	r1, [r3, r2]
  return HAL_OK;
 8007bc2:	2300      	movs	r3, #0
}
 8007bc4:	0018      	movs	r0, r3
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	b006      	add	sp, #24
 8007bca:	bd80      	pop	{r7, pc}
 8007bcc:	08007d23 	.word	0x08007d23
 8007bd0:	08007cdf 	.word	0x08007cdf
 8007bd4:	08007d41 	.word	0x08007d41

08007bd8 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b084      	sub	sp, #16
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hi2s->Instance->CR2;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hi2s->Instance->SR;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	60bb      	str	r3, [r7, #8]

  /* I2S in mode Receiver ------------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	099b      	lsrs	r3, r3, #6
 8007bf4:	001a      	movs	r2, r3
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	4013      	ands	r3, r2
 8007bfa:	d10e      	bne.n	8007c1a <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	2201      	movs	r2, #1
 8007c00:	4013      	ands	r3, r2
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 8007c02:	d00a      	beq.n	8007c1a <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	099b      	lsrs	r3, r3, #6
 8007c08:	001a      	movs	r2, r3
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	4013      	ands	r3, r2
 8007c0e:	d004      	beq.n	8007c1a <HAL_I2S_IRQHandler+0x42>
  {
    I2S_Receive_IT(hi2s);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	0018      	movs	r0, r3
 8007c14:	f000 f8ea 	bl	8007dec <I2S_Receive_IT>
    return;
 8007c18:	e046      	b.n	8007ca8 <HAL_I2S_IRQHandler+0xd0>
  }

  /* I2S in mode Tramitter -----------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_TXE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_TXE) != RESET))
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	085b      	lsrs	r3, r3, #1
 8007c1e:	001a      	movs	r2, r3
 8007c20:	2301      	movs	r3, #1
 8007c22:	4013      	ands	r3, r2
 8007c24:	d00a      	beq.n	8007c3c <HAL_I2S_IRQHandler+0x64>
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	09db      	lsrs	r3, r3, #7
 8007c2a:	001a      	movs	r2, r3
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	4013      	ands	r3, r2
 8007c30:	d004      	beq.n	8007c3c <HAL_I2S_IRQHandler+0x64>
  {
    I2S_Transmit_IT(hi2s);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	0018      	movs	r0, r3
 8007c36:	f000 f8aa 	bl	8007d8e <I2S_Transmit_IT>
    return;
 8007c3a:	e035      	b.n	8007ca8 <HAL_I2S_IRQHandler+0xd0>
  }

  /* I2S interrupt error -------------------------------------------------*/
  if (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_ERR) != RESET)
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	095b      	lsrs	r3, r3, #5
 8007c40:	001a      	movs	r2, r3
 8007c42:	2301      	movs	r3, #1
 8007c44:	4013      	ands	r3, r2
 8007c46:	d02f      	beq.n	8007ca8 <HAL_I2S_IRQHandler+0xd0>
  {
    /* I2S Overrun error interrupt occurred ---------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) != RESET)
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	099b      	lsrs	r3, r3, #6
 8007c4c:	001a      	movs	r2, r3
 8007c4e:	2301      	movs	r3, #1
 8007c50:	4013      	ands	r3, r2
 8007c52:	d00d      	beq.n	8007c70 <HAL_I2S_IRQHandler+0x98>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	685a      	ldr	r2, [r3, #4]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	2160      	movs	r1, #96	; 0x60
 8007c60:	438a      	bics	r2, r1
 8007c62:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c68:	2202      	movs	r2, #2
 8007c6a:	431a      	orrs	r2, r3
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_UDR) != RESET)
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	08db      	lsrs	r3, r3, #3
 8007c74:	001a      	movs	r2, r3
 8007c76:	2301      	movs	r3, #1
 8007c78:	4013      	ands	r3, r2
 8007c7a:	d00d      	beq.n	8007c98 <HAL_I2S_IRQHandler+0xc0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	685a      	ldr	r2, [r3, #4]
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	21a0      	movs	r1, #160	; 0xa0
 8007c88:	438a      	bics	r2, r1
 8007c8a:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c90:	2204      	movs	r2, #4
 8007c92:	431a      	orrs	r2, r3
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* Set the I2S State ready */
    hi2s->State = HAL_I2S_STATE_READY;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2235      	movs	r2, #53	; 0x35
 8007c9c:	2101      	movs	r1, #1
 8007c9e:	5499      	strb	r1, [r3, r2]

    /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->ErrorCallback(hi2s);
#else
    HAL_I2S_ErrorCallback(hi2s);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	0018      	movs	r0, r3
 8007ca4:	f000 f813 	bl	8007cce <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	b004      	add	sp, #16
 8007cac:	bd80      	pop	{r7, pc}

08007cae <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007cae:	b580      	push	{r7, lr}
 8007cb0:	b082      	sub	sp, #8
 8007cb2:	af00      	add	r7, sp, #0
 8007cb4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007cb6:	46c0      	nop			; (mov r8, r8)
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	b002      	add	sp, #8
 8007cbc:	bd80      	pop	{r7, pc}

08007cbe <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007cbe:	b580      	push	{r7, lr}
 8007cc0:	b082      	sub	sp, #8
 8007cc2:	af00      	add	r7, sp, #0
 8007cc4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8007cc6:	46c0      	nop			; (mov r8, r8)
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	b002      	add	sp, #8
 8007ccc:	bd80      	pop	{r7, pc}

08007cce <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8007cce:	b580      	push	{r7, lr}
 8007cd0:	b082      	sub	sp, #8
 8007cd2:	af00      	add	r7, sp, #0
 8007cd4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8007cd6:	46c0      	nop			; (mov r8, r8)
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	b002      	add	sp, #8
 8007cdc:	bd80      	pop	{r7, pc}

08007cde <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8007cde:	b580      	push	{r7, lr}
 8007ce0:	b084      	sub	sp, #16
 8007ce2:	af00      	add	r7, sp, #0
 8007ce4:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cea:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	69db      	ldr	r3, [r3, #28]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d10e      	bne.n	8007d12 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	685a      	ldr	r2, [r3, #4]
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	2102      	movs	r1, #2
 8007d00:	438a      	bics	r2, r1
 8007d02:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	2200      	movs	r2, #0
 8007d08:	845a      	strh	r2, [r3, #34]	; 0x22
    hi2s->State = HAL_I2S_STATE_READY;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	2235      	movs	r2, #53	; 0x35
 8007d0e:	2101      	movs	r1, #1
 8007d10:	5499      	strb	r1, [r3, r2]
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	0018      	movs	r0, r3
 8007d16:	f7fb f957 	bl	8002fc8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8007d1a:	46c0      	nop			; (mov r8, r8)
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	b004      	add	sp, #16
 8007d20:	bd80      	pop	{r7, pc}

08007d22 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007d22:	b580      	push	{r7, lr}
 8007d24:	b084      	sub	sp, #16
 8007d26:	af00      	add	r7, sp, #0
 8007d28:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d2e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	0018      	movs	r0, r3
 8007d34:	f7ff ffbb 	bl	8007cae <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8007d38:	46c0      	nop			; (mov r8, r8)
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	b004      	add	sp, #16
 8007d3e:	bd80      	pop	{r7, pc}

08007d40 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b084      	sub	sp, #16
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d4c:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	685a      	ldr	r2, [r3, #4]
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	2103      	movs	r1, #3
 8007d5a:	438a      	bics	r2, r1
 8007d5c:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	2200      	movs	r2, #0
 8007d62:	845a      	strh	r2, [r3, #34]	; 0x22
  hi2s->RxXferCount = 0U;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2200      	movs	r2, #0
 8007d68:	855a      	strh	r2, [r3, #42]	; 0x2a

  hi2s->State = HAL_I2S_STATE_READY;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	2235      	movs	r2, #53	; 0x35
 8007d6e:	2101      	movs	r1, #1
 8007d70:	5499      	strb	r1, [r3, r2]

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d76:	2208      	movs	r2, #8
 8007d78:	431a      	orrs	r2, r3
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	639a      	str	r2, [r3, #56]	; 0x38
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	0018      	movs	r0, r3
 8007d82:	f7ff ffa4 	bl	8007cce <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8007d86:	46c0      	nop			; (mov r8, r8)
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	b004      	add	sp, #16
 8007d8c:	bd80      	pop	{r7, pc}

08007d8e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8007d8e:	b580      	push	{r7, lr}
 8007d90:	b082      	sub	sp, #8
 8007d92:	af00      	add	r7, sp, #0
 8007d94:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	69db      	ldr	r3, [r3, #28]
 8007d9a:	881a      	ldrh	r2, [r3, #0]
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	69db      	ldr	r3, [r3, #28]
 8007da6:	1c9a      	adds	r2, r3, #2
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	61da      	str	r2, [r3, #28]
  hi2s->TxXferCount--;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8007db0:	b29b      	uxth	r3, r3
 8007db2:	3b01      	subs	r3, #1
 8007db4:	b29a      	uxth	r2, r3
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	845a      	strh	r2, [r3, #34]	; 0x22

  if (hi2s->TxXferCount == 0U)
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8007dbe:	b29b      	uxth	r3, r3
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d10f      	bne.n	8007de4 <I2S_Transmit_IT+0x56>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	685a      	ldr	r2, [r3, #4]
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	21a0      	movs	r1, #160	; 0xa0
 8007dd0:	438a      	bics	r2, r1
 8007dd2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2235      	movs	r2, #53	; 0x35
 8007dd8:	2101      	movs	r1, #1
 8007dda:	5499      	strb	r1, [r3, r2]
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	0018      	movs	r0, r3
 8007de0:	f7fb f8f2 	bl	8002fc8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007de4:	46c0      	nop			; (mov r8, r8)
 8007de6:	46bd      	mov	sp, r7
 8007de8:	b002      	add	sp, #8
 8007dea:	bd80      	pop	{r7, pc}

08007dec <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b082      	sub	sp, #8
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	68da      	ldr	r2, [r3, #12]
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dfe:	b292      	uxth	r2, r2
 8007e00:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e06:	1c9a      	adds	r2, r3, #2
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->RxXferCount--;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e10:	b29b      	uxth	r3, r3
 8007e12:	3b01      	subs	r3, #1
 8007e14:	b29a      	uxth	r2, r3
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->RxXferCount == 0U)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e1e:	b29b      	uxth	r3, r3
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d10f      	bne.n	8007e44 <I2S_Receive_IT+0x58>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	685a      	ldr	r2, [r3, #4]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	2160      	movs	r1, #96	; 0x60
 8007e30:	438a      	bics	r2, r1
 8007e32:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2235      	movs	r2, #53	; 0x35
 8007e38:	2101      	movs	r1, #1
 8007e3a:	5499      	strb	r1, [r3, r2]
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	0018      	movs	r0, r3
 8007e40:	f7ff ff3d 	bl	8007cbe <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007e44:	46c0      	nop			; (mov r8, r8)
 8007e46:	46bd      	mov	sp, r7
 8007e48:	b002      	add	sp, #8
 8007e4a:	bd80      	pop	{r7, pc}

08007e4c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b084      	sub	sp, #16
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8007e54:	4b19      	ldr	r3, [pc, #100]	; (8007ebc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	4a19      	ldr	r2, [pc, #100]	; (8007ec0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8007e5a:	4013      	ands	r3, r2
 8007e5c:	0019      	movs	r1, r3
 8007e5e:	4b17      	ldr	r3, [pc, #92]	; (8007ebc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007e60:	687a      	ldr	r2, [r7, #4]
 8007e62:	430a      	orrs	r2, r1
 8007e64:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if(VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007e66:	687a      	ldr	r2, [r7, #4]
 8007e68:	2380      	movs	r3, #128	; 0x80
 8007e6a:	009b      	lsls	r3, r3, #2
 8007e6c:	429a      	cmp	r2, r3
 8007e6e:	d11f      	bne.n	8007eb0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock ) / 1000000U) + 1U;
 8007e70:	4b14      	ldr	r3, [pc, #80]	; (8007ec4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8007e72:	681a      	ldr	r2, [r3, #0]
 8007e74:	0013      	movs	r3, r2
 8007e76:	005b      	lsls	r3, r3, #1
 8007e78:	189b      	adds	r3, r3, r2
 8007e7a:	005b      	lsls	r3, r3, #1
 8007e7c:	4912      	ldr	r1, [pc, #72]	; (8007ec8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8007e7e:	0018      	movs	r0, r3
 8007e80:	f7f8 f940 	bl	8000104 <__udivsi3>
 8007e84:	0003      	movs	r3, r0
 8007e86:	3301      	adds	r3, #1
 8007e88:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007e8a:	e008      	b.n	8007e9e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if(wait_loop_index != 0U)
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d003      	beq.n	8007e9a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	3b01      	subs	r3, #1
 8007e96:	60fb      	str	r3, [r7, #12]
 8007e98:	e001      	b.n	8007e9e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8007e9a:	2303      	movs	r3, #3
 8007e9c:	e009      	b.n	8007eb2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007e9e:	4b07      	ldr	r3, [pc, #28]	; (8007ebc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007ea0:	695a      	ldr	r2, [r3, #20]
 8007ea2:	2380      	movs	r3, #128	; 0x80
 8007ea4:	00db      	lsls	r3, r3, #3
 8007ea6:	401a      	ands	r2, r3
 8007ea8:	2380      	movs	r3, #128	; 0x80
 8007eaa:	00db      	lsls	r3, r3, #3
 8007eac:	429a      	cmp	r2, r3
 8007eae:	d0ed      	beq.n	8007e8c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8007eb0:	2300      	movs	r3, #0
}
 8007eb2:	0018      	movs	r0, r3
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	b004      	add	sp, #16
 8007eb8:	bd80      	pop	{r7, pc}
 8007eba:	46c0      	nop			; (mov r8, r8)
 8007ebc:	40007000 	.word	0x40007000
 8007ec0:	fffff9ff 	.word	0xfffff9ff
 8007ec4:	20000038 	.word	0x20000038
 8007ec8:	000f4240 	.word	0x000f4240

08007ecc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8007ed0:	4b03      	ldr	r3, [pc, #12]	; (8007ee0 <LL_RCC_GetAPB1Prescaler+0x14>)
 8007ed2:	689a      	ldr	r2, [r3, #8]
 8007ed4:	23e0      	movs	r3, #224	; 0xe0
 8007ed6:	01db      	lsls	r3, r3, #7
 8007ed8:	4013      	ands	r3, r2
}
 8007eda:	0018      	movs	r0, r3
 8007edc:	46bd      	mov	sp, r7
 8007ede:	bd80      	pop	{r7, pc}
 8007ee0:	40021000 	.word	0x40021000

08007ee4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b088      	sub	sp, #32
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d101      	bne.n	8007ef6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007ef2:	2301      	movs	r3, #1
 8007ef4:	e304      	b.n	8008500 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	2201      	movs	r2, #1
 8007efc:	4013      	ands	r3, r2
 8007efe:	d100      	bne.n	8007f02 <HAL_RCC_OscConfig+0x1e>
 8007f00:	e07c      	b.n	8007ffc <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007f02:	4bc3      	ldr	r3, [pc, #780]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8007f04:	689b      	ldr	r3, [r3, #8]
 8007f06:	2238      	movs	r2, #56	; 0x38
 8007f08:	4013      	ands	r3, r2
 8007f0a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007f0c:	4bc0      	ldr	r3, [pc, #768]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8007f0e:	68db      	ldr	r3, [r3, #12]
 8007f10:	2203      	movs	r2, #3
 8007f12:	4013      	ands	r3, r2
 8007f14:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8007f16:	69bb      	ldr	r3, [r7, #24]
 8007f18:	2b10      	cmp	r3, #16
 8007f1a:	d102      	bne.n	8007f22 <HAL_RCC_OscConfig+0x3e>
 8007f1c:	697b      	ldr	r3, [r7, #20]
 8007f1e:	2b03      	cmp	r3, #3
 8007f20:	d002      	beq.n	8007f28 <HAL_RCC_OscConfig+0x44>
 8007f22:	69bb      	ldr	r3, [r7, #24]
 8007f24:	2b08      	cmp	r3, #8
 8007f26:	d10b      	bne.n	8007f40 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007f28:	4bb9      	ldr	r3, [pc, #740]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8007f2a:	681a      	ldr	r2, [r3, #0]
 8007f2c:	2380      	movs	r3, #128	; 0x80
 8007f2e:	029b      	lsls	r3, r3, #10
 8007f30:	4013      	ands	r3, r2
 8007f32:	d062      	beq.n	8007ffa <HAL_RCC_OscConfig+0x116>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	685b      	ldr	r3, [r3, #4]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d15e      	bne.n	8007ffa <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	e2df      	b.n	8008500 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	685a      	ldr	r2, [r3, #4]
 8007f44:	2380      	movs	r3, #128	; 0x80
 8007f46:	025b      	lsls	r3, r3, #9
 8007f48:	429a      	cmp	r2, r3
 8007f4a:	d107      	bne.n	8007f5c <HAL_RCC_OscConfig+0x78>
 8007f4c:	4bb0      	ldr	r3, [pc, #704]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8007f4e:	681a      	ldr	r2, [r3, #0]
 8007f50:	4baf      	ldr	r3, [pc, #700]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8007f52:	2180      	movs	r1, #128	; 0x80
 8007f54:	0249      	lsls	r1, r1, #9
 8007f56:	430a      	orrs	r2, r1
 8007f58:	601a      	str	r2, [r3, #0]
 8007f5a:	e020      	b.n	8007f9e <HAL_RCC_OscConfig+0xba>
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	685a      	ldr	r2, [r3, #4]
 8007f60:	23a0      	movs	r3, #160	; 0xa0
 8007f62:	02db      	lsls	r3, r3, #11
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d10e      	bne.n	8007f86 <HAL_RCC_OscConfig+0xa2>
 8007f68:	4ba9      	ldr	r3, [pc, #676]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8007f6a:	681a      	ldr	r2, [r3, #0]
 8007f6c:	4ba8      	ldr	r3, [pc, #672]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8007f6e:	2180      	movs	r1, #128	; 0x80
 8007f70:	02c9      	lsls	r1, r1, #11
 8007f72:	430a      	orrs	r2, r1
 8007f74:	601a      	str	r2, [r3, #0]
 8007f76:	4ba6      	ldr	r3, [pc, #664]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8007f78:	681a      	ldr	r2, [r3, #0]
 8007f7a:	4ba5      	ldr	r3, [pc, #660]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8007f7c:	2180      	movs	r1, #128	; 0x80
 8007f7e:	0249      	lsls	r1, r1, #9
 8007f80:	430a      	orrs	r2, r1
 8007f82:	601a      	str	r2, [r3, #0]
 8007f84:	e00b      	b.n	8007f9e <HAL_RCC_OscConfig+0xba>
 8007f86:	4ba2      	ldr	r3, [pc, #648]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8007f88:	681a      	ldr	r2, [r3, #0]
 8007f8a:	4ba1      	ldr	r3, [pc, #644]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8007f8c:	49a1      	ldr	r1, [pc, #644]	; (8008214 <HAL_RCC_OscConfig+0x330>)
 8007f8e:	400a      	ands	r2, r1
 8007f90:	601a      	str	r2, [r3, #0]
 8007f92:	4b9f      	ldr	r3, [pc, #636]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8007f94:	681a      	ldr	r2, [r3, #0]
 8007f96:	4b9e      	ldr	r3, [pc, #632]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8007f98:	499f      	ldr	r1, [pc, #636]	; (8008218 <HAL_RCC_OscConfig+0x334>)
 8007f9a:	400a      	ands	r2, r1
 8007f9c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	685b      	ldr	r3, [r3, #4]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d014      	beq.n	8007fd0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fa6:	f7fd fb3b 	bl	8005620 <HAL_GetTick>
 8007faa:	0003      	movs	r3, r0
 8007fac:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007fae:	e008      	b.n	8007fc2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007fb0:	f7fd fb36 	bl	8005620 <HAL_GetTick>
 8007fb4:	0002      	movs	r2, r0
 8007fb6:	693b      	ldr	r3, [r7, #16]
 8007fb8:	1ad3      	subs	r3, r2, r3
 8007fba:	2b64      	cmp	r3, #100	; 0x64
 8007fbc:	d901      	bls.n	8007fc2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8007fbe:	2303      	movs	r3, #3
 8007fc0:	e29e      	b.n	8008500 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007fc2:	4b93      	ldr	r3, [pc, #588]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8007fc4:	681a      	ldr	r2, [r3, #0]
 8007fc6:	2380      	movs	r3, #128	; 0x80
 8007fc8:	029b      	lsls	r3, r3, #10
 8007fca:	4013      	ands	r3, r2
 8007fcc:	d0f0      	beq.n	8007fb0 <HAL_RCC_OscConfig+0xcc>
 8007fce:	e015      	b.n	8007ffc <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fd0:	f7fd fb26 	bl	8005620 <HAL_GetTick>
 8007fd4:	0003      	movs	r3, r0
 8007fd6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007fd8:	e008      	b.n	8007fec <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007fda:	f7fd fb21 	bl	8005620 <HAL_GetTick>
 8007fde:	0002      	movs	r2, r0
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	1ad3      	subs	r3, r2, r3
 8007fe4:	2b64      	cmp	r3, #100	; 0x64
 8007fe6:	d901      	bls.n	8007fec <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8007fe8:	2303      	movs	r3, #3
 8007fea:	e289      	b.n	8008500 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007fec:	4b88      	ldr	r3, [pc, #544]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8007fee:	681a      	ldr	r2, [r3, #0]
 8007ff0:	2380      	movs	r3, #128	; 0x80
 8007ff2:	029b      	lsls	r3, r3, #10
 8007ff4:	4013      	ands	r3, r2
 8007ff6:	d1f0      	bne.n	8007fda <HAL_RCC_OscConfig+0xf6>
 8007ff8:	e000      	b.n	8007ffc <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ffa:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	2202      	movs	r2, #2
 8008002:	4013      	ands	r3, r2
 8008004:	d100      	bne.n	8008008 <HAL_RCC_OscConfig+0x124>
 8008006:	e099      	b.n	800813c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008008:	4b81      	ldr	r3, [pc, #516]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 800800a:	689b      	ldr	r3, [r3, #8]
 800800c:	2238      	movs	r2, #56	; 0x38
 800800e:	4013      	ands	r3, r2
 8008010:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008012:	4b7f      	ldr	r3, [pc, #508]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8008014:	68db      	ldr	r3, [r3, #12]
 8008016:	2203      	movs	r2, #3
 8008018:	4013      	ands	r3, r2
 800801a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800801c:	69bb      	ldr	r3, [r7, #24]
 800801e:	2b10      	cmp	r3, #16
 8008020:	d102      	bne.n	8008028 <HAL_RCC_OscConfig+0x144>
 8008022:	697b      	ldr	r3, [r7, #20]
 8008024:	2b02      	cmp	r3, #2
 8008026:	d002      	beq.n	800802e <HAL_RCC_OscConfig+0x14a>
 8008028:	69bb      	ldr	r3, [r7, #24]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d135      	bne.n	800809a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800802e:	4b78      	ldr	r3, [pc, #480]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8008030:	681a      	ldr	r2, [r3, #0]
 8008032:	2380      	movs	r3, #128	; 0x80
 8008034:	00db      	lsls	r3, r3, #3
 8008036:	4013      	ands	r3, r2
 8008038:	d005      	beq.n	8008046 <HAL_RCC_OscConfig+0x162>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	68db      	ldr	r3, [r3, #12]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d101      	bne.n	8008046 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	e25c      	b.n	8008500 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008046:	4b72      	ldr	r3, [pc, #456]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8008048:	685b      	ldr	r3, [r3, #4]
 800804a:	4a74      	ldr	r2, [pc, #464]	; (800821c <HAL_RCC_OscConfig+0x338>)
 800804c:	4013      	ands	r3, r2
 800804e:	0019      	movs	r1, r3
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	695b      	ldr	r3, [r3, #20]
 8008054:	021a      	lsls	r2, r3, #8
 8008056:	4b6e      	ldr	r3, [pc, #440]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8008058:	430a      	orrs	r2, r1
 800805a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800805c:	69bb      	ldr	r3, [r7, #24]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d112      	bne.n	8008088 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8008062:	4b6b      	ldr	r3, [pc, #428]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	4a6e      	ldr	r2, [pc, #440]	; (8008220 <HAL_RCC_OscConfig+0x33c>)
 8008068:	4013      	ands	r3, r2
 800806a:	0019      	movs	r1, r3
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	691a      	ldr	r2, [r3, #16]
 8008070:	4b67      	ldr	r3, [pc, #412]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8008072:	430a      	orrs	r2, r1
 8008074:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8008076:	4b66      	ldr	r3, [pc, #408]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	0adb      	lsrs	r3, r3, #11
 800807c:	2207      	movs	r2, #7
 800807e:	4013      	ands	r3, r2
 8008080:	4a68      	ldr	r2, [pc, #416]	; (8008224 <HAL_RCC_OscConfig+0x340>)
 8008082:	40da      	lsrs	r2, r3
 8008084:	4b68      	ldr	r3, [pc, #416]	; (8008228 <HAL_RCC_OscConfig+0x344>)
 8008086:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008088:	4b68      	ldr	r3, [pc, #416]	; (800822c <HAL_RCC_OscConfig+0x348>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	0018      	movs	r0, r3
 800808e:	f7fd fa6b 	bl	8005568 <HAL_InitTick>
 8008092:	1e03      	subs	r3, r0, #0
 8008094:	d051      	beq.n	800813a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8008096:	2301      	movs	r3, #1
 8008098:	e232      	b.n	8008500 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	68db      	ldr	r3, [r3, #12]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d030      	beq.n	8008104 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80080a2:	4b5b      	ldr	r3, [pc, #364]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a5e      	ldr	r2, [pc, #376]	; (8008220 <HAL_RCC_OscConfig+0x33c>)
 80080a8:	4013      	ands	r3, r2
 80080aa:	0019      	movs	r1, r3
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	691a      	ldr	r2, [r3, #16]
 80080b0:	4b57      	ldr	r3, [pc, #348]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 80080b2:	430a      	orrs	r2, r1
 80080b4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80080b6:	4b56      	ldr	r3, [pc, #344]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 80080b8:	681a      	ldr	r2, [r3, #0]
 80080ba:	4b55      	ldr	r3, [pc, #340]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 80080bc:	2180      	movs	r1, #128	; 0x80
 80080be:	0049      	lsls	r1, r1, #1
 80080c0:	430a      	orrs	r2, r1
 80080c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080c4:	f7fd faac 	bl	8005620 <HAL_GetTick>
 80080c8:	0003      	movs	r3, r0
 80080ca:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80080cc:	e008      	b.n	80080e0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80080ce:	f7fd faa7 	bl	8005620 <HAL_GetTick>
 80080d2:	0002      	movs	r2, r0
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	1ad3      	subs	r3, r2, r3
 80080d8:	2b02      	cmp	r3, #2
 80080da:	d901      	bls.n	80080e0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80080dc:	2303      	movs	r3, #3
 80080de:	e20f      	b.n	8008500 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80080e0:	4b4b      	ldr	r3, [pc, #300]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 80080e2:	681a      	ldr	r2, [r3, #0]
 80080e4:	2380      	movs	r3, #128	; 0x80
 80080e6:	00db      	lsls	r3, r3, #3
 80080e8:	4013      	ands	r3, r2
 80080ea:	d0f0      	beq.n	80080ce <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080ec:	4b48      	ldr	r3, [pc, #288]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 80080ee:	685b      	ldr	r3, [r3, #4]
 80080f0:	4a4a      	ldr	r2, [pc, #296]	; (800821c <HAL_RCC_OscConfig+0x338>)
 80080f2:	4013      	ands	r3, r2
 80080f4:	0019      	movs	r1, r3
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	695b      	ldr	r3, [r3, #20]
 80080fa:	021a      	lsls	r2, r3, #8
 80080fc:	4b44      	ldr	r3, [pc, #272]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 80080fe:	430a      	orrs	r2, r1
 8008100:	605a      	str	r2, [r3, #4]
 8008102:	e01b      	b.n	800813c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8008104:	4b42      	ldr	r3, [pc, #264]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8008106:	681a      	ldr	r2, [r3, #0]
 8008108:	4b41      	ldr	r3, [pc, #260]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 800810a:	4949      	ldr	r1, [pc, #292]	; (8008230 <HAL_RCC_OscConfig+0x34c>)
 800810c:	400a      	ands	r2, r1
 800810e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008110:	f7fd fa86 	bl	8005620 <HAL_GetTick>
 8008114:	0003      	movs	r3, r0
 8008116:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008118:	e008      	b.n	800812c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800811a:	f7fd fa81 	bl	8005620 <HAL_GetTick>
 800811e:	0002      	movs	r2, r0
 8008120:	693b      	ldr	r3, [r7, #16]
 8008122:	1ad3      	subs	r3, r2, r3
 8008124:	2b02      	cmp	r3, #2
 8008126:	d901      	bls.n	800812c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8008128:	2303      	movs	r3, #3
 800812a:	e1e9      	b.n	8008500 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800812c:	4b38      	ldr	r3, [pc, #224]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 800812e:	681a      	ldr	r2, [r3, #0]
 8008130:	2380      	movs	r3, #128	; 0x80
 8008132:	00db      	lsls	r3, r3, #3
 8008134:	4013      	ands	r3, r2
 8008136:	d1f0      	bne.n	800811a <HAL_RCC_OscConfig+0x236>
 8008138:	e000      	b.n	800813c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800813a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	2208      	movs	r2, #8
 8008142:	4013      	ands	r3, r2
 8008144:	d047      	beq.n	80081d6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8008146:	4b32      	ldr	r3, [pc, #200]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8008148:	689b      	ldr	r3, [r3, #8]
 800814a:	2238      	movs	r2, #56	; 0x38
 800814c:	4013      	ands	r3, r2
 800814e:	2b18      	cmp	r3, #24
 8008150:	d10a      	bne.n	8008168 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8008152:	4b2f      	ldr	r3, [pc, #188]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8008154:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008156:	2202      	movs	r2, #2
 8008158:	4013      	ands	r3, r2
 800815a:	d03c      	beq.n	80081d6 <HAL_RCC_OscConfig+0x2f2>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	699b      	ldr	r3, [r3, #24]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d138      	bne.n	80081d6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8008164:	2301      	movs	r3, #1
 8008166:	e1cb      	b.n	8008500 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	699b      	ldr	r3, [r3, #24]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d019      	beq.n	80081a4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8008170:	4b27      	ldr	r3, [pc, #156]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8008172:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008174:	4b26      	ldr	r3, [pc, #152]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 8008176:	2101      	movs	r1, #1
 8008178:	430a      	orrs	r2, r1
 800817a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800817c:	f7fd fa50 	bl	8005620 <HAL_GetTick>
 8008180:	0003      	movs	r3, r0
 8008182:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008184:	e008      	b.n	8008198 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008186:	f7fd fa4b 	bl	8005620 <HAL_GetTick>
 800818a:	0002      	movs	r2, r0
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	1ad3      	subs	r3, r2, r3
 8008190:	2b02      	cmp	r3, #2
 8008192:	d901      	bls.n	8008198 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8008194:	2303      	movs	r3, #3
 8008196:	e1b3      	b.n	8008500 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008198:	4b1d      	ldr	r3, [pc, #116]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 800819a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800819c:	2202      	movs	r2, #2
 800819e:	4013      	ands	r3, r2
 80081a0:	d0f1      	beq.n	8008186 <HAL_RCC_OscConfig+0x2a2>
 80081a2:	e018      	b.n	80081d6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80081a4:	4b1a      	ldr	r3, [pc, #104]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 80081a6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80081a8:	4b19      	ldr	r3, [pc, #100]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 80081aa:	2101      	movs	r1, #1
 80081ac:	438a      	bics	r2, r1
 80081ae:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081b0:	f7fd fa36 	bl	8005620 <HAL_GetTick>
 80081b4:	0003      	movs	r3, r0
 80081b6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80081b8:	e008      	b.n	80081cc <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80081ba:	f7fd fa31 	bl	8005620 <HAL_GetTick>
 80081be:	0002      	movs	r2, r0
 80081c0:	693b      	ldr	r3, [r7, #16]
 80081c2:	1ad3      	subs	r3, r2, r3
 80081c4:	2b02      	cmp	r3, #2
 80081c6:	d901      	bls.n	80081cc <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80081c8:	2303      	movs	r3, #3
 80081ca:	e199      	b.n	8008500 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80081cc:	4b10      	ldr	r3, [pc, #64]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 80081ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081d0:	2202      	movs	r2, #2
 80081d2:	4013      	ands	r3, r2
 80081d4:	d1f1      	bne.n	80081ba <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	2204      	movs	r2, #4
 80081dc:	4013      	ands	r3, r2
 80081de:	d100      	bne.n	80081e2 <HAL_RCC_OscConfig+0x2fe>
 80081e0:	e0c6      	b.n	8008370 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80081e2:	231f      	movs	r3, #31
 80081e4:	18fb      	adds	r3, r7, r3
 80081e6:	2200      	movs	r2, #0
 80081e8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80081ea:	4b09      	ldr	r3, [pc, #36]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 80081ec:	689b      	ldr	r3, [r3, #8]
 80081ee:	2238      	movs	r2, #56	; 0x38
 80081f0:	4013      	ands	r3, r2
 80081f2:	2b20      	cmp	r3, #32
 80081f4:	d11e      	bne.n	8008234 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80081f6:	4b06      	ldr	r3, [pc, #24]	; (8008210 <HAL_RCC_OscConfig+0x32c>)
 80081f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80081fa:	2202      	movs	r2, #2
 80081fc:	4013      	ands	r3, r2
 80081fe:	d100      	bne.n	8008202 <HAL_RCC_OscConfig+0x31e>
 8008200:	e0b6      	b.n	8008370 <HAL_RCC_OscConfig+0x48c>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	689b      	ldr	r3, [r3, #8]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d000      	beq.n	800820c <HAL_RCC_OscConfig+0x328>
 800820a:	e0b1      	b.n	8008370 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800820c:	2301      	movs	r3, #1
 800820e:	e177      	b.n	8008500 <HAL_RCC_OscConfig+0x61c>
 8008210:	40021000 	.word	0x40021000
 8008214:	fffeffff 	.word	0xfffeffff
 8008218:	fffbffff 	.word	0xfffbffff
 800821c:	ffff80ff 	.word	0xffff80ff
 8008220:	ffffc7ff 	.word	0xffffc7ff
 8008224:	00f42400 	.word	0x00f42400
 8008228:	20000038 	.word	0x20000038
 800822c:	2000003c 	.word	0x2000003c
 8008230:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008234:	4bb4      	ldr	r3, [pc, #720]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 8008236:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008238:	2380      	movs	r3, #128	; 0x80
 800823a:	055b      	lsls	r3, r3, #21
 800823c:	4013      	ands	r3, r2
 800823e:	d101      	bne.n	8008244 <HAL_RCC_OscConfig+0x360>
 8008240:	2301      	movs	r3, #1
 8008242:	e000      	b.n	8008246 <HAL_RCC_OscConfig+0x362>
 8008244:	2300      	movs	r3, #0
 8008246:	2b00      	cmp	r3, #0
 8008248:	d011      	beq.n	800826e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800824a:	4baf      	ldr	r3, [pc, #700]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 800824c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800824e:	4bae      	ldr	r3, [pc, #696]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 8008250:	2180      	movs	r1, #128	; 0x80
 8008252:	0549      	lsls	r1, r1, #21
 8008254:	430a      	orrs	r2, r1
 8008256:	63da      	str	r2, [r3, #60]	; 0x3c
 8008258:	4bab      	ldr	r3, [pc, #684]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 800825a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800825c:	2380      	movs	r3, #128	; 0x80
 800825e:	055b      	lsls	r3, r3, #21
 8008260:	4013      	ands	r3, r2
 8008262:	60fb      	str	r3, [r7, #12]
 8008264:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8008266:	231f      	movs	r3, #31
 8008268:	18fb      	adds	r3, r7, r3
 800826a:	2201      	movs	r2, #1
 800826c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800826e:	4ba7      	ldr	r3, [pc, #668]	; (800850c <HAL_RCC_OscConfig+0x628>)
 8008270:	681a      	ldr	r2, [r3, #0]
 8008272:	2380      	movs	r3, #128	; 0x80
 8008274:	005b      	lsls	r3, r3, #1
 8008276:	4013      	ands	r3, r2
 8008278:	d11a      	bne.n	80082b0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800827a:	4ba4      	ldr	r3, [pc, #656]	; (800850c <HAL_RCC_OscConfig+0x628>)
 800827c:	681a      	ldr	r2, [r3, #0]
 800827e:	4ba3      	ldr	r3, [pc, #652]	; (800850c <HAL_RCC_OscConfig+0x628>)
 8008280:	2180      	movs	r1, #128	; 0x80
 8008282:	0049      	lsls	r1, r1, #1
 8008284:	430a      	orrs	r2, r1
 8008286:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8008288:	f7fd f9ca 	bl	8005620 <HAL_GetTick>
 800828c:	0003      	movs	r3, r0
 800828e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008290:	e008      	b.n	80082a4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008292:	f7fd f9c5 	bl	8005620 <HAL_GetTick>
 8008296:	0002      	movs	r2, r0
 8008298:	693b      	ldr	r3, [r7, #16]
 800829a:	1ad3      	subs	r3, r2, r3
 800829c:	2b02      	cmp	r3, #2
 800829e:	d901      	bls.n	80082a4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80082a0:	2303      	movs	r3, #3
 80082a2:	e12d      	b.n	8008500 <HAL_RCC_OscConfig+0x61c>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80082a4:	4b99      	ldr	r3, [pc, #612]	; (800850c <HAL_RCC_OscConfig+0x628>)
 80082a6:	681a      	ldr	r2, [r3, #0]
 80082a8:	2380      	movs	r3, #128	; 0x80
 80082aa:	005b      	lsls	r3, r3, #1
 80082ac:	4013      	ands	r3, r2
 80082ae:	d0f0      	beq.n	8008292 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	689b      	ldr	r3, [r3, #8]
 80082b4:	2b01      	cmp	r3, #1
 80082b6:	d106      	bne.n	80082c6 <HAL_RCC_OscConfig+0x3e2>
 80082b8:	4b93      	ldr	r3, [pc, #588]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 80082ba:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80082bc:	4b92      	ldr	r3, [pc, #584]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 80082be:	2101      	movs	r1, #1
 80082c0:	430a      	orrs	r2, r1
 80082c2:	65da      	str	r2, [r3, #92]	; 0x5c
 80082c4:	e01c      	b.n	8008300 <HAL_RCC_OscConfig+0x41c>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	689b      	ldr	r3, [r3, #8]
 80082ca:	2b05      	cmp	r3, #5
 80082cc:	d10c      	bne.n	80082e8 <HAL_RCC_OscConfig+0x404>
 80082ce:	4b8e      	ldr	r3, [pc, #568]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 80082d0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80082d2:	4b8d      	ldr	r3, [pc, #564]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 80082d4:	2104      	movs	r1, #4
 80082d6:	430a      	orrs	r2, r1
 80082d8:	65da      	str	r2, [r3, #92]	; 0x5c
 80082da:	4b8b      	ldr	r3, [pc, #556]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 80082dc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80082de:	4b8a      	ldr	r3, [pc, #552]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 80082e0:	2101      	movs	r1, #1
 80082e2:	430a      	orrs	r2, r1
 80082e4:	65da      	str	r2, [r3, #92]	; 0x5c
 80082e6:	e00b      	b.n	8008300 <HAL_RCC_OscConfig+0x41c>
 80082e8:	4b87      	ldr	r3, [pc, #540]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 80082ea:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80082ec:	4b86      	ldr	r3, [pc, #536]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 80082ee:	2101      	movs	r1, #1
 80082f0:	438a      	bics	r2, r1
 80082f2:	65da      	str	r2, [r3, #92]	; 0x5c
 80082f4:	4b84      	ldr	r3, [pc, #528]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 80082f6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80082f8:	4b83      	ldr	r3, [pc, #524]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 80082fa:	2104      	movs	r1, #4
 80082fc:	438a      	bics	r2, r1
 80082fe:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	689b      	ldr	r3, [r3, #8]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d014      	beq.n	8008332 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008308:	f7fd f98a 	bl	8005620 <HAL_GetTick>
 800830c:	0003      	movs	r3, r0
 800830e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008310:	e009      	b.n	8008326 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008312:	f7fd f985 	bl	8005620 <HAL_GetTick>
 8008316:	0002      	movs	r2, r0
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	1ad3      	subs	r3, r2, r3
 800831c:	4a7c      	ldr	r2, [pc, #496]	; (8008510 <HAL_RCC_OscConfig+0x62c>)
 800831e:	4293      	cmp	r3, r2
 8008320:	d901      	bls.n	8008326 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8008322:	2303      	movs	r3, #3
 8008324:	e0ec      	b.n	8008500 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008326:	4b78      	ldr	r3, [pc, #480]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 8008328:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800832a:	2202      	movs	r2, #2
 800832c:	4013      	ands	r3, r2
 800832e:	d0f0      	beq.n	8008312 <HAL_RCC_OscConfig+0x42e>
 8008330:	e013      	b.n	800835a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008332:	f7fd f975 	bl	8005620 <HAL_GetTick>
 8008336:	0003      	movs	r3, r0
 8008338:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800833a:	e009      	b.n	8008350 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800833c:	f7fd f970 	bl	8005620 <HAL_GetTick>
 8008340:	0002      	movs	r2, r0
 8008342:	693b      	ldr	r3, [r7, #16]
 8008344:	1ad3      	subs	r3, r2, r3
 8008346:	4a72      	ldr	r2, [pc, #456]	; (8008510 <HAL_RCC_OscConfig+0x62c>)
 8008348:	4293      	cmp	r3, r2
 800834a:	d901      	bls.n	8008350 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800834c:	2303      	movs	r3, #3
 800834e:	e0d7      	b.n	8008500 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008350:	4b6d      	ldr	r3, [pc, #436]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 8008352:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008354:	2202      	movs	r2, #2
 8008356:	4013      	ands	r3, r2
 8008358:	d1f0      	bne.n	800833c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800835a:	231f      	movs	r3, #31
 800835c:	18fb      	adds	r3, r7, r3
 800835e:	781b      	ldrb	r3, [r3, #0]
 8008360:	2b01      	cmp	r3, #1
 8008362:	d105      	bne.n	8008370 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8008364:	4b68      	ldr	r3, [pc, #416]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 8008366:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008368:	4b67      	ldr	r3, [pc, #412]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 800836a:	496a      	ldr	r1, [pc, #424]	; (8008514 <HAL_RCC_OscConfig+0x630>)
 800836c:	400a      	ands	r2, r1
 800836e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	69db      	ldr	r3, [r3, #28]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d100      	bne.n	800837a <HAL_RCC_OscConfig+0x496>
 8008378:	e0c1      	b.n	80084fe <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800837a:	4b63      	ldr	r3, [pc, #396]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 800837c:	689b      	ldr	r3, [r3, #8]
 800837e:	2238      	movs	r2, #56	; 0x38
 8008380:	4013      	ands	r3, r2
 8008382:	2b10      	cmp	r3, #16
 8008384:	d100      	bne.n	8008388 <HAL_RCC_OscConfig+0x4a4>
 8008386:	e081      	b.n	800848c <HAL_RCC_OscConfig+0x5a8>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	69db      	ldr	r3, [r3, #28]
 800838c:	2b02      	cmp	r3, #2
 800838e:	d156      	bne.n	800843e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008390:	4b5d      	ldr	r3, [pc, #372]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 8008392:	681a      	ldr	r2, [r3, #0]
 8008394:	4b5c      	ldr	r3, [pc, #368]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 8008396:	4960      	ldr	r1, [pc, #384]	; (8008518 <HAL_RCC_OscConfig+0x634>)
 8008398:	400a      	ands	r2, r1
 800839a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800839c:	f7fd f940 	bl	8005620 <HAL_GetTick>
 80083a0:	0003      	movs	r3, r0
 80083a2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80083a4:	e008      	b.n	80083b8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80083a6:	f7fd f93b 	bl	8005620 <HAL_GetTick>
 80083aa:	0002      	movs	r2, r0
 80083ac:	693b      	ldr	r3, [r7, #16]
 80083ae:	1ad3      	subs	r3, r2, r3
 80083b0:	2b02      	cmp	r3, #2
 80083b2:	d901      	bls.n	80083b8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80083b4:	2303      	movs	r3, #3
 80083b6:	e0a3      	b.n	8008500 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80083b8:	4b53      	ldr	r3, [pc, #332]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 80083ba:	681a      	ldr	r2, [r3, #0]
 80083bc:	2380      	movs	r3, #128	; 0x80
 80083be:	049b      	lsls	r3, r3, #18
 80083c0:	4013      	ands	r3, r2
 80083c2:	d1f0      	bne.n	80083a6 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80083c4:	4b50      	ldr	r3, [pc, #320]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 80083c6:	68db      	ldr	r3, [r3, #12]
 80083c8:	4a54      	ldr	r2, [pc, #336]	; (800851c <HAL_RCC_OscConfig+0x638>)
 80083ca:	4013      	ands	r3, r2
 80083cc:	0019      	movs	r1, r3
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6a1a      	ldr	r2, [r3, #32]
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083d6:	431a      	orrs	r2, r3
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083dc:	021b      	lsls	r3, r3, #8
 80083de:	431a      	orrs	r2, r3
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083e4:	431a      	orrs	r2, r3
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083ea:	431a      	orrs	r2, r3
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083f0:	431a      	orrs	r2, r3
 80083f2:	4b45      	ldr	r3, [pc, #276]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 80083f4:	430a      	orrs	r2, r1
 80083f6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80083f8:	4b43      	ldr	r3, [pc, #268]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 80083fa:	681a      	ldr	r2, [r3, #0]
 80083fc:	4b42      	ldr	r3, [pc, #264]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 80083fe:	2180      	movs	r1, #128	; 0x80
 8008400:	0449      	lsls	r1, r1, #17
 8008402:	430a      	orrs	r2, r1
 8008404:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8008406:	4b40      	ldr	r3, [pc, #256]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 8008408:	68da      	ldr	r2, [r3, #12]
 800840a:	4b3f      	ldr	r3, [pc, #252]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 800840c:	2180      	movs	r1, #128	; 0x80
 800840e:	0549      	lsls	r1, r1, #21
 8008410:	430a      	orrs	r2, r1
 8008412:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008414:	f7fd f904 	bl	8005620 <HAL_GetTick>
 8008418:	0003      	movs	r3, r0
 800841a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800841c:	e008      	b.n	8008430 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800841e:	f7fd f8ff 	bl	8005620 <HAL_GetTick>
 8008422:	0002      	movs	r2, r0
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	1ad3      	subs	r3, r2, r3
 8008428:	2b02      	cmp	r3, #2
 800842a:	d901      	bls.n	8008430 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 800842c:	2303      	movs	r3, #3
 800842e:	e067      	b.n	8008500 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008430:	4b35      	ldr	r3, [pc, #212]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 8008432:	681a      	ldr	r2, [r3, #0]
 8008434:	2380      	movs	r3, #128	; 0x80
 8008436:	049b      	lsls	r3, r3, #18
 8008438:	4013      	ands	r3, r2
 800843a:	d0f0      	beq.n	800841e <HAL_RCC_OscConfig+0x53a>
 800843c:	e05f      	b.n	80084fe <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800843e:	4b32      	ldr	r3, [pc, #200]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 8008440:	681a      	ldr	r2, [r3, #0]
 8008442:	4b31      	ldr	r3, [pc, #196]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 8008444:	4934      	ldr	r1, [pc, #208]	; (8008518 <HAL_RCC_OscConfig+0x634>)
 8008446:	400a      	ands	r2, r1
 8008448:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800844a:	4b2f      	ldr	r3, [pc, #188]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 800844c:	68da      	ldr	r2, [r3, #12]
 800844e:	4b2e      	ldr	r3, [pc, #184]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 8008450:	2103      	movs	r1, #3
 8008452:	438a      	bics	r2, r1
 8008454:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8008456:	4b2c      	ldr	r3, [pc, #176]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 8008458:	68da      	ldr	r2, [r3, #12]
 800845a:	4b2b      	ldr	r3, [pc, #172]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 800845c:	4930      	ldr	r1, [pc, #192]	; (8008520 <HAL_RCC_OscConfig+0x63c>)
 800845e:	400a      	ands	r2, r1
 8008460:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008462:	f7fd f8dd 	bl	8005620 <HAL_GetTick>
 8008466:	0003      	movs	r3, r0
 8008468:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800846a:	e008      	b.n	800847e <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800846c:	f7fd f8d8 	bl	8005620 <HAL_GetTick>
 8008470:	0002      	movs	r2, r0
 8008472:	693b      	ldr	r3, [r7, #16]
 8008474:	1ad3      	subs	r3, r2, r3
 8008476:	2b02      	cmp	r3, #2
 8008478:	d901      	bls.n	800847e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800847a:	2303      	movs	r3, #3
 800847c:	e040      	b.n	8008500 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800847e:	4b22      	ldr	r3, [pc, #136]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 8008480:	681a      	ldr	r2, [r3, #0]
 8008482:	2380      	movs	r3, #128	; 0x80
 8008484:	049b      	lsls	r3, r3, #18
 8008486:	4013      	ands	r3, r2
 8008488:	d1f0      	bne.n	800846c <HAL_RCC_OscConfig+0x588>
 800848a:	e038      	b.n	80084fe <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	69db      	ldr	r3, [r3, #28]
 8008490:	2b01      	cmp	r3, #1
 8008492:	d101      	bne.n	8008498 <HAL_RCC_OscConfig+0x5b4>
      {
        return HAL_ERROR;
 8008494:	2301      	movs	r3, #1
 8008496:	e033      	b.n	8008500 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8008498:	4b1b      	ldr	r3, [pc, #108]	; (8008508 <HAL_RCC_OscConfig+0x624>)
 800849a:	68db      	ldr	r3, [r3, #12]
 800849c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800849e:	697b      	ldr	r3, [r7, #20]
 80084a0:	2203      	movs	r2, #3
 80084a2:	401a      	ands	r2, r3
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6a1b      	ldr	r3, [r3, #32]
 80084a8:	429a      	cmp	r2, r3
 80084aa:	d126      	bne.n	80084fa <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80084ac:	697b      	ldr	r3, [r7, #20]
 80084ae:	2270      	movs	r2, #112	; 0x70
 80084b0:	401a      	ands	r2, r3
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80084b6:	429a      	cmp	r2, r3
 80084b8:	d11f      	bne.n	80084fa <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80084ba:	697a      	ldr	r2, [r7, #20]
 80084bc:	23fe      	movs	r3, #254	; 0xfe
 80084be:	01db      	lsls	r3, r3, #7
 80084c0:	401a      	ands	r2, r3
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084c6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80084c8:	429a      	cmp	r2, r3
 80084ca:	d116      	bne.n	80084fa <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80084cc:	697a      	ldr	r2, [r7, #20]
 80084ce:	23f8      	movs	r3, #248	; 0xf8
 80084d0:	039b      	lsls	r3, r3, #14
 80084d2:	401a      	ands	r2, r3
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80084d8:	429a      	cmp	r2, r3
 80084da:	d10e      	bne.n	80084fa <HAL_RCC_OscConfig+0x616>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80084dc:	697a      	ldr	r2, [r7, #20]
 80084de:	23e0      	movs	r3, #224	; 0xe0
 80084e0:	051b      	lsls	r3, r3, #20
 80084e2:	401a      	ands	r2, r3
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80084e8:	429a      	cmp	r2, r3
 80084ea:	d106      	bne.n	80084fa <HAL_RCC_OscConfig+0x616>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	0f5b      	lsrs	r3, r3, #29
 80084f0:	075a      	lsls	r2, r3, #29
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80084f6:	429a      	cmp	r2, r3
 80084f8:	d001      	beq.n	80084fe <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 80084fa:	2301      	movs	r3, #1
 80084fc:	e000      	b.n	8008500 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }
  return HAL_OK;
 80084fe:	2300      	movs	r3, #0
}
 8008500:	0018      	movs	r0, r3
 8008502:	46bd      	mov	sp, r7
 8008504:	b008      	add	sp, #32
 8008506:	bd80      	pop	{r7, pc}
 8008508:	40021000 	.word	0x40021000
 800850c:	40007000 	.word	0x40007000
 8008510:	00001388 	.word	0x00001388
 8008514:	efffffff 	.word	0xefffffff
 8008518:	feffffff 	.word	0xfeffffff
 800851c:	11c1808c 	.word	0x11c1808c
 8008520:	eefeffff 	.word	0xeefeffff

08008524 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b084      	sub	sp, #16
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
 800852c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d101      	bne.n	8008538 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008534:	2301      	movs	r3, #1
 8008536:	e0e9      	b.n	800870c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008538:	4b76      	ldr	r3, [pc, #472]	; (8008714 <HAL_RCC_ClockConfig+0x1f0>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	2207      	movs	r2, #7
 800853e:	4013      	ands	r3, r2
 8008540:	683a      	ldr	r2, [r7, #0]
 8008542:	429a      	cmp	r2, r3
 8008544:	d91e      	bls.n	8008584 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008546:	4b73      	ldr	r3, [pc, #460]	; (8008714 <HAL_RCC_ClockConfig+0x1f0>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	2207      	movs	r2, #7
 800854c:	4393      	bics	r3, r2
 800854e:	0019      	movs	r1, r3
 8008550:	4b70      	ldr	r3, [pc, #448]	; (8008714 <HAL_RCC_ClockConfig+0x1f0>)
 8008552:	683a      	ldr	r2, [r7, #0]
 8008554:	430a      	orrs	r2, r1
 8008556:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008558:	f7fd f862 	bl	8005620 <HAL_GetTick>
 800855c:	0003      	movs	r3, r0
 800855e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008560:	e009      	b.n	8008576 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008562:	f7fd f85d 	bl	8005620 <HAL_GetTick>
 8008566:	0002      	movs	r2, r0
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	1ad3      	subs	r3, r2, r3
 800856c:	4a6a      	ldr	r2, [pc, #424]	; (8008718 <HAL_RCC_ClockConfig+0x1f4>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d901      	bls.n	8008576 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8008572:	2303      	movs	r3, #3
 8008574:	e0ca      	b.n	800870c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008576:	4b67      	ldr	r3, [pc, #412]	; (8008714 <HAL_RCC_ClockConfig+0x1f0>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	2207      	movs	r2, #7
 800857c:	4013      	ands	r3, r2
 800857e:	683a      	ldr	r2, [r7, #0]
 8008580:	429a      	cmp	r2, r3
 8008582:	d1ee      	bne.n	8008562 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	2202      	movs	r2, #2
 800858a:	4013      	ands	r3, r2
 800858c:	d015      	beq.n	80085ba <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	2204      	movs	r2, #4
 8008594:	4013      	ands	r3, r2
 8008596:	d006      	beq.n	80085a6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8008598:	4b60      	ldr	r3, [pc, #384]	; (800871c <HAL_RCC_ClockConfig+0x1f8>)
 800859a:	689a      	ldr	r2, [r3, #8]
 800859c:	4b5f      	ldr	r3, [pc, #380]	; (800871c <HAL_RCC_ClockConfig+0x1f8>)
 800859e:	21e0      	movs	r1, #224	; 0xe0
 80085a0:	01c9      	lsls	r1, r1, #7
 80085a2:	430a      	orrs	r2, r1
 80085a4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80085a6:	4b5d      	ldr	r3, [pc, #372]	; (800871c <HAL_RCC_ClockConfig+0x1f8>)
 80085a8:	689b      	ldr	r3, [r3, #8]
 80085aa:	4a5d      	ldr	r2, [pc, #372]	; (8008720 <HAL_RCC_ClockConfig+0x1fc>)
 80085ac:	4013      	ands	r3, r2
 80085ae:	0019      	movs	r1, r3
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	689a      	ldr	r2, [r3, #8]
 80085b4:	4b59      	ldr	r3, [pc, #356]	; (800871c <HAL_RCC_ClockConfig+0x1f8>)
 80085b6:	430a      	orrs	r2, r1
 80085b8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	2201      	movs	r2, #1
 80085c0:	4013      	ands	r3, r2
 80085c2:	d057      	beq.n	8008674 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	2b01      	cmp	r3, #1
 80085ca:	d107      	bne.n	80085dc <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80085cc:	4b53      	ldr	r3, [pc, #332]	; (800871c <HAL_RCC_ClockConfig+0x1f8>)
 80085ce:	681a      	ldr	r2, [r3, #0]
 80085d0:	2380      	movs	r3, #128	; 0x80
 80085d2:	029b      	lsls	r3, r3, #10
 80085d4:	4013      	ands	r3, r2
 80085d6:	d12b      	bne.n	8008630 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80085d8:	2301      	movs	r3, #1
 80085da:	e097      	b.n	800870c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	685b      	ldr	r3, [r3, #4]
 80085e0:	2b02      	cmp	r3, #2
 80085e2:	d107      	bne.n	80085f4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80085e4:	4b4d      	ldr	r3, [pc, #308]	; (800871c <HAL_RCC_ClockConfig+0x1f8>)
 80085e6:	681a      	ldr	r2, [r3, #0]
 80085e8:	2380      	movs	r3, #128	; 0x80
 80085ea:	049b      	lsls	r3, r3, #18
 80085ec:	4013      	ands	r3, r2
 80085ee:	d11f      	bne.n	8008630 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80085f0:	2301      	movs	r3, #1
 80085f2:	e08b      	b.n	800870c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	685b      	ldr	r3, [r3, #4]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d107      	bne.n	800860c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80085fc:	4b47      	ldr	r3, [pc, #284]	; (800871c <HAL_RCC_ClockConfig+0x1f8>)
 80085fe:	681a      	ldr	r2, [r3, #0]
 8008600:	2380      	movs	r3, #128	; 0x80
 8008602:	00db      	lsls	r3, r3, #3
 8008604:	4013      	ands	r3, r2
 8008606:	d113      	bne.n	8008630 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008608:	2301      	movs	r3, #1
 800860a:	e07f      	b.n	800870c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	685b      	ldr	r3, [r3, #4]
 8008610:	2b03      	cmp	r3, #3
 8008612:	d106      	bne.n	8008622 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008614:	4b41      	ldr	r3, [pc, #260]	; (800871c <HAL_RCC_ClockConfig+0x1f8>)
 8008616:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008618:	2202      	movs	r2, #2
 800861a:	4013      	ands	r3, r2
 800861c:	d108      	bne.n	8008630 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800861e:	2301      	movs	r3, #1
 8008620:	e074      	b.n	800870c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008622:	4b3e      	ldr	r3, [pc, #248]	; (800871c <HAL_RCC_ClockConfig+0x1f8>)
 8008624:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008626:	2202      	movs	r2, #2
 8008628:	4013      	ands	r3, r2
 800862a:	d101      	bne.n	8008630 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800862c:	2301      	movs	r3, #1
 800862e:	e06d      	b.n	800870c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008630:	4b3a      	ldr	r3, [pc, #232]	; (800871c <HAL_RCC_ClockConfig+0x1f8>)
 8008632:	689b      	ldr	r3, [r3, #8]
 8008634:	2207      	movs	r2, #7
 8008636:	4393      	bics	r3, r2
 8008638:	0019      	movs	r1, r3
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	685a      	ldr	r2, [r3, #4]
 800863e:	4b37      	ldr	r3, [pc, #220]	; (800871c <HAL_RCC_ClockConfig+0x1f8>)
 8008640:	430a      	orrs	r2, r1
 8008642:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008644:	f7fc ffec 	bl	8005620 <HAL_GetTick>
 8008648:	0003      	movs	r3, r0
 800864a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800864c:	e009      	b.n	8008662 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800864e:	f7fc ffe7 	bl	8005620 <HAL_GetTick>
 8008652:	0002      	movs	r2, r0
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	1ad3      	subs	r3, r2, r3
 8008658:	4a2f      	ldr	r2, [pc, #188]	; (8008718 <HAL_RCC_ClockConfig+0x1f4>)
 800865a:	4293      	cmp	r3, r2
 800865c:	d901      	bls.n	8008662 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800865e:	2303      	movs	r3, #3
 8008660:	e054      	b.n	800870c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008662:	4b2e      	ldr	r3, [pc, #184]	; (800871c <HAL_RCC_ClockConfig+0x1f8>)
 8008664:	689b      	ldr	r3, [r3, #8]
 8008666:	2238      	movs	r2, #56	; 0x38
 8008668:	401a      	ands	r2, r3
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	00db      	lsls	r3, r3, #3
 8008670:	429a      	cmp	r2, r3
 8008672:	d1ec      	bne.n	800864e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008674:	4b27      	ldr	r3, [pc, #156]	; (8008714 <HAL_RCC_ClockConfig+0x1f0>)
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	2207      	movs	r2, #7
 800867a:	4013      	ands	r3, r2
 800867c:	683a      	ldr	r2, [r7, #0]
 800867e:	429a      	cmp	r2, r3
 8008680:	d21e      	bcs.n	80086c0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008682:	4b24      	ldr	r3, [pc, #144]	; (8008714 <HAL_RCC_ClockConfig+0x1f0>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	2207      	movs	r2, #7
 8008688:	4393      	bics	r3, r2
 800868a:	0019      	movs	r1, r3
 800868c:	4b21      	ldr	r3, [pc, #132]	; (8008714 <HAL_RCC_ClockConfig+0x1f0>)
 800868e:	683a      	ldr	r2, [r7, #0]
 8008690:	430a      	orrs	r2, r1
 8008692:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008694:	f7fc ffc4 	bl	8005620 <HAL_GetTick>
 8008698:	0003      	movs	r3, r0
 800869a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800869c:	e009      	b.n	80086b2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800869e:	f7fc ffbf 	bl	8005620 <HAL_GetTick>
 80086a2:	0002      	movs	r2, r0
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	1ad3      	subs	r3, r2, r3
 80086a8:	4a1b      	ldr	r2, [pc, #108]	; (8008718 <HAL_RCC_ClockConfig+0x1f4>)
 80086aa:	4293      	cmp	r3, r2
 80086ac:	d901      	bls.n	80086b2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80086ae:	2303      	movs	r3, #3
 80086b0:	e02c      	b.n	800870c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80086b2:	4b18      	ldr	r3, [pc, #96]	; (8008714 <HAL_RCC_ClockConfig+0x1f0>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	2207      	movs	r2, #7
 80086b8:	4013      	ands	r3, r2
 80086ba:	683a      	ldr	r2, [r7, #0]
 80086bc:	429a      	cmp	r2, r3
 80086be:	d1ee      	bne.n	800869e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	2204      	movs	r2, #4
 80086c6:	4013      	ands	r3, r2
 80086c8:	d009      	beq.n	80086de <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80086ca:	4b14      	ldr	r3, [pc, #80]	; (800871c <HAL_RCC_ClockConfig+0x1f8>)
 80086cc:	689b      	ldr	r3, [r3, #8]
 80086ce:	4a15      	ldr	r2, [pc, #84]	; (8008724 <HAL_RCC_ClockConfig+0x200>)
 80086d0:	4013      	ands	r3, r2
 80086d2:	0019      	movs	r1, r3
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	68da      	ldr	r2, [r3, #12]
 80086d8:	4b10      	ldr	r3, [pc, #64]	; (800871c <HAL_RCC_ClockConfig+0x1f8>)
 80086da:	430a      	orrs	r2, r1
 80086dc:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80086de:	f000 f829 	bl	8008734 <HAL_RCC_GetSysClockFreq>
 80086e2:	0001      	movs	r1, r0
 80086e4:	4b0d      	ldr	r3, [pc, #52]	; (800871c <HAL_RCC_ClockConfig+0x1f8>)
 80086e6:	689b      	ldr	r3, [r3, #8]
 80086e8:	0a1b      	lsrs	r3, r3, #8
 80086ea:	220f      	movs	r2, #15
 80086ec:	401a      	ands	r2, r3
 80086ee:	4b0e      	ldr	r3, [pc, #56]	; (8008728 <HAL_RCC_ClockConfig+0x204>)
 80086f0:	0092      	lsls	r2, r2, #2
 80086f2:	58d3      	ldr	r3, [r2, r3]
 80086f4:	221f      	movs	r2, #31
 80086f6:	4013      	ands	r3, r2
 80086f8:	000a      	movs	r2, r1
 80086fa:	40da      	lsrs	r2, r3
 80086fc:	4b0b      	ldr	r3, [pc, #44]	; (800872c <HAL_RCC_ClockConfig+0x208>)
 80086fe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008700:	4b0b      	ldr	r3, [pc, #44]	; (8008730 <HAL_RCC_ClockConfig+0x20c>)
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	0018      	movs	r0, r3
 8008706:	f7fc ff2f 	bl	8005568 <HAL_InitTick>
 800870a:	0003      	movs	r3, r0
}
 800870c:	0018      	movs	r0, r3
 800870e:	46bd      	mov	sp, r7
 8008710:	b004      	add	sp, #16
 8008712:	bd80      	pop	{r7, pc}
 8008714:	40022000 	.word	0x40022000
 8008718:	00001388 	.word	0x00001388
 800871c:	40021000 	.word	0x40021000
 8008720:	fffff0ff 	.word	0xfffff0ff
 8008724:	ffff8fff 	.word	0xffff8fff
 8008728:	08010b6c 	.word	0x08010b6c
 800872c:	20000038 	.word	0x20000038
 8008730:	2000003c 	.word	0x2000003c

08008734 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b086      	sub	sp, #24
 8008738:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800873a:	4b3c      	ldr	r3, [pc, #240]	; (800882c <HAL_RCC_GetSysClockFreq+0xf8>)
 800873c:	689b      	ldr	r3, [r3, #8]
 800873e:	2238      	movs	r2, #56	; 0x38
 8008740:	4013      	ands	r3, r2
 8008742:	d10f      	bne.n	8008764 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8008744:	4b39      	ldr	r3, [pc, #228]	; (800882c <HAL_RCC_GetSysClockFreq+0xf8>)
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	0adb      	lsrs	r3, r3, #11
 800874a:	2207      	movs	r2, #7
 800874c:	4013      	ands	r3, r2
 800874e:	2201      	movs	r2, #1
 8008750:	409a      	lsls	r2, r3
 8008752:	0013      	movs	r3, r2
 8008754:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8008756:	6839      	ldr	r1, [r7, #0]
 8008758:	4835      	ldr	r0, [pc, #212]	; (8008830 <HAL_RCC_GetSysClockFreq+0xfc>)
 800875a:	f7f7 fcd3 	bl	8000104 <__udivsi3>
 800875e:	0003      	movs	r3, r0
 8008760:	613b      	str	r3, [r7, #16]
 8008762:	e05d      	b.n	8008820 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008764:	4b31      	ldr	r3, [pc, #196]	; (800882c <HAL_RCC_GetSysClockFreq+0xf8>)
 8008766:	689b      	ldr	r3, [r3, #8]
 8008768:	2238      	movs	r2, #56	; 0x38
 800876a:	4013      	ands	r3, r2
 800876c:	2b08      	cmp	r3, #8
 800876e:	d102      	bne.n	8008776 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008770:	4b30      	ldr	r3, [pc, #192]	; (8008834 <HAL_RCC_GetSysClockFreq+0x100>)
 8008772:	613b      	str	r3, [r7, #16]
 8008774:	e054      	b.n	8008820 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008776:	4b2d      	ldr	r3, [pc, #180]	; (800882c <HAL_RCC_GetSysClockFreq+0xf8>)
 8008778:	689b      	ldr	r3, [r3, #8]
 800877a:	2238      	movs	r2, #56	; 0x38
 800877c:	4013      	ands	r3, r2
 800877e:	2b10      	cmp	r3, #16
 8008780:	d138      	bne.n	80087f4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8008782:	4b2a      	ldr	r3, [pc, #168]	; (800882c <HAL_RCC_GetSysClockFreq+0xf8>)
 8008784:	68db      	ldr	r3, [r3, #12]
 8008786:	2203      	movs	r2, #3
 8008788:	4013      	ands	r3, r2
 800878a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800878c:	4b27      	ldr	r3, [pc, #156]	; (800882c <HAL_RCC_GetSysClockFreq+0xf8>)
 800878e:	68db      	ldr	r3, [r3, #12]
 8008790:	091b      	lsrs	r3, r3, #4
 8008792:	2207      	movs	r2, #7
 8008794:	4013      	ands	r3, r2
 8008796:	3301      	adds	r3, #1
 8008798:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	2b03      	cmp	r3, #3
 800879e:	d10d      	bne.n	80087bc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80087a0:	68b9      	ldr	r1, [r7, #8]
 80087a2:	4824      	ldr	r0, [pc, #144]	; (8008834 <HAL_RCC_GetSysClockFreq+0x100>)
 80087a4:	f7f7 fcae 	bl	8000104 <__udivsi3>
 80087a8:	0003      	movs	r3, r0
 80087aa:	0019      	movs	r1, r3
 80087ac:	4b1f      	ldr	r3, [pc, #124]	; (800882c <HAL_RCC_GetSysClockFreq+0xf8>)
 80087ae:	68db      	ldr	r3, [r3, #12]
 80087b0:	0a1b      	lsrs	r3, r3, #8
 80087b2:	227f      	movs	r2, #127	; 0x7f
 80087b4:	4013      	ands	r3, r2
 80087b6:	434b      	muls	r3, r1
 80087b8:	617b      	str	r3, [r7, #20]
        break;
 80087ba:	e00d      	b.n	80087d8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80087bc:	68b9      	ldr	r1, [r7, #8]
 80087be:	481c      	ldr	r0, [pc, #112]	; (8008830 <HAL_RCC_GetSysClockFreq+0xfc>)
 80087c0:	f7f7 fca0 	bl	8000104 <__udivsi3>
 80087c4:	0003      	movs	r3, r0
 80087c6:	0019      	movs	r1, r3
 80087c8:	4b18      	ldr	r3, [pc, #96]	; (800882c <HAL_RCC_GetSysClockFreq+0xf8>)
 80087ca:	68db      	ldr	r3, [r3, #12]
 80087cc:	0a1b      	lsrs	r3, r3, #8
 80087ce:	227f      	movs	r2, #127	; 0x7f
 80087d0:	4013      	ands	r3, r2
 80087d2:	434b      	muls	r3, r1
 80087d4:	617b      	str	r3, [r7, #20]
        break;
 80087d6:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80087d8:	4b14      	ldr	r3, [pc, #80]	; (800882c <HAL_RCC_GetSysClockFreq+0xf8>)
 80087da:	68db      	ldr	r3, [r3, #12]
 80087dc:	0f5b      	lsrs	r3, r3, #29
 80087de:	2207      	movs	r2, #7
 80087e0:	4013      	ands	r3, r2
 80087e2:	3301      	adds	r3, #1
 80087e4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80087e6:	6879      	ldr	r1, [r7, #4]
 80087e8:	6978      	ldr	r0, [r7, #20]
 80087ea:	f7f7 fc8b 	bl	8000104 <__udivsi3>
 80087ee:	0003      	movs	r3, r0
 80087f0:	613b      	str	r3, [r7, #16]
 80087f2:	e015      	b.n	8008820 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80087f4:	4b0d      	ldr	r3, [pc, #52]	; (800882c <HAL_RCC_GetSysClockFreq+0xf8>)
 80087f6:	689b      	ldr	r3, [r3, #8]
 80087f8:	2238      	movs	r2, #56	; 0x38
 80087fa:	4013      	ands	r3, r2
 80087fc:	2b20      	cmp	r3, #32
 80087fe:	d103      	bne.n	8008808 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8008800:	2380      	movs	r3, #128	; 0x80
 8008802:	021b      	lsls	r3, r3, #8
 8008804:	613b      	str	r3, [r7, #16]
 8008806:	e00b      	b.n	8008820 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8008808:	4b08      	ldr	r3, [pc, #32]	; (800882c <HAL_RCC_GetSysClockFreq+0xf8>)
 800880a:	689b      	ldr	r3, [r3, #8]
 800880c:	2238      	movs	r2, #56	; 0x38
 800880e:	4013      	ands	r3, r2
 8008810:	2b18      	cmp	r3, #24
 8008812:	d103      	bne.n	800881c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8008814:	23fa      	movs	r3, #250	; 0xfa
 8008816:	01db      	lsls	r3, r3, #7
 8008818:	613b      	str	r3, [r7, #16]
 800881a:	e001      	b.n	8008820 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800881c:	2300      	movs	r3, #0
 800881e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008820:	693b      	ldr	r3, [r7, #16]
}
 8008822:	0018      	movs	r0, r3
 8008824:	46bd      	mov	sp, r7
 8008826:	b006      	add	sp, #24
 8008828:	bd80      	pop	{r7, pc}
 800882a:	46c0      	nop			; (mov r8, r8)
 800882c:	40021000 	.word	0x40021000
 8008830:	00f42400 	.word	0x00f42400
 8008834:	007a1200 	.word	0x007a1200

08008838 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008838:	b580      	push	{r7, lr}
 800883a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800883c:	4b02      	ldr	r3, [pc, #8]	; (8008848 <HAL_RCC_GetHCLKFreq+0x10>)
 800883e:	681b      	ldr	r3, [r3, #0]
}
 8008840:	0018      	movs	r0, r3
 8008842:	46bd      	mov	sp, r7
 8008844:	bd80      	pop	{r7, pc}
 8008846:	46c0      	nop			; (mov r8, r8)
 8008848:	20000038 	.word	0x20000038

0800884c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800884c:	b5b0      	push	{r4, r5, r7, lr}
 800884e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8008850:	f7ff fff2 	bl	8008838 <HAL_RCC_GetHCLKFreq>
 8008854:	0004      	movs	r4, r0
 8008856:	f7ff fb39 	bl	8007ecc <LL_RCC_GetAPB1Prescaler>
 800885a:	0003      	movs	r3, r0
 800885c:	0b1a      	lsrs	r2, r3, #12
 800885e:	4b05      	ldr	r3, [pc, #20]	; (8008874 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008860:	0092      	lsls	r2, r2, #2
 8008862:	58d3      	ldr	r3, [r2, r3]
 8008864:	221f      	movs	r2, #31
 8008866:	4013      	ands	r3, r2
 8008868:	40dc      	lsrs	r4, r3
 800886a:	0023      	movs	r3, r4
}
 800886c:	0018      	movs	r0, r3
 800886e:	46bd      	mov	sp, r7
 8008870:	bdb0      	pop	{r4, r5, r7, pc}
 8008872:	46c0      	nop			; (mov r8, r8)
 8008874:	08010bac 	.word	0x08010bac

08008878 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b086      	sub	sp, #24
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8008880:	2313      	movs	r3, #19
 8008882:	18fb      	adds	r3, r7, r3
 8008884:	2200      	movs	r2, #0
 8008886:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008888:	2312      	movs	r3, #18
 800888a:	18fb      	adds	r3, r7, r3
 800888c:	2200      	movs	r2, #0
 800888e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681a      	ldr	r2, [r3, #0]
 8008894:	2380      	movs	r3, #128	; 0x80
 8008896:	029b      	lsls	r3, r3, #10
 8008898:	4013      	ands	r3, r2
 800889a:	d100      	bne.n	800889e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800889c:	e0a3      	b.n	80089e6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800889e:	2011      	movs	r0, #17
 80088a0:	183b      	adds	r3, r7, r0
 80088a2:	2200      	movs	r2, #0
 80088a4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80088a6:	4bc3      	ldr	r3, [pc, #780]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80088aa:	2380      	movs	r3, #128	; 0x80
 80088ac:	055b      	lsls	r3, r3, #21
 80088ae:	4013      	ands	r3, r2
 80088b0:	d110      	bne.n	80088d4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80088b2:	4bc0      	ldr	r3, [pc, #768]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80088b6:	4bbf      	ldr	r3, [pc, #764]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088b8:	2180      	movs	r1, #128	; 0x80
 80088ba:	0549      	lsls	r1, r1, #21
 80088bc:	430a      	orrs	r2, r1
 80088be:	63da      	str	r2, [r3, #60]	; 0x3c
 80088c0:	4bbc      	ldr	r3, [pc, #752]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80088c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80088c4:	2380      	movs	r3, #128	; 0x80
 80088c6:	055b      	lsls	r3, r3, #21
 80088c8:	4013      	ands	r3, r2
 80088ca:	60bb      	str	r3, [r7, #8]
 80088cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80088ce:	183b      	adds	r3, r7, r0
 80088d0:	2201      	movs	r2, #1
 80088d2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80088d4:	4bb8      	ldr	r3, [pc, #736]	; (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80088d6:	681a      	ldr	r2, [r3, #0]
 80088d8:	4bb7      	ldr	r3, [pc, #732]	; (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80088da:	2180      	movs	r1, #128	; 0x80
 80088dc:	0049      	lsls	r1, r1, #1
 80088de:	430a      	orrs	r2, r1
 80088e0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80088e2:	f7fc fe9d 	bl	8005620 <HAL_GetTick>
 80088e6:	0003      	movs	r3, r0
 80088e8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80088ea:	e00b      	b.n	8008904 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80088ec:	f7fc fe98 	bl	8005620 <HAL_GetTick>
 80088f0:	0002      	movs	r2, r0
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	1ad3      	subs	r3, r2, r3
 80088f6:	2b02      	cmp	r3, #2
 80088f8:	d904      	bls.n	8008904 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80088fa:	2313      	movs	r3, #19
 80088fc:	18fb      	adds	r3, r7, r3
 80088fe:	2203      	movs	r2, #3
 8008900:	701a      	strb	r2, [r3, #0]
        break;
 8008902:	e005      	b.n	8008910 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008904:	4bac      	ldr	r3, [pc, #688]	; (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008906:	681a      	ldr	r2, [r3, #0]
 8008908:	2380      	movs	r3, #128	; 0x80
 800890a:	005b      	lsls	r3, r3, #1
 800890c:	4013      	ands	r3, r2
 800890e:	d0ed      	beq.n	80088ec <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8008910:	2313      	movs	r3, #19
 8008912:	18fb      	adds	r3, r7, r3
 8008914:	781b      	ldrb	r3, [r3, #0]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d154      	bne.n	80089c4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800891a:	4ba6      	ldr	r3, [pc, #664]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800891c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800891e:	23c0      	movs	r3, #192	; 0xc0
 8008920:	009b      	lsls	r3, r3, #2
 8008922:	4013      	ands	r3, r2
 8008924:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d019      	beq.n	8008960 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008930:	697a      	ldr	r2, [r7, #20]
 8008932:	429a      	cmp	r2, r3
 8008934:	d014      	beq.n	8008960 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008936:	4b9f      	ldr	r3, [pc, #636]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008938:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800893a:	4aa0      	ldr	r2, [pc, #640]	; (8008bbc <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800893c:	4013      	ands	r3, r2
 800893e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008940:	4b9c      	ldr	r3, [pc, #624]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008942:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008944:	4b9b      	ldr	r3, [pc, #620]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008946:	2180      	movs	r1, #128	; 0x80
 8008948:	0249      	lsls	r1, r1, #9
 800894a:	430a      	orrs	r2, r1
 800894c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800894e:	4b99      	ldr	r3, [pc, #612]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008950:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008952:	4b98      	ldr	r3, [pc, #608]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008954:	499a      	ldr	r1, [pc, #616]	; (8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8008956:	400a      	ands	r2, r1
 8008958:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800895a:	4b96      	ldr	r3, [pc, #600]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800895c:	697a      	ldr	r2, [r7, #20]
 800895e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008960:	697b      	ldr	r3, [r7, #20]
 8008962:	2201      	movs	r2, #1
 8008964:	4013      	ands	r3, r2
 8008966:	d016      	beq.n	8008996 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008968:	f7fc fe5a 	bl	8005620 <HAL_GetTick>
 800896c:	0003      	movs	r3, r0
 800896e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008970:	e00c      	b.n	800898c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008972:	f7fc fe55 	bl	8005620 <HAL_GetTick>
 8008976:	0002      	movs	r2, r0
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	1ad3      	subs	r3, r2, r3
 800897c:	4a91      	ldr	r2, [pc, #580]	; (8008bc4 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d904      	bls.n	800898c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8008982:	2313      	movs	r3, #19
 8008984:	18fb      	adds	r3, r7, r3
 8008986:	2203      	movs	r2, #3
 8008988:	701a      	strb	r2, [r3, #0]
            break;
 800898a:	e004      	b.n	8008996 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800898c:	4b89      	ldr	r3, [pc, #548]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800898e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008990:	2202      	movs	r2, #2
 8008992:	4013      	ands	r3, r2
 8008994:	d0ed      	beq.n	8008972 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8008996:	2313      	movs	r3, #19
 8008998:	18fb      	adds	r3, r7, r3
 800899a:	781b      	ldrb	r3, [r3, #0]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d10a      	bne.n	80089b6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80089a0:	4b84      	ldr	r3, [pc, #528]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80089a4:	4a85      	ldr	r2, [pc, #532]	; (8008bbc <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80089a6:	4013      	ands	r3, r2
 80089a8:	0019      	movs	r1, r3
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80089ae:	4b81      	ldr	r3, [pc, #516]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089b0:	430a      	orrs	r2, r1
 80089b2:	65da      	str	r2, [r3, #92]	; 0x5c
 80089b4:	e00c      	b.n	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80089b6:	2312      	movs	r3, #18
 80089b8:	18fb      	adds	r3, r7, r3
 80089ba:	2213      	movs	r2, #19
 80089bc:	18ba      	adds	r2, r7, r2
 80089be:	7812      	ldrb	r2, [r2, #0]
 80089c0:	701a      	strb	r2, [r3, #0]
 80089c2:	e005      	b.n	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089c4:	2312      	movs	r3, #18
 80089c6:	18fb      	adds	r3, r7, r3
 80089c8:	2213      	movs	r2, #19
 80089ca:	18ba      	adds	r2, r7, r2
 80089cc:	7812      	ldrb	r2, [r2, #0]
 80089ce:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80089d0:	2311      	movs	r3, #17
 80089d2:	18fb      	adds	r3, r7, r3
 80089d4:	781b      	ldrb	r3, [r3, #0]
 80089d6:	2b01      	cmp	r3, #1
 80089d8:	d105      	bne.n	80089e6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80089da:	4b76      	ldr	r3, [pc, #472]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80089de:	4b75      	ldr	r3, [pc, #468]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089e0:	4979      	ldr	r1, [pc, #484]	; (8008bc8 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80089e2:	400a      	ands	r2, r1
 80089e4:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	2201      	movs	r2, #1
 80089ec:	4013      	ands	r3, r2
 80089ee:	d009      	beq.n	8008a04 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80089f0:	4b70      	ldr	r3, [pc, #448]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089f4:	2203      	movs	r2, #3
 80089f6:	4393      	bics	r3, r2
 80089f8:	0019      	movs	r1, r3
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	685a      	ldr	r2, [r3, #4]
 80089fe:	4b6d      	ldr	r3, [pc, #436]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a00:	430a      	orrs	r2, r1
 8008a02:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	2202      	movs	r2, #2
 8008a0a:	4013      	ands	r3, r2
 8008a0c:	d009      	beq.n	8008a22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008a0e:	4b69      	ldr	r3, [pc, #420]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a12:	220c      	movs	r2, #12
 8008a14:	4393      	bics	r3, r2
 8008a16:	0019      	movs	r1, r3
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	689a      	ldr	r2, [r3, #8]
 8008a1c:	4b65      	ldr	r3, [pc, #404]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a1e:	430a      	orrs	r2, r1
 8008a20:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	2210      	movs	r2, #16
 8008a28:	4013      	ands	r3, r2
 8008a2a:	d009      	beq.n	8008a40 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008a2c:	4b61      	ldr	r3, [pc, #388]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a30:	4a66      	ldr	r2, [pc, #408]	; (8008bcc <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8008a32:	4013      	ands	r3, r2
 8008a34:	0019      	movs	r1, r3
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	68da      	ldr	r2, [r3, #12]
 8008a3a:	4b5e      	ldr	r3, [pc, #376]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a3c:	430a      	orrs	r2, r1
 8008a3e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681a      	ldr	r2, [r3, #0]
 8008a44:	2380      	movs	r3, #128	; 0x80
 8008a46:	009b      	lsls	r3, r3, #2
 8008a48:	4013      	ands	r3, r2
 8008a4a:	d009      	beq.n	8008a60 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008a4c:	4b59      	ldr	r3, [pc, #356]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a50:	4a5f      	ldr	r2, [pc, #380]	; (8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008a52:	4013      	ands	r3, r2
 8008a54:	0019      	movs	r1, r3
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	699a      	ldr	r2, [r3, #24]
 8008a5a:	4b56      	ldr	r3, [pc, #344]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a5c:	430a      	orrs	r2, r1
 8008a5e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681a      	ldr	r2, [r3, #0]
 8008a64:	2380      	movs	r3, #128	; 0x80
 8008a66:	00db      	lsls	r3, r3, #3
 8008a68:	4013      	ands	r3, r2
 8008a6a:	d009      	beq.n	8008a80 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008a6c:	4b51      	ldr	r3, [pc, #324]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a70:	4a58      	ldr	r2, [pc, #352]	; (8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008a72:	4013      	ands	r3, r2
 8008a74:	0019      	movs	r1, r3
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	69da      	ldr	r2, [r3, #28]
 8008a7a:	4b4e      	ldr	r3, [pc, #312]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a7c:	430a      	orrs	r2, r1
 8008a7e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	2220      	movs	r2, #32
 8008a86:	4013      	ands	r3, r2
 8008a88:	d009      	beq.n	8008a9e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008a8a:	4b4a      	ldr	r3, [pc, #296]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a8e:	4a52      	ldr	r2, [pc, #328]	; (8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8008a90:	4013      	ands	r3, r2
 8008a92:	0019      	movs	r1, r3
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	691a      	ldr	r2, [r3, #16]
 8008a98:	4b46      	ldr	r3, [pc, #280]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a9a:	430a      	orrs	r2, r1
 8008a9c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681a      	ldr	r2, [r3, #0]
 8008aa2:	2380      	movs	r3, #128	; 0x80
 8008aa4:	01db      	lsls	r3, r3, #7
 8008aa6:	4013      	ands	r3, r2
 8008aa8:	d015      	beq.n	8008ad6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008aaa:	4b42      	ldr	r3, [pc, #264]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008aac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008aae:	009b      	lsls	r3, r3, #2
 8008ab0:	0899      	lsrs	r1, r3, #2
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6a1a      	ldr	r2, [r3, #32]
 8008ab6:	4b3f      	ldr	r3, [pc, #252]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008ab8:	430a      	orrs	r2, r1
 8008aba:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	6a1a      	ldr	r2, [r3, #32]
 8008ac0:	2380      	movs	r3, #128	; 0x80
 8008ac2:	05db      	lsls	r3, r3, #23
 8008ac4:	429a      	cmp	r2, r3
 8008ac6:	d106      	bne.n	8008ad6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8008ac8:	4b3a      	ldr	r3, [pc, #232]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008aca:	68da      	ldr	r2, [r3, #12]
 8008acc:	4b39      	ldr	r3, [pc, #228]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008ace:	2180      	movs	r1, #128	; 0x80
 8008ad0:	0249      	lsls	r1, r1, #9
 8008ad2:	430a      	orrs	r2, r1
 8008ad4:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681a      	ldr	r2, [r3, #0]
 8008ada:	2380      	movs	r3, #128	; 0x80
 8008adc:	031b      	lsls	r3, r3, #12
 8008ade:	4013      	ands	r3, r2
 8008ae0:	d009      	beq.n	8008af6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008ae2:	4b34      	ldr	r3, [pc, #208]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008ae4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ae6:	2240      	movs	r2, #64	; 0x40
 8008ae8:	4393      	bics	r3, r2
 8008aea:	0019      	movs	r1, r3
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008af0:	4b30      	ldr	r3, [pc, #192]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008af2:	430a      	orrs	r2, r1
 8008af4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681a      	ldr	r2, [r3, #0]
 8008afa:	2380      	movs	r3, #128	; 0x80
 8008afc:	039b      	lsls	r3, r3, #14
 8008afe:	4013      	ands	r3, r2
 8008b00:	d016      	beq.n	8008b30 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8008b02:	4b2c      	ldr	r3, [pc, #176]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b06:	4a35      	ldr	r2, [pc, #212]	; (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8008b08:	4013      	ands	r3, r2
 8008b0a:	0019      	movs	r1, r3
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008b10:	4b28      	ldr	r3, [pc, #160]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b12:	430a      	orrs	r2, r1
 8008b14:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008b1a:	2380      	movs	r3, #128	; 0x80
 8008b1c:	03db      	lsls	r3, r3, #15
 8008b1e:	429a      	cmp	r2, r3
 8008b20:	d106      	bne.n	8008b30 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8008b22:	4b24      	ldr	r3, [pc, #144]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b24:	68da      	ldr	r2, [r3, #12]
 8008b26:	4b23      	ldr	r3, [pc, #140]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b28:	2180      	movs	r1, #128	; 0x80
 8008b2a:	0449      	lsls	r1, r1, #17
 8008b2c:	430a      	orrs	r2, r1
 8008b2e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681a      	ldr	r2, [r3, #0]
 8008b34:	2380      	movs	r3, #128	; 0x80
 8008b36:	03db      	lsls	r3, r3, #15
 8008b38:	4013      	ands	r3, r2
 8008b3a:	d016      	beq.n	8008b6a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8008b3c:	4b1d      	ldr	r3, [pc, #116]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b40:	4a27      	ldr	r2, [pc, #156]	; (8008be0 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8008b42:	4013      	ands	r3, r2
 8008b44:	0019      	movs	r1, r3
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b4a:	4b1a      	ldr	r3, [pc, #104]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b4c:	430a      	orrs	r2, r1
 8008b4e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b54:	2380      	movs	r3, #128	; 0x80
 8008b56:	045b      	lsls	r3, r3, #17
 8008b58:	429a      	cmp	r2, r3
 8008b5a:	d106      	bne.n	8008b6a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8008b5c:	4b15      	ldr	r3, [pc, #84]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b5e:	68da      	ldr	r2, [r3, #12]
 8008b60:	4b14      	ldr	r3, [pc, #80]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b62:	2180      	movs	r1, #128	; 0x80
 8008b64:	0449      	lsls	r1, r1, #17
 8008b66:	430a      	orrs	r2, r1
 8008b68:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681a      	ldr	r2, [r3, #0]
 8008b6e:	2380      	movs	r3, #128	; 0x80
 8008b70:	011b      	lsls	r3, r3, #4
 8008b72:	4013      	ands	r3, r2
 8008b74:	d016      	beq.n	8008ba4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8008b76:	4b0f      	ldr	r3, [pc, #60]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b7a:	4a1a      	ldr	r2, [pc, #104]	; (8008be4 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8008b7c:	4013      	ands	r3, r2
 8008b7e:	0019      	movs	r1, r3
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	695a      	ldr	r2, [r3, #20]
 8008b84:	4b0b      	ldr	r3, [pc, #44]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b86:	430a      	orrs	r2, r1
 8008b88:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	695a      	ldr	r2, [r3, #20]
 8008b8e:	2380      	movs	r3, #128	; 0x80
 8008b90:	01db      	lsls	r3, r3, #7
 8008b92:	429a      	cmp	r2, r3
 8008b94:	d106      	bne.n	8008ba4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8008b96:	4b07      	ldr	r3, [pc, #28]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b98:	68da      	ldr	r2, [r3, #12]
 8008b9a:	4b06      	ldr	r3, [pc, #24]	; (8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b9c:	2180      	movs	r1, #128	; 0x80
 8008b9e:	0249      	lsls	r1, r1, #9
 8008ba0:	430a      	orrs	r2, r1
 8008ba2:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8008ba4:	2312      	movs	r3, #18
 8008ba6:	18fb      	adds	r3, r7, r3
 8008ba8:	781b      	ldrb	r3, [r3, #0]
}
 8008baa:	0018      	movs	r0, r3
 8008bac:	46bd      	mov	sp, r7
 8008bae:	b006      	add	sp, #24
 8008bb0:	bd80      	pop	{r7, pc}
 8008bb2:	46c0      	nop			; (mov r8, r8)
 8008bb4:	40021000 	.word	0x40021000
 8008bb8:	40007000 	.word	0x40007000
 8008bbc:	fffffcff 	.word	0xfffffcff
 8008bc0:	fffeffff 	.word	0xfffeffff
 8008bc4:	00001388 	.word	0x00001388
 8008bc8:	efffffff 	.word	0xefffffff
 8008bcc:	fffff3ff 	.word	0xfffff3ff
 8008bd0:	fff3ffff 	.word	0xfff3ffff
 8008bd4:	ffcfffff 	.word	0xffcfffff
 8008bd8:	ffffcfff 	.word	0xffffcfff
 8008bdc:	ffbfffff 	.word	0xffbfffff
 8008be0:	feffffff 	.word	0xfeffffff
 8008be4:	ffff3fff 	.word	0xffff3fff

08008be8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @note   (1) Peripheral not available on all devices
  * @note   (2) Peripheral Clock configuration not available on all devices
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b086      	sub	sp, #24
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	617b      	str	r3, [r7, #20]
  uint32_t rngdiv;
#endif /* RCC_CCIPR_RNGSEL */
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8008bf4:	687a      	ldr	r2, [r7, #4]
 8008bf6:	2380      	movs	r3, #128	; 0x80
 8008bf8:	029b      	lsls	r3, r3, #10
 8008bfa:	429a      	cmp	r2, r3
 8008bfc:	d136      	bne.n	8008c6c <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8008bfe:	4bcd      	ldr	r3, [pc, #820]	; (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c00:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008c02:	23c0      	movs	r3, #192	; 0xc0
 8008c04:	009b      	lsls	r3, r3, #2
 8008c06:	4013      	ands	r3, r2
 8008c08:	60fb      	str	r3, [r7, #12]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8008c0a:	4bca      	ldr	r3, [pc, #808]	; (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c0e:	2202      	movs	r2, #2
 8008c10:	4013      	ands	r3, r2
 8008c12:	2b02      	cmp	r3, #2
 8008c14:	d108      	bne.n	8008c28 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 8008c16:	68fa      	ldr	r2, [r7, #12]
 8008c18:	2380      	movs	r3, #128	; 0x80
 8008c1a:	005b      	lsls	r3, r3, #1
 8008c1c:	429a      	cmp	r2, r3
 8008c1e:	d103      	bne.n	8008c28 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      frequency = LSE_VALUE;
 8008c20:	2380      	movs	r3, #128	; 0x80
 8008c22:	021b      	lsls	r3, r3, #8
 8008c24:	617b      	str	r3, [r7, #20]
 8008c26:	e31c      	b.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8008c28:	4bc2      	ldr	r3, [pc, #776]	; (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c2c:	2202      	movs	r2, #2
 8008c2e:	4013      	ands	r3, r2
 8008c30:	2b02      	cmp	r3, #2
 8008c32:	d108      	bne.n	8008c46 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8008c34:	68fa      	ldr	r2, [r7, #12]
 8008c36:	2380      	movs	r3, #128	; 0x80
 8008c38:	009b      	lsls	r3, r3, #2
 8008c3a:	429a      	cmp	r2, r3
 8008c3c:	d103      	bne.n	8008c46 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
    {
      frequency = LSI_VALUE;
 8008c3e:	23fa      	movs	r3, #250	; 0xfa
 8008c40:	01db      	lsls	r3, r3, #7
 8008c42:	617b      	str	r3, [r7, #20]
 8008c44:	e30d      	b.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8008c46:	4bbb      	ldr	r3, [pc, #748]	; (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c48:	681a      	ldr	r2, [r3, #0]
 8008c4a:	2380      	movs	r3, #128	; 0x80
 8008c4c:	029b      	lsls	r3, r3, #10
 8008c4e:	401a      	ands	r2, r3
 8008c50:	2380      	movs	r3, #128	; 0x80
 8008c52:	029b      	lsls	r3, r3, #10
 8008c54:	429a      	cmp	r2, r3
 8008c56:	d000      	beq.n	8008c5a <HAL_RCCEx_GetPeriphCLKFreq+0x72>
 8008c58:	e303      	b.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
 8008c5a:	68fa      	ldr	r2, [r7, #12]
 8008c5c:	23c0      	movs	r3, #192	; 0xc0
 8008c5e:	009b      	lsls	r3, r3, #2
 8008c60:	429a      	cmp	r2, r3
 8008c62:	d000      	beq.n	8008c66 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
 8008c64:	e2fd      	b.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    {
      frequency = HSE_VALUE / 32U;
 8008c66:	4bb4      	ldr	r3, [pc, #720]	; (8008f38 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8008c68:	617b      	str	r3, [r7, #20]
 8008c6a:	e2fa      	b.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)  /* HSI ? */
 8008c6c:	4bb1      	ldr	r3, [pc, #708]	; (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c6e:	68db      	ldr	r3, [r3, #12]
 8008c70:	2203      	movs	r2, #3
 8008c72:	4013      	ands	r3, r2
 8008c74:	2b02      	cmp	r3, #2
 8008c76:	d102      	bne.n	8008c7e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
    {
      pllvco = HSI_VALUE;
 8008c78:	4bb0      	ldr	r3, [pc, #704]	; (8008f3c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008c7a:	613b      	str	r3, [r7, #16]
 8008c7c:	e00a      	b.n	8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)  /* HSE ? */
 8008c7e:	4bad      	ldr	r3, [pc, #692]	; (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c80:	68db      	ldr	r3, [r3, #12]
 8008c82:	2203      	movs	r2, #3
 8008c84:	4013      	ands	r3, r2
 8008c86:	2b03      	cmp	r3, #3
 8008c88:	d102      	bne.n	8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
    {
      pllvco = HSE_VALUE;
 8008c8a:	4bad      	ldr	r3, [pc, #692]	; (8008f40 <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8008c8c:	613b      	str	r3, [r7, #16]
 8008c8e:	e001      	b.n	8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else /* No source */
    {
      pllvco = 0U;
 8008c90:	2300      	movs	r3, #0
 8008c92:	613b      	str	r3, [r7, #16]
    }

    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008c94:	4ba7      	ldr	r3, [pc, #668]	; (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008c96:	68db      	ldr	r3, [r3, #12]
 8008c98:	091b      	lsrs	r3, r3, #4
 8008c9a:	2207      	movs	r2, #7
 8008c9c:	4013      	ands	r3, r2
 8008c9e:	3301      	adds	r3, #1
 8008ca0:	0019      	movs	r1, r3
 8008ca2:	6938      	ldr	r0, [r7, #16]
 8008ca4:	f7f7 fa2e 	bl	8000104 <__udivsi3>
 8008ca8:	0003      	movs	r3, r0
 8008caa:	613b      	str	r3, [r7, #16]

    switch (PeriphClk)
 8008cac:	687a      	ldr	r2, [r7, #4]
 8008cae:	2380      	movs	r3, #128	; 0x80
 8008cb0:	03db      	lsls	r3, r3, #15
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	d100      	bne.n	8008cb8 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
 8008cb6:	e28e      	b.n	80091d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
 8008cb8:	687a      	ldr	r2, [r7, #4]
 8008cba:	2380      	movs	r3, #128	; 0x80
 8008cbc:	03db      	lsls	r3, r3, #15
 8008cbe:	429a      	cmp	r2, r3
 8008cc0:	d900      	bls.n	8008cc4 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8008cc2:	e2b7      	b.n	8009234 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008cc4:	687a      	ldr	r2, [r7, #4]
 8008cc6:	2380      	movs	r3, #128	; 0x80
 8008cc8:	039b      	lsls	r3, r3, #14
 8008cca:	429a      	cmp	r2, r3
 8008ccc:	d100      	bne.n	8008cd0 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8008cce:	e253      	b.n	8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 8008cd0:	687a      	ldr	r2, [r7, #4]
 8008cd2:	2380      	movs	r3, #128	; 0x80
 8008cd4:	039b      	lsls	r3, r3, #14
 8008cd6:	429a      	cmp	r2, r3
 8008cd8:	d900      	bls.n	8008cdc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8008cda:	e2ab      	b.n	8009234 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008cdc:	687a      	ldr	r2, [r7, #4]
 8008cde:	2380      	movs	r3, #128	; 0x80
 8008ce0:	031b      	lsls	r3, r3, #12
 8008ce2:	429a      	cmp	r2, r3
 8008ce4:	d100      	bne.n	8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8008ce6:	e0b2      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0x266>
 8008ce8:	687a      	ldr	r2, [r7, #4]
 8008cea:	2380      	movs	r3, #128	; 0x80
 8008cec:	031b      	lsls	r3, r3, #12
 8008cee:	429a      	cmp	r2, r3
 8008cf0:	d900      	bls.n	8008cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8008cf2:	e29f      	b.n	8009234 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008cf4:	687a      	ldr	r2, [r7, #4]
 8008cf6:	2380      	movs	r3, #128	; 0x80
 8008cf8:	01db      	lsls	r3, r3, #7
 8008cfa:	429a      	cmp	r2, r3
 8008cfc:	d100      	bne.n	8008d00 <HAL_RCCEx_GetPeriphCLKFreq+0x118>
 8008cfe:	e103      	b.n	8008f08 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 8008d00:	687a      	ldr	r2, [r7, #4]
 8008d02:	2380      	movs	r3, #128	; 0x80
 8008d04:	01db      	lsls	r3, r3, #7
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d900      	bls.n	8008d0c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8008d0a:	e293      	b.n	8009234 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008d0c:	687a      	ldr	r2, [r7, #4]
 8008d0e:	2380      	movs	r3, #128	; 0x80
 8008d10:	011b      	lsls	r3, r3, #4
 8008d12:	429a      	cmp	r2, r3
 8008d14:	d100      	bne.n	8008d18 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 8008d16:	e165      	b.n	8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8008d18:	687a      	ldr	r2, [r7, #4]
 8008d1a:	2380      	movs	r3, #128	; 0x80
 8008d1c:	011b      	lsls	r3, r3, #4
 8008d1e:	429a      	cmp	r2, r3
 8008d20:	d900      	bls.n	8008d24 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8008d22:	e287      	b.n	8009234 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008d24:	687a      	ldr	r2, [r7, #4]
 8008d26:	2380      	movs	r3, #128	; 0x80
 8008d28:	00db      	lsls	r3, r3, #3
 8008d2a:	429a      	cmp	r2, r3
 8008d2c:	d100      	bne.n	8008d30 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8008d2e:	e1e3      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
 8008d30:	687a      	ldr	r2, [r7, #4]
 8008d32:	2380      	movs	r3, #128	; 0x80
 8008d34:	00db      	lsls	r3, r3, #3
 8008d36:	429a      	cmp	r2, r3
 8008d38:	d900      	bls.n	8008d3c <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8008d3a:	e27b      	b.n	8009234 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008d3c:	687a      	ldr	r2, [r7, #4]
 8008d3e:	2380      	movs	r3, #128	; 0x80
 8008d40:	009b      	lsls	r3, r3, #2
 8008d42:	429a      	cmp	r2, r3
 8008d44:	d100      	bne.n	8008d48 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8008d46:	e197      	b.n	8009078 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 8008d48:	687a      	ldr	r2, [r7, #4]
 8008d4a:	2380      	movs	r3, #128	; 0x80
 8008d4c:	009b      	lsls	r3, r3, #2
 8008d4e:	429a      	cmp	r2, r3
 8008d50:	d900      	bls.n	8008d54 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
 8008d52:	e26f      	b.n	8009234 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2b20      	cmp	r3, #32
 8008d58:	d100      	bne.n	8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 8008d5a:	e118      	b.n	8008f8e <HAL_RCCEx_GetPeriphCLKFreq+0x3a6>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2b20      	cmp	r3, #32
 8008d60:	d900      	bls.n	8008d64 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
 8008d62:	e267      	b.n	8009234 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2b10      	cmp	r3, #16
 8008d68:	d100      	bne.n	8008d6c <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8008d6a:	e093      	b.n	8008e94 <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2b10      	cmp	r3, #16
 8008d70:	d900      	bls.n	8008d74 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8008d72:	e25f      	b.n	8009234 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2b01      	cmp	r3, #1
 8008d78:	d003      	beq.n	8008d82 <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2b02      	cmp	r3, #2
 8008d7e:	d033      	beq.n	8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        }
        break;
#endif /* RCC_CCIPR2_FDCANSEL */

      default:
        break;
 8008d80:	e258      	b.n	8009234 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8008d82:	4b6c      	ldr	r3, [pc, #432]	; (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008d84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d86:	2203      	movs	r2, #3
 8008d88:	4013      	ands	r3, r2
 8008d8a:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART1CLKSOURCE_PCLK1)            /* PCLK1 ? */
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d104      	bne.n	8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008d92:	f7ff fd5b 	bl	800884c <HAL_RCC_GetPCLK1Freq>
 8008d96:	0003      	movs	r3, r0
 8008d98:	617b      	str	r3, [r7, #20]
        break;
 8008d9a:	e24d      	b.n	8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)     /* SYSCLK ? */
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	2b01      	cmp	r3, #1
 8008da0:	d104      	bne.n	8008dac <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
          frequency = HAL_RCC_GetSysClockFreq();
 8008da2:	f7ff fcc7 	bl	8008734 <HAL_RCC_GetSysClockFreq>
 8008da6:	0003      	movs	r3, r0
 8008da8:	617b      	str	r3, [r7, #20]
        break;
 8008daa:	e245      	b.n	8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8008dac:	4b61      	ldr	r3, [pc, #388]	; (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008dae:	681a      	ldr	r2, [r3, #0]
 8008db0:	2380      	movs	r3, #128	; 0x80
 8008db2:	00db      	lsls	r3, r3, #3
 8008db4:	401a      	ands	r2, r3
 8008db6:	2380      	movs	r3, #128	; 0x80
 8008db8:	00db      	lsls	r3, r3, #3
 8008dba:	429a      	cmp	r2, r3
 8008dbc:	d105      	bne.n	8008dca <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	2b02      	cmp	r3, #2
 8008dc2:	d102      	bne.n	8008dca <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
          frequency = HSI_VALUE;
 8008dc4:	4b5d      	ldr	r3, [pc, #372]	; (8008f3c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008dc6:	617b      	str	r3, [r7, #20]
        break;
 8008dc8:	e236      	b.n	8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8008dca:	4b5a      	ldr	r3, [pc, #360]	; (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008dcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008dce:	2202      	movs	r2, #2
 8008dd0:	4013      	ands	r3, r2
 8008dd2:	2b02      	cmp	r3, #2
 8008dd4:	d000      	beq.n	8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>
 8008dd6:	e22f      	b.n	8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	2b03      	cmp	r3, #3
 8008ddc:	d000      	beq.n	8008de0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
 8008dde:	e22b      	b.n	8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          frequency = LSE_VALUE;
 8008de0:	2380      	movs	r3, #128	; 0x80
 8008de2:	021b      	lsls	r3, r3, #8
 8008de4:	617b      	str	r3, [r7, #20]
        break;
 8008de6:	e227      	b.n	8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8008de8:	4b52      	ldr	r3, [pc, #328]	; (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008dea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008dec:	220c      	movs	r2, #12
 8008dee:	4013      	ands	r3, r2
 8008df0:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d104      	bne.n	8008e02 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008df8:	f7ff fd28 	bl	800884c <HAL_RCC_GetPCLK1Freq>
 8008dfc:	0003      	movs	r3, r0
 8008dfe:	617b      	str	r3, [r7, #20]
        break;
 8008e00:	e21c      	b.n	800923c <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	2b04      	cmp	r3, #4
 8008e06:	d104      	bne.n	8008e12 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
          frequency = HAL_RCC_GetSysClockFreq();
 8008e08:	f7ff fc94 	bl	8008734 <HAL_RCC_GetSysClockFreq>
 8008e0c:	0003      	movs	r3, r0
 8008e0e:	617b      	str	r3, [r7, #20]
        break;
 8008e10:	e214      	b.n	800923c <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8008e12:	4b48      	ldr	r3, [pc, #288]	; (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008e14:	681a      	ldr	r2, [r3, #0]
 8008e16:	2380      	movs	r3, #128	; 0x80
 8008e18:	00db      	lsls	r3, r3, #3
 8008e1a:	401a      	ands	r2, r3
 8008e1c:	2380      	movs	r3, #128	; 0x80
 8008e1e:	00db      	lsls	r3, r3, #3
 8008e20:	429a      	cmp	r2, r3
 8008e22:	d105      	bne.n	8008e30 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	2b08      	cmp	r3, #8
 8008e28:	d102      	bne.n	8008e30 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
          frequency = HSI_VALUE;
 8008e2a:	4b44      	ldr	r3, [pc, #272]	; (8008f3c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008e2c:	617b      	str	r3, [r7, #20]
        break;
 8008e2e:	e205      	b.n	800923c <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8008e30:	4b40      	ldr	r3, [pc, #256]	; (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008e32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e34:	2202      	movs	r2, #2
 8008e36:	4013      	ands	r3, r2
 8008e38:	2b02      	cmp	r3, #2
 8008e3a:	d000      	beq.n	8008e3e <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8008e3c:	e1fe      	b.n	800923c <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	2b0c      	cmp	r3, #12
 8008e42:	d000      	beq.n	8008e46 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 8008e44:	e1fa      	b.n	800923c <HAL_RCCEx_GetPeriphCLKFreq+0x654>
          frequency = LSE_VALUE;
 8008e46:	2380      	movs	r3, #128	; 0x80
 8008e48:	021b      	lsls	r3, r3, #8
 8008e4a:	617b      	str	r3, [r7, #20]
        break;
 8008e4c:	e1f6      	b.n	800923c <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8008e4e:	4b39      	ldr	r3, [pc, #228]	; (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008e50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e52:	2240      	movs	r2, #64	; 0x40
 8008e54:	4013      	ands	r3, r2
 8008e56:	60fb      	str	r3, [r7, #12]
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_CECCLKSOURCE_HSI_DIV488))
 8008e58:	4b36      	ldr	r3, [pc, #216]	; (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008e5a:	681a      	ldr	r2, [r3, #0]
 8008e5c:	2380      	movs	r3, #128	; 0x80
 8008e5e:	00db      	lsls	r3, r3, #3
 8008e60:	401a      	ands	r2, r3
 8008e62:	2380      	movs	r3, #128	; 0x80
 8008e64:	00db      	lsls	r3, r3, #3
 8008e66:	429a      	cmp	r2, r3
 8008e68:	d105      	bne.n	8008e76 <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d102      	bne.n	8008e76 <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
          frequency = (HSI_VALUE / 488U);
 8008e70:	4b34      	ldr	r3, [pc, #208]	; (8008f44 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>)
 8008e72:	617b      	str	r3, [r7, #20]
        break;
 8008e74:	e1e4      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8008e76:	4b2f      	ldr	r3, [pc, #188]	; (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008e78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e7a:	2202      	movs	r2, #2
 8008e7c:	4013      	ands	r3, r2
 8008e7e:	2b02      	cmp	r3, #2
 8008e80:	d000      	beq.n	8008e84 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
 8008e82:	e1dd      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	2b40      	cmp	r3, #64	; 0x40
 8008e88:	d000      	beq.n	8008e8c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 8008e8a:	e1d9      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
          frequency = LSE_VALUE;
 8008e8c:	2380      	movs	r3, #128	; 0x80
 8008e8e:	021b      	lsls	r3, r3, #8
 8008e90:	617b      	str	r3, [r7, #20]
        break;
 8008e92:	e1d5      	b.n	8009240 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8008e94:	4b27      	ldr	r3, [pc, #156]	; (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008e96:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008e98:	23c0      	movs	r3, #192	; 0xc0
 8008e9a:	011b      	lsls	r3, r3, #4
 8008e9c:	4013      	ands	r3, r2
 8008e9e:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d104      	bne.n	8008eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008ea6:	f7ff fcd1 	bl	800884c <HAL_RCC_GetPCLK1Freq>
 8008eaa:	0003      	movs	r3, r0
 8008eac:	617b      	str	r3, [r7, #20]
        break;
 8008eae:	e1c9      	b.n	8009244 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8008eb0:	68fa      	ldr	r2, [r7, #12]
 8008eb2:	2380      	movs	r3, #128	; 0x80
 8008eb4:	00db      	lsls	r3, r3, #3
 8008eb6:	429a      	cmp	r2, r3
 8008eb8:	d104      	bne.n	8008ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>
          frequency = HAL_RCC_GetSysClockFreq();
 8008eba:	f7ff fc3b 	bl	8008734 <HAL_RCC_GetSysClockFreq>
 8008ebe:	0003      	movs	r3, r0
 8008ec0:	617b      	str	r3, [r7, #20]
        break;
 8008ec2:	e1bf      	b.n	8009244 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8008ec4:	4b1b      	ldr	r3, [pc, #108]	; (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008ec6:	681a      	ldr	r2, [r3, #0]
 8008ec8:	2380      	movs	r3, #128	; 0x80
 8008eca:	00db      	lsls	r3, r3, #3
 8008ecc:	401a      	ands	r2, r3
 8008ece:	2380      	movs	r3, #128	; 0x80
 8008ed0:	00db      	lsls	r3, r3, #3
 8008ed2:	429a      	cmp	r2, r3
 8008ed4:	d107      	bne.n	8008ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
 8008ed6:	68fa      	ldr	r2, [r7, #12]
 8008ed8:	2380      	movs	r3, #128	; 0x80
 8008eda:	011b      	lsls	r3, r3, #4
 8008edc:	429a      	cmp	r2, r3
 8008ede:	d102      	bne.n	8008ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
          frequency = HSI_VALUE;
 8008ee0:	4b16      	ldr	r3, [pc, #88]	; (8008f3c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008ee2:	617b      	str	r3, [r7, #20]
        break;
 8008ee4:	e1ae      	b.n	8009244 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8008ee6:	4b13      	ldr	r3, [pc, #76]	; (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008ee8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008eea:	2202      	movs	r2, #2
 8008eec:	4013      	ands	r3, r2
 8008eee:	2b02      	cmp	r3, #2
 8008ef0:	d000      	beq.n	8008ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8008ef2:	e1a7      	b.n	8009244 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8008ef4:	68fa      	ldr	r2, [r7, #12]
 8008ef6:	23c0      	movs	r3, #192	; 0xc0
 8008ef8:	011b      	lsls	r3, r3, #4
 8008efa:	429a      	cmp	r2, r3
 8008efc:	d000      	beq.n	8008f00 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8008efe:	e1a1      	b.n	8009244 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
          frequency = LSE_VALUE;
 8008f00:	2380      	movs	r3, #128	; 0x80
 8008f02:	021b      	lsls	r3, r3, #8
 8008f04:	617b      	str	r3, [r7, #20]
        break;
 8008f06:	e19d      	b.n	8009244 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008f08:	4b0a      	ldr	r3, [pc, #40]	; (8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008f0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f0c:	0f9b      	lsrs	r3, r3, #30
 8008f0e:	079b      	lsls	r3, r3, #30
 8008f10:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d104      	bne.n	8008f22 <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
          frequency = HAL_RCC_GetSysClockFreq();
 8008f18:	f7ff fc0c 	bl	8008734 <HAL_RCC_GetSysClockFreq>
 8008f1c:	0003      	movs	r3, r0
 8008f1e:	617b      	str	r3, [r7, #20]
        break;
 8008f20:	e192      	b.n	8009248 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        else if (srcclk == RCC_ADCCLKSOURCE_HSI)
 8008f22:	68fa      	ldr	r2, [r7, #12]
 8008f24:	2380      	movs	r3, #128	; 0x80
 8008f26:	061b      	lsls	r3, r3, #24
 8008f28:	429a      	cmp	r2, r3
 8008f2a:	d10d      	bne.n	8008f48 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
          frequency = HSI_VALUE;
 8008f2c:	4b03      	ldr	r3, [pc, #12]	; (8008f3c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008f2e:	617b      	str	r3, [r7, #20]
        break;
 8008f30:	e18a      	b.n	8009248 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8008f32:	46c0      	nop			; (mov r8, r8)
 8008f34:	40021000 	.word	0x40021000
 8008f38:	0003d090 	.word	0x0003d090
 8008f3c:	00f42400 	.word	0x00f42400
 8008f40:	007a1200 	.word	0x007a1200
 8008f44:	00008012 	.word	0x00008012
        else if (srcclk == RCC_ADCCLKSOURCE_PLLADC)
 8008f48:	68fa      	ldr	r2, [r7, #12]
 8008f4a:	2380      	movs	r3, #128	; 0x80
 8008f4c:	05db      	lsls	r3, r3, #23
 8008f4e:	429a      	cmp	r2, r3
 8008f50:	d000      	beq.n	8008f54 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
 8008f52:	e179      	b.n	8009248 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8008f54:	4bc5      	ldr	r3, [pc, #788]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f56:	68da      	ldr	r2, [r3, #12]
 8008f58:	2380      	movs	r3, #128	; 0x80
 8008f5a:	025b      	lsls	r3, r3, #9
 8008f5c:	4013      	ands	r3, r2
 8008f5e:	d100      	bne.n	8008f62 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8008f60:	e172      	b.n	8009248 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008f62:	4bc2      	ldr	r3, [pc, #776]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f64:	68db      	ldr	r3, [r3, #12]
 8008f66:	0a1b      	lsrs	r3, r3, #8
 8008f68:	227f      	movs	r2, #127	; 0x7f
 8008f6a:	4013      	ands	r3, r2
 8008f6c:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	68ba      	ldr	r2, [r7, #8]
 8008f72:	435a      	muls	r2, r3
 8008f74:	4bbd      	ldr	r3, [pc, #756]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f76:	68db      	ldr	r3, [r3, #12]
 8008f78:	0c5b      	lsrs	r3, r3, #17
 8008f7a:	211f      	movs	r1, #31
 8008f7c:	400b      	ands	r3, r1
 8008f7e:	3301      	adds	r3, #1
 8008f80:	0019      	movs	r1, r3
 8008f82:	0010      	movs	r0, r2
 8008f84:	f7f7 f8be 	bl	8000104 <__udivsi3>
 8008f88:	0003      	movs	r3, r0
 8008f8a:	617b      	str	r3, [r7, #20]
        break;
 8008f8c:	e15c      	b.n	8009248 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8008f8e:	4bb7      	ldr	r3, [pc, #732]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008f90:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f92:	23c0      	movs	r3, #192	; 0xc0
 8008f94:	019b      	lsls	r3, r3, #6
 8008f96:	4013      	ands	r3, r2
 8008f98:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d104      	bne.n	8008faa <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008fa0:	f7ff fc54 	bl	800884c <HAL_RCC_GetPCLK1Freq>
 8008fa4:	0003      	movs	r3, r0
 8008fa6:	617b      	str	r3, [r7, #20]
        break;
 8008fa8:	e150      	b.n	800924c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8008faa:	68fa      	ldr	r2, [r7, #12]
 8008fac:	2380      	movs	r3, #128	; 0x80
 8008fae:	015b      	lsls	r3, r3, #5
 8008fb0:	429a      	cmp	r2, r3
 8008fb2:	d104      	bne.n	8008fbe <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
          frequency = HAL_RCC_GetSysClockFreq();
 8008fb4:	f7ff fbbe 	bl	8008734 <HAL_RCC_GetSysClockFreq>
 8008fb8:	0003      	movs	r3, r0
 8008fba:	617b      	str	r3, [r7, #20]
        break;
 8008fbc:	e146      	b.n	800924c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8008fbe:	4bab      	ldr	r3, [pc, #684]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008fc0:	681a      	ldr	r2, [r3, #0]
 8008fc2:	2380      	movs	r3, #128	; 0x80
 8008fc4:	00db      	lsls	r3, r3, #3
 8008fc6:	401a      	ands	r2, r3
 8008fc8:	2380      	movs	r3, #128	; 0x80
 8008fca:	00db      	lsls	r3, r3, #3
 8008fcc:	429a      	cmp	r2, r3
 8008fce:	d000      	beq.n	8008fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ea>
 8008fd0:	e13c      	b.n	800924c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8008fd2:	68fa      	ldr	r2, [r7, #12]
 8008fd4:	2380      	movs	r3, #128	; 0x80
 8008fd6:	019b      	lsls	r3, r3, #6
 8008fd8:	429a      	cmp	r2, r3
 8008fda:	d000      	beq.n	8008fde <HAL_RCCEx_GetPeriphCLKFreq+0x3f6>
 8008fdc:	e136      	b.n	800924c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          frequency = HSI_VALUE;
 8008fde:	4ba4      	ldr	r3, [pc, #656]	; (8009270 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8008fe0:	617b      	str	r3, [r7, #20]
        break;
 8008fe2:	e133      	b.n	800924c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        srcclk = __HAL_RCC_GET_I2S1_SOURCE();
 8008fe4:	4ba1      	ldr	r3, [pc, #644]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008fe6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008fe8:	23c0      	movs	r3, #192	; 0xc0
 8008fea:	021b      	lsls	r3, r3, #8
 8008fec:	4013      	ands	r3, r2
 8008fee:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2S1CLKSOURCE_PLL)
 8008ff0:	68fa      	ldr	r2, [r7, #12]
 8008ff2:	2380      	movs	r3, #128	; 0x80
 8008ff4:	01db      	lsls	r3, r3, #7
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	d11c      	bne.n	8009034 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8008ffa:	4b9c      	ldr	r3, [pc, #624]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008ffc:	68da      	ldr	r2, [r3, #12]
 8008ffe:	2380      	movs	r3, #128	; 0x80
 8009000:	025b      	lsls	r3, r3, #9
 8009002:	4013      	ands	r3, r2
 8009004:	d100      	bne.n	8009008 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
 8009006:	e123      	b.n	8009250 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8009008:	4b98      	ldr	r3, [pc, #608]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800900a:	68db      	ldr	r3, [r3, #12]
 800900c:	0a1b      	lsrs	r3, r3, #8
 800900e:	227f      	movs	r2, #127	; 0x7f
 8009010:	4013      	ands	r3, r2
 8009012:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 8009014:	693b      	ldr	r3, [r7, #16]
 8009016:	68ba      	ldr	r2, [r7, #8]
 8009018:	435a      	muls	r2, r3
 800901a:	4b94      	ldr	r3, [pc, #592]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800901c:	68db      	ldr	r3, [r3, #12]
 800901e:	0c5b      	lsrs	r3, r3, #17
 8009020:	211f      	movs	r1, #31
 8009022:	400b      	ands	r3, r1
 8009024:	3301      	adds	r3, #1
 8009026:	0019      	movs	r1, r3
 8009028:	0010      	movs	r0, r2
 800902a:	f7f7 f86b 	bl	8000104 <__udivsi3>
 800902e:	0003      	movs	r3, r0
 8009030:	617b      	str	r3, [r7, #20]
        break;
 8009032:	e10d      	b.n	8009250 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if (srcclk == RCC_I2S1CLKSOURCE_SYSCLK)
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d104      	bne.n	8009044 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
          frequency = HAL_RCC_GetSysClockFreq();
 800903a:	f7ff fb7b 	bl	8008734 <HAL_RCC_GetSysClockFreq>
 800903e:	0003      	movs	r3, r0
 8009040:	617b      	str	r3, [r7, #20]
        break;
 8009042:	e105      	b.n	8009250 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S1CLKSOURCE_HSI))
 8009044:	4b89      	ldr	r3, [pc, #548]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8009046:	681a      	ldr	r2, [r3, #0]
 8009048:	2380      	movs	r3, #128	; 0x80
 800904a:	00db      	lsls	r3, r3, #3
 800904c:	401a      	ands	r2, r3
 800904e:	2380      	movs	r3, #128	; 0x80
 8009050:	00db      	lsls	r3, r3, #3
 8009052:	429a      	cmp	r2, r3
 8009054:	d107      	bne.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
 8009056:	68fa      	ldr	r2, [r7, #12]
 8009058:	2380      	movs	r3, #128	; 0x80
 800905a:	021b      	lsls	r3, r3, #8
 800905c:	429a      	cmp	r2, r3
 800905e:	d102      	bne.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          frequency = HSI_VALUE;
 8009060:	4b83      	ldr	r3, [pc, #524]	; (8009270 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8009062:	617b      	str	r3, [r7, #20]
        break;
 8009064:	e0f4      	b.n	8009250 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if (srcclk == RCC_I2S1CLKSOURCE_EXT)
 8009066:	68fa      	ldr	r2, [r7, #12]
 8009068:	23c0      	movs	r3, #192	; 0xc0
 800906a:	021b      	lsls	r3, r3, #8
 800906c:	429a      	cmp	r2, r3
 800906e:	d000      	beq.n	8009072 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8009070:	e0ee      	b.n	8009250 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          frequency = EXTERNAL_I2S1_CLOCK_VALUE;
 8009072:	4b80      	ldr	r3, [pc, #512]	; (8009274 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
 8009074:	617b      	str	r3, [r7, #20]
        break;
 8009076:	e0eb      	b.n	8009250 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8009078:	4b7c      	ldr	r3, [pc, #496]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800907a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800907c:	23c0      	movs	r3, #192	; 0xc0
 800907e:	031b      	lsls	r3, r3, #12
 8009080:	4013      	ands	r3, r2
 8009082:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d104      	bne.n	8009094 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
          frequency = HAL_RCC_GetPCLK1Freq();
 800908a:	f7ff fbdf 	bl	800884c <HAL_RCC_GetPCLK1Freq>
 800908e:	0003      	movs	r3, r0
 8009090:	617b      	str	r3, [r7, #20]
        break;
 8009092:	e0df      	b.n	8009254 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8009094:	4b75      	ldr	r3, [pc, #468]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8009096:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009098:	2202      	movs	r2, #2
 800909a:	4013      	ands	r3, r2
 800909c:	2b02      	cmp	r3, #2
 800909e:	d108      	bne.n	80090b2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
 80090a0:	68fa      	ldr	r2, [r7, #12]
 80090a2:	2380      	movs	r3, #128	; 0x80
 80090a4:	02db      	lsls	r3, r3, #11
 80090a6:	429a      	cmp	r2, r3
 80090a8:	d103      	bne.n	80090b2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
          frequency = LSI_VALUE;
 80090aa:	23fa      	movs	r3, #250	; 0xfa
 80090ac:	01db      	lsls	r3, r3, #7
 80090ae:	617b      	str	r3, [r7, #20]
 80090b0:	e021      	b.n	80090f6 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 80090b2:	4b6e      	ldr	r3, [pc, #440]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80090b4:	681a      	ldr	r2, [r3, #0]
 80090b6:	2380      	movs	r3, #128	; 0x80
 80090b8:	00db      	lsls	r3, r3, #3
 80090ba:	401a      	ands	r2, r3
 80090bc:	2380      	movs	r3, #128	; 0x80
 80090be:	00db      	lsls	r3, r3, #3
 80090c0:	429a      	cmp	r2, r3
 80090c2:	d107      	bne.n	80090d4 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 80090c4:	68fa      	ldr	r2, [r7, #12]
 80090c6:	2380      	movs	r3, #128	; 0x80
 80090c8:	031b      	lsls	r3, r3, #12
 80090ca:	429a      	cmp	r2, r3
 80090cc:	d102      	bne.n	80090d4 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
          frequency = HSI_VALUE;
 80090ce:	4b68      	ldr	r3, [pc, #416]	; (8009270 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 80090d0:	617b      	str	r3, [r7, #20]
 80090d2:	e010      	b.n	80090f6 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 80090d4:	4b65      	ldr	r3, [pc, #404]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80090d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090d8:	2202      	movs	r2, #2
 80090da:	4013      	ands	r3, r2
 80090dc:	2b02      	cmp	r3, #2
 80090de:	d000      	beq.n	80090e2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80090e0:	e0b8      	b.n	8009254 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 80090e2:	68fa      	ldr	r2, [r7, #12]
 80090e4:	23c0      	movs	r3, #192	; 0xc0
 80090e6:	031b      	lsls	r3, r3, #12
 80090e8:	429a      	cmp	r2, r3
 80090ea:	d000      	beq.n	80090ee <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80090ec:	e0b2      	b.n	8009254 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          frequency = LSE_VALUE;
 80090ee:	2380      	movs	r3, #128	; 0x80
 80090f0:	021b      	lsls	r3, r3, #8
 80090f2:	617b      	str	r3, [r7, #20]
        break;
 80090f4:	e0ae      	b.n	8009254 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 80090f6:	e0ad      	b.n	8009254 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80090f8:	4b5c      	ldr	r3, [pc, #368]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80090fa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80090fc:	23c0      	movs	r3, #192	; 0xc0
 80090fe:	039b      	lsls	r3, r3, #14
 8009100:	4013      	ands	r3, r2
 8009102:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d104      	bne.n	8009114 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
          frequency = HAL_RCC_GetPCLK1Freq();
 800910a:	f7ff fb9f 	bl	800884c <HAL_RCC_GetPCLK1Freq>
 800910e:	0003      	movs	r3, r0
 8009110:	617b      	str	r3, [r7, #20]
        break;
 8009112:	e0a1      	b.n	8009258 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8009114:	4b55      	ldr	r3, [pc, #340]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8009116:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009118:	2202      	movs	r2, #2
 800911a:	4013      	ands	r3, r2
 800911c:	2b02      	cmp	r3, #2
 800911e:	d108      	bne.n	8009132 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8009120:	68fa      	ldr	r2, [r7, #12]
 8009122:	2380      	movs	r3, #128	; 0x80
 8009124:	035b      	lsls	r3, r3, #13
 8009126:	429a      	cmp	r2, r3
 8009128:	d103      	bne.n	8009132 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = LSI_VALUE;
 800912a:	23fa      	movs	r3, #250	; 0xfa
 800912c:	01db      	lsls	r3, r3, #7
 800912e:	617b      	str	r3, [r7, #20]
 8009130:	e021      	b.n	8009176 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8009132:	4b4e      	ldr	r3, [pc, #312]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8009134:	681a      	ldr	r2, [r3, #0]
 8009136:	2380      	movs	r3, #128	; 0x80
 8009138:	00db      	lsls	r3, r3, #3
 800913a:	401a      	ands	r2, r3
 800913c:	2380      	movs	r3, #128	; 0x80
 800913e:	00db      	lsls	r3, r3, #3
 8009140:	429a      	cmp	r2, r3
 8009142:	d107      	bne.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
 8009144:	68fa      	ldr	r2, [r7, #12]
 8009146:	2380      	movs	r3, #128	; 0x80
 8009148:	039b      	lsls	r3, r3, #14
 800914a:	429a      	cmp	r2, r3
 800914c:	d102      	bne.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
          frequency = HSI_VALUE;
 800914e:	4b48      	ldr	r3, [pc, #288]	; (8009270 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8009150:	617b      	str	r3, [r7, #20]
 8009152:	e010      	b.n	8009176 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8009154:	4b45      	ldr	r3, [pc, #276]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8009156:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009158:	2202      	movs	r2, #2
 800915a:	4013      	ands	r3, r2
 800915c:	2b02      	cmp	r3, #2
 800915e:	d000      	beq.n	8009162 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8009160:	e07a      	b.n	8009258 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
 8009162:	68fa      	ldr	r2, [r7, #12]
 8009164:	23c0      	movs	r3, #192	; 0xc0
 8009166:	039b      	lsls	r3, r3, #14
 8009168:	429a      	cmp	r2, r3
 800916a:	d000      	beq.n	800916e <HAL_RCCEx_GetPeriphCLKFreq+0x586>
 800916c:	e074      	b.n	8009258 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          frequency = LSE_VALUE;
 800916e:	2380      	movs	r3, #128	; 0x80
 8009170:	021b      	lsls	r3, r3, #8
 8009172:	617b      	str	r3, [r7, #20]
        break;
 8009174:	e070      	b.n	8009258 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
 8009176:	e06f      	b.n	8009258 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL);
 8009178:	4b3c      	ldr	r3, [pc, #240]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800917a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800917c:	2380      	movs	r3, #128	; 0x80
 800917e:	03db      	lsls	r3, r3, #15
 8009180:	4013      	ands	r3, r2
 8009182:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM1CLKSOURCE_PLL) /* PLL ? */
 8009184:	68fa      	ldr	r2, [r7, #12]
 8009186:	2380      	movs	r3, #128	; 0x80
 8009188:	03db      	lsls	r3, r3, #15
 800918a:	429a      	cmp	r2, r3
 800918c:	d11b      	bne.n	80091c6 <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 800918e:	4b37      	ldr	r3, [pc, #220]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8009190:	68da      	ldr	r2, [r3, #12]
 8009192:	2380      	movs	r3, #128	; 0x80
 8009194:	045b      	lsls	r3, r3, #17
 8009196:	4013      	ands	r3, r2
 8009198:	d060      	beq.n	800925c <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800919a:	4b34      	ldr	r3, [pc, #208]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800919c:	68db      	ldr	r3, [r3, #12]
 800919e:	0a1b      	lsrs	r3, r3, #8
 80091a0:	227f      	movs	r2, #127	; 0x7f
 80091a2:	4013      	ands	r3, r2
 80091a4:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 80091a6:	693b      	ldr	r3, [r7, #16]
 80091a8:	68ba      	ldr	r2, [r7, #8]
 80091aa:	435a      	muls	r2, r3
 80091ac:	4b2f      	ldr	r3, [pc, #188]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80091ae:	68db      	ldr	r3, [r3, #12]
 80091b0:	0e5b      	lsrs	r3, r3, #25
 80091b2:	2107      	movs	r1, #7
 80091b4:	400b      	ands	r3, r1
 80091b6:	3301      	adds	r3, #1
 80091b8:	0019      	movs	r1, r3
 80091ba:	0010      	movs	r0, r2
 80091bc:	f7f6 ffa2 	bl	8000104 <__udivsi3>
 80091c0:	0003      	movs	r3, r0
 80091c2:	617b      	str	r3, [r7, #20]
        break;
 80091c4:	e04a      	b.n	800925c <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        else if (srcclk == RCC_TIM1CLKSOURCE_PCLK1) /* PCLK1 ? */
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d147      	bne.n	800925c <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          frequency = HAL_RCC_GetPCLK1Freq();
 80091cc:	f7ff fb3e 	bl	800884c <HAL_RCC_GetPCLK1Freq>
 80091d0:	0003      	movs	r3, r0
 80091d2:	617b      	str	r3, [r7, #20]
        break;
 80091d4:	e042      	b.n	800925c <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM15SEL);
 80091d6:	4b25      	ldr	r3, [pc, #148]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80091d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80091da:	2380      	movs	r3, #128	; 0x80
 80091dc:	045b      	lsls	r3, r3, #17
 80091de:	4013      	ands	r3, r2
 80091e0:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM15CLKSOURCE_PLL) /* PLL ? */
 80091e2:	68fa      	ldr	r2, [r7, #12]
 80091e4:	2380      	movs	r3, #128	; 0x80
 80091e6:	045b      	lsls	r3, r3, #17
 80091e8:	429a      	cmp	r2, r3
 80091ea:	d11b      	bne.n	8009224 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 80091ec:	4b1f      	ldr	r3, [pc, #124]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80091ee:	68da      	ldr	r2, [r3, #12]
 80091f0:	2380      	movs	r3, #128	; 0x80
 80091f2:	045b      	lsls	r3, r3, #17
 80091f4:	4013      	ands	r3, r2
 80091f6:	d033      	beq.n	8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80091f8:	4b1c      	ldr	r3, [pc, #112]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80091fa:	68db      	ldr	r3, [r3, #12]
 80091fc:	0a1b      	lsrs	r3, r3, #8
 80091fe:	227f      	movs	r2, #127	; 0x7f
 8009200:	4013      	ands	r3, r2
 8009202:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 8009204:	693b      	ldr	r3, [r7, #16]
 8009206:	68ba      	ldr	r2, [r7, #8]
 8009208:	435a      	muls	r2, r3
 800920a:	4b18      	ldr	r3, [pc, #96]	; (800926c <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800920c:	68db      	ldr	r3, [r3, #12]
 800920e:	0e5b      	lsrs	r3, r3, #25
 8009210:	2107      	movs	r1, #7
 8009212:	400b      	ands	r3, r1
 8009214:	3301      	adds	r3, #1
 8009216:	0019      	movs	r1, r3
 8009218:	0010      	movs	r0, r2
 800921a:	f7f6 ff73 	bl	8000104 <__udivsi3>
 800921e:	0003      	movs	r3, r0
 8009220:	617b      	str	r3, [r7, #20]
        break;
 8009222:	e01d      	b.n	8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        else if (srcclk == RCC_TIM15CLKSOURCE_PCLK1) /* PCLK1 ? */
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d11a      	bne.n	8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
          frequency = HAL_RCC_GetPCLK1Freq();
 800922a:	f7ff fb0f 	bl	800884c <HAL_RCC_GetPCLK1Freq>
 800922e:	0003      	movs	r3, r0
 8009230:	617b      	str	r3, [r7, #20]
        break;
 8009232:	e015      	b.n	8009260 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        break;
 8009234:	46c0      	nop			; (mov r8, r8)
 8009236:	e014      	b.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8009238:	46c0      	nop			; (mov r8, r8)
 800923a:	e012      	b.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 800923c:	46c0      	nop			; (mov r8, r8)
 800923e:	e010      	b.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8009240:	46c0      	nop			; (mov r8, r8)
 8009242:	e00e      	b.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8009244:	46c0      	nop			; (mov r8, r8)
 8009246:	e00c      	b.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8009248:	46c0      	nop			; (mov r8, r8)
 800924a:	e00a      	b.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 800924c:	46c0      	nop			; (mov r8, r8)
 800924e:	e008      	b.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8009250:	46c0      	nop			; (mov r8, r8)
 8009252:	e006      	b.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8009254:	46c0      	nop			; (mov r8, r8)
 8009256:	e004      	b.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8009258:	46c0      	nop			; (mov r8, r8)
 800925a:	e002      	b.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 800925c:	46c0      	nop			; (mov r8, r8)
 800925e:	e000      	b.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8009260:	46c0      	nop			; (mov r8, r8)
    }
  }

  return (frequency);
 8009262:	697b      	ldr	r3, [r7, #20]
}
 8009264:	0018      	movs	r0, r3
 8009266:	46bd      	mov	sp, r7
 8009268:	b006      	add	sp, #24
 800926a:	bd80      	pop	{r7, pc}
 800926c:	40021000 	.word	0x40021000
 8009270:	00f42400 	.word	0x00f42400
 8009274:	0000bb80 	.word	0x0000bb80

08009278 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b084      	sub	sp, #16
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d101      	bne.n	800928a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009286:	2301      	movs	r3, #1
 8009288:	e0a8      	b.n	80093dc <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800928e:	2b00      	cmp	r3, #0
 8009290:	d109      	bne.n	80092a6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	685a      	ldr	r2, [r3, #4]
 8009296:	2382      	movs	r3, #130	; 0x82
 8009298:	005b      	lsls	r3, r3, #1
 800929a:	429a      	cmp	r2, r3
 800929c:	d009      	beq.n	80092b2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2200      	movs	r2, #0
 80092a2:	61da      	str	r2, [r3, #28]
 80092a4:	e005      	b.n	80092b2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2200      	movs	r2, #0
 80092aa:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2200      	movs	r2, #0
 80092b0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2200      	movs	r2, #0
 80092b6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	225d      	movs	r2, #93	; 0x5d
 80092bc:	5c9b      	ldrb	r3, [r3, r2]
 80092be:	b2db      	uxtb	r3, r3
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d107      	bne.n	80092d4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	225c      	movs	r2, #92	; 0x5c
 80092c8:	2100      	movs	r1, #0
 80092ca:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	0018      	movs	r0, r3
 80092d0:	f7fb fe08 	bl	8004ee4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	225d      	movs	r2, #93	; 0x5d
 80092d8:	2102      	movs	r1, #2
 80092da:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	681a      	ldr	r2, [r3, #0]
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	2140      	movs	r1, #64	; 0x40
 80092e8:	438a      	bics	r2, r1
 80092ea:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	68da      	ldr	r2, [r3, #12]
 80092f0:	23e0      	movs	r3, #224	; 0xe0
 80092f2:	00db      	lsls	r3, r3, #3
 80092f4:	429a      	cmp	r2, r3
 80092f6:	d902      	bls.n	80092fe <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80092f8:	2300      	movs	r3, #0
 80092fa:	60fb      	str	r3, [r7, #12]
 80092fc:	e002      	b.n	8009304 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80092fe:	2380      	movs	r3, #128	; 0x80
 8009300:	015b      	lsls	r3, r3, #5
 8009302:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	68da      	ldr	r2, [r3, #12]
 8009308:	23f0      	movs	r3, #240	; 0xf0
 800930a:	011b      	lsls	r3, r3, #4
 800930c:	429a      	cmp	r2, r3
 800930e:	d008      	beq.n	8009322 <HAL_SPI_Init+0xaa>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	68da      	ldr	r2, [r3, #12]
 8009314:	23e0      	movs	r3, #224	; 0xe0
 8009316:	00db      	lsls	r3, r3, #3
 8009318:	429a      	cmp	r2, r3
 800931a:	d002      	beq.n	8009322 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2200      	movs	r2, #0
 8009320:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	685a      	ldr	r2, [r3, #4]
 8009326:	2382      	movs	r3, #130	; 0x82
 8009328:	005b      	lsls	r3, r3, #1
 800932a:	401a      	ands	r2, r3
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	6899      	ldr	r1, [r3, #8]
 8009330:	2384      	movs	r3, #132	; 0x84
 8009332:	021b      	lsls	r3, r3, #8
 8009334:	400b      	ands	r3, r1
 8009336:	431a      	orrs	r2, r3
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	691b      	ldr	r3, [r3, #16]
 800933c:	2102      	movs	r1, #2
 800933e:	400b      	ands	r3, r1
 8009340:	431a      	orrs	r2, r3
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	695b      	ldr	r3, [r3, #20]
 8009346:	2101      	movs	r1, #1
 8009348:	400b      	ands	r3, r1
 800934a:	431a      	orrs	r2, r3
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	6999      	ldr	r1, [r3, #24]
 8009350:	2380      	movs	r3, #128	; 0x80
 8009352:	009b      	lsls	r3, r3, #2
 8009354:	400b      	ands	r3, r1
 8009356:	431a      	orrs	r2, r3
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	69db      	ldr	r3, [r3, #28]
 800935c:	2138      	movs	r1, #56	; 0x38
 800935e:	400b      	ands	r3, r1
 8009360:	431a      	orrs	r2, r3
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6a1b      	ldr	r3, [r3, #32]
 8009366:	2180      	movs	r1, #128	; 0x80
 8009368:	400b      	ands	r3, r1
 800936a:	431a      	orrs	r2, r3
 800936c:	0011      	movs	r1, r2
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009372:	2380      	movs	r3, #128	; 0x80
 8009374:	019b      	lsls	r3, r3, #6
 8009376:	401a      	ands	r2, r3
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	430a      	orrs	r2, r1
 800937e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	699b      	ldr	r3, [r3, #24]
 8009384:	0c1b      	lsrs	r3, r3, #16
 8009386:	2204      	movs	r2, #4
 8009388:	401a      	ands	r2, r3
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800938e:	2110      	movs	r1, #16
 8009390:	400b      	ands	r3, r1
 8009392:	431a      	orrs	r2, r3
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009398:	2108      	movs	r1, #8
 800939a:	400b      	ands	r3, r1
 800939c:	431a      	orrs	r2, r3
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	68d9      	ldr	r1, [r3, #12]
 80093a2:	23f0      	movs	r3, #240	; 0xf0
 80093a4:	011b      	lsls	r3, r3, #4
 80093a6:	400b      	ands	r3, r1
 80093a8:	431a      	orrs	r2, r3
 80093aa:	0011      	movs	r1, r2
 80093ac:	68fa      	ldr	r2, [r7, #12]
 80093ae:	2380      	movs	r3, #128	; 0x80
 80093b0:	015b      	lsls	r3, r3, #5
 80093b2:	401a      	ands	r2, r3
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	430a      	orrs	r2, r1
 80093ba:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	69da      	ldr	r2, [r3, #28]
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	4907      	ldr	r1, [pc, #28]	; (80093e4 <HAL_SPI_Init+0x16c>)
 80093c8:	400a      	ands	r2, r1
 80093ca:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2200      	movs	r2, #0
 80093d0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	225d      	movs	r2, #93	; 0x5d
 80093d6:	2101      	movs	r1, #1
 80093d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80093da:	2300      	movs	r3, #0
}
 80093dc:	0018      	movs	r0, r3
 80093de:	46bd      	mov	sp, r7
 80093e0:	b004      	add	sp, #16
 80093e2:	bd80      	pop	{r7, pc}
 80093e4:	fffff7ff 	.word	0xfffff7ff

080093e8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b088      	sub	sp, #32
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	60f8      	str	r0, [r7, #12]
 80093f0:	60b9      	str	r1, [r7, #8]
 80093f2:	603b      	str	r3, [r7, #0]
 80093f4:	1dbb      	adds	r3, r7, #6
 80093f6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80093f8:	231f      	movs	r3, #31
 80093fa:	18fb      	adds	r3, r7, r3
 80093fc:	2200      	movs	r2, #0
 80093fe:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	225c      	movs	r2, #92	; 0x5c
 8009404:	5c9b      	ldrb	r3, [r3, r2]
 8009406:	2b01      	cmp	r3, #1
 8009408:	d101      	bne.n	800940e <HAL_SPI_Transmit+0x26>
 800940a:	2302      	movs	r3, #2
 800940c:	e140      	b.n	8009690 <HAL_SPI_Transmit+0x2a8>
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	225c      	movs	r2, #92	; 0x5c
 8009412:	2101      	movs	r1, #1
 8009414:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009416:	f7fc f903 	bl	8005620 <HAL_GetTick>
 800941a:	0003      	movs	r3, r0
 800941c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800941e:	2316      	movs	r3, #22
 8009420:	18fb      	adds	r3, r7, r3
 8009422:	1dba      	adds	r2, r7, #6
 8009424:	8812      	ldrh	r2, [r2, #0]
 8009426:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	225d      	movs	r2, #93	; 0x5d
 800942c:	5c9b      	ldrb	r3, [r3, r2]
 800942e:	b2db      	uxtb	r3, r3
 8009430:	2b01      	cmp	r3, #1
 8009432:	d004      	beq.n	800943e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8009434:	231f      	movs	r3, #31
 8009436:	18fb      	adds	r3, r7, r3
 8009438:	2202      	movs	r2, #2
 800943a:	701a      	strb	r2, [r3, #0]
    goto error;
 800943c:	e11d      	b.n	800967a <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d003      	beq.n	800944c <HAL_SPI_Transmit+0x64>
 8009444:	1dbb      	adds	r3, r7, #6
 8009446:	881b      	ldrh	r3, [r3, #0]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d104      	bne.n	8009456 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800944c:	231f      	movs	r3, #31
 800944e:	18fb      	adds	r3, r7, r3
 8009450:	2201      	movs	r2, #1
 8009452:	701a      	strb	r2, [r3, #0]
    goto error;
 8009454:	e111      	b.n	800967a <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	225d      	movs	r2, #93	; 0x5d
 800945a:	2103      	movs	r1, #3
 800945c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	2200      	movs	r2, #0
 8009462:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	68ba      	ldr	r2, [r7, #8]
 8009468:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	1dba      	adds	r2, r7, #6
 800946e:	8812      	ldrh	r2, [r2, #0]
 8009470:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	1dba      	adds	r2, r7, #6
 8009476:	8812      	ldrh	r2, [r2, #0]
 8009478:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	2200      	movs	r2, #0
 800947e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	2244      	movs	r2, #68	; 0x44
 8009484:	2100      	movs	r1, #0
 8009486:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	2246      	movs	r2, #70	; 0x46
 800948c:	2100      	movs	r1, #0
 800948e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	2200      	movs	r2, #0
 8009494:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	2200      	movs	r2, #0
 800949a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	689a      	ldr	r2, [r3, #8]
 80094a0:	2380      	movs	r3, #128	; 0x80
 80094a2:	021b      	lsls	r3, r3, #8
 80094a4:	429a      	cmp	r2, r3
 80094a6:	d110      	bne.n	80094ca <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	681a      	ldr	r2, [r3, #0]
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	2140      	movs	r1, #64	; 0x40
 80094b4:	438a      	bics	r2, r1
 80094b6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	681a      	ldr	r2, [r3, #0]
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	2180      	movs	r1, #128	; 0x80
 80094c4:	01c9      	lsls	r1, r1, #7
 80094c6:	430a      	orrs	r2, r1
 80094c8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	2240      	movs	r2, #64	; 0x40
 80094d2:	4013      	ands	r3, r2
 80094d4:	2b40      	cmp	r3, #64	; 0x40
 80094d6:	d007      	beq.n	80094e8 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	681a      	ldr	r2, [r3, #0]
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	2140      	movs	r1, #64	; 0x40
 80094e4:	430a      	orrs	r2, r1
 80094e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	68da      	ldr	r2, [r3, #12]
 80094ec:	23e0      	movs	r3, #224	; 0xe0
 80094ee:	00db      	lsls	r3, r3, #3
 80094f0:	429a      	cmp	r2, r3
 80094f2:	d94e      	bls.n	8009592 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	685b      	ldr	r3, [r3, #4]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d004      	beq.n	8009506 <HAL_SPI_Transmit+0x11e>
 80094fc:	2316      	movs	r3, #22
 80094fe:	18fb      	adds	r3, r7, r3
 8009500:	881b      	ldrh	r3, [r3, #0]
 8009502:	2b01      	cmp	r3, #1
 8009504:	d13f      	bne.n	8009586 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800950a:	881a      	ldrh	r2, [r3, #0]
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009516:	1c9a      	adds	r2, r3, #2
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009520:	b29b      	uxth	r3, r3
 8009522:	3b01      	subs	r3, #1
 8009524:	b29a      	uxth	r2, r3
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800952a:	e02c      	b.n	8009586 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	689b      	ldr	r3, [r3, #8]
 8009532:	2202      	movs	r2, #2
 8009534:	4013      	ands	r3, r2
 8009536:	2b02      	cmp	r3, #2
 8009538:	d112      	bne.n	8009560 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800953e:	881a      	ldrh	r2, [r3, #0]
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800954a:	1c9a      	adds	r2, r3, #2
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009554:	b29b      	uxth	r3, r3
 8009556:	3b01      	subs	r3, #1
 8009558:	b29a      	uxth	r2, r3
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800955e:	e012      	b.n	8009586 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009560:	f7fc f85e 	bl	8005620 <HAL_GetTick>
 8009564:	0002      	movs	r2, r0
 8009566:	69bb      	ldr	r3, [r7, #24]
 8009568:	1ad3      	subs	r3, r2, r3
 800956a:	683a      	ldr	r2, [r7, #0]
 800956c:	429a      	cmp	r2, r3
 800956e:	d802      	bhi.n	8009576 <HAL_SPI_Transmit+0x18e>
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	3301      	adds	r3, #1
 8009574:	d102      	bne.n	800957c <HAL_SPI_Transmit+0x194>
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d104      	bne.n	8009586 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 800957c:	231f      	movs	r3, #31
 800957e:	18fb      	adds	r3, r7, r3
 8009580:	2203      	movs	r2, #3
 8009582:	701a      	strb	r2, [r3, #0]
          goto error;
 8009584:	e079      	b.n	800967a <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800958a:	b29b      	uxth	r3, r3
 800958c:	2b00      	cmp	r3, #0
 800958e:	d1cd      	bne.n	800952c <HAL_SPI_Transmit+0x144>
 8009590:	e04f      	b.n	8009632 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	685b      	ldr	r3, [r3, #4]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d004      	beq.n	80095a4 <HAL_SPI_Transmit+0x1bc>
 800959a:	2316      	movs	r3, #22
 800959c:	18fb      	adds	r3, r7, r3
 800959e:	881b      	ldrh	r3, [r3, #0]
 80095a0:	2b01      	cmp	r3, #1
 80095a2:	d141      	bne.n	8009628 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	330c      	adds	r3, #12
 80095ae:	7812      	ldrb	r2, [r2, #0]
 80095b0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095b6:	1c5a      	adds	r2, r3, #1
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80095c0:	b29b      	uxth	r3, r3
 80095c2:	3b01      	subs	r3, #1
 80095c4:	b29a      	uxth	r2, r3
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80095ca:	e02d      	b.n	8009628 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	689b      	ldr	r3, [r3, #8]
 80095d2:	2202      	movs	r2, #2
 80095d4:	4013      	ands	r3, r2
 80095d6:	2b02      	cmp	r3, #2
 80095d8:	d113      	bne.n	8009602 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	330c      	adds	r3, #12
 80095e4:	7812      	ldrb	r2, [r2, #0]
 80095e6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095ec:	1c5a      	adds	r2, r3, #1
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80095f6:	b29b      	uxth	r3, r3
 80095f8:	3b01      	subs	r3, #1
 80095fa:	b29a      	uxth	r2, r3
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009600:	e012      	b.n	8009628 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009602:	f7fc f80d 	bl	8005620 <HAL_GetTick>
 8009606:	0002      	movs	r2, r0
 8009608:	69bb      	ldr	r3, [r7, #24]
 800960a:	1ad3      	subs	r3, r2, r3
 800960c:	683a      	ldr	r2, [r7, #0]
 800960e:	429a      	cmp	r2, r3
 8009610:	d802      	bhi.n	8009618 <HAL_SPI_Transmit+0x230>
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	3301      	adds	r3, #1
 8009616:	d102      	bne.n	800961e <HAL_SPI_Transmit+0x236>
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d104      	bne.n	8009628 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 800961e:	231f      	movs	r3, #31
 8009620:	18fb      	adds	r3, r7, r3
 8009622:	2203      	movs	r2, #3
 8009624:	701a      	strb	r2, [r3, #0]
          goto error;
 8009626:	e028      	b.n	800967a <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800962c:	b29b      	uxth	r3, r3
 800962e:	2b00      	cmp	r3, #0
 8009630:	d1cc      	bne.n	80095cc <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009632:	69ba      	ldr	r2, [r7, #24]
 8009634:	6839      	ldr	r1, [r7, #0]
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	0018      	movs	r0, r3
 800963a:	f000 fde9 	bl	800a210 <SPI_EndRxTxTransaction>
 800963e:	1e03      	subs	r3, r0, #0
 8009640:	d002      	beq.n	8009648 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	2220      	movs	r2, #32
 8009646:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	689b      	ldr	r3, [r3, #8]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d10a      	bne.n	8009666 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009650:	2300      	movs	r3, #0
 8009652:	613b      	str	r3, [r7, #16]
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	68db      	ldr	r3, [r3, #12]
 800965a:	613b      	str	r3, [r7, #16]
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	689b      	ldr	r3, [r3, #8]
 8009662:	613b      	str	r3, [r7, #16]
 8009664:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800966a:	2b00      	cmp	r3, #0
 800966c:	d004      	beq.n	8009678 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 800966e:	231f      	movs	r3, #31
 8009670:	18fb      	adds	r3, r7, r3
 8009672:	2201      	movs	r2, #1
 8009674:	701a      	strb	r2, [r3, #0]
 8009676:	e000      	b.n	800967a <HAL_SPI_Transmit+0x292>
  }

error:
 8009678:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	225d      	movs	r2, #93	; 0x5d
 800967e:	2101      	movs	r1, #1
 8009680:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	225c      	movs	r2, #92	; 0x5c
 8009686:	2100      	movs	r1, #0
 8009688:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800968a:	231f      	movs	r3, #31
 800968c:	18fb      	adds	r3, r7, r3
 800968e:	781b      	ldrb	r3, [r3, #0]
}
 8009690:	0018      	movs	r0, r3
 8009692:	46bd      	mov	sp, r7
 8009694:	b008      	add	sp, #32
 8009696:	bd80      	pop	{r7, pc}

08009698 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009698:	b590      	push	{r4, r7, lr}
 800969a:	b089      	sub	sp, #36	; 0x24
 800969c:	af02      	add	r7, sp, #8
 800969e:	60f8      	str	r0, [r7, #12]
 80096a0:	60b9      	str	r1, [r7, #8]
 80096a2:	603b      	str	r3, [r7, #0]
 80096a4:	1dbb      	adds	r3, r7, #6
 80096a6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80096a8:	2317      	movs	r3, #23
 80096aa:	18fb      	adds	r3, r7, r3
 80096ac:	2200      	movs	r2, #0
 80096ae:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	685a      	ldr	r2, [r3, #4]
 80096b4:	2382      	movs	r3, #130	; 0x82
 80096b6:	005b      	lsls	r3, r3, #1
 80096b8:	429a      	cmp	r2, r3
 80096ba:	d113      	bne.n	80096e4 <HAL_SPI_Receive+0x4c>
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	689b      	ldr	r3, [r3, #8]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d10f      	bne.n	80096e4 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	225d      	movs	r2, #93	; 0x5d
 80096c8:	2104      	movs	r1, #4
 80096ca:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80096cc:	1dbb      	adds	r3, r7, #6
 80096ce:	881c      	ldrh	r4, [r3, #0]
 80096d0:	68ba      	ldr	r2, [r7, #8]
 80096d2:	68b9      	ldr	r1, [r7, #8]
 80096d4:	68f8      	ldr	r0, [r7, #12]
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	9300      	str	r3, [sp, #0]
 80096da:	0023      	movs	r3, r4
 80096dc:	f000 f928 	bl	8009930 <HAL_SPI_TransmitReceive>
 80096e0:	0003      	movs	r3, r0
 80096e2:	e11c      	b.n	800991e <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	225c      	movs	r2, #92	; 0x5c
 80096e8:	5c9b      	ldrb	r3, [r3, r2]
 80096ea:	2b01      	cmp	r3, #1
 80096ec:	d101      	bne.n	80096f2 <HAL_SPI_Receive+0x5a>
 80096ee:	2302      	movs	r3, #2
 80096f0:	e115      	b.n	800991e <HAL_SPI_Receive+0x286>
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	225c      	movs	r2, #92	; 0x5c
 80096f6:	2101      	movs	r1, #1
 80096f8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80096fa:	f7fb ff91 	bl	8005620 <HAL_GetTick>
 80096fe:	0003      	movs	r3, r0
 8009700:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	225d      	movs	r2, #93	; 0x5d
 8009706:	5c9b      	ldrb	r3, [r3, r2]
 8009708:	b2db      	uxtb	r3, r3
 800970a:	2b01      	cmp	r3, #1
 800970c:	d004      	beq.n	8009718 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 800970e:	2317      	movs	r3, #23
 8009710:	18fb      	adds	r3, r7, r3
 8009712:	2202      	movs	r2, #2
 8009714:	701a      	strb	r2, [r3, #0]
    goto error;
 8009716:	e0f7      	b.n	8009908 <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d003      	beq.n	8009726 <HAL_SPI_Receive+0x8e>
 800971e:	1dbb      	adds	r3, r7, #6
 8009720:	881b      	ldrh	r3, [r3, #0]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d104      	bne.n	8009730 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 8009726:	2317      	movs	r3, #23
 8009728:	18fb      	adds	r3, r7, r3
 800972a:	2201      	movs	r2, #1
 800972c:	701a      	strb	r2, [r3, #0]
    goto error;
 800972e:	e0eb      	b.n	8009908 <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	225d      	movs	r2, #93	; 0x5d
 8009734:	2104      	movs	r1, #4
 8009736:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	2200      	movs	r2, #0
 800973c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	68ba      	ldr	r2, [r7, #8]
 8009742:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	1dba      	adds	r2, r7, #6
 8009748:	2144      	movs	r1, #68	; 0x44
 800974a:	8812      	ldrh	r2, [r2, #0]
 800974c:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	1dba      	adds	r2, r7, #6
 8009752:	2146      	movs	r1, #70	; 0x46
 8009754:	8812      	ldrh	r2, [r2, #0]
 8009756:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	2200      	movs	r2, #0
 800975c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	2200      	movs	r2, #0
 8009762:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	2200      	movs	r2, #0
 8009768:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	2200      	movs	r2, #0
 800976e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	2200      	movs	r2, #0
 8009774:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	68da      	ldr	r2, [r3, #12]
 800977a:	23e0      	movs	r3, #224	; 0xe0
 800977c:	00db      	lsls	r3, r3, #3
 800977e:	429a      	cmp	r2, r3
 8009780:	d908      	bls.n	8009794 <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	685a      	ldr	r2, [r3, #4]
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	4966      	ldr	r1, [pc, #408]	; (8009928 <HAL_SPI_Receive+0x290>)
 800978e:	400a      	ands	r2, r1
 8009790:	605a      	str	r2, [r3, #4]
 8009792:	e008      	b.n	80097a6 <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	685a      	ldr	r2, [r3, #4]
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	2180      	movs	r1, #128	; 0x80
 80097a0:	0149      	lsls	r1, r1, #5
 80097a2:	430a      	orrs	r2, r1
 80097a4:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	689a      	ldr	r2, [r3, #8]
 80097aa:	2380      	movs	r3, #128	; 0x80
 80097ac:	021b      	lsls	r3, r3, #8
 80097ae:	429a      	cmp	r2, r3
 80097b0:	d10f      	bne.n	80097d2 <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	681a      	ldr	r2, [r3, #0]
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	2140      	movs	r1, #64	; 0x40
 80097be:	438a      	bics	r2, r1
 80097c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	681a      	ldr	r2, [r3, #0]
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	4957      	ldr	r1, [pc, #348]	; (800992c <HAL_SPI_Receive+0x294>)
 80097ce:	400a      	ands	r2, r1
 80097d0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	2240      	movs	r2, #64	; 0x40
 80097da:	4013      	ands	r3, r2
 80097dc:	2b40      	cmp	r3, #64	; 0x40
 80097de:	d007      	beq.n	80097f0 <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	681a      	ldr	r2, [r3, #0]
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	2140      	movs	r1, #64	; 0x40
 80097ec:	430a      	orrs	r2, r1
 80097ee:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	68da      	ldr	r2, [r3, #12]
 80097f4:	23e0      	movs	r3, #224	; 0xe0
 80097f6:	00db      	lsls	r3, r3, #3
 80097f8:	429a      	cmp	r2, r3
 80097fa:	d900      	bls.n	80097fe <HAL_SPI_Receive+0x166>
 80097fc:	e069      	b.n	80098d2 <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80097fe:	e031      	b.n	8009864 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	689b      	ldr	r3, [r3, #8]
 8009806:	2201      	movs	r2, #1
 8009808:	4013      	ands	r3, r2
 800980a:	2b01      	cmp	r3, #1
 800980c:	d117      	bne.n	800983e <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	330c      	adds	r3, #12
 8009814:	001a      	movs	r2, r3
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800981a:	7812      	ldrb	r2, [r2, #0]
 800981c:	b2d2      	uxtb	r2, r2
 800981e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009824:	1c5a      	adds	r2, r3, #1
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	2246      	movs	r2, #70	; 0x46
 800982e:	5a9b      	ldrh	r3, [r3, r2]
 8009830:	b29b      	uxth	r3, r3
 8009832:	3b01      	subs	r3, #1
 8009834:	b299      	uxth	r1, r3
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	2246      	movs	r2, #70	; 0x46
 800983a:	5299      	strh	r1, [r3, r2]
 800983c:	e012      	b.n	8009864 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800983e:	f7fb feef 	bl	8005620 <HAL_GetTick>
 8009842:	0002      	movs	r2, r0
 8009844:	693b      	ldr	r3, [r7, #16]
 8009846:	1ad3      	subs	r3, r2, r3
 8009848:	683a      	ldr	r2, [r7, #0]
 800984a:	429a      	cmp	r2, r3
 800984c:	d802      	bhi.n	8009854 <HAL_SPI_Receive+0x1bc>
 800984e:	683b      	ldr	r3, [r7, #0]
 8009850:	3301      	adds	r3, #1
 8009852:	d102      	bne.n	800985a <HAL_SPI_Receive+0x1c2>
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d104      	bne.n	8009864 <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 800985a:	2317      	movs	r3, #23
 800985c:	18fb      	adds	r3, r7, r3
 800985e:	2203      	movs	r2, #3
 8009860:	701a      	strb	r2, [r3, #0]
          goto error;
 8009862:	e051      	b.n	8009908 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	2246      	movs	r2, #70	; 0x46
 8009868:	5a9b      	ldrh	r3, [r3, r2]
 800986a:	b29b      	uxth	r3, r3
 800986c:	2b00      	cmp	r3, #0
 800986e:	d1c7      	bne.n	8009800 <HAL_SPI_Receive+0x168>
 8009870:	e035      	b.n	80098de <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	689b      	ldr	r3, [r3, #8]
 8009878:	2201      	movs	r2, #1
 800987a:	4013      	ands	r3, r2
 800987c:	2b01      	cmp	r3, #1
 800987e:	d115      	bne.n	80098ac <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	68da      	ldr	r2, [r3, #12]
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800988a:	b292      	uxth	r2, r2
 800988c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009892:	1c9a      	adds	r2, r3, #2
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	2246      	movs	r2, #70	; 0x46
 800989c:	5a9b      	ldrh	r3, [r3, r2]
 800989e:	b29b      	uxth	r3, r3
 80098a0:	3b01      	subs	r3, #1
 80098a2:	b299      	uxth	r1, r3
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	2246      	movs	r2, #70	; 0x46
 80098a8:	5299      	strh	r1, [r3, r2]
 80098aa:	e012      	b.n	80098d2 <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80098ac:	f7fb feb8 	bl	8005620 <HAL_GetTick>
 80098b0:	0002      	movs	r2, r0
 80098b2:	693b      	ldr	r3, [r7, #16]
 80098b4:	1ad3      	subs	r3, r2, r3
 80098b6:	683a      	ldr	r2, [r7, #0]
 80098b8:	429a      	cmp	r2, r3
 80098ba:	d802      	bhi.n	80098c2 <HAL_SPI_Receive+0x22a>
 80098bc:	683b      	ldr	r3, [r7, #0]
 80098be:	3301      	adds	r3, #1
 80098c0:	d102      	bne.n	80098c8 <HAL_SPI_Receive+0x230>
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d104      	bne.n	80098d2 <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 80098c8:	2317      	movs	r3, #23
 80098ca:	18fb      	adds	r3, r7, r3
 80098cc:	2203      	movs	r2, #3
 80098ce:	701a      	strb	r2, [r3, #0]
          goto error;
 80098d0:	e01a      	b.n	8009908 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	2246      	movs	r2, #70	; 0x46
 80098d6:	5a9b      	ldrh	r3, [r3, r2]
 80098d8:	b29b      	uxth	r3, r3
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d1c9      	bne.n	8009872 <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80098de:	693a      	ldr	r2, [r7, #16]
 80098e0:	6839      	ldr	r1, [r7, #0]
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	0018      	movs	r0, r3
 80098e6:	f000 fc35 	bl	800a154 <SPI_EndRxTransaction>
 80098ea:	1e03      	subs	r3, r0, #0
 80098ec:	d002      	beq.n	80098f4 <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	2220      	movs	r2, #32
 80098f2:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d004      	beq.n	8009906 <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 80098fc:	2317      	movs	r3, #23
 80098fe:	18fb      	adds	r3, r7, r3
 8009900:	2201      	movs	r2, #1
 8009902:	701a      	strb	r2, [r3, #0]
 8009904:	e000      	b.n	8009908 <HAL_SPI_Receive+0x270>
  }

error :
 8009906:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	225d      	movs	r2, #93	; 0x5d
 800990c:	2101      	movs	r1, #1
 800990e:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	225c      	movs	r2, #92	; 0x5c
 8009914:	2100      	movs	r1, #0
 8009916:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8009918:	2317      	movs	r3, #23
 800991a:	18fb      	adds	r3, r7, r3
 800991c:	781b      	ldrb	r3, [r3, #0]
}
 800991e:	0018      	movs	r0, r3
 8009920:	46bd      	mov	sp, r7
 8009922:	b007      	add	sp, #28
 8009924:	bd90      	pop	{r4, r7, pc}
 8009926:	46c0      	nop			; (mov r8, r8)
 8009928:	ffffefff 	.word	0xffffefff
 800992c:	ffffbfff 	.word	0xffffbfff

08009930 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b08a      	sub	sp, #40	; 0x28
 8009934:	af00      	add	r7, sp, #0
 8009936:	60f8      	str	r0, [r7, #12]
 8009938:	60b9      	str	r1, [r7, #8]
 800993a:	607a      	str	r2, [r7, #4]
 800993c:	001a      	movs	r2, r3
 800993e:	1cbb      	adds	r3, r7, #2
 8009940:	801a      	strh	r2, [r3, #0]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009942:	2301      	movs	r3, #1
 8009944:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009946:	2323      	movs	r3, #35	; 0x23
 8009948:	18fb      	adds	r3, r7, r3
 800994a:	2200      	movs	r2, #0
 800994c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	225c      	movs	r2, #92	; 0x5c
 8009952:	5c9b      	ldrb	r3, [r3, r2]
 8009954:	2b01      	cmp	r3, #1
 8009956:	d101      	bne.n	800995c <HAL_SPI_TransmitReceive+0x2c>
 8009958:	2302      	movs	r3, #2
 800995a:	e1b5      	b.n	8009cc8 <HAL_SPI_TransmitReceive+0x398>
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	225c      	movs	r2, #92	; 0x5c
 8009960:	2101      	movs	r1, #1
 8009962:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009964:	f7fb fe5c 	bl	8005620 <HAL_GetTick>
 8009968:	0003      	movs	r3, r0
 800996a:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800996c:	201b      	movs	r0, #27
 800996e:	183b      	adds	r3, r7, r0
 8009970:	68fa      	ldr	r2, [r7, #12]
 8009972:	215d      	movs	r1, #93	; 0x5d
 8009974:	5c52      	ldrb	r2, [r2, r1]
 8009976:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	685b      	ldr	r3, [r3, #4]
 800997c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800997e:	2312      	movs	r3, #18
 8009980:	18fb      	adds	r3, r7, r3
 8009982:	1cba      	adds	r2, r7, #2
 8009984:	8812      	ldrh	r2, [r2, #0]
 8009986:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009988:	183b      	adds	r3, r7, r0
 800998a:	781b      	ldrb	r3, [r3, #0]
 800998c:	2b01      	cmp	r3, #1
 800998e:	d011      	beq.n	80099b4 <HAL_SPI_TransmitReceive+0x84>
 8009990:	697a      	ldr	r2, [r7, #20]
 8009992:	2382      	movs	r3, #130	; 0x82
 8009994:	005b      	lsls	r3, r3, #1
 8009996:	429a      	cmp	r2, r3
 8009998:	d107      	bne.n	80099aa <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	689b      	ldr	r3, [r3, #8]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d103      	bne.n	80099aa <HAL_SPI_TransmitReceive+0x7a>
 80099a2:	183b      	adds	r3, r7, r0
 80099a4:	781b      	ldrb	r3, [r3, #0]
 80099a6:	2b04      	cmp	r3, #4
 80099a8:	d004      	beq.n	80099b4 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 80099aa:	2323      	movs	r3, #35	; 0x23
 80099ac:	18fb      	adds	r3, r7, r3
 80099ae:	2202      	movs	r2, #2
 80099b0:	701a      	strb	r2, [r3, #0]
    goto error;
 80099b2:	e17e      	b.n	8009cb2 <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d006      	beq.n	80099c8 <HAL_SPI_TransmitReceive+0x98>
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d003      	beq.n	80099c8 <HAL_SPI_TransmitReceive+0x98>
 80099c0:	1cbb      	adds	r3, r7, #2
 80099c2:	881b      	ldrh	r3, [r3, #0]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d104      	bne.n	80099d2 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80099c8:	2323      	movs	r3, #35	; 0x23
 80099ca:	18fb      	adds	r3, r7, r3
 80099cc:	2201      	movs	r2, #1
 80099ce:	701a      	strb	r2, [r3, #0]
    goto error;
 80099d0:	e16f      	b.n	8009cb2 <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	225d      	movs	r2, #93	; 0x5d
 80099d6:	5c9b      	ldrb	r3, [r3, r2]
 80099d8:	b2db      	uxtb	r3, r3
 80099da:	2b04      	cmp	r3, #4
 80099dc:	d003      	beq.n	80099e6 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	225d      	movs	r2, #93	; 0x5d
 80099e2:	2105      	movs	r1, #5
 80099e4:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	2200      	movs	r2, #0
 80099ea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	687a      	ldr	r2, [r7, #4]
 80099f0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	1cba      	adds	r2, r7, #2
 80099f6:	2146      	movs	r1, #70	; 0x46
 80099f8:	8812      	ldrh	r2, [r2, #0]
 80099fa:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	1cba      	adds	r2, r7, #2
 8009a00:	2144      	movs	r1, #68	; 0x44
 8009a02:	8812      	ldrh	r2, [r2, #0]
 8009a04:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	68ba      	ldr	r2, [r7, #8]
 8009a0a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	1cba      	adds	r2, r7, #2
 8009a10:	8812      	ldrh	r2, [r2, #0]
 8009a12:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	1cba      	adds	r2, r7, #2
 8009a18:	8812      	ldrh	r2, [r2, #0]
 8009a1a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	2200      	movs	r2, #0
 8009a20:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	2200      	movs	r2, #0
 8009a26:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	68da      	ldr	r2, [r3, #12]
 8009a2c:	23e0      	movs	r3, #224	; 0xe0
 8009a2e:	00db      	lsls	r3, r3, #3
 8009a30:	429a      	cmp	r2, r3
 8009a32:	d908      	bls.n	8009a46 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	685a      	ldr	r2, [r3, #4]
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	49a4      	ldr	r1, [pc, #656]	; (8009cd0 <HAL_SPI_TransmitReceive+0x3a0>)
 8009a40:	400a      	ands	r2, r1
 8009a42:	605a      	str	r2, [r3, #4]
 8009a44:	e008      	b.n	8009a58 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	685a      	ldr	r2, [r3, #4]
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	2180      	movs	r1, #128	; 0x80
 8009a52:	0149      	lsls	r1, r1, #5
 8009a54:	430a      	orrs	r2, r1
 8009a56:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	2240      	movs	r2, #64	; 0x40
 8009a60:	4013      	ands	r3, r2
 8009a62:	2b40      	cmp	r3, #64	; 0x40
 8009a64:	d007      	beq.n	8009a76 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	681a      	ldr	r2, [r3, #0]
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	2140      	movs	r1, #64	; 0x40
 8009a72:	430a      	orrs	r2, r1
 8009a74:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	68da      	ldr	r2, [r3, #12]
 8009a7a:	23e0      	movs	r3, #224	; 0xe0
 8009a7c:	00db      	lsls	r3, r3, #3
 8009a7e:	429a      	cmp	r2, r3
 8009a80:	d800      	bhi.n	8009a84 <HAL_SPI_TransmitReceive+0x154>
 8009a82:	e07f      	b.n	8009b84 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	685b      	ldr	r3, [r3, #4]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d005      	beq.n	8009a98 <HAL_SPI_TransmitReceive+0x168>
 8009a8c:	2312      	movs	r3, #18
 8009a8e:	18fb      	adds	r3, r7, r3
 8009a90:	881b      	ldrh	r3, [r3, #0]
 8009a92:	2b01      	cmp	r3, #1
 8009a94:	d000      	beq.n	8009a98 <HAL_SPI_TransmitReceive+0x168>
 8009a96:	e069      	b.n	8009b6c <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a9c:	881a      	ldrh	r2, [r3, #0]
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aa8:	1c9a      	adds	r2, r3, #2
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009ab2:	b29b      	uxth	r3, r3
 8009ab4:	3b01      	subs	r3, #1
 8009ab6:	b29a      	uxth	r2, r3
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009abc:	e056      	b.n	8009b6c <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	689b      	ldr	r3, [r3, #8]
 8009ac4:	2202      	movs	r2, #2
 8009ac6:	4013      	ands	r3, r2
 8009ac8:	2b02      	cmp	r3, #2
 8009aca:	d11b      	bne.n	8009b04 <HAL_SPI_TransmitReceive+0x1d4>
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009ad0:	b29b      	uxth	r3, r3
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d016      	beq.n	8009b04 <HAL_SPI_TransmitReceive+0x1d4>
 8009ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ad8:	2b01      	cmp	r3, #1
 8009ada:	d113      	bne.n	8009b04 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ae0:	881a      	ldrh	r2, [r3, #0]
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aec:	1c9a      	adds	r2, r3, #2
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009af6:	b29b      	uxth	r3, r3
 8009af8:	3b01      	subs	r3, #1
 8009afa:	b29a      	uxth	r2, r3
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009b00:	2300      	movs	r3, #0
 8009b02:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	689b      	ldr	r3, [r3, #8]
 8009b0a:	2201      	movs	r2, #1
 8009b0c:	4013      	ands	r3, r2
 8009b0e:	2b01      	cmp	r3, #1
 8009b10:	d11c      	bne.n	8009b4c <HAL_SPI_TransmitReceive+0x21c>
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	2246      	movs	r2, #70	; 0x46
 8009b16:	5a9b      	ldrh	r3, [r3, r2]
 8009b18:	b29b      	uxth	r3, r3
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d016      	beq.n	8009b4c <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	68da      	ldr	r2, [r3, #12]
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b28:	b292      	uxth	r2, r2
 8009b2a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b30:	1c9a      	adds	r2, r3, #2
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	2246      	movs	r2, #70	; 0x46
 8009b3a:	5a9b      	ldrh	r3, [r3, r2]
 8009b3c:	b29b      	uxth	r3, r3
 8009b3e:	3b01      	subs	r3, #1
 8009b40:	b299      	uxth	r1, r3
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	2246      	movs	r2, #70	; 0x46
 8009b46:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009b48:	2301      	movs	r3, #1
 8009b4a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009b4c:	f7fb fd68 	bl	8005620 <HAL_GetTick>
 8009b50:	0002      	movs	r2, r0
 8009b52:	69fb      	ldr	r3, [r7, #28]
 8009b54:	1ad3      	subs	r3, r2, r3
 8009b56:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b58:	429a      	cmp	r2, r3
 8009b5a:	d807      	bhi.n	8009b6c <HAL_SPI_TransmitReceive+0x23c>
 8009b5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b5e:	3301      	adds	r3, #1
 8009b60:	d004      	beq.n	8009b6c <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 8009b62:	2323      	movs	r3, #35	; 0x23
 8009b64:	18fb      	adds	r3, r7, r3
 8009b66:	2203      	movs	r2, #3
 8009b68:	701a      	strb	r2, [r3, #0]
        goto error;
 8009b6a:	e0a2      	b.n	8009cb2 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009b70:	b29b      	uxth	r3, r3
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d1a3      	bne.n	8009abe <HAL_SPI_TransmitReceive+0x18e>
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	2246      	movs	r2, #70	; 0x46
 8009b7a:	5a9b      	ldrh	r3, [r3, r2]
 8009b7c:	b29b      	uxth	r3, r3
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d19d      	bne.n	8009abe <HAL_SPI_TransmitReceive+0x18e>
 8009b82:	e085      	b.n	8009c90 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	685b      	ldr	r3, [r3, #4]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d005      	beq.n	8009b98 <HAL_SPI_TransmitReceive+0x268>
 8009b8c:	2312      	movs	r3, #18
 8009b8e:	18fb      	adds	r3, r7, r3
 8009b90:	881b      	ldrh	r3, [r3, #0]
 8009b92:	2b01      	cmp	r3, #1
 8009b94:	d000      	beq.n	8009b98 <HAL_SPI_TransmitReceive+0x268>
 8009b96:	e070      	b.n	8009c7a <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	330c      	adds	r3, #12
 8009ba2:	7812      	ldrb	r2, [r2, #0]
 8009ba4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009baa:	1c5a      	adds	r2, r3, #1
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009bb4:	b29b      	uxth	r3, r3
 8009bb6:	3b01      	subs	r3, #1
 8009bb8:	b29a      	uxth	r2, r3
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009bbe:	e05c      	b.n	8009c7a <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	689b      	ldr	r3, [r3, #8]
 8009bc6:	2202      	movs	r2, #2
 8009bc8:	4013      	ands	r3, r2
 8009bca:	2b02      	cmp	r3, #2
 8009bcc:	d11c      	bne.n	8009c08 <HAL_SPI_TransmitReceive+0x2d8>
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009bd2:	b29b      	uxth	r3, r3
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d017      	beq.n	8009c08 <HAL_SPI_TransmitReceive+0x2d8>
 8009bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bda:	2b01      	cmp	r3, #1
 8009bdc:	d114      	bne.n	8009c08 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	330c      	adds	r3, #12
 8009be8:	7812      	ldrb	r2, [r2, #0]
 8009bea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bf0:	1c5a      	adds	r2, r3, #1
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009bfa:	b29b      	uxth	r3, r3
 8009bfc:	3b01      	subs	r3, #1
 8009bfe:	b29a      	uxth	r2, r3
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009c04:	2300      	movs	r3, #0
 8009c06:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	689b      	ldr	r3, [r3, #8]
 8009c0e:	2201      	movs	r2, #1
 8009c10:	4013      	ands	r3, r2
 8009c12:	2b01      	cmp	r3, #1
 8009c14:	d11e      	bne.n	8009c54 <HAL_SPI_TransmitReceive+0x324>
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	2246      	movs	r2, #70	; 0x46
 8009c1a:	5a9b      	ldrh	r3, [r3, r2]
 8009c1c:	b29b      	uxth	r3, r3
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d018      	beq.n	8009c54 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	330c      	adds	r3, #12
 8009c28:	001a      	movs	r2, r3
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c2e:	7812      	ldrb	r2, [r2, #0]
 8009c30:	b2d2      	uxtb	r2, r2
 8009c32:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c38:	1c5a      	adds	r2, r3, #1
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	2246      	movs	r2, #70	; 0x46
 8009c42:	5a9b      	ldrh	r3, [r3, r2]
 8009c44:	b29b      	uxth	r3, r3
 8009c46:	3b01      	subs	r3, #1
 8009c48:	b299      	uxth	r1, r3
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	2246      	movs	r2, #70	; 0x46
 8009c4e:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009c50:	2301      	movs	r3, #1
 8009c52:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009c54:	f7fb fce4 	bl	8005620 <HAL_GetTick>
 8009c58:	0002      	movs	r2, r0
 8009c5a:	69fb      	ldr	r3, [r7, #28]
 8009c5c:	1ad3      	subs	r3, r2, r3
 8009c5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c60:	429a      	cmp	r2, r3
 8009c62:	d802      	bhi.n	8009c6a <HAL_SPI_TransmitReceive+0x33a>
 8009c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c66:	3301      	adds	r3, #1
 8009c68:	d102      	bne.n	8009c70 <HAL_SPI_TransmitReceive+0x340>
 8009c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d104      	bne.n	8009c7a <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8009c70:	2323      	movs	r3, #35	; 0x23
 8009c72:	18fb      	adds	r3, r7, r3
 8009c74:	2203      	movs	r2, #3
 8009c76:	701a      	strb	r2, [r3, #0]
        goto error;
 8009c78:	e01b      	b.n	8009cb2 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009c7e:	b29b      	uxth	r3, r3
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d19d      	bne.n	8009bc0 <HAL_SPI_TransmitReceive+0x290>
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	2246      	movs	r2, #70	; 0x46
 8009c88:	5a9b      	ldrh	r3, [r3, r2]
 8009c8a:	b29b      	uxth	r3, r3
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d197      	bne.n	8009bc0 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009c90:	69fa      	ldr	r2, [r7, #28]
 8009c92:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	0018      	movs	r0, r3
 8009c98:	f000 faba 	bl	800a210 <SPI_EndRxTxTransaction>
 8009c9c:	1e03      	subs	r3, r0, #0
 8009c9e:	d007      	beq.n	8009cb0 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8009ca0:	2323      	movs	r3, #35	; 0x23
 8009ca2:	18fb      	adds	r3, r7, r3
 8009ca4:	2201      	movs	r2, #1
 8009ca6:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	2220      	movs	r2, #32
 8009cac:	661a      	str	r2, [r3, #96]	; 0x60
 8009cae:	e000      	b.n	8009cb2 <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8009cb0:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	225d      	movs	r2, #93	; 0x5d
 8009cb6:	2101      	movs	r1, #1
 8009cb8:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	225c      	movs	r2, #92	; 0x5c
 8009cbe:	2100      	movs	r1, #0
 8009cc0:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8009cc2:	2323      	movs	r3, #35	; 0x23
 8009cc4:	18fb      	adds	r3, r7, r3
 8009cc6:	781b      	ldrb	r3, [r3, #0]
}
 8009cc8:	0018      	movs	r0, r3
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	b00a      	add	sp, #40	; 0x28
 8009cce:	bd80      	pop	{r7, pc}
 8009cd0:	ffffefff 	.word	0xffffefff

08009cd4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b088      	sub	sp, #32
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	685b      	ldr	r3, [r3, #4]
 8009ce2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	689b      	ldr	r3, [r3, #8]
 8009cea:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009cec:	69bb      	ldr	r3, [r7, #24]
 8009cee:	099b      	lsrs	r3, r3, #6
 8009cf0:	001a      	movs	r2, r3
 8009cf2:	2301      	movs	r3, #1
 8009cf4:	4013      	ands	r3, r2
 8009cf6:	d10f      	bne.n	8009d18 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009cf8:	69bb      	ldr	r3, [r7, #24]
 8009cfa:	2201      	movs	r2, #1
 8009cfc:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009cfe:	d00b      	beq.n	8009d18 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009d00:	69fb      	ldr	r3, [r7, #28]
 8009d02:	099b      	lsrs	r3, r3, #6
 8009d04:	001a      	movs	r2, r3
 8009d06:	2301      	movs	r3, #1
 8009d08:	4013      	ands	r3, r2
 8009d0a:	d005      	beq.n	8009d18 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009d10:	687a      	ldr	r2, [r7, #4]
 8009d12:	0010      	movs	r0, r2
 8009d14:	4798      	blx	r3
    return;
 8009d16:	e0d5      	b.n	8009ec4 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009d18:	69bb      	ldr	r3, [r7, #24]
 8009d1a:	085b      	lsrs	r3, r3, #1
 8009d1c:	001a      	movs	r2, r3
 8009d1e:	2301      	movs	r3, #1
 8009d20:	4013      	ands	r3, r2
 8009d22:	d00b      	beq.n	8009d3c <HAL_SPI_IRQHandler+0x68>
 8009d24:	69fb      	ldr	r3, [r7, #28]
 8009d26:	09db      	lsrs	r3, r3, #7
 8009d28:	001a      	movs	r2, r3
 8009d2a:	2301      	movs	r3, #1
 8009d2c:	4013      	ands	r3, r2
 8009d2e:	d005      	beq.n	8009d3c <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d34:	687a      	ldr	r2, [r7, #4]
 8009d36:	0010      	movs	r0, r2
 8009d38:	4798      	blx	r3
    return;
 8009d3a:	e0c3      	b.n	8009ec4 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009d3c:	69bb      	ldr	r3, [r7, #24]
 8009d3e:	095b      	lsrs	r3, r3, #5
 8009d40:	001a      	movs	r2, r3
 8009d42:	2301      	movs	r3, #1
 8009d44:	4013      	ands	r3, r2
 8009d46:	d10c      	bne.n	8009d62 <HAL_SPI_IRQHandler+0x8e>
 8009d48:	69bb      	ldr	r3, [r7, #24]
 8009d4a:	099b      	lsrs	r3, r3, #6
 8009d4c:	001a      	movs	r2, r3
 8009d4e:	2301      	movs	r3, #1
 8009d50:	4013      	ands	r3, r2
 8009d52:	d106      	bne.n	8009d62 <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009d54:	69bb      	ldr	r3, [r7, #24]
 8009d56:	0a1b      	lsrs	r3, r3, #8
 8009d58:	001a      	movs	r2, r3
 8009d5a:	2301      	movs	r3, #1
 8009d5c:	4013      	ands	r3, r2
 8009d5e:	d100      	bne.n	8009d62 <HAL_SPI_IRQHandler+0x8e>
 8009d60:	e0b0      	b.n	8009ec4 <HAL_SPI_IRQHandler+0x1f0>
 8009d62:	69fb      	ldr	r3, [r7, #28]
 8009d64:	095b      	lsrs	r3, r3, #5
 8009d66:	001a      	movs	r2, r3
 8009d68:	2301      	movs	r3, #1
 8009d6a:	4013      	ands	r3, r2
 8009d6c:	d100      	bne.n	8009d70 <HAL_SPI_IRQHandler+0x9c>
 8009d6e:	e0a9      	b.n	8009ec4 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009d70:	69bb      	ldr	r3, [r7, #24]
 8009d72:	099b      	lsrs	r3, r3, #6
 8009d74:	001a      	movs	r2, r3
 8009d76:	2301      	movs	r3, #1
 8009d78:	4013      	ands	r3, r2
 8009d7a:	d023      	beq.n	8009dc4 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	225d      	movs	r2, #93	; 0x5d
 8009d80:	5c9b      	ldrb	r3, [r3, r2]
 8009d82:	b2db      	uxtb	r3, r3
 8009d84:	2b03      	cmp	r3, #3
 8009d86:	d011      	beq.n	8009dac <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009d8c:	2204      	movs	r2, #4
 8009d8e:	431a      	orrs	r2, r3
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009d94:	2300      	movs	r3, #0
 8009d96:	617b      	str	r3, [r7, #20]
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	68db      	ldr	r3, [r3, #12]
 8009d9e:	617b      	str	r3, [r7, #20]
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	689b      	ldr	r3, [r3, #8]
 8009da6:	617b      	str	r3, [r7, #20]
 8009da8:	697b      	ldr	r3, [r7, #20]
 8009daa:	e00b      	b.n	8009dc4 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009dac:	2300      	movs	r3, #0
 8009dae:	613b      	str	r3, [r7, #16]
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	68db      	ldr	r3, [r3, #12]
 8009db6:	613b      	str	r3, [r7, #16]
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	689b      	ldr	r3, [r3, #8]
 8009dbe:	613b      	str	r3, [r7, #16]
 8009dc0:	693b      	ldr	r3, [r7, #16]
        return;
 8009dc2:	e07f      	b.n	8009ec4 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009dc4:	69bb      	ldr	r3, [r7, #24]
 8009dc6:	095b      	lsrs	r3, r3, #5
 8009dc8:	001a      	movs	r2, r3
 8009dca:	2301      	movs	r3, #1
 8009dcc:	4013      	ands	r3, r2
 8009dce:	d014      	beq.n	8009dfa <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009dd4:	2201      	movs	r2, #1
 8009dd6:	431a      	orrs	r2, r3
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009ddc:	2300      	movs	r3, #0
 8009dde:	60fb      	str	r3, [r7, #12]
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	689b      	ldr	r3, [r3, #8]
 8009de6:	60fb      	str	r3, [r7, #12]
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	681a      	ldr	r2, [r3, #0]
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	2140      	movs	r1, #64	; 0x40
 8009df4:	438a      	bics	r2, r1
 8009df6:	601a      	str	r2, [r3, #0]
 8009df8:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009dfa:	69bb      	ldr	r3, [r7, #24]
 8009dfc:	0a1b      	lsrs	r3, r3, #8
 8009dfe:	001a      	movs	r2, r3
 8009e00:	2301      	movs	r3, #1
 8009e02:	4013      	ands	r3, r2
 8009e04:	d00c      	beq.n	8009e20 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009e0a:	2208      	movs	r2, #8
 8009e0c:	431a      	orrs	r2, r3
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009e12:	2300      	movs	r3, #0
 8009e14:	60bb      	str	r3, [r7, #8]
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	689b      	ldr	r3, [r3, #8]
 8009e1c:	60bb      	str	r3, [r7, #8]
 8009e1e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d04c      	beq.n	8009ec2 <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	685a      	ldr	r2, [r3, #4]
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	21e0      	movs	r1, #224	; 0xe0
 8009e34:	438a      	bics	r2, r1
 8009e36:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	225d      	movs	r2, #93	; 0x5d
 8009e3c:	2101      	movs	r1, #1
 8009e3e:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009e40:	69fb      	ldr	r3, [r7, #28]
 8009e42:	2202      	movs	r2, #2
 8009e44:	4013      	ands	r3, r2
 8009e46:	d103      	bne.n	8009e50 <HAL_SPI_IRQHandler+0x17c>
 8009e48:	69fb      	ldr	r3, [r7, #28]
 8009e4a:	2201      	movs	r2, #1
 8009e4c:	4013      	ands	r3, r2
 8009e4e:	d032      	beq.n	8009eb6 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	685a      	ldr	r2, [r3, #4]
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	2103      	movs	r1, #3
 8009e5c:	438a      	bics	r2, r1
 8009e5e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d010      	beq.n	8009e8a <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e6c:	4a17      	ldr	r2, [pc, #92]	; (8009ecc <HAL_SPI_IRQHandler+0x1f8>)
 8009e6e:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e74:	0018      	movs	r0, r3
 8009e76:	f7fc f865 	bl	8005f44 <HAL_DMA_Abort_IT>
 8009e7a:	1e03      	subs	r3, r0, #0
 8009e7c:	d005      	beq.n	8009e8a <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009e82:	2240      	movs	r2, #64	; 0x40
 8009e84:	431a      	orrs	r2, r3
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d016      	beq.n	8009ec0 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e96:	4a0d      	ldr	r2, [pc, #52]	; (8009ecc <HAL_SPI_IRQHandler+0x1f8>)
 8009e98:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e9e:	0018      	movs	r0, r3
 8009ea0:	f7fc f850 	bl	8005f44 <HAL_DMA_Abort_IT>
 8009ea4:	1e03      	subs	r3, r0, #0
 8009ea6:	d00b      	beq.n	8009ec0 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009eac:	2240      	movs	r2, #64	; 0x40
 8009eae:	431a      	orrs	r2, r3
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8009eb4:	e004      	b.n	8009ec0 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	0018      	movs	r0, r3
 8009eba:	f000 f809 	bl	8009ed0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009ebe:	e000      	b.n	8009ec2 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 8009ec0:	46c0      	nop			; (mov r8, r8)
    return;
 8009ec2:	46c0      	nop			; (mov r8, r8)
  }
}
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	b008      	add	sp, #32
 8009ec8:	bd80      	pop	{r7, pc}
 8009eca:	46c0      	nop			; (mov r8, r8)
 8009ecc:	08009ee1 	.word	0x08009ee1

08009ed0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b082      	sub	sp, #8
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009ed8:	46c0      	nop			; (mov r8, r8)
 8009eda:	46bd      	mov	sp, r7
 8009edc:	b002      	add	sp, #8
 8009ede:	bd80      	pop	{r7, pc}

08009ee0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b084      	sub	sp, #16
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009eec:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	2246      	movs	r2, #70	; 0x46
 8009ef2:	2100      	movs	r1, #0
 8009ef4:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	2200      	movs	r2, #0
 8009efa:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	0018      	movs	r0, r3
 8009f00:	f7ff ffe6 	bl	8009ed0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009f04:	46c0      	nop			; (mov r8, r8)
 8009f06:	46bd      	mov	sp, r7
 8009f08:	b004      	add	sp, #16
 8009f0a:	bd80      	pop	{r7, pc}

08009f0c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	b088      	sub	sp, #32
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	60f8      	str	r0, [r7, #12]
 8009f14:	60b9      	str	r1, [r7, #8]
 8009f16:	603b      	str	r3, [r7, #0]
 8009f18:	1dfb      	adds	r3, r7, #7
 8009f1a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009f1c:	f7fb fb80 	bl	8005620 <HAL_GetTick>
 8009f20:	0002      	movs	r2, r0
 8009f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f24:	1a9b      	subs	r3, r3, r2
 8009f26:	683a      	ldr	r2, [r7, #0]
 8009f28:	18d3      	adds	r3, r2, r3
 8009f2a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009f2c:	f7fb fb78 	bl	8005620 <HAL_GetTick>
 8009f30:	0003      	movs	r3, r0
 8009f32:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009f34:	4b3a      	ldr	r3, [pc, #232]	; (800a020 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	015b      	lsls	r3, r3, #5
 8009f3a:	0d1b      	lsrs	r3, r3, #20
 8009f3c:	69fa      	ldr	r2, [r7, #28]
 8009f3e:	4353      	muls	r3, r2
 8009f40:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009f42:	e058      	b.n	8009ff6 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	3301      	adds	r3, #1
 8009f48:	d055      	beq.n	8009ff6 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009f4a:	f7fb fb69 	bl	8005620 <HAL_GetTick>
 8009f4e:	0002      	movs	r2, r0
 8009f50:	69bb      	ldr	r3, [r7, #24]
 8009f52:	1ad3      	subs	r3, r2, r3
 8009f54:	69fa      	ldr	r2, [r7, #28]
 8009f56:	429a      	cmp	r2, r3
 8009f58:	d902      	bls.n	8009f60 <SPI_WaitFlagStateUntilTimeout+0x54>
 8009f5a:	69fb      	ldr	r3, [r7, #28]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d142      	bne.n	8009fe6 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	685a      	ldr	r2, [r3, #4]
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	21e0      	movs	r1, #224	; 0xe0
 8009f6c:	438a      	bics	r2, r1
 8009f6e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	685a      	ldr	r2, [r3, #4]
 8009f74:	2382      	movs	r3, #130	; 0x82
 8009f76:	005b      	lsls	r3, r3, #1
 8009f78:	429a      	cmp	r2, r3
 8009f7a:	d113      	bne.n	8009fa4 <SPI_WaitFlagStateUntilTimeout+0x98>
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	689a      	ldr	r2, [r3, #8]
 8009f80:	2380      	movs	r3, #128	; 0x80
 8009f82:	021b      	lsls	r3, r3, #8
 8009f84:	429a      	cmp	r2, r3
 8009f86:	d005      	beq.n	8009f94 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	689a      	ldr	r2, [r3, #8]
 8009f8c:	2380      	movs	r3, #128	; 0x80
 8009f8e:	00db      	lsls	r3, r3, #3
 8009f90:	429a      	cmp	r2, r3
 8009f92:	d107      	bne.n	8009fa4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	681a      	ldr	r2, [r3, #0]
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	2140      	movs	r1, #64	; 0x40
 8009fa0:	438a      	bics	r2, r1
 8009fa2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009fa8:	2380      	movs	r3, #128	; 0x80
 8009faa:	019b      	lsls	r3, r3, #6
 8009fac:	429a      	cmp	r2, r3
 8009fae:	d110      	bne.n	8009fd2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	681a      	ldr	r2, [r3, #0]
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	491a      	ldr	r1, [pc, #104]	; (800a024 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8009fbc:	400a      	ands	r2, r1
 8009fbe:	601a      	str	r2, [r3, #0]
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	681a      	ldr	r2, [r3, #0]
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	2180      	movs	r1, #128	; 0x80
 8009fcc:	0189      	lsls	r1, r1, #6
 8009fce:	430a      	orrs	r2, r1
 8009fd0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	225d      	movs	r2, #93	; 0x5d
 8009fd6:	2101      	movs	r1, #1
 8009fd8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	225c      	movs	r2, #92	; 0x5c
 8009fde:	2100      	movs	r1, #0
 8009fe0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009fe2:	2303      	movs	r3, #3
 8009fe4:	e017      	b.n	800a016 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8009fe6:	697b      	ldr	r3, [r7, #20]
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d101      	bne.n	8009ff0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8009fec:	2300      	movs	r3, #0
 8009fee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009ff0:	697b      	ldr	r3, [r7, #20]
 8009ff2:	3b01      	subs	r3, #1
 8009ff4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	689b      	ldr	r3, [r3, #8]
 8009ffc:	68ba      	ldr	r2, [r7, #8]
 8009ffe:	4013      	ands	r3, r2
 800a000:	68ba      	ldr	r2, [r7, #8]
 800a002:	1ad3      	subs	r3, r2, r3
 800a004:	425a      	negs	r2, r3
 800a006:	4153      	adcs	r3, r2
 800a008:	b2db      	uxtb	r3, r3
 800a00a:	001a      	movs	r2, r3
 800a00c:	1dfb      	adds	r3, r7, #7
 800a00e:	781b      	ldrb	r3, [r3, #0]
 800a010:	429a      	cmp	r2, r3
 800a012:	d197      	bne.n	8009f44 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a014:	2300      	movs	r3, #0
}
 800a016:	0018      	movs	r0, r3
 800a018:	46bd      	mov	sp, r7
 800a01a:	b008      	add	sp, #32
 800a01c:	bd80      	pop	{r7, pc}
 800a01e:	46c0      	nop			; (mov r8, r8)
 800a020:	20000038 	.word	0x20000038
 800a024:	ffffdfff 	.word	0xffffdfff

0800a028 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	b088      	sub	sp, #32
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	60f8      	str	r0, [r7, #12]
 800a030:	60b9      	str	r1, [r7, #8]
 800a032:	607a      	str	r2, [r7, #4]
 800a034:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800a036:	f7fb faf3 	bl	8005620 <HAL_GetTick>
 800a03a:	0002      	movs	r2, r0
 800a03c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a03e:	1a9b      	subs	r3, r3, r2
 800a040:	683a      	ldr	r2, [r7, #0]
 800a042:	18d3      	adds	r3, r2, r3
 800a044:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a046:	f7fb faeb 	bl	8005620 <HAL_GetTick>
 800a04a:	0003      	movs	r3, r0
 800a04c:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800a04e:	4b3f      	ldr	r3, [pc, #252]	; (800a14c <SPI_WaitFifoStateUntilTimeout+0x124>)
 800a050:	681a      	ldr	r2, [r3, #0]
 800a052:	0013      	movs	r3, r2
 800a054:	009b      	lsls	r3, r3, #2
 800a056:	189b      	adds	r3, r3, r2
 800a058:	00da      	lsls	r2, r3, #3
 800a05a:	1ad3      	subs	r3, r2, r3
 800a05c:	0d1b      	lsrs	r3, r3, #20
 800a05e:	69fa      	ldr	r2, [r7, #28]
 800a060:	4353      	muls	r3, r2
 800a062:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 800a064:	e064      	b.n	800a130 <SPI_WaitFifoStateUntilTimeout+0x108>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a066:	68ba      	ldr	r2, [r7, #8]
 800a068:	23c0      	movs	r3, #192	; 0xc0
 800a06a:	00db      	lsls	r3, r3, #3
 800a06c:	429a      	cmp	r2, r3
 800a06e:	d106      	bne.n	800a07e <SPI_WaitFifoStateUntilTimeout+0x56>
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d103      	bne.n	800a07e <SPI_WaitFifoStateUntilTimeout+0x56>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	330c      	adds	r3, #12
 800a07c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a07e:	683b      	ldr	r3, [r7, #0]
 800a080:	3301      	adds	r3, #1
 800a082:	d055      	beq.n	800a130 <SPI_WaitFifoStateUntilTimeout+0x108>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a084:	f7fb facc 	bl	8005620 <HAL_GetTick>
 800a088:	0002      	movs	r2, r0
 800a08a:	69bb      	ldr	r3, [r7, #24]
 800a08c:	1ad3      	subs	r3, r2, r3
 800a08e:	69fa      	ldr	r2, [r7, #28]
 800a090:	429a      	cmp	r2, r3
 800a092:	d902      	bls.n	800a09a <SPI_WaitFifoStateUntilTimeout+0x72>
 800a094:	69fb      	ldr	r3, [r7, #28]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d142      	bne.n	800a120 <SPI_WaitFifoStateUntilTimeout+0xf8>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	685a      	ldr	r2, [r3, #4]
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	21e0      	movs	r1, #224	; 0xe0
 800a0a6:	438a      	bics	r2, r1
 800a0a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	685a      	ldr	r2, [r3, #4]
 800a0ae:	2382      	movs	r3, #130	; 0x82
 800a0b0:	005b      	lsls	r3, r3, #1
 800a0b2:	429a      	cmp	r2, r3
 800a0b4:	d113      	bne.n	800a0de <SPI_WaitFifoStateUntilTimeout+0xb6>
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	689a      	ldr	r2, [r3, #8]
 800a0ba:	2380      	movs	r3, #128	; 0x80
 800a0bc:	021b      	lsls	r3, r3, #8
 800a0be:	429a      	cmp	r2, r3
 800a0c0:	d005      	beq.n	800a0ce <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	689a      	ldr	r2, [r3, #8]
 800a0c6:	2380      	movs	r3, #128	; 0x80
 800a0c8:	00db      	lsls	r3, r3, #3
 800a0ca:	429a      	cmp	r2, r3
 800a0cc:	d107      	bne.n	800a0de <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	681a      	ldr	r2, [r3, #0]
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	2140      	movs	r1, #64	; 0x40
 800a0da:	438a      	bics	r2, r1
 800a0dc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a0e2:	2380      	movs	r3, #128	; 0x80
 800a0e4:	019b      	lsls	r3, r3, #6
 800a0e6:	429a      	cmp	r2, r3
 800a0e8:	d110      	bne.n	800a10c <SPI_WaitFifoStateUntilTimeout+0xe4>
        {
          SPI_RESET_CRC(hspi);
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	681a      	ldr	r2, [r3, #0]
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	4916      	ldr	r1, [pc, #88]	; (800a150 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800a0f6:	400a      	ands	r2, r1
 800a0f8:	601a      	str	r2, [r3, #0]
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	681a      	ldr	r2, [r3, #0]
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	2180      	movs	r1, #128	; 0x80
 800a106:	0189      	lsls	r1, r1, #6
 800a108:	430a      	orrs	r2, r1
 800a10a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	225d      	movs	r2, #93	; 0x5d
 800a110:	2101      	movs	r1, #1
 800a112:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	225c      	movs	r2, #92	; 0x5c
 800a118:	2100      	movs	r1, #0
 800a11a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800a11c:	2303      	movs	r3, #3
 800a11e:	e010      	b.n	800a142 <SPI_WaitFifoStateUntilTimeout+0x11a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800a120:	697b      	ldr	r3, [r7, #20]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d101      	bne.n	800a12a <SPI_WaitFifoStateUntilTimeout+0x102>
      {
        tmp_timeout = 0U;
 800a126:	2300      	movs	r3, #0
 800a128:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800a12a:	697b      	ldr	r3, [r7, #20]
 800a12c:	3b01      	subs	r3, #1
 800a12e:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	689b      	ldr	r3, [r3, #8]
 800a136:	68ba      	ldr	r2, [r7, #8]
 800a138:	4013      	ands	r3, r2
 800a13a:	687a      	ldr	r2, [r7, #4]
 800a13c:	429a      	cmp	r2, r3
 800a13e:	d192      	bne.n	800a066 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 800a140:	2300      	movs	r3, #0
}
 800a142:	0018      	movs	r0, r3
 800a144:	46bd      	mov	sp, r7
 800a146:	b008      	add	sp, #32
 800a148:	bd80      	pop	{r7, pc}
 800a14a:	46c0      	nop			; (mov r8, r8)
 800a14c:	20000038 	.word	0x20000038
 800a150:	ffffdfff 	.word	0xffffdfff

0800a154 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b086      	sub	sp, #24
 800a158:	af02      	add	r7, sp, #8
 800a15a:	60f8      	str	r0, [r7, #12]
 800a15c:	60b9      	str	r1, [r7, #8]
 800a15e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	685a      	ldr	r2, [r3, #4]
 800a164:	2382      	movs	r3, #130	; 0x82
 800a166:	005b      	lsls	r3, r3, #1
 800a168:	429a      	cmp	r2, r3
 800a16a:	d113      	bne.n	800a194 <SPI_EndRxTransaction+0x40>
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	689a      	ldr	r2, [r3, #8]
 800a170:	2380      	movs	r3, #128	; 0x80
 800a172:	021b      	lsls	r3, r3, #8
 800a174:	429a      	cmp	r2, r3
 800a176:	d005      	beq.n	800a184 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	689a      	ldr	r2, [r3, #8]
 800a17c:	2380      	movs	r3, #128	; 0x80
 800a17e:	00db      	lsls	r3, r3, #3
 800a180:	429a      	cmp	r2, r3
 800a182:	d107      	bne.n	800a194 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	681a      	ldr	r2, [r3, #0]
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	2140      	movs	r1, #64	; 0x40
 800a190:	438a      	bics	r2, r1
 800a192:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a194:	68ba      	ldr	r2, [r7, #8]
 800a196:	68f8      	ldr	r0, [r7, #12]
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	9300      	str	r3, [sp, #0]
 800a19c:	0013      	movs	r3, r2
 800a19e:	2200      	movs	r2, #0
 800a1a0:	2180      	movs	r1, #128	; 0x80
 800a1a2:	f7ff feb3 	bl	8009f0c <SPI_WaitFlagStateUntilTimeout>
 800a1a6:	1e03      	subs	r3, r0, #0
 800a1a8:	d007      	beq.n	800a1ba <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a1ae:	2220      	movs	r2, #32
 800a1b0:	431a      	orrs	r2, r3
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a1b6:	2303      	movs	r3, #3
 800a1b8:	e026      	b.n	800a208 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	685a      	ldr	r2, [r3, #4]
 800a1be:	2382      	movs	r3, #130	; 0x82
 800a1c0:	005b      	lsls	r3, r3, #1
 800a1c2:	429a      	cmp	r2, r3
 800a1c4:	d11f      	bne.n	800a206 <SPI_EndRxTransaction+0xb2>
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	689a      	ldr	r2, [r3, #8]
 800a1ca:	2380      	movs	r3, #128	; 0x80
 800a1cc:	021b      	lsls	r3, r3, #8
 800a1ce:	429a      	cmp	r2, r3
 800a1d0:	d005      	beq.n	800a1de <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	689a      	ldr	r2, [r3, #8]
 800a1d6:	2380      	movs	r3, #128	; 0x80
 800a1d8:	00db      	lsls	r3, r3, #3
 800a1da:	429a      	cmp	r2, r3
 800a1dc:	d113      	bne.n	800a206 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a1de:	68ba      	ldr	r2, [r7, #8]
 800a1e0:	23c0      	movs	r3, #192	; 0xc0
 800a1e2:	00d9      	lsls	r1, r3, #3
 800a1e4:	68f8      	ldr	r0, [r7, #12]
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	9300      	str	r3, [sp, #0]
 800a1ea:	0013      	movs	r3, r2
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	f7ff ff1b 	bl	800a028 <SPI_WaitFifoStateUntilTimeout>
 800a1f2:	1e03      	subs	r3, r0, #0
 800a1f4:	d007      	beq.n	800a206 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a1fa:	2220      	movs	r2, #32
 800a1fc:	431a      	orrs	r2, r3
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800a202:	2303      	movs	r3, #3
 800a204:	e000      	b.n	800a208 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 800a206:	2300      	movs	r3, #0
}
 800a208:	0018      	movs	r0, r3
 800a20a:	46bd      	mov	sp, r7
 800a20c:	b004      	add	sp, #16
 800a20e:	bd80      	pop	{r7, pc}

0800a210 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a210:	b580      	push	{r7, lr}
 800a212:	b086      	sub	sp, #24
 800a214:	af02      	add	r7, sp, #8
 800a216:	60f8      	str	r0, [r7, #12]
 800a218:	60b9      	str	r1, [r7, #8]
 800a21a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a21c:	68ba      	ldr	r2, [r7, #8]
 800a21e:	23c0      	movs	r3, #192	; 0xc0
 800a220:	0159      	lsls	r1, r3, #5
 800a222:	68f8      	ldr	r0, [r7, #12]
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	9300      	str	r3, [sp, #0]
 800a228:	0013      	movs	r3, r2
 800a22a:	2200      	movs	r2, #0
 800a22c:	f7ff fefc 	bl	800a028 <SPI_WaitFifoStateUntilTimeout>
 800a230:	1e03      	subs	r3, r0, #0
 800a232:	d007      	beq.n	800a244 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a238:	2220      	movs	r2, #32
 800a23a:	431a      	orrs	r2, r3
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a240:	2303      	movs	r3, #3
 800a242:	e027      	b.n	800a294 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a244:	68ba      	ldr	r2, [r7, #8]
 800a246:	68f8      	ldr	r0, [r7, #12]
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	9300      	str	r3, [sp, #0]
 800a24c:	0013      	movs	r3, r2
 800a24e:	2200      	movs	r2, #0
 800a250:	2180      	movs	r1, #128	; 0x80
 800a252:	f7ff fe5b 	bl	8009f0c <SPI_WaitFlagStateUntilTimeout>
 800a256:	1e03      	subs	r3, r0, #0
 800a258:	d007      	beq.n	800a26a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a25e:	2220      	movs	r2, #32
 800a260:	431a      	orrs	r2, r3
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a266:	2303      	movs	r3, #3
 800a268:	e014      	b.n	800a294 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a26a:	68ba      	ldr	r2, [r7, #8]
 800a26c:	23c0      	movs	r3, #192	; 0xc0
 800a26e:	00d9      	lsls	r1, r3, #3
 800a270:	68f8      	ldr	r0, [r7, #12]
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	9300      	str	r3, [sp, #0]
 800a276:	0013      	movs	r3, r2
 800a278:	2200      	movs	r2, #0
 800a27a:	f7ff fed5 	bl	800a028 <SPI_WaitFifoStateUntilTimeout>
 800a27e:	1e03      	subs	r3, r0, #0
 800a280:	d007      	beq.n	800a292 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a286:	2220      	movs	r2, #32
 800a288:	431a      	orrs	r2, r3
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a28e:	2303      	movs	r3, #3
 800a290:	e000      	b.n	800a294 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a292:	2300      	movs	r3, #0
}
 800a294:	0018      	movs	r0, r3
 800a296:	46bd      	mov	sp, r7
 800a298:	b004      	add	sp, #16
 800a29a:	bd80      	pop	{r7, pc}

0800a29c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b082      	sub	sp, #8
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d101      	bne.n	800a2ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a2aa:	2301      	movs	r3, #1
 800a2ac:	e04a      	b.n	800a344 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	223d      	movs	r2, #61	; 0x3d
 800a2b2:	5c9b      	ldrb	r3, [r3, r2]
 800a2b4:	b2db      	uxtb	r3, r3
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d107      	bne.n	800a2ca <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	223c      	movs	r2, #60	; 0x3c
 800a2be:	2100      	movs	r1, #0
 800a2c0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	0018      	movs	r0, r3
 800a2c6:	f7fa fed3 	bl	8005070 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	223d      	movs	r2, #61	; 0x3d
 800a2ce:	2102      	movs	r1, #2
 800a2d0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681a      	ldr	r2, [r3, #0]
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	3304      	adds	r3, #4
 800a2da:	0019      	movs	r1, r3
 800a2dc:	0010      	movs	r0, r2
 800a2de:	f000 fb41 	bl	800a964 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	2248      	movs	r2, #72	; 0x48
 800a2e6:	2101      	movs	r1, #1
 800a2e8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	223e      	movs	r2, #62	; 0x3e
 800a2ee:	2101      	movs	r1, #1
 800a2f0:	5499      	strb	r1, [r3, r2]
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	223f      	movs	r2, #63	; 0x3f
 800a2f6:	2101      	movs	r1, #1
 800a2f8:	5499      	strb	r1, [r3, r2]
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	2240      	movs	r2, #64	; 0x40
 800a2fe:	2101      	movs	r1, #1
 800a300:	5499      	strb	r1, [r3, r2]
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	2241      	movs	r2, #65	; 0x41
 800a306:	2101      	movs	r1, #1
 800a308:	5499      	strb	r1, [r3, r2]
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2242      	movs	r2, #66	; 0x42
 800a30e:	2101      	movs	r1, #1
 800a310:	5499      	strb	r1, [r3, r2]
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	2243      	movs	r2, #67	; 0x43
 800a316:	2101      	movs	r1, #1
 800a318:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	2244      	movs	r2, #68	; 0x44
 800a31e:	2101      	movs	r1, #1
 800a320:	5499      	strb	r1, [r3, r2]
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2245      	movs	r2, #69	; 0x45
 800a326:	2101      	movs	r1, #1
 800a328:	5499      	strb	r1, [r3, r2]
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2246      	movs	r2, #70	; 0x46
 800a32e:	2101      	movs	r1, #1
 800a330:	5499      	strb	r1, [r3, r2]
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2247      	movs	r2, #71	; 0x47
 800a336:	2101      	movs	r1, #1
 800a338:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	223d      	movs	r2, #61	; 0x3d
 800a33e:	2101      	movs	r1, #1
 800a340:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a342:	2300      	movs	r3, #0
}
 800a344:	0018      	movs	r0, r3
 800a346:	46bd      	mov	sp, r7
 800a348:	b002      	add	sp, #8
 800a34a:	bd80      	pop	{r7, pc}

0800a34c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b082      	sub	sp, #8
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d101      	bne.n	800a35e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a35a:	2301      	movs	r3, #1
 800a35c:	e04a      	b.n	800a3f4 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	223d      	movs	r2, #61	; 0x3d
 800a362:	5c9b      	ldrb	r3, [r3, r2]
 800a364:	b2db      	uxtb	r3, r3
 800a366:	2b00      	cmp	r3, #0
 800a368:	d107      	bne.n	800a37a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	223c      	movs	r2, #60	; 0x3c
 800a36e:	2100      	movs	r1, #0
 800a370:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	0018      	movs	r0, r3
 800a376:	f000 f841 	bl	800a3fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	223d      	movs	r2, #61	; 0x3d
 800a37e:	2102      	movs	r1, #2
 800a380:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681a      	ldr	r2, [r3, #0]
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	3304      	adds	r3, #4
 800a38a:	0019      	movs	r1, r3
 800a38c:	0010      	movs	r0, r2
 800a38e:	f000 fae9 	bl	800a964 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	2248      	movs	r2, #72	; 0x48
 800a396:	2101      	movs	r1, #1
 800a398:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	223e      	movs	r2, #62	; 0x3e
 800a39e:	2101      	movs	r1, #1
 800a3a0:	5499      	strb	r1, [r3, r2]
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	223f      	movs	r2, #63	; 0x3f
 800a3a6:	2101      	movs	r1, #1
 800a3a8:	5499      	strb	r1, [r3, r2]
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	2240      	movs	r2, #64	; 0x40
 800a3ae:	2101      	movs	r1, #1
 800a3b0:	5499      	strb	r1, [r3, r2]
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2241      	movs	r2, #65	; 0x41
 800a3b6:	2101      	movs	r1, #1
 800a3b8:	5499      	strb	r1, [r3, r2]
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	2242      	movs	r2, #66	; 0x42
 800a3be:	2101      	movs	r1, #1
 800a3c0:	5499      	strb	r1, [r3, r2]
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	2243      	movs	r2, #67	; 0x43
 800a3c6:	2101      	movs	r1, #1
 800a3c8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	2244      	movs	r2, #68	; 0x44
 800a3ce:	2101      	movs	r1, #1
 800a3d0:	5499      	strb	r1, [r3, r2]
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	2245      	movs	r2, #69	; 0x45
 800a3d6:	2101      	movs	r1, #1
 800a3d8:	5499      	strb	r1, [r3, r2]
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	2246      	movs	r2, #70	; 0x46
 800a3de:	2101      	movs	r1, #1
 800a3e0:	5499      	strb	r1, [r3, r2]
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	2247      	movs	r2, #71	; 0x47
 800a3e6:	2101      	movs	r1, #1
 800a3e8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	223d      	movs	r2, #61	; 0x3d
 800a3ee:	2101      	movs	r1, #1
 800a3f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a3f2:	2300      	movs	r3, #0
}
 800a3f4:	0018      	movs	r0, r3
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	b002      	add	sp, #8
 800a3fa:	bd80      	pop	{r7, pc}

0800a3fc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b082      	sub	sp, #8
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a404:	46c0      	nop			; (mov r8, r8)
 800a406:	46bd      	mov	sp, r7
 800a408:	b002      	add	sp, #8
 800a40a:	bd80      	pop	{r7, pc}

0800a40c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b084      	sub	sp, #16
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
 800a414:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d108      	bne.n	800a42e <HAL_TIM_PWM_Start+0x22>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	223e      	movs	r2, #62	; 0x3e
 800a420:	5c9b      	ldrb	r3, [r3, r2]
 800a422:	b2db      	uxtb	r3, r3
 800a424:	3b01      	subs	r3, #1
 800a426:	1e5a      	subs	r2, r3, #1
 800a428:	4193      	sbcs	r3, r2
 800a42a:	b2db      	uxtb	r3, r3
 800a42c:	e037      	b.n	800a49e <HAL_TIM_PWM_Start+0x92>
 800a42e:	683b      	ldr	r3, [r7, #0]
 800a430:	2b04      	cmp	r3, #4
 800a432:	d108      	bne.n	800a446 <HAL_TIM_PWM_Start+0x3a>
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	223f      	movs	r2, #63	; 0x3f
 800a438:	5c9b      	ldrb	r3, [r3, r2]
 800a43a:	b2db      	uxtb	r3, r3
 800a43c:	3b01      	subs	r3, #1
 800a43e:	1e5a      	subs	r2, r3, #1
 800a440:	4193      	sbcs	r3, r2
 800a442:	b2db      	uxtb	r3, r3
 800a444:	e02b      	b.n	800a49e <HAL_TIM_PWM_Start+0x92>
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	2b08      	cmp	r3, #8
 800a44a:	d108      	bne.n	800a45e <HAL_TIM_PWM_Start+0x52>
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2240      	movs	r2, #64	; 0x40
 800a450:	5c9b      	ldrb	r3, [r3, r2]
 800a452:	b2db      	uxtb	r3, r3
 800a454:	3b01      	subs	r3, #1
 800a456:	1e5a      	subs	r2, r3, #1
 800a458:	4193      	sbcs	r3, r2
 800a45a:	b2db      	uxtb	r3, r3
 800a45c:	e01f      	b.n	800a49e <HAL_TIM_PWM_Start+0x92>
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	2b0c      	cmp	r3, #12
 800a462:	d108      	bne.n	800a476 <HAL_TIM_PWM_Start+0x6a>
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	2241      	movs	r2, #65	; 0x41
 800a468:	5c9b      	ldrb	r3, [r3, r2]
 800a46a:	b2db      	uxtb	r3, r3
 800a46c:	3b01      	subs	r3, #1
 800a46e:	1e5a      	subs	r2, r3, #1
 800a470:	4193      	sbcs	r3, r2
 800a472:	b2db      	uxtb	r3, r3
 800a474:	e013      	b.n	800a49e <HAL_TIM_PWM_Start+0x92>
 800a476:	683b      	ldr	r3, [r7, #0]
 800a478:	2b10      	cmp	r3, #16
 800a47a:	d108      	bne.n	800a48e <HAL_TIM_PWM_Start+0x82>
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	2242      	movs	r2, #66	; 0x42
 800a480:	5c9b      	ldrb	r3, [r3, r2]
 800a482:	b2db      	uxtb	r3, r3
 800a484:	3b01      	subs	r3, #1
 800a486:	1e5a      	subs	r2, r3, #1
 800a488:	4193      	sbcs	r3, r2
 800a48a:	b2db      	uxtb	r3, r3
 800a48c:	e007      	b.n	800a49e <HAL_TIM_PWM_Start+0x92>
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	2243      	movs	r2, #67	; 0x43
 800a492:	5c9b      	ldrb	r3, [r3, r2]
 800a494:	b2db      	uxtb	r3, r3
 800a496:	3b01      	subs	r3, #1
 800a498:	1e5a      	subs	r2, r3, #1
 800a49a:	4193      	sbcs	r3, r2
 800a49c:	b2db      	uxtb	r3, r3
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d001      	beq.n	800a4a6 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800a4a2:	2301      	movs	r3, #1
 800a4a4:	e08b      	b.n	800a5be <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a4a6:	683b      	ldr	r3, [r7, #0]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d104      	bne.n	800a4b6 <HAL_TIM_PWM_Start+0xaa>
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	223e      	movs	r2, #62	; 0x3e
 800a4b0:	2102      	movs	r1, #2
 800a4b2:	5499      	strb	r1, [r3, r2]
 800a4b4:	e023      	b.n	800a4fe <HAL_TIM_PWM_Start+0xf2>
 800a4b6:	683b      	ldr	r3, [r7, #0]
 800a4b8:	2b04      	cmp	r3, #4
 800a4ba:	d104      	bne.n	800a4c6 <HAL_TIM_PWM_Start+0xba>
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	223f      	movs	r2, #63	; 0x3f
 800a4c0:	2102      	movs	r1, #2
 800a4c2:	5499      	strb	r1, [r3, r2]
 800a4c4:	e01b      	b.n	800a4fe <HAL_TIM_PWM_Start+0xf2>
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	2b08      	cmp	r3, #8
 800a4ca:	d104      	bne.n	800a4d6 <HAL_TIM_PWM_Start+0xca>
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	2240      	movs	r2, #64	; 0x40
 800a4d0:	2102      	movs	r1, #2
 800a4d2:	5499      	strb	r1, [r3, r2]
 800a4d4:	e013      	b.n	800a4fe <HAL_TIM_PWM_Start+0xf2>
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	2b0c      	cmp	r3, #12
 800a4da:	d104      	bne.n	800a4e6 <HAL_TIM_PWM_Start+0xda>
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2241      	movs	r2, #65	; 0x41
 800a4e0:	2102      	movs	r1, #2
 800a4e2:	5499      	strb	r1, [r3, r2]
 800a4e4:	e00b      	b.n	800a4fe <HAL_TIM_PWM_Start+0xf2>
 800a4e6:	683b      	ldr	r3, [r7, #0]
 800a4e8:	2b10      	cmp	r3, #16
 800a4ea:	d104      	bne.n	800a4f6 <HAL_TIM_PWM_Start+0xea>
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2242      	movs	r2, #66	; 0x42
 800a4f0:	2102      	movs	r1, #2
 800a4f2:	5499      	strb	r1, [r3, r2]
 800a4f4:	e003      	b.n	800a4fe <HAL_TIM_PWM_Start+0xf2>
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	2243      	movs	r2, #67	; 0x43
 800a4fa:	2102      	movs	r1, #2
 800a4fc:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	6839      	ldr	r1, [r7, #0]
 800a504:	2201      	movs	r2, #1
 800a506:	0018      	movs	r0, r3
 800a508:	f000 fe0c 	bl	800b124 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	4a2d      	ldr	r2, [pc, #180]	; (800a5c8 <HAL_TIM_PWM_Start+0x1bc>)
 800a512:	4293      	cmp	r3, r2
 800a514:	d00e      	beq.n	800a534 <HAL_TIM_PWM_Start+0x128>
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	4a2c      	ldr	r2, [pc, #176]	; (800a5cc <HAL_TIM_PWM_Start+0x1c0>)
 800a51c:	4293      	cmp	r3, r2
 800a51e:	d009      	beq.n	800a534 <HAL_TIM_PWM_Start+0x128>
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	4a2a      	ldr	r2, [pc, #168]	; (800a5d0 <HAL_TIM_PWM_Start+0x1c4>)
 800a526:	4293      	cmp	r3, r2
 800a528:	d004      	beq.n	800a534 <HAL_TIM_PWM_Start+0x128>
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	4a29      	ldr	r2, [pc, #164]	; (800a5d4 <HAL_TIM_PWM_Start+0x1c8>)
 800a530:	4293      	cmp	r3, r2
 800a532:	d101      	bne.n	800a538 <HAL_TIM_PWM_Start+0x12c>
 800a534:	2301      	movs	r3, #1
 800a536:	e000      	b.n	800a53a <HAL_TIM_PWM_Start+0x12e>
 800a538:	2300      	movs	r3, #0
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d008      	beq.n	800a550 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	2180      	movs	r1, #128	; 0x80
 800a54a:	0209      	lsls	r1, r1, #8
 800a54c:	430a      	orrs	r2, r1
 800a54e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	4a1c      	ldr	r2, [pc, #112]	; (800a5c8 <HAL_TIM_PWM_Start+0x1bc>)
 800a556:	4293      	cmp	r3, r2
 800a558:	d00f      	beq.n	800a57a <HAL_TIM_PWM_Start+0x16e>
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681a      	ldr	r2, [r3, #0]
 800a55e:	2380      	movs	r3, #128	; 0x80
 800a560:	05db      	lsls	r3, r3, #23
 800a562:	429a      	cmp	r2, r3
 800a564:	d009      	beq.n	800a57a <HAL_TIM_PWM_Start+0x16e>
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	4a1b      	ldr	r2, [pc, #108]	; (800a5d8 <HAL_TIM_PWM_Start+0x1cc>)
 800a56c:	4293      	cmp	r3, r2
 800a56e:	d004      	beq.n	800a57a <HAL_TIM_PWM_Start+0x16e>
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	4a15      	ldr	r2, [pc, #84]	; (800a5cc <HAL_TIM_PWM_Start+0x1c0>)
 800a576:	4293      	cmp	r3, r2
 800a578:	d116      	bne.n	800a5a8 <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	689b      	ldr	r3, [r3, #8]
 800a580:	4a16      	ldr	r2, [pc, #88]	; (800a5dc <HAL_TIM_PWM_Start+0x1d0>)
 800a582:	4013      	ands	r3, r2
 800a584:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	2b06      	cmp	r3, #6
 800a58a:	d016      	beq.n	800a5ba <HAL_TIM_PWM_Start+0x1ae>
 800a58c:	68fa      	ldr	r2, [r7, #12]
 800a58e:	2380      	movs	r3, #128	; 0x80
 800a590:	025b      	lsls	r3, r3, #9
 800a592:	429a      	cmp	r2, r3
 800a594:	d011      	beq.n	800a5ba <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	681a      	ldr	r2, [r3, #0]
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	2101      	movs	r1, #1
 800a5a2:	430a      	orrs	r2, r1
 800a5a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a5a6:	e008      	b.n	800a5ba <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	681a      	ldr	r2, [r3, #0]
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	2101      	movs	r1, #1
 800a5b4:	430a      	orrs	r2, r1
 800a5b6:	601a      	str	r2, [r3, #0]
 800a5b8:	e000      	b.n	800a5bc <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a5ba:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800a5bc:	2300      	movs	r3, #0
}
 800a5be:	0018      	movs	r0, r3
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	b004      	add	sp, #16
 800a5c4:	bd80      	pop	{r7, pc}
 800a5c6:	46c0      	nop			; (mov r8, r8)
 800a5c8:	40012c00 	.word	0x40012c00
 800a5cc:	40014000 	.word	0x40014000
 800a5d0:	40014400 	.word	0x40014400
 800a5d4:	40014800 	.word	0x40014800
 800a5d8:	40000400 	.word	0x40000400
 800a5dc:	00010007 	.word	0x00010007

0800a5e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b084      	sub	sp, #16
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	60f8      	str	r0, [r7, #12]
 800a5e8:	60b9      	str	r1, [r7, #8]
 800a5ea:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	223c      	movs	r2, #60	; 0x3c
 800a5f0:	5c9b      	ldrb	r3, [r3, r2]
 800a5f2:	2b01      	cmp	r3, #1
 800a5f4:	d101      	bne.n	800a5fa <HAL_TIM_PWM_ConfigChannel+0x1a>
 800a5f6:	2302      	movs	r3, #2
 800a5f8:	e0df      	b.n	800a7ba <HAL_TIM_PWM_ConfigChannel+0x1da>
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	223c      	movs	r2, #60	; 0x3c
 800a5fe:	2101      	movs	r1, #1
 800a600:	5499      	strb	r1, [r3, r2]
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	2b14      	cmp	r3, #20
 800a606:	d900      	bls.n	800a60a <HAL_TIM_PWM_ConfigChannel+0x2a>
 800a608:	e0d1      	b.n	800a7ae <HAL_TIM_PWM_ConfigChannel+0x1ce>
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	009a      	lsls	r2, r3, #2
 800a60e:	4b6d      	ldr	r3, [pc, #436]	; (800a7c4 <HAL_TIM_PWM_ConfigChannel+0x1e4>)
 800a610:	18d3      	adds	r3, r2, r3
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	68ba      	ldr	r2, [r7, #8]
 800a61c:	0011      	movs	r1, r2
 800a61e:	0018      	movs	r0, r3
 800a620:	f000 fa20 	bl	800aa64 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	699a      	ldr	r2, [r3, #24]
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	2108      	movs	r1, #8
 800a630:	430a      	orrs	r2, r1
 800a632:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	699a      	ldr	r2, [r3, #24]
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	2104      	movs	r1, #4
 800a640:	438a      	bics	r2, r1
 800a642:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	6999      	ldr	r1, [r3, #24]
 800a64a:	68bb      	ldr	r3, [r7, #8]
 800a64c:	691a      	ldr	r2, [r3, #16]
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	430a      	orrs	r2, r1
 800a654:	619a      	str	r2, [r3, #24]
      break;
 800a656:	e0ab      	b.n	800a7b0 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	68ba      	ldr	r2, [r7, #8]
 800a65e:	0011      	movs	r1, r2
 800a660:	0018      	movs	r0, r3
 800a662:	f000 fa89 	bl	800ab78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	699a      	ldr	r2, [r3, #24]
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	2180      	movs	r1, #128	; 0x80
 800a672:	0109      	lsls	r1, r1, #4
 800a674:	430a      	orrs	r2, r1
 800a676:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	699a      	ldr	r2, [r3, #24]
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	4951      	ldr	r1, [pc, #324]	; (800a7c8 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 800a684:	400a      	ands	r2, r1
 800a686:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	6999      	ldr	r1, [r3, #24]
 800a68e:	68bb      	ldr	r3, [r7, #8]
 800a690:	691b      	ldr	r3, [r3, #16]
 800a692:	021a      	lsls	r2, r3, #8
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	430a      	orrs	r2, r1
 800a69a:	619a      	str	r2, [r3, #24]
      break;
 800a69c:	e088      	b.n	800a7b0 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	68ba      	ldr	r2, [r7, #8]
 800a6a4:	0011      	movs	r1, r2
 800a6a6:	0018      	movs	r0, r3
 800a6a8:	f000 faea 	bl	800ac80 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	69da      	ldr	r2, [r3, #28]
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	2108      	movs	r1, #8
 800a6b8:	430a      	orrs	r2, r1
 800a6ba:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	69da      	ldr	r2, [r3, #28]
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	2104      	movs	r1, #4
 800a6c8:	438a      	bics	r2, r1
 800a6ca:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	69d9      	ldr	r1, [r3, #28]
 800a6d2:	68bb      	ldr	r3, [r7, #8]
 800a6d4:	691a      	ldr	r2, [r3, #16]
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	430a      	orrs	r2, r1
 800a6dc:	61da      	str	r2, [r3, #28]
      break;
 800a6de:	e067      	b.n	800a7b0 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	68ba      	ldr	r2, [r7, #8]
 800a6e6:	0011      	movs	r1, r2
 800a6e8:	0018      	movs	r0, r3
 800a6ea:	f000 fb51 	bl	800ad90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	69da      	ldr	r2, [r3, #28]
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	2180      	movs	r1, #128	; 0x80
 800a6fa:	0109      	lsls	r1, r1, #4
 800a6fc:	430a      	orrs	r2, r1
 800a6fe:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	69da      	ldr	r2, [r3, #28]
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	492f      	ldr	r1, [pc, #188]	; (800a7c8 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 800a70c:	400a      	ands	r2, r1
 800a70e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	69d9      	ldr	r1, [r3, #28]
 800a716:	68bb      	ldr	r3, [r7, #8]
 800a718:	691b      	ldr	r3, [r3, #16]
 800a71a:	021a      	lsls	r2, r3, #8
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	430a      	orrs	r2, r1
 800a722:	61da      	str	r2, [r3, #28]
      break;
 800a724:	e044      	b.n	800a7b0 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	68ba      	ldr	r2, [r7, #8]
 800a72c:	0011      	movs	r1, r2
 800a72e:	0018      	movs	r0, r3
 800a730:	f000 fb98 	bl	800ae64 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	2108      	movs	r1, #8
 800a740:	430a      	orrs	r2, r1
 800a742:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	2104      	movs	r1, #4
 800a750:	438a      	bics	r2, r1
 800a752:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a75a:	68bb      	ldr	r3, [r7, #8]
 800a75c:	691a      	ldr	r2, [r3, #16]
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	430a      	orrs	r2, r1
 800a764:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a766:	e023      	b.n	800a7b0 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	68ba      	ldr	r2, [r7, #8]
 800a76e:	0011      	movs	r1, r2
 800a770:	0018      	movs	r0, r3
 800a772:	f000 fbd7 	bl	800af24 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	2180      	movs	r1, #128	; 0x80
 800a782:	0109      	lsls	r1, r1, #4
 800a784:	430a      	orrs	r2, r1
 800a786:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	490d      	ldr	r1, [pc, #52]	; (800a7c8 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 800a794:	400a      	ands	r2, r1
 800a796:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a79e:	68bb      	ldr	r3, [r7, #8]
 800a7a0:	691b      	ldr	r3, [r3, #16]
 800a7a2:	021a      	lsls	r2, r3, #8
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	430a      	orrs	r2, r1
 800a7aa:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a7ac:	e000      	b.n	800a7b0 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    }

    default:
      break;
 800a7ae:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	223c      	movs	r2, #60	; 0x3c
 800a7b4:	2100      	movs	r1, #0
 800a7b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a7b8:	2300      	movs	r3, #0
}
 800a7ba:	0018      	movs	r0, r3
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	b004      	add	sp, #16
 800a7c0:	bd80      	pop	{r7, pc}
 800a7c2:	46c0      	nop			; (mov r8, r8)
 800a7c4:	08010bcc 	.word	0x08010bcc
 800a7c8:	fffffbff 	.word	0xfffffbff

0800a7cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b084      	sub	sp, #16
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
 800a7d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	223c      	movs	r2, #60	; 0x3c
 800a7da:	5c9b      	ldrb	r3, [r3, r2]
 800a7dc:	2b01      	cmp	r3, #1
 800a7de:	d101      	bne.n	800a7e4 <HAL_TIM_ConfigClockSource+0x18>
 800a7e0:	2302      	movs	r3, #2
 800a7e2:	e0b7      	b.n	800a954 <HAL_TIM_ConfigClockSource+0x188>
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	223c      	movs	r2, #60	; 0x3c
 800a7e8:	2101      	movs	r1, #1
 800a7ea:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	223d      	movs	r2, #61	; 0x3d
 800a7f0:	2102      	movs	r1, #2
 800a7f2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	689b      	ldr	r3, [r3, #8]
 800a7fa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	4a57      	ldr	r2, [pc, #348]	; (800a95c <HAL_TIM_ConfigClockSource+0x190>)
 800a800:	4013      	ands	r3, r2
 800a802:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	4a56      	ldr	r2, [pc, #344]	; (800a960 <HAL_TIM_ConfigClockSource+0x194>)
 800a808:	4013      	ands	r3, r2
 800a80a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	68fa      	ldr	r2, [r7, #12]
 800a812:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	2280      	movs	r2, #128	; 0x80
 800a81a:	0192      	lsls	r2, r2, #6
 800a81c:	4293      	cmp	r3, r2
 800a81e:	d040      	beq.n	800a8a2 <HAL_TIM_ConfigClockSource+0xd6>
 800a820:	2280      	movs	r2, #128	; 0x80
 800a822:	0192      	lsls	r2, r2, #6
 800a824:	4293      	cmp	r3, r2
 800a826:	d900      	bls.n	800a82a <HAL_TIM_ConfigClockSource+0x5e>
 800a828:	e088      	b.n	800a93c <HAL_TIM_ConfigClockSource+0x170>
 800a82a:	2280      	movs	r2, #128	; 0x80
 800a82c:	0152      	lsls	r2, r2, #5
 800a82e:	4293      	cmp	r3, r2
 800a830:	d100      	bne.n	800a834 <HAL_TIM_ConfigClockSource+0x68>
 800a832:	e085      	b.n	800a940 <HAL_TIM_ConfigClockSource+0x174>
 800a834:	2280      	movs	r2, #128	; 0x80
 800a836:	0152      	lsls	r2, r2, #5
 800a838:	4293      	cmp	r3, r2
 800a83a:	d900      	bls.n	800a83e <HAL_TIM_ConfigClockSource+0x72>
 800a83c:	e07e      	b.n	800a93c <HAL_TIM_ConfigClockSource+0x170>
 800a83e:	2b70      	cmp	r3, #112	; 0x70
 800a840:	d018      	beq.n	800a874 <HAL_TIM_ConfigClockSource+0xa8>
 800a842:	d900      	bls.n	800a846 <HAL_TIM_ConfigClockSource+0x7a>
 800a844:	e07a      	b.n	800a93c <HAL_TIM_ConfigClockSource+0x170>
 800a846:	2b60      	cmp	r3, #96	; 0x60
 800a848:	d04f      	beq.n	800a8ea <HAL_TIM_ConfigClockSource+0x11e>
 800a84a:	d900      	bls.n	800a84e <HAL_TIM_ConfigClockSource+0x82>
 800a84c:	e076      	b.n	800a93c <HAL_TIM_ConfigClockSource+0x170>
 800a84e:	2b50      	cmp	r3, #80	; 0x50
 800a850:	d03b      	beq.n	800a8ca <HAL_TIM_ConfigClockSource+0xfe>
 800a852:	d900      	bls.n	800a856 <HAL_TIM_ConfigClockSource+0x8a>
 800a854:	e072      	b.n	800a93c <HAL_TIM_ConfigClockSource+0x170>
 800a856:	2b40      	cmp	r3, #64	; 0x40
 800a858:	d057      	beq.n	800a90a <HAL_TIM_ConfigClockSource+0x13e>
 800a85a:	d900      	bls.n	800a85e <HAL_TIM_ConfigClockSource+0x92>
 800a85c:	e06e      	b.n	800a93c <HAL_TIM_ConfigClockSource+0x170>
 800a85e:	2b30      	cmp	r3, #48	; 0x30
 800a860:	d063      	beq.n	800a92a <HAL_TIM_ConfigClockSource+0x15e>
 800a862:	d86b      	bhi.n	800a93c <HAL_TIM_ConfigClockSource+0x170>
 800a864:	2b20      	cmp	r3, #32
 800a866:	d060      	beq.n	800a92a <HAL_TIM_ConfigClockSource+0x15e>
 800a868:	d868      	bhi.n	800a93c <HAL_TIM_ConfigClockSource+0x170>
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d05d      	beq.n	800a92a <HAL_TIM_ConfigClockSource+0x15e>
 800a86e:	2b10      	cmp	r3, #16
 800a870:	d05b      	beq.n	800a92a <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800a872:	e063      	b.n	800a93c <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	6818      	ldr	r0, [r3, #0]
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	6899      	ldr	r1, [r3, #8]
 800a87c:	683b      	ldr	r3, [r7, #0]
 800a87e:	685a      	ldr	r2, [r3, #4]
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	68db      	ldr	r3, [r3, #12]
 800a884:	f000 fc2e 	bl	800b0e4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	689b      	ldr	r3, [r3, #8]
 800a88e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	2277      	movs	r2, #119	; 0x77
 800a894:	4313      	orrs	r3, r2
 800a896:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	68fa      	ldr	r2, [r7, #12]
 800a89e:	609a      	str	r2, [r3, #8]
      break;
 800a8a0:	e04f      	b.n	800a942 <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	6818      	ldr	r0, [r3, #0]
 800a8a6:	683b      	ldr	r3, [r7, #0]
 800a8a8:	6899      	ldr	r1, [r3, #8]
 800a8aa:	683b      	ldr	r3, [r7, #0]
 800a8ac:	685a      	ldr	r2, [r3, #4]
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	68db      	ldr	r3, [r3, #12]
 800a8b2:	f000 fc17 	bl	800b0e4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	689a      	ldr	r2, [r3, #8]
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	2180      	movs	r1, #128	; 0x80
 800a8c2:	01c9      	lsls	r1, r1, #7
 800a8c4:	430a      	orrs	r2, r1
 800a8c6:	609a      	str	r2, [r3, #8]
      break;
 800a8c8:	e03b      	b.n	800a942 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	6818      	ldr	r0, [r3, #0]
 800a8ce:	683b      	ldr	r3, [r7, #0]
 800a8d0:	6859      	ldr	r1, [r3, #4]
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	68db      	ldr	r3, [r3, #12]
 800a8d6:	001a      	movs	r2, r3
 800a8d8:	f000 fb88 	bl	800afec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	2150      	movs	r1, #80	; 0x50
 800a8e2:	0018      	movs	r0, r3
 800a8e4:	f000 fbe2 	bl	800b0ac <TIM_ITRx_SetConfig>
      break;
 800a8e8:	e02b      	b.n	800a942 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	6818      	ldr	r0, [r3, #0]
 800a8ee:	683b      	ldr	r3, [r7, #0]
 800a8f0:	6859      	ldr	r1, [r3, #4]
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	68db      	ldr	r3, [r3, #12]
 800a8f6:	001a      	movs	r2, r3
 800a8f8:	f000 fba6 	bl	800b048 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	2160      	movs	r1, #96	; 0x60
 800a902:	0018      	movs	r0, r3
 800a904:	f000 fbd2 	bl	800b0ac <TIM_ITRx_SetConfig>
      break;
 800a908:	e01b      	b.n	800a942 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	6818      	ldr	r0, [r3, #0]
 800a90e:	683b      	ldr	r3, [r7, #0]
 800a910:	6859      	ldr	r1, [r3, #4]
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	68db      	ldr	r3, [r3, #12]
 800a916:	001a      	movs	r2, r3
 800a918:	f000 fb68 	bl	800afec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	2140      	movs	r1, #64	; 0x40
 800a922:	0018      	movs	r0, r3
 800a924:	f000 fbc2 	bl	800b0ac <TIM_ITRx_SetConfig>
      break;
 800a928:	e00b      	b.n	800a942 <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681a      	ldr	r2, [r3, #0]
 800a92e:	683b      	ldr	r3, [r7, #0]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	0019      	movs	r1, r3
 800a934:	0010      	movs	r0, r2
 800a936:	f000 fbb9 	bl	800b0ac <TIM_ITRx_SetConfig>
        break;
 800a93a:	e002      	b.n	800a942 <HAL_TIM_ConfigClockSource+0x176>
      break;
 800a93c:	46c0      	nop			; (mov r8, r8)
 800a93e:	e000      	b.n	800a942 <HAL_TIM_ConfigClockSource+0x176>
      break;
 800a940:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	223d      	movs	r2, #61	; 0x3d
 800a946:	2101      	movs	r1, #1
 800a948:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	223c      	movs	r2, #60	; 0x3c
 800a94e:	2100      	movs	r1, #0
 800a950:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a952:	2300      	movs	r3, #0
}
 800a954:	0018      	movs	r0, r3
 800a956:	46bd      	mov	sp, r7
 800a958:	b004      	add	sp, #16
 800a95a:	bd80      	pop	{r7, pc}
 800a95c:	ffceff88 	.word	0xffceff88
 800a960:	ffff00ff 	.word	0xffff00ff

0800a964 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b084      	sub	sp, #16
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
 800a96c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	4a34      	ldr	r2, [pc, #208]	; (800aa48 <TIM_Base_SetConfig+0xe4>)
 800a978:	4293      	cmp	r3, r2
 800a97a:	d008      	beq.n	800a98e <TIM_Base_SetConfig+0x2a>
 800a97c:	687a      	ldr	r2, [r7, #4]
 800a97e:	2380      	movs	r3, #128	; 0x80
 800a980:	05db      	lsls	r3, r3, #23
 800a982:	429a      	cmp	r2, r3
 800a984:	d003      	beq.n	800a98e <TIM_Base_SetConfig+0x2a>
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	4a30      	ldr	r2, [pc, #192]	; (800aa4c <TIM_Base_SetConfig+0xe8>)
 800a98a:	4293      	cmp	r3, r2
 800a98c:	d108      	bne.n	800a9a0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	2270      	movs	r2, #112	; 0x70
 800a992:	4393      	bics	r3, r2
 800a994:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	685b      	ldr	r3, [r3, #4]
 800a99a:	68fa      	ldr	r2, [r7, #12]
 800a99c:	4313      	orrs	r3, r2
 800a99e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	4a29      	ldr	r2, [pc, #164]	; (800aa48 <TIM_Base_SetConfig+0xe4>)
 800a9a4:	4293      	cmp	r3, r2
 800a9a6:	d018      	beq.n	800a9da <TIM_Base_SetConfig+0x76>
 800a9a8:	687a      	ldr	r2, [r7, #4]
 800a9aa:	2380      	movs	r3, #128	; 0x80
 800a9ac:	05db      	lsls	r3, r3, #23
 800a9ae:	429a      	cmp	r2, r3
 800a9b0:	d013      	beq.n	800a9da <TIM_Base_SetConfig+0x76>
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	4a25      	ldr	r2, [pc, #148]	; (800aa4c <TIM_Base_SetConfig+0xe8>)
 800a9b6:	4293      	cmp	r3, r2
 800a9b8:	d00f      	beq.n	800a9da <TIM_Base_SetConfig+0x76>
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	4a24      	ldr	r2, [pc, #144]	; (800aa50 <TIM_Base_SetConfig+0xec>)
 800a9be:	4293      	cmp	r3, r2
 800a9c0:	d00b      	beq.n	800a9da <TIM_Base_SetConfig+0x76>
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	4a23      	ldr	r2, [pc, #140]	; (800aa54 <TIM_Base_SetConfig+0xf0>)
 800a9c6:	4293      	cmp	r3, r2
 800a9c8:	d007      	beq.n	800a9da <TIM_Base_SetConfig+0x76>
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	4a22      	ldr	r2, [pc, #136]	; (800aa58 <TIM_Base_SetConfig+0xf4>)
 800a9ce:	4293      	cmp	r3, r2
 800a9d0:	d003      	beq.n	800a9da <TIM_Base_SetConfig+0x76>
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	4a21      	ldr	r2, [pc, #132]	; (800aa5c <TIM_Base_SetConfig+0xf8>)
 800a9d6:	4293      	cmp	r3, r2
 800a9d8:	d108      	bne.n	800a9ec <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	4a20      	ldr	r2, [pc, #128]	; (800aa60 <TIM_Base_SetConfig+0xfc>)
 800a9de:	4013      	ands	r3, r2
 800a9e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	68db      	ldr	r3, [r3, #12]
 800a9e6:	68fa      	ldr	r2, [r7, #12]
 800a9e8:	4313      	orrs	r3, r2
 800a9ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	2280      	movs	r2, #128	; 0x80
 800a9f0:	4393      	bics	r3, r2
 800a9f2:	001a      	movs	r2, r3
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	695b      	ldr	r3, [r3, #20]
 800a9f8:	4313      	orrs	r3, r2
 800a9fa:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	68fa      	ldr	r2, [r7, #12]
 800aa00:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	689a      	ldr	r2, [r3, #8]
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	681a      	ldr	r2, [r3, #0]
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	4a0c      	ldr	r2, [pc, #48]	; (800aa48 <TIM_Base_SetConfig+0xe4>)
 800aa16:	4293      	cmp	r3, r2
 800aa18:	d00b      	beq.n	800aa32 <TIM_Base_SetConfig+0xce>
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	4a0d      	ldr	r2, [pc, #52]	; (800aa54 <TIM_Base_SetConfig+0xf0>)
 800aa1e:	4293      	cmp	r3, r2
 800aa20:	d007      	beq.n	800aa32 <TIM_Base_SetConfig+0xce>
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	4a0c      	ldr	r2, [pc, #48]	; (800aa58 <TIM_Base_SetConfig+0xf4>)
 800aa26:	4293      	cmp	r3, r2
 800aa28:	d003      	beq.n	800aa32 <TIM_Base_SetConfig+0xce>
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	4a0b      	ldr	r2, [pc, #44]	; (800aa5c <TIM_Base_SetConfig+0xf8>)
 800aa2e:	4293      	cmp	r3, r2
 800aa30:	d103      	bne.n	800aa3a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800aa32:	683b      	ldr	r3, [r7, #0]
 800aa34:	691a      	ldr	r2, [r3, #16]
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	2201      	movs	r2, #1
 800aa3e:	615a      	str	r2, [r3, #20]
}
 800aa40:	46c0      	nop			; (mov r8, r8)
 800aa42:	46bd      	mov	sp, r7
 800aa44:	b004      	add	sp, #16
 800aa46:	bd80      	pop	{r7, pc}
 800aa48:	40012c00 	.word	0x40012c00
 800aa4c:	40000400 	.word	0x40000400
 800aa50:	40002000 	.word	0x40002000
 800aa54:	40014000 	.word	0x40014000
 800aa58:	40014400 	.word	0x40014400
 800aa5c:	40014800 	.word	0x40014800
 800aa60:	fffffcff 	.word	0xfffffcff

0800aa64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b086      	sub	sp, #24
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]
 800aa6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	6a1b      	ldr	r3, [r3, #32]
 800aa72:	2201      	movs	r2, #1
 800aa74:	4393      	bics	r3, r2
 800aa76:	001a      	movs	r2, r3
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	6a1b      	ldr	r3, [r3, #32]
 800aa80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	685b      	ldr	r3, [r3, #4]
 800aa86:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	699b      	ldr	r3, [r3, #24]
 800aa8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	4a32      	ldr	r2, [pc, #200]	; (800ab5c <TIM_OC1_SetConfig+0xf8>)
 800aa92:	4013      	ands	r3, r2
 800aa94:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	2203      	movs	r2, #3
 800aa9a:	4393      	bics	r3, r2
 800aa9c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aa9e:	683b      	ldr	r3, [r7, #0]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	68fa      	ldr	r2, [r7, #12]
 800aaa4:	4313      	orrs	r3, r2
 800aaa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800aaa8:	697b      	ldr	r3, [r7, #20]
 800aaaa:	2202      	movs	r2, #2
 800aaac:	4393      	bics	r3, r2
 800aaae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800aab0:	683b      	ldr	r3, [r7, #0]
 800aab2:	689b      	ldr	r3, [r3, #8]
 800aab4:	697a      	ldr	r2, [r7, #20]
 800aab6:	4313      	orrs	r3, r2
 800aab8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	4a28      	ldr	r2, [pc, #160]	; (800ab60 <TIM_OC1_SetConfig+0xfc>)
 800aabe:	4293      	cmp	r3, r2
 800aac0:	d00b      	beq.n	800aada <TIM_OC1_SetConfig+0x76>
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	4a27      	ldr	r2, [pc, #156]	; (800ab64 <TIM_OC1_SetConfig+0x100>)
 800aac6:	4293      	cmp	r3, r2
 800aac8:	d007      	beq.n	800aada <TIM_OC1_SetConfig+0x76>
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	4a26      	ldr	r2, [pc, #152]	; (800ab68 <TIM_OC1_SetConfig+0x104>)
 800aace:	4293      	cmp	r3, r2
 800aad0:	d003      	beq.n	800aada <TIM_OC1_SetConfig+0x76>
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	4a25      	ldr	r2, [pc, #148]	; (800ab6c <TIM_OC1_SetConfig+0x108>)
 800aad6:	4293      	cmp	r3, r2
 800aad8:	d10c      	bne.n	800aaf4 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800aada:	697b      	ldr	r3, [r7, #20]
 800aadc:	2208      	movs	r2, #8
 800aade:	4393      	bics	r3, r2
 800aae0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800aae2:	683b      	ldr	r3, [r7, #0]
 800aae4:	68db      	ldr	r3, [r3, #12]
 800aae6:	697a      	ldr	r2, [r7, #20]
 800aae8:	4313      	orrs	r3, r2
 800aaea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800aaec:	697b      	ldr	r3, [r7, #20]
 800aaee:	2204      	movs	r2, #4
 800aaf0:	4393      	bics	r3, r2
 800aaf2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	4a1a      	ldr	r2, [pc, #104]	; (800ab60 <TIM_OC1_SetConfig+0xfc>)
 800aaf8:	4293      	cmp	r3, r2
 800aafa:	d00b      	beq.n	800ab14 <TIM_OC1_SetConfig+0xb0>
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	4a19      	ldr	r2, [pc, #100]	; (800ab64 <TIM_OC1_SetConfig+0x100>)
 800ab00:	4293      	cmp	r3, r2
 800ab02:	d007      	beq.n	800ab14 <TIM_OC1_SetConfig+0xb0>
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	4a18      	ldr	r2, [pc, #96]	; (800ab68 <TIM_OC1_SetConfig+0x104>)
 800ab08:	4293      	cmp	r3, r2
 800ab0a:	d003      	beq.n	800ab14 <TIM_OC1_SetConfig+0xb0>
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	4a17      	ldr	r2, [pc, #92]	; (800ab6c <TIM_OC1_SetConfig+0x108>)
 800ab10:	4293      	cmp	r3, r2
 800ab12:	d111      	bne.n	800ab38 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ab14:	693b      	ldr	r3, [r7, #16]
 800ab16:	4a16      	ldr	r2, [pc, #88]	; (800ab70 <TIM_OC1_SetConfig+0x10c>)
 800ab18:	4013      	ands	r3, r2
 800ab1a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ab1c:	693b      	ldr	r3, [r7, #16]
 800ab1e:	4a15      	ldr	r2, [pc, #84]	; (800ab74 <TIM_OC1_SetConfig+0x110>)
 800ab20:	4013      	ands	r3, r2
 800ab22:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ab24:	683b      	ldr	r3, [r7, #0]
 800ab26:	695b      	ldr	r3, [r3, #20]
 800ab28:	693a      	ldr	r2, [r7, #16]
 800ab2a:	4313      	orrs	r3, r2
 800ab2c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ab2e:	683b      	ldr	r3, [r7, #0]
 800ab30:	699b      	ldr	r3, [r3, #24]
 800ab32:	693a      	ldr	r2, [r7, #16]
 800ab34:	4313      	orrs	r3, r2
 800ab36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	693a      	ldr	r2, [r7, #16]
 800ab3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	68fa      	ldr	r2, [r7, #12]
 800ab42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	685a      	ldr	r2, [r3, #4]
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	697a      	ldr	r2, [r7, #20]
 800ab50:	621a      	str	r2, [r3, #32]
}
 800ab52:	46c0      	nop			; (mov r8, r8)
 800ab54:	46bd      	mov	sp, r7
 800ab56:	b006      	add	sp, #24
 800ab58:	bd80      	pop	{r7, pc}
 800ab5a:	46c0      	nop			; (mov r8, r8)
 800ab5c:	fffeff8f 	.word	0xfffeff8f
 800ab60:	40012c00 	.word	0x40012c00
 800ab64:	40014000 	.word	0x40014000
 800ab68:	40014400 	.word	0x40014400
 800ab6c:	40014800 	.word	0x40014800
 800ab70:	fffffeff 	.word	0xfffffeff
 800ab74:	fffffdff 	.word	0xfffffdff

0800ab78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b086      	sub	sp, #24
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
 800ab80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6a1b      	ldr	r3, [r3, #32]
 800ab86:	2210      	movs	r2, #16
 800ab88:	4393      	bics	r3, r2
 800ab8a:	001a      	movs	r2, r3
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	6a1b      	ldr	r3, [r3, #32]
 800ab94:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	685b      	ldr	r3, [r3, #4]
 800ab9a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	699b      	ldr	r3, [r3, #24]
 800aba0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	4a2e      	ldr	r2, [pc, #184]	; (800ac60 <TIM_OC2_SetConfig+0xe8>)
 800aba6:	4013      	ands	r3, r2
 800aba8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	4a2d      	ldr	r2, [pc, #180]	; (800ac64 <TIM_OC2_SetConfig+0xec>)
 800abae:	4013      	ands	r3, r2
 800abb0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	021b      	lsls	r3, r3, #8
 800abb8:	68fa      	ldr	r2, [r7, #12]
 800abba:	4313      	orrs	r3, r2
 800abbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800abbe:	697b      	ldr	r3, [r7, #20]
 800abc0:	2220      	movs	r2, #32
 800abc2:	4393      	bics	r3, r2
 800abc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800abc6:	683b      	ldr	r3, [r7, #0]
 800abc8:	689b      	ldr	r3, [r3, #8]
 800abca:	011b      	lsls	r3, r3, #4
 800abcc:	697a      	ldr	r2, [r7, #20]
 800abce:	4313      	orrs	r3, r2
 800abd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	4a24      	ldr	r2, [pc, #144]	; (800ac68 <TIM_OC2_SetConfig+0xf0>)
 800abd6:	4293      	cmp	r3, r2
 800abd8:	d10d      	bne.n	800abf6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800abda:	697b      	ldr	r3, [r7, #20]
 800abdc:	2280      	movs	r2, #128	; 0x80
 800abde:	4393      	bics	r3, r2
 800abe0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	68db      	ldr	r3, [r3, #12]
 800abe6:	011b      	lsls	r3, r3, #4
 800abe8:	697a      	ldr	r2, [r7, #20]
 800abea:	4313      	orrs	r3, r2
 800abec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800abee:	697b      	ldr	r3, [r7, #20]
 800abf0:	2240      	movs	r2, #64	; 0x40
 800abf2:	4393      	bics	r3, r2
 800abf4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	4a1b      	ldr	r2, [pc, #108]	; (800ac68 <TIM_OC2_SetConfig+0xf0>)
 800abfa:	4293      	cmp	r3, r2
 800abfc:	d00b      	beq.n	800ac16 <TIM_OC2_SetConfig+0x9e>
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	4a1a      	ldr	r2, [pc, #104]	; (800ac6c <TIM_OC2_SetConfig+0xf4>)
 800ac02:	4293      	cmp	r3, r2
 800ac04:	d007      	beq.n	800ac16 <TIM_OC2_SetConfig+0x9e>
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	4a19      	ldr	r2, [pc, #100]	; (800ac70 <TIM_OC2_SetConfig+0xf8>)
 800ac0a:	4293      	cmp	r3, r2
 800ac0c:	d003      	beq.n	800ac16 <TIM_OC2_SetConfig+0x9e>
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	4a18      	ldr	r2, [pc, #96]	; (800ac74 <TIM_OC2_SetConfig+0xfc>)
 800ac12:	4293      	cmp	r3, r2
 800ac14:	d113      	bne.n	800ac3e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ac16:	693b      	ldr	r3, [r7, #16]
 800ac18:	4a17      	ldr	r2, [pc, #92]	; (800ac78 <TIM_OC2_SetConfig+0x100>)
 800ac1a:	4013      	ands	r3, r2
 800ac1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ac1e:	693b      	ldr	r3, [r7, #16]
 800ac20:	4a16      	ldr	r2, [pc, #88]	; (800ac7c <TIM_OC2_SetConfig+0x104>)
 800ac22:	4013      	ands	r3, r2
 800ac24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ac26:	683b      	ldr	r3, [r7, #0]
 800ac28:	695b      	ldr	r3, [r3, #20]
 800ac2a:	009b      	lsls	r3, r3, #2
 800ac2c:	693a      	ldr	r2, [r7, #16]
 800ac2e:	4313      	orrs	r3, r2
 800ac30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	699b      	ldr	r3, [r3, #24]
 800ac36:	009b      	lsls	r3, r3, #2
 800ac38:	693a      	ldr	r2, [r7, #16]
 800ac3a:	4313      	orrs	r3, r2
 800ac3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	693a      	ldr	r2, [r7, #16]
 800ac42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	68fa      	ldr	r2, [r7, #12]
 800ac48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ac4a:	683b      	ldr	r3, [r7, #0]
 800ac4c:	685a      	ldr	r2, [r3, #4]
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	697a      	ldr	r2, [r7, #20]
 800ac56:	621a      	str	r2, [r3, #32]
}
 800ac58:	46c0      	nop			; (mov r8, r8)
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	b006      	add	sp, #24
 800ac5e:	bd80      	pop	{r7, pc}
 800ac60:	feff8fff 	.word	0xfeff8fff
 800ac64:	fffffcff 	.word	0xfffffcff
 800ac68:	40012c00 	.word	0x40012c00
 800ac6c:	40014000 	.word	0x40014000
 800ac70:	40014400 	.word	0x40014400
 800ac74:	40014800 	.word	0x40014800
 800ac78:	fffffbff 	.word	0xfffffbff
 800ac7c:	fffff7ff 	.word	0xfffff7ff

0800ac80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b086      	sub	sp, #24
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
 800ac88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	6a1b      	ldr	r3, [r3, #32]
 800ac8e:	4a35      	ldr	r2, [pc, #212]	; (800ad64 <TIM_OC3_SetConfig+0xe4>)
 800ac90:	401a      	ands	r2, r3
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	6a1b      	ldr	r3, [r3, #32]
 800ac9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	685b      	ldr	r3, [r3, #4]
 800aca0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	69db      	ldr	r3, [r3, #28]
 800aca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	4a2f      	ldr	r2, [pc, #188]	; (800ad68 <TIM_OC3_SetConfig+0xe8>)
 800acac:	4013      	ands	r3, r2
 800acae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	2203      	movs	r2, #3
 800acb4:	4393      	bics	r3, r2
 800acb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	68fa      	ldr	r2, [r7, #12]
 800acbe:	4313      	orrs	r3, r2
 800acc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800acc2:	697b      	ldr	r3, [r7, #20]
 800acc4:	4a29      	ldr	r2, [pc, #164]	; (800ad6c <TIM_OC3_SetConfig+0xec>)
 800acc6:	4013      	ands	r3, r2
 800acc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800acca:	683b      	ldr	r3, [r7, #0]
 800accc:	689b      	ldr	r3, [r3, #8]
 800acce:	021b      	lsls	r3, r3, #8
 800acd0:	697a      	ldr	r2, [r7, #20]
 800acd2:	4313      	orrs	r3, r2
 800acd4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	4a25      	ldr	r2, [pc, #148]	; (800ad70 <TIM_OC3_SetConfig+0xf0>)
 800acda:	4293      	cmp	r3, r2
 800acdc:	d10d      	bne.n	800acfa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800acde:	697b      	ldr	r3, [r7, #20]
 800ace0:	4a24      	ldr	r2, [pc, #144]	; (800ad74 <TIM_OC3_SetConfig+0xf4>)
 800ace2:	4013      	ands	r3, r2
 800ace4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	68db      	ldr	r3, [r3, #12]
 800acea:	021b      	lsls	r3, r3, #8
 800acec:	697a      	ldr	r2, [r7, #20]
 800acee:	4313      	orrs	r3, r2
 800acf0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800acf2:	697b      	ldr	r3, [r7, #20]
 800acf4:	4a20      	ldr	r2, [pc, #128]	; (800ad78 <TIM_OC3_SetConfig+0xf8>)
 800acf6:	4013      	ands	r3, r2
 800acf8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	4a1c      	ldr	r2, [pc, #112]	; (800ad70 <TIM_OC3_SetConfig+0xf0>)
 800acfe:	4293      	cmp	r3, r2
 800ad00:	d00b      	beq.n	800ad1a <TIM_OC3_SetConfig+0x9a>
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	4a1d      	ldr	r2, [pc, #116]	; (800ad7c <TIM_OC3_SetConfig+0xfc>)
 800ad06:	4293      	cmp	r3, r2
 800ad08:	d007      	beq.n	800ad1a <TIM_OC3_SetConfig+0x9a>
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	4a1c      	ldr	r2, [pc, #112]	; (800ad80 <TIM_OC3_SetConfig+0x100>)
 800ad0e:	4293      	cmp	r3, r2
 800ad10:	d003      	beq.n	800ad1a <TIM_OC3_SetConfig+0x9a>
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	4a1b      	ldr	r2, [pc, #108]	; (800ad84 <TIM_OC3_SetConfig+0x104>)
 800ad16:	4293      	cmp	r3, r2
 800ad18:	d113      	bne.n	800ad42 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ad1a:	693b      	ldr	r3, [r7, #16]
 800ad1c:	4a1a      	ldr	r2, [pc, #104]	; (800ad88 <TIM_OC3_SetConfig+0x108>)
 800ad1e:	4013      	ands	r3, r2
 800ad20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ad22:	693b      	ldr	r3, [r7, #16]
 800ad24:	4a19      	ldr	r2, [pc, #100]	; (800ad8c <TIM_OC3_SetConfig+0x10c>)
 800ad26:	4013      	ands	r3, r2
 800ad28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ad2a:	683b      	ldr	r3, [r7, #0]
 800ad2c:	695b      	ldr	r3, [r3, #20]
 800ad2e:	011b      	lsls	r3, r3, #4
 800ad30:	693a      	ldr	r2, [r7, #16]
 800ad32:	4313      	orrs	r3, r2
 800ad34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	699b      	ldr	r3, [r3, #24]
 800ad3a:	011b      	lsls	r3, r3, #4
 800ad3c:	693a      	ldr	r2, [r7, #16]
 800ad3e:	4313      	orrs	r3, r2
 800ad40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	693a      	ldr	r2, [r7, #16]
 800ad46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	68fa      	ldr	r2, [r7, #12]
 800ad4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ad4e:	683b      	ldr	r3, [r7, #0]
 800ad50:	685a      	ldr	r2, [r3, #4]
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	697a      	ldr	r2, [r7, #20]
 800ad5a:	621a      	str	r2, [r3, #32]
}
 800ad5c:	46c0      	nop			; (mov r8, r8)
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	b006      	add	sp, #24
 800ad62:	bd80      	pop	{r7, pc}
 800ad64:	fffffeff 	.word	0xfffffeff
 800ad68:	fffeff8f 	.word	0xfffeff8f
 800ad6c:	fffffdff 	.word	0xfffffdff
 800ad70:	40012c00 	.word	0x40012c00
 800ad74:	fffff7ff 	.word	0xfffff7ff
 800ad78:	fffffbff 	.word	0xfffffbff
 800ad7c:	40014000 	.word	0x40014000
 800ad80:	40014400 	.word	0x40014400
 800ad84:	40014800 	.word	0x40014800
 800ad88:	ffffefff 	.word	0xffffefff
 800ad8c:	ffffdfff 	.word	0xffffdfff

0800ad90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b086      	sub	sp, #24
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
 800ad98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	6a1b      	ldr	r3, [r3, #32]
 800ad9e:	4a28      	ldr	r2, [pc, #160]	; (800ae40 <TIM_OC4_SetConfig+0xb0>)
 800ada0:	401a      	ands	r2, r3
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	6a1b      	ldr	r3, [r3, #32]
 800adaa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	685b      	ldr	r3, [r3, #4]
 800adb0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	69db      	ldr	r3, [r3, #28]
 800adb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	4a22      	ldr	r2, [pc, #136]	; (800ae44 <TIM_OC4_SetConfig+0xb4>)
 800adbc:	4013      	ands	r3, r2
 800adbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	4a21      	ldr	r2, [pc, #132]	; (800ae48 <TIM_OC4_SetConfig+0xb8>)
 800adc4:	4013      	ands	r3, r2
 800adc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800adc8:	683b      	ldr	r3, [r7, #0]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	021b      	lsls	r3, r3, #8
 800adce:	68fa      	ldr	r2, [r7, #12]
 800add0:	4313      	orrs	r3, r2
 800add2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800add4:	693b      	ldr	r3, [r7, #16]
 800add6:	4a1d      	ldr	r2, [pc, #116]	; (800ae4c <TIM_OC4_SetConfig+0xbc>)
 800add8:	4013      	ands	r3, r2
 800adda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	689b      	ldr	r3, [r3, #8]
 800ade0:	031b      	lsls	r3, r3, #12
 800ade2:	693a      	ldr	r2, [r7, #16]
 800ade4:	4313      	orrs	r3, r2
 800ade6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	4a19      	ldr	r2, [pc, #100]	; (800ae50 <TIM_OC4_SetConfig+0xc0>)
 800adec:	4293      	cmp	r3, r2
 800adee:	d00b      	beq.n	800ae08 <TIM_OC4_SetConfig+0x78>
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	4a18      	ldr	r2, [pc, #96]	; (800ae54 <TIM_OC4_SetConfig+0xc4>)
 800adf4:	4293      	cmp	r3, r2
 800adf6:	d007      	beq.n	800ae08 <TIM_OC4_SetConfig+0x78>
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	4a17      	ldr	r2, [pc, #92]	; (800ae58 <TIM_OC4_SetConfig+0xc8>)
 800adfc:	4293      	cmp	r3, r2
 800adfe:	d003      	beq.n	800ae08 <TIM_OC4_SetConfig+0x78>
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	4a16      	ldr	r2, [pc, #88]	; (800ae5c <TIM_OC4_SetConfig+0xcc>)
 800ae04:	4293      	cmp	r3, r2
 800ae06:	d109      	bne.n	800ae1c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ae08:	697b      	ldr	r3, [r7, #20]
 800ae0a:	4a15      	ldr	r2, [pc, #84]	; (800ae60 <TIM_OC4_SetConfig+0xd0>)
 800ae0c:	4013      	ands	r3, r2
 800ae0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	695b      	ldr	r3, [r3, #20]
 800ae14:	019b      	lsls	r3, r3, #6
 800ae16:	697a      	ldr	r2, [r7, #20]
 800ae18:	4313      	orrs	r3, r2
 800ae1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	697a      	ldr	r2, [r7, #20]
 800ae20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	68fa      	ldr	r2, [r7, #12]
 800ae26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ae28:	683b      	ldr	r3, [r7, #0]
 800ae2a:	685a      	ldr	r2, [r3, #4]
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	693a      	ldr	r2, [r7, #16]
 800ae34:	621a      	str	r2, [r3, #32]
}
 800ae36:	46c0      	nop			; (mov r8, r8)
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	b006      	add	sp, #24
 800ae3c:	bd80      	pop	{r7, pc}
 800ae3e:	46c0      	nop			; (mov r8, r8)
 800ae40:	ffffefff 	.word	0xffffefff
 800ae44:	feff8fff 	.word	0xfeff8fff
 800ae48:	fffffcff 	.word	0xfffffcff
 800ae4c:	ffffdfff 	.word	0xffffdfff
 800ae50:	40012c00 	.word	0x40012c00
 800ae54:	40014000 	.word	0x40014000
 800ae58:	40014400 	.word	0x40014400
 800ae5c:	40014800 	.word	0x40014800
 800ae60:	ffffbfff 	.word	0xffffbfff

0800ae64 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b086      	sub	sp, #24
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
 800ae6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	6a1b      	ldr	r3, [r3, #32]
 800ae72:	4a25      	ldr	r2, [pc, #148]	; (800af08 <TIM_OC5_SetConfig+0xa4>)
 800ae74:	401a      	ands	r2, r3
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	6a1b      	ldr	r3, [r3, #32]
 800ae7e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	685b      	ldr	r3, [r3, #4]
 800ae84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	4a1f      	ldr	r2, [pc, #124]	; (800af0c <TIM_OC5_SetConfig+0xa8>)
 800ae90:	4013      	ands	r3, r2
 800ae92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ae94:	683b      	ldr	r3, [r7, #0]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	68fa      	ldr	r2, [r7, #12]
 800ae9a:	4313      	orrs	r3, r2
 800ae9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ae9e:	693b      	ldr	r3, [r7, #16]
 800aea0:	4a1b      	ldr	r2, [pc, #108]	; (800af10 <TIM_OC5_SetConfig+0xac>)
 800aea2:	4013      	ands	r3, r2
 800aea4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800aea6:	683b      	ldr	r3, [r7, #0]
 800aea8:	689b      	ldr	r3, [r3, #8]
 800aeaa:	041b      	lsls	r3, r3, #16
 800aeac:	693a      	ldr	r2, [r7, #16]
 800aeae:	4313      	orrs	r3, r2
 800aeb0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	4a17      	ldr	r2, [pc, #92]	; (800af14 <TIM_OC5_SetConfig+0xb0>)
 800aeb6:	4293      	cmp	r3, r2
 800aeb8:	d00b      	beq.n	800aed2 <TIM_OC5_SetConfig+0x6e>
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	4a16      	ldr	r2, [pc, #88]	; (800af18 <TIM_OC5_SetConfig+0xb4>)
 800aebe:	4293      	cmp	r3, r2
 800aec0:	d007      	beq.n	800aed2 <TIM_OC5_SetConfig+0x6e>
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	4a15      	ldr	r2, [pc, #84]	; (800af1c <TIM_OC5_SetConfig+0xb8>)
 800aec6:	4293      	cmp	r3, r2
 800aec8:	d003      	beq.n	800aed2 <TIM_OC5_SetConfig+0x6e>
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	4a14      	ldr	r2, [pc, #80]	; (800af20 <TIM_OC5_SetConfig+0xbc>)
 800aece:	4293      	cmp	r3, r2
 800aed0:	d109      	bne.n	800aee6 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800aed2:	697b      	ldr	r3, [r7, #20]
 800aed4:	4a0c      	ldr	r2, [pc, #48]	; (800af08 <TIM_OC5_SetConfig+0xa4>)
 800aed6:	4013      	ands	r3, r2
 800aed8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800aeda:	683b      	ldr	r3, [r7, #0]
 800aedc:	695b      	ldr	r3, [r3, #20]
 800aede:	021b      	lsls	r3, r3, #8
 800aee0:	697a      	ldr	r2, [r7, #20]
 800aee2:	4313      	orrs	r3, r2
 800aee4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	697a      	ldr	r2, [r7, #20]
 800aeea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	68fa      	ldr	r2, [r7, #12]
 800aef0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	685a      	ldr	r2, [r3, #4]
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	693a      	ldr	r2, [r7, #16]
 800aefe:	621a      	str	r2, [r3, #32]
}
 800af00:	46c0      	nop			; (mov r8, r8)
 800af02:	46bd      	mov	sp, r7
 800af04:	b006      	add	sp, #24
 800af06:	bd80      	pop	{r7, pc}
 800af08:	fffeffff 	.word	0xfffeffff
 800af0c:	fffeff8f 	.word	0xfffeff8f
 800af10:	fffdffff 	.word	0xfffdffff
 800af14:	40012c00 	.word	0x40012c00
 800af18:	40014000 	.word	0x40014000
 800af1c:	40014400 	.word	0x40014400
 800af20:	40014800 	.word	0x40014800

0800af24 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800af24:	b580      	push	{r7, lr}
 800af26:	b086      	sub	sp, #24
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
 800af2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	6a1b      	ldr	r3, [r3, #32]
 800af32:	4a26      	ldr	r2, [pc, #152]	; (800afcc <TIM_OC6_SetConfig+0xa8>)
 800af34:	401a      	ands	r2, r3
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	6a1b      	ldr	r3, [r3, #32]
 800af3e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	685b      	ldr	r3, [r3, #4]
 800af44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	4a20      	ldr	r2, [pc, #128]	; (800afd0 <TIM_OC6_SetConfig+0xac>)
 800af50:	4013      	ands	r3, r2
 800af52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800af54:	683b      	ldr	r3, [r7, #0]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	021b      	lsls	r3, r3, #8
 800af5a:	68fa      	ldr	r2, [r7, #12]
 800af5c:	4313      	orrs	r3, r2
 800af5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800af60:	693b      	ldr	r3, [r7, #16]
 800af62:	4a1c      	ldr	r2, [pc, #112]	; (800afd4 <TIM_OC6_SetConfig+0xb0>)
 800af64:	4013      	ands	r3, r2
 800af66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800af68:	683b      	ldr	r3, [r7, #0]
 800af6a:	689b      	ldr	r3, [r3, #8]
 800af6c:	051b      	lsls	r3, r3, #20
 800af6e:	693a      	ldr	r2, [r7, #16]
 800af70:	4313      	orrs	r3, r2
 800af72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	4a18      	ldr	r2, [pc, #96]	; (800afd8 <TIM_OC6_SetConfig+0xb4>)
 800af78:	4293      	cmp	r3, r2
 800af7a:	d00b      	beq.n	800af94 <TIM_OC6_SetConfig+0x70>
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	4a17      	ldr	r2, [pc, #92]	; (800afdc <TIM_OC6_SetConfig+0xb8>)
 800af80:	4293      	cmp	r3, r2
 800af82:	d007      	beq.n	800af94 <TIM_OC6_SetConfig+0x70>
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	4a16      	ldr	r2, [pc, #88]	; (800afe0 <TIM_OC6_SetConfig+0xbc>)
 800af88:	4293      	cmp	r3, r2
 800af8a:	d003      	beq.n	800af94 <TIM_OC6_SetConfig+0x70>
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	4a15      	ldr	r2, [pc, #84]	; (800afe4 <TIM_OC6_SetConfig+0xc0>)
 800af90:	4293      	cmp	r3, r2
 800af92:	d109      	bne.n	800afa8 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800af94:	697b      	ldr	r3, [r7, #20]
 800af96:	4a14      	ldr	r2, [pc, #80]	; (800afe8 <TIM_OC6_SetConfig+0xc4>)
 800af98:	4013      	ands	r3, r2
 800af9a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	695b      	ldr	r3, [r3, #20]
 800afa0:	029b      	lsls	r3, r3, #10
 800afa2:	697a      	ldr	r2, [r7, #20]
 800afa4:	4313      	orrs	r3, r2
 800afa6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	697a      	ldr	r2, [r7, #20]
 800afac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	68fa      	ldr	r2, [r7, #12]
 800afb2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800afb4:	683b      	ldr	r3, [r7, #0]
 800afb6:	685a      	ldr	r2, [r3, #4]
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	693a      	ldr	r2, [r7, #16]
 800afc0:	621a      	str	r2, [r3, #32]
}
 800afc2:	46c0      	nop			; (mov r8, r8)
 800afc4:	46bd      	mov	sp, r7
 800afc6:	b006      	add	sp, #24
 800afc8:	bd80      	pop	{r7, pc}
 800afca:	46c0      	nop			; (mov r8, r8)
 800afcc:	ffefffff 	.word	0xffefffff
 800afd0:	feff8fff 	.word	0xfeff8fff
 800afd4:	ffdfffff 	.word	0xffdfffff
 800afd8:	40012c00 	.word	0x40012c00
 800afdc:	40014000 	.word	0x40014000
 800afe0:	40014400 	.word	0x40014400
 800afe4:	40014800 	.word	0x40014800
 800afe8:	fffbffff 	.word	0xfffbffff

0800afec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800afec:	b580      	push	{r7, lr}
 800afee:	b086      	sub	sp, #24
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	60f8      	str	r0, [r7, #12]
 800aff4:	60b9      	str	r1, [r7, #8]
 800aff6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	6a1b      	ldr	r3, [r3, #32]
 800affc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	6a1b      	ldr	r3, [r3, #32]
 800b002:	2201      	movs	r2, #1
 800b004:	4393      	bics	r3, r2
 800b006:	001a      	movs	r2, r3
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	699b      	ldr	r3, [r3, #24]
 800b010:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b012:	693b      	ldr	r3, [r7, #16]
 800b014:	22f0      	movs	r2, #240	; 0xf0
 800b016:	4393      	bics	r3, r2
 800b018:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	011b      	lsls	r3, r3, #4
 800b01e:	693a      	ldr	r2, [r7, #16]
 800b020:	4313      	orrs	r3, r2
 800b022:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b024:	697b      	ldr	r3, [r7, #20]
 800b026:	220a      	movs	r2, #10
 800b028:	4393      	bics	r3, r2
 800b02a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b02c:	697a      	ldr	r2, [r7, #20]
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	4313      	orrs	r3, r2
 800b032:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	693a      	ldr	r2, [r7, #16]
 800b038:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	697a      	ldr	r2, [r7, #20]
 800b03e:	621a      	str	r2, [r3, #32]
}
 800b040:	46c0      	nop			; (mov r8, r8)
 800b042:	46bd      	mov	sp, r7
 800b044:	b006      	add	sp, #24
 800b046:	bd80      	pop	{r7, pc}

0800b048 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b086      	sub	sp, #24
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	60f8      	str	r0, [r7, #12]
 800b050:	60b9      	str	r1, [r7, #8]
 800b052:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	6a1b      	ldr	r3, [r3, #32]
 800b058:	2210      	movs	r2, #16
 800b05a:	4393      	bics	r3, r2
 800b05c:	001a      	movs	r2, r3
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	699b      	ldr	r3, [r3, #24]
 800b066:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	6a1b      	ldr	r3, [r3, #32]
 800b06c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b06e:	697b      	ldr	r3, [r7, #20]
 800b070:	4a0d      	ldr	r2, [pc, #52]	; (800b0a8 <TIM_TI2_ConfigInputStage+0x60>)
 800b072:	4013      	ands	r3, r2
 800b074:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	031b      	lsls	r3, r3, #12
 800b07a:	697a      	ldr	r2, [r7, #20]
 800b07c:	4313      	orrs	r3, r2
 800b07e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b080:	693b      	ldr	r3, [r7, #16]
 800b082:	22a0      	movs	r2, #160	; 0xa0
 800b084:	4393      	bics	r3, r2
 800b086:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b088:	68bb      	ldr	r3, [r7, #8]
 800b08a:	011b      	lsls	r3, r3, #4
 800b08c:	693a      	ldr	r2, [r7, #16]
 800b08e:	4313      	orrs	r3, r2
 800b090:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	697a      	ldr	r2, [r7, #20]
 800b096:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	693a      	ldr	r2, [r7, #16]
 800b09c:	621a      	str	r2, [r3, #32]
}
 800b09e:	46c0      	nop			; (mov r8, r8)
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	b006      	add	sp, #24
 800b0a4:	bd80      	pop	{r7, pc}
 800b0a6:	46c0      	nop			; (mov r8, r8)
 800b0a8:	ffff0fff 	.word	0xffff0fff

0800b0ac <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b084      	sub	sp, #16
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]
 800b0b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	689b      	ldr	r3, [r3, #8]
 800b0ba:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	4a08      	ldr	r2, [pc, #32]	; (800b0e0 <TIM_ITRx_SetConfig+0x34>)
 800b0c0:	4013      	ands	r3, r2
 800b0c2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b0c4:	683a      	ldr	r2, [r7, #0]
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	4313      	orrs	r3, r2
 800b0ca:	2207      	movs	r2, #7
 800b0cc:	4313      	orrs	r3, r2
 800b0ce:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	68fa      	ldr	r2, [r7, #12]
 800b0d4:	609a      	str	r2, [r3, #8]
}
 800b0d6:	46c0      	nop			; (mov r8, r8)
 800b0d8:	46bd      	mov	sp, r7
 800b0da:	b004      	add	sp, #16
 800b0dc:	bd80      	pop	{r7, pc}
 800b0de:	46c0      	nop			; (mov r8, r8)
 800b0e0:	ffcfff8f 	.word	0xffcfff8f

0800b0e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	b086      	sub	sp, #24
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	60f8      	str	r0, [r7, #12]
 800b0ec:	60b9      	str	r1, [r7, #8]
 800b0ee:	607a      	str	r2, [r7, #4]
 800b0f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	689b      	ldr	r3, [r3, #8]
 800b0f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b0f8:	697b      	ldr	r3, [r7, #20]
 800b0fa:	4a09      	ldr	r2, [pc, #36]	; (800b120 <TIM_ETR_SetConfig+0x3c>)
 800b0fc:	4013      	ands	r3, r2
 800b0fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b100:	683b      	ldr	r3, [r7, #0]
 800b102:	021a      	lsls	r2, r3, #8
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	431a      	orrs	r2, r3
 800b108:	68bb      	ldr	r3, [r7, #8]
 800b10a:	4313      	orrs	r3, r2
 800b10c:	697a      	ldr	r2, [r7, #20]
 800b10e:	4313      	orrs	r3, r2
 800b110:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	697a      	ldr	r2, [r7, #20]
 800b116:	609a      	str	r2, [r3, #8]
}
 800b118:	46c0      	nop			; (mov r8, r8)
 800b11a:	46bd      	mov	sp, r7
 800b11c:	b006      	add	sp, #24
 800b11e:	bd80      	pop	{r7, pc}
 800b120:	ffff00ff 	.word	0xffff00ff

0800b124 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b086      	sub	sp, #24
 800b128:	af00      	add	r7, sp, #0
 800b12a:	60f8      	str	r0, [r7, #12]
 800b12c:	60b9      	str	r1, [r7, #8]
 800b12e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b130:	68bb      	ldr	r3, [r7, #8]
 800b132:	221f      	movs	r2, #31
 800b134:	4013      	ands	r3, r2
 800b136:	2201      	movs	r2, #1
 800b138:	409a      	lsls	r2, r3
 800b13a:	0013      	movs	r3, r2
 800b13c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	6a1b      	ldr	r3, [r3, #32]
 800b142:	697a      	ldr	r2, [r7, #20]
 800b144:	43d2      	mvns	r2, r2
 800b146:	401a      	ands	r2, r3
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	6a1a      	ldr	r2, [r3, #32]
 800b150:	68bb      	ldr	r3, [r7, #8]
 800b152:	211f      	movs	r1, #31
 800b154:	400b      	ands	r3, r1
 800b156:	6879      	ldr	r1, [r7, #4]
 800b158:	4099      	lsls	r1, r3
 800b15a:	000b      	movs	r3, r1
 800b15c:	431a      	orrs	r2, r3
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	621a      	str	r2, [r3, #32]
}
 800b162:	46c0      	nop			; (mov r8, r8)
 800b164:	46bd      	mov	sp, r7
 800b166:	b006      	add	sp, #24
 800b168:	bd80      	pop	{r7, pc}
	...

0800b16c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b084      	sub	sp, #16
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
 800b174:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	223c      	movs	r2, #60	; 0x3c
 800b17a:	5c9b      	ldrb	r3, [r3, r2]
 800b17c:	2b01      	cmp	r3, #1
 800b17e:	d101      	bne.n	800b184 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b180:	2302      	movs	r3, #2
 800b182:	e055      	b.n	800b230 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	223c      	movs	r2, #60	; 0x3c
 800b188:	2101      	movs	r1, #1
 800b18a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	223d      	movs	r2, #61	; 0x3d
 800b190:	2102      	movs	r1, #2
 800b192:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	685b      	ldr	r3, [r3, #4]
 800b19a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	689b      	ldr	r3, [r3, #8]
 800b1a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	4a23      	ldr	r2, [pc, #140]	; (800b238 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800b1aa:	4293      	cmp	r3, r2
 800b1ac:	d108      	bne.n	800b1c0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	4a22      	ldr	r2, [pc, #136]	; (800b23c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800b1b2:	4013      	ands	r3, r2
 800b1b4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b1b6:	683b      	ldr	r3, [r7, #0]
 800b1b8:	685b      	ldr	r3, [r3, #4]
 800b1ba:	68fa      	ldr	r2, [r7, #12]
 800b1bc:	4313      	orrs	r3, r2
 800b1be:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	2270      	movs	r2, #112	; 0x70
 800b1c4:	4393      	bics	r3, r2
 800b1c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b1c8:	683b      	ldr	r3, [r7, #0]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	68fa      	ldr	r2, [r7, #12]
 800b1ce:	4313      	orrs	r3, r2
 800b1d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	68fa      	ldr	r2, [r7, #12]
 800b1d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	4a16      	ldr	r2, [pc, #88]	; (800b238 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800b1e0:	4293      	cmp	r3, r2
 800b1e2:	d00f      	beq.n	800b204 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681a      	ldr	r2, [r3, #0]
 800b1e8:	2380      	movs	r3, #128	; 0x80
 800b1ea:	05db      	lsls	r3, r3, #23
 800b1ec:	429a      	cmp	r2, r3
 800b1ee:	d009      	beq.n	800b204 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	4a12      	ldr	r2, [pc, #72]	; (800b240 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800b1f6:	4293      	cmp	r3, r2
 800b1f8:	d004      	beq.n	800b204 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	4a11      	ldr	r2, [pc, #68]	; (800b244 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800b200:	4293      	cmp	r3, r2
 800b202:	d10c      	bne.n	800b21e <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b204:	68bb      	ldr	r3, [r7, #8]
 800b206:	2280      	movs	r2, #128	; 0x80
 800b208:	4393      	bics	r3, r2
 800b20a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b20c:	683b      	ldr	r3, [r7, #0]
 800b20e:	689b      	ldr	r3, [r3, #8]
 800b210:	68ba      	ldr	r2, [r7, #8]
 800b212:	4313      	orrs	r3, r2
 800b214:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	68ba      	ldr	r2, [r7, #8]
 800b21c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	223d      	movs	r2, #61	; 0x3d
 800b222:	2101      	movs	r1, #1
 800b224:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	223c      	movs	r2, #60	; 0x3c
 800b22a:	2100      	movs	r1, #0
 800b22c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b22e:	2300      	movs	r3, #0
}
 800b230:	0018      	movs	r0, r3
 800b232:	46bd      	mov	sp, r7
 800b234:	b004      	add	sp, #16
 800b236:	bd80      	pop	{r7, pc}
 800b238:	40012c00 	.word	0x40012c00
 800b23c:	ff0fffff 	.word	0xff0fffff
 800b240:	40000400 	.word	0x40000400
 800b244:	40014000 	.word	0x40014000

0800b248 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b248:	b580      	push	{r7, lr}
 800b24a:	b084      	sub	sp, #16
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
 800b250:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b252:	2300      	movs	r3, #0
 800b254:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	223c      	movs	r2, #60	; 0x3c
 800b25a:	5c9b      	ldrb	r3, [r3, r2]
 800b25c:	2b01      	cmp	r3, #1
 800b25e:	d101      	bne.n	800b264 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b260:	2302      	movs	r3, #2
 800b262:	e079      	b.n	800b358 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	223c      	movs	r2, #60	; 0x3c
 800b268:	2101      	movs	r1, #1
 800b26a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	22ff      	movs	r2, #255	; 0xff
 800b270:	4393      	bics	r3, r2
 800b272:	001a      	movs	r2, r3
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	68db      	ldr	r3, [r3, #12]
 800b278:	4313      	orrs	r3, r2
 800b27a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	4a38      	ldr	r2, [pc, #224]	; (800b360 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800b280:	401a      	ands	r2, r3
 800b282:	683b      	ldr	r3, [r7, #0]
 800b284:	689b      	ldr	r3, [r3, #8]
 800b286:	4313      	orrs	r3, r2
 800b288:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	4a35      	ldr	r2, [pc, #212]	; (800b364 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800b28e:	401a      	ands	r2, r3
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	685b      	ldr	r3, [r3, #4]
 800b294:	4313      	orrs	r3, r2
 800b296:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	4a33      	ldr	r2, [pc, #204]	; (800b368 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800b29c:	401a      	ands	r2, r3
 800b29e:	683b      	ldr	r3, [r7, #0]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	4313      	orrs	r3, r2
 800b2a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	4a30      	ldr	r2, [pc, #192]	; (800b36c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800b2aa:	401a      	ands	r2, r3
 800b2ac:	683b      	ldr	r3, [r7, #0]
 800b2ae:	691b      	ldr	r3, [r3, #16]
 800b2b0:	4313      	orrs	r3, r2
 800b2b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	4a2e      	ldr	r2, [pc, #184]	; (800b370 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800b2b8:	401a      	ands	r2, r3
 800b2ba:	683b      	ldr	r3, [r7, #0]
 800b2bc:	695b      	ldr	r3, [r3, #20]
 800b2be:	4313      	orrs	r3, r2
 800b2c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	4a2b      	ldr	r2, [pc, #172]	; (800b374 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800b2c6:	401a      	ands	r2, r3
 800b2c8:	683b      	ldr	r3, [r7, #0]
 800b2ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2cc:	4313      	orrs	r3, r2
 800b2ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	4a29      	ldr	r2, [pc, #164]	; (800b378 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800b2d4:	401a      	ands	r2, r3
 800b2d6:	683b      	ldr	r3, [r7, #0]
 800b2d8:	699b      	ldr	r3, [r3, #24]
 800b2da:	041b      	lsls	r3, r3, #16
 800b2dc:	4313      	orrs	r3, r2
 800b2de:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	4a25      	ldr	r2, [pc, #148]	; (800b37c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800b2e6:	4293      	cmp	r3, r2
 800b2e8:	d106      	bne.n	800b2f8 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	4a24      	ldr	r2, [pc, #144]	; (800b380 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800b2ee:	401a      	ands	r2, r3
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	69db      	ldr	r3, [r3, #28]
 800b2f4:	4313      	orrs	r3, r2
 800b2f6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	4a1f      	ldr	r2, [pc, #124]	; (800b37c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800b2fe:	4293      	cmp	r3, r2
 800b300:	d121      	bne.n	800b346 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	4a1f      	ldr	r2, [pc, #124]	; (800b384 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800b306:	401a      	ands	r2, r3
 800b308:	683b      	ldr	r3, [r7, #0]
 800b30a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b30c:	051b      	lsls	r3, r3, #20
 800b30e:	4313      	orrs	r3, r2
 800b310:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	4a1c      	ldr	r2, [pc, #112]	; (800b388 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 800b316:	401a      	ands	r2, r3
 800b318:	683b      	ldr	r3, [r7, #0]
 800b31a:	6a1b      	ldr	r3, [r3, #32]
 800b31c:	4313      	orrs	r3, r2
 800b31e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	4a1a      	ldr	r2, [pc, #104]	; (800b38c <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 800b324:	401a      	ands	r2, r3
 800b326:	683b      	ldr	r3, [r7, #0]
 800b328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b32a:	4313      	orrs	r3, r2
 800b32c:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	4a12      	ldr	r2, [pc, #72]	; (800b37c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800b334:	4293      	cmp	r3, r2
 800b336:	d106      	bne.n	800b346 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	4a15      	ldr	r2, [pc, #84]	; (800b390 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 800b33c:	401a      	ands	r2, r3
 800b33e:	683b      	ldr	r3, [r7, #0]
 800b340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b342:	4313      	orrs	r3, r2
 800b344:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	68fa      	ldr	r2, [r7, #12]
 800b34c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	223c      	movs	r2, #60	; 0x3c
 800b352:	2100      	movs	r1, #0
 800b354:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b356:	2300      	movs	r3, #0
}
 800b358:	0018      	movs	r0, r3
 800b35a:	46bd      	mov	sp, r7
 800b35c:	b004      	add	sp, #16
 800b35e:	bd80      	pop	{r7, pc}
 800b360:	fffffcff 	.word	0xfffffcff
 800b364:	fffffbff 	.word	0xfffffbff
 800b368:	fffff7ff 	.word	0xfffff7ff
 800b36c:	ffffefff 	.word	0xffffefff
 800b370:	ffffdfff 	.word	0xffffdfff
 800b374:	ffffbfff 	.word	0xffffbfff
 800b378:	fff0ffff 	.word	0xfff0ffff
 800b37c:	40012c00 	.word	0x40012c00
 800b380:	efffffff 	.word	0xefffffff
 800b384:	ff0fffff 	.word	0xff0fffff
 800b388:	feffffff 	.word	0xfeffffff
 800b38c:	fdffffff 	.word	0xfdffffff
 800b390:	dfffffff 	.word	0xdfffffff

0800b394 <HAL_TIMEx_ConfigBreakInput>:
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)

{
 800b394:	b580      	push	{r7, lr}
 800b396:	b08a      	sub	sp, #40	; 0x28
 800b398:	af00      	add	r7, sp, #0
 800b39a:	60f8      	str	r0, [r7, #12]
 800b39c:	60b9      	str	r1, [r7, #8]
 800b39e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	223c      	movs	r2, #60	; 0x3c
 800b3a4:	5c9b      	ldrb	r3, [r3, r2]
 800b3a6:	2b01      	cmp	r3, #1
 800b3a8:	d101      	bne.n	800b3ae <HAL_TIMEx_ConfigBreakInput+0x1a>
 800b3aa:	2302      	movs	r3, #2
 800b3ac:	e08e      	b.n	800b4cc <HAL_TIMEx_ConfigBreakInput+0x138>
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	223c      	movs	r2, #60	; 0x3c
 800b3b2:	2101      	movs	r1, #1
 800b3b4:	5499      	strb	r1, [r3, r2]

  switch (sBreakInputConfig->Source)
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	2b04      	cmp	r3, #4
 800b3bc:	d019      	beq.n	800b3f2 <HAL_TIMEx_ConfigBreakInput+0x5e>
 800b3be:	d822      	bhi.n	800b406 <HAL_TIMEx_ConfigBreakInput+0x72>
 800b3c0:	2b01      	cmp	r3, #1
 800b3c2:	d002      	beq.n	800b3ca <HAL_TIMEx_ConfigBreakInput+0x36>
 800b3c4:	2b02      	cmp	r3, #2
 800b3c6:	d00a      	beq.n	800b3de <HAL_TIMEx_ConfigBreakInput+0x4a>
 800b3c8:	e01d      	b.n	800b406 <HAL_TIMEx_ConfigBreakInput+0x72>
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_AF1_BKINE;
 800b3ca:	2301      	movs	r3, #1
 800b3cc:	627b      	str	r3, [r7, #36]	; 0x24
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = TIM1_AF1_BKINP;
 800b3d2:	2380      	movs	r3, #128	; 0x80
 800b3d4:	009b      	lsls	r3, r3, #2
 800b3d6:	623b      	str	r3, [r7, #32]
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 800b3d8:	2309      	movs	r3, #9
 800b3da:	61bb      	str	r3, [r7, #24]
      break;
 800b3dc:	e01c      	b.n	800b418 <HAL_TIMEx_ConfigBreakInput+0x84>
    }
#if defined(COMP1) && defined(COMP2)
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP1E;
 800b3de:	2302      	movs	r3, #2
 800b3e0:	627b      	str	r3, [r7, #36]	; 0x24
      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;
 800b3e2:	2301      	movs	r3, #1
 800b3e4:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = TIM1_AF1_BKCMP1P;
 800b3e6:	2380      	movs	r3, #128	; 0x80
 800b3e8:	00db      	lsls	r3, r3, #3
 800b3ea:	623b      	str	r3, [r7, #32]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;
 800b3ec:	230a      	movs	r3, #10
 800b3ee:	61bb      	str	r3, [r7, #24]
      break;
 800b3f0:	e012      	b.n	800b418 <HAL_TIMEx_ConfigBreakInput+0x84>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP2E;
 800b3f2:	2304      	movs	r3, #4
 800b3f4:	627b      	str	r3, [r7, #36]	; 0x24
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 800b3f6:	2302      	movs	r3, #2
 800b3f8:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 800b3fa:	2380      	movs	r3, #128	; 0x80
 800b3fc:	011b      	lsls	r3, r3, #4
 800b3fe:	623b      	str	r3, [r7, #32]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 800b400:	230b      	movs	r3, #11
 800b402:	61bb      	str	r3, [r7, #24]
      break;
 800b404:	e008      	b.n	800b418 <HAL_TIMEx_ConfigBreakInput+0x84>
    }
#endif /* COMP3 */

    default:
    {
      bkin_enable_mask = 0U;
 800b406:	2300      	movs	r3, #0
 800b408:	627b      	str	r3, [r7, #36]	; 0x24
      bkin_polarity_mask = 0U;
 800b40a:	2300      	movs	r3, #0
 800b40c:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = 0U;
 800b40e:	2300      	movs	r3, #0
 800b410:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = 0U;
 800b412:	2300      	movs	r3, #0
 800b414:	61bb      	str	r3, [r7, #24]
      break;
 800b416:	46c0      	nop			; (mov r8, r8)
    }
  }

  switch (BreakInput)
 800b418:	68bb      	ldr	r3, [r7, #8]
 800b41a:	2b01      	cmp	r3, #1
 800b41c:	d003      	beq.n	800b426 <HAL_TIMEx_ConfigBreakInput+0x92>
 800b41e:	68bb      	ldr	r3, [r7, #8]
 800b420:	2b02      	cmp	r3, #2
 800b422:	d027      	beq.n	800b474 <HAL_TIMEx_ConfigBreakInput+0xe0>
      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
      break;
    }
    default:
      break;
 800b424:	e04d      	b.n	800b4c2 <HAL_TIMEx_ConfigBreakInput+0x12e>
      tmporx = htim->Instance->AF1;
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b42c:	617b      	str	r3, [r7, #20]
      tmporx &= ~bkin_enable_mask;
 800b42e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b430:	43da      	mvns	r2, r3
 800b432:	697b      	ldr	r3, [r7, #20]
 800b434:	4013      	ands	r3, r2
 800b436:	617b      	str	r3, [r7, #20]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	685a      	ldr	r2, [r3, #4]
 800b43c:	69fb      	ldr	r3, [r7, #28]
 800b43e:	409a      	lsls	r2, r3
 800b440:	0013      	movs	r3, r2
 800b442:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b444:	4013      	ands	r3, r2
 800b446:	697a      	ldr	r2, [r7, #20]
 800b448:	4313      	orrs	r3, r2
 800b44a:	617b      	str	r3, [r7, #20]
      tmporx &= ~bkin_polarity_mask;
 800b44c:	6a3b      	ldr	r3, [r7, #32]
 800b44e:	43da      	mvns	r2, r3
 800b450:	697b      	ldr	r3, [r7, #20]
 800b452:	4013      	ands	r3, r2
 800b454:	617b      	str	r3, [r7, #20]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	689a      	ldr	r2, [r3, #8]
 800b45a:	69bb      	ldr	r3, [r7, #24]
 800b45c:	409a      	lsls	r2, r3
 800b45e:	0013      	movs	r3, r2
 800b460:	6a3a      	ldr	r2, [r7, #32]
 800b462:	4013      	ands	r3, r2
 800b464:	697a      	ldr	r2, [r7, #20]
 800b466:	4313      	orrs	r3, r2
 800b468:	617b      	str	r3, [r7, #20]
      htim->Instance->AF1 = tmporx;
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	697a      	ldr	r2, [r7, #20]
 800b470:	661a      	str	r2, [r3, #96]	; 0x60
      break;
 800b472:	e026      	b.n	800b4c2 <HAL_TIMEx_ConfigBreakInput+0x12e>
      tmporx = htim->Instance->AF2;
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b47a:	617b      	str	r3, [r7, #20]
      tmporx &= ~bkin_enable_mask;
 800b47c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b47e:	43da      	mvns	r2, r3
 800b480:	697b      	ldr	r3, [r7, #20]
 800b482:	4013      	ands	r3, r2
 800b484:	617b      	str	r3, [r7, #20]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	685a      	ldr	r2, [r3, #4]
 800b48a:	69fb      	ldr	r3, [r7, #28]
 800b48c:	409a      	lsls	r2, r3
 800b48e:	0013      	movs	r3, r2
 800b490:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b492:	4013      	ands	r3, r2
 800b494:	697a      	ldr	r2, [r7, #20]
 800b496:	4313      	orrs	r3, r2
 800b498:	617b      	str	r3, [r7, #20]
      tmporx &= ~bkin_polarity_mask;
 800b49a:	6a3b      	ldr	r3, [r7, #32]
 800b49c:	43da      	mvns	r2, r3
 800b49e:	697b      	ldr	r3, [r7, #20]
 800b4a0:	4013      	ands	r3, r2
 800b4a2:	617b      	str	r3, [r7, #20]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	689a      	ldr	r2, [r3, #8]
 800b4a8:	69bb      	ldr	r3, [r7, #24]
 800b4aa:	409a      	lsls	r2, r3
 800b4ac:	0013      	movs	r3, r2
 800b4ae:	6a3a      	ldr	r2, [r7, #32]
 800b4b0:	4013      	ands	r3, r2
 800b4b2:	697a      	ldr	r2, [r7, #20]
 800b4b4:	4313      	orrs	r3, r2
 800b4b6:	617b      	str	r3, [r7, #20]
      htim->Instance->AF2 = tmporx;
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	697a      	ldr	r2, [r7, #20]
 800b4be:	665a      	str	r2, [r3, #100]	; 0x64
      break;
 800b4c0:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	223c      	movs	r2, #60	; 0x3c
 800b4c6:	2100      	movs	r1, #0
 800b4c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b4ca:	2300      	movs	r3, #0
}
 800b4cc:	0018      	movs	r0, r3
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	b00a      	add	sp, #40	; 0x28
 800b4d2:	bd80      	pop	{r7, pc}

0800b4d4 <HAL_USART_Init>:
  *         parameters in the USART_InitTypeDef and initialize the associated handle.
  * @param  husart USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 800b4d4:	b580      	push	{r7, lr}
 800b4d6:	b082      	sub	sp, #8
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d101      	bne.n	800b4e6 <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	e03f      	b.n	800b566 <HAL_USART_Init+0x92>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	2259      	movs	r2, #89	; 0x59
 800b4ea:	5c9b      	ldrb	r3, [r3, r2]
 800b4ec:	b2db      	uxtb	r3, r3
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d107      	bne.n	800b502 <HAL_USART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	2258      	movs	r2, #88	; 0x58
 800b4f6:	2100      	movs	r1, #0
 800b4f8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	0018      	movs	r0, r3
 800b4fe:	f7f9 fe15 	bl	800512c <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	2259      	movs	r2, #89	; 0x59
 800b506:	2102      	movs	r1, #2
 800b508:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_USART_DISABLE(husart);
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	681a      	ldr	r2, [r3, #0]
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	2101      	movs	r1, #1
 800b516:	438a      	bics	r2, r1
 800b518:	601a      	str	r2, [r3, #0]

  /* Set the Usart Communication parameters */
  if (USART_SetConfig(husart) == HAL_ERROR)
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	0018      	movs	r0, r3
 800b51e:	f000 facf 	bl	800bac0 <USART_SetConfig>
 800b522:	0003      	movs	r3, r0
 800b524:	2b01      	cmp	r3, #1
 800b526:	d101      	bne.n	800b52c <HAL_USART_Init+0x58>
  {
    return HAL_ERROR;
 800b528:	2301      	movs	r3, #1
 800b52a:	e01c      	b.n	800b566 <HAL_USART_Init+0x92>
  }

  /* In Synchronous mode, the following bits must be kept cleared:
  - LINEN bit in the USART_CR2 register
  - HDSEL, SCEN and IREN bits in the USART_CR3 register.*/
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	685a      	ldr	r2, [r3, #4]
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	490e      	ldr	r1, [pc, #56]	; (800b570 <HAL_USART_Init+0x9c>)
 800b538:	400a      	ands	r2, r1
 800b53a:	605a      	str	r2, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	689a      	ldr	r2, [r3, #8]
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	212a      	movs	r1, #42	; 0x2a
 800b548:	438a      	bics	r2, r1
 800b54a:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	681a      	ldr	r2, [r3, #0]
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	2101      	movs	r1, #1
 800b558:	430a      	orrs	r2, r1
 800b55a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving husart->State to Ready */
  return (USART_CheckIdleState(husart));
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	0018      	movs	r0, r3
 800b560:	f000 fd4a 	bl	800bff8 <USART_CheckIdleState>
 800b564:	0003      	movs	r3, r0
}
 800b566:	0018      	movs	r0, r3
 800b568:	46bd      	mov	sp, r7
 800b56a:	b002      	add	sp, #8
 800b56c:	bd80      	pop	{r7, pc}
 800b56e:	46c0      	nop			; (mov r8, r8)
 800b570:	ffffbfff 	.word	0xffffbfff

0800b574 <HAL_USART_Transmit>:
  * @param  Size Amount of data elements (u8 or u16) to be sent.
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size, uint32_t Timeout)
{
 800b574:	b580      	push	{r7, lr}
 800b576:	b08a      	sub	sp, #40	; 0x28
 800b578:	af02      	add	r7, sp, #8
 800b57a:	60f8      	str	r0, [r7, #12]
 800b57c:	60b9      	str	r1, [r7, #8]
 800b57e:	603b      	str	r3, [r7, #0]
 800b580:	1dbb      	adds	r3, r7, #6
 800b582:	801a      	strh	r2, [r3, #0]
  uint8_t  *ptxdata8bits;
  uint16_t *ptxdata16bits;
  uint32_t tickstart;

  if (husart->State == HAL_USART_STATE_READY)
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	2259      	movs	r2, #89	; 0x59
 800b588:	5c9b      	ldrb	r3, [r3, r2]
 800b58a:	b2db      	uxtb	r3, r3
 800b58c:	2b01      	cmp	r3, #1
 800b58e:	d000      	beq.n	800b592 <HAL_USART_Transmit+0x1e>
 800b590:	e0a9      	b.n	800b6e6 <HAL_USART_Transmit+0x172>
  {
    if ((pTxData == NULL) || (Size == 0U))
 800b592:	68bb      	ldr	r3, [r7, #8]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d003      	beq.n	800b5a0 <HAL_USART_Transmit+0x2c>
 800b598:	1dbb      	adds	r3, r7, #6
 800b59a:	881b      	ldrh	r3, [r3, #0]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d101      	bne.n	800b5a4 <HAL_USART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800b5a0:	2301      	movs	r3, #1
 800b5a2:	e0a1      	b.n	800b6e8 <HAL_USART_Transmit+0x174>
    }

    /* In case of 9bits/No Parity transfer, pTxData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	689a      	ldr	r2, [r3, #8]
 800b5a8:	2380      	movs	r3, #128	; 0x80
 800b5aa:	015b      	lsls	r3, r3, #5
 800b5ac:	429a      	cmp	r2, r3
 800b5ae:	d109      	bne.n	800b5c4 <HAL_USART_Transmit+0x50>
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	691b      	ldr	r3, [r3, #16]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d105      	bne.n	800b5c4 <HAL_USART_Transmit+0x50>
    {
      if ((((uint32_t)pTxData) & 1U) != 0U)
 800b5b8:	68bb      	ldr	r3, [r7, #8]
 800b5ba:	2201      	movs	r2, #1
 800b5bc:	4013      	ands	r3, r2
 800b5be:	d001      	beq.n	800b5c4 <HAL_USART_Transmit+0x50>
      {
        return  HAL_ERROR;
 800b5c0:	2301      	movs	r3, #1
 800b5c2:	e091      	b.n	800b6e8 <HAL_USART_Transmit+0x174>
      }
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	2258      	movs	r2, #88	; 0x58
 800b5c8:	5c9b      	ldrb	r3, [r3, r2]
 800b5ca:	2b01      	cmp	r3, #1
 800b5cc:	d101      	bne.n	800b5d2 <HAL_USART_Transmit+0x5e>
 800b5ce:	2302      	movs	r3, #2
 800b5d0:	e08a      	b.n	800b6e8 <HAL_USART_Transmit+0x174>
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	2258      	movs	r2, #88	; 0x58
 800b5d6:	2101      	movs	r1, #1
 800b5d8:	5499      	strb	r1, [r3, r2]

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	2200      	movs	r2, #0
 800b5de:	65da      	str	r2, [r3, #92]	; 0x5c
    husart->State = HAL_USART_STATE_BUSY_TX;
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	2259      	movs	r2, #89	; 0x59
 800b5e4:	2112      	movs	r1, #18
 800b5e6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b5e8:	f7fa f81a 	bl	8005620 <HAL_GetTick>
 800b5ec:	0003      	movs	r3, r0
 800b5ee:	617b      	str	r3, [r7, #20]

    husart->TxXferSize = Size;
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	1dba      	adds	r2, r7, #6
 800b5f4:	8812      	ldrh	r2, [r2, #0]
 800b5f6:	859a      	strh	r2, [r3, #44]	; 0x2c
    husart->TxXferCount = Size;
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	1dba      	adds	r2, r7, #6
 800b5fc:	8812      	ldrh	r2, [r2, #0]
 800b5fe:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pTxData needs to be handled as a uint16_t pointer */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	689a      	ldr	r2, [r3, #8]
 800b604:	2380      	movs	r3, #128	; 0x80
 800b606:	015b      	lsls	r3, r3, #5
 800b608:	429a      	cmp	r2, r3
 800b60a:	d108      	bne.n	800b61e <HAL_USART_Transmit+0xaa>
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	691b      	ldr	r3, [r3, #16]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d104      	bne.n	800b61e <HAL_USART_Transmit+0xaa>
    {
      ptxdata8bits  = NULL;
 800b614:	2300      	movs	r3, #0
 800b616:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = (uint16_t *) pTxData;
 800b618:	68bb      	ldr	r3, [r7, #8]
 800b61a:	61bb      	str	r3, [r7, #24]
 800b61c:	e003      	b.n	800b626 <HAL_USART_Transmit+0xb2>
    }
    else
    {
      ptxdata8bits  = pTxData;
 800b61e:	68bb      	ldr	r3, [r7, #8]
 800b620:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = NULL;
 800b622:	2300      	movs	r3, #0
 800b624:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remaining data to be sent */
    while (husart->TxXferCount > 0U)
 800b626:	e02a      	b.n	800b67e <HAL_USART_Transmit+0x10a>
    {
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b628:	697a      	ldr	r2, [r7, #20]
 800b62a:	68f8      	ldr	r0, [r7, #12]
 800b62c:	683b      	ldr	r3, [r7, #0]
 800b62e:	9300      	str	r3, [sp, #0]
 800b630:	0013      	movs	r3, r2
 800b632:	2200      	movs	r2, #0
 800b634:	2180      	movs	r1, #128	; 0x80
 800b636:	f000 fa0e 	bl	800ba56 <USART_WaitOnFlagUntilTimeout>
 800b63a:	1e03      	subs	r3, r0, #0
 800b63c:	d001      	beq.n	800b642 <HAL_USART_Transmit+0xce>
      {
        return HAL_TIMEOUT;
 800b63e:	2303      	movs	r3, #3
 800b640:	e052      	b.n	800b6e8 <HAL_USART_Transmit+0x174>
      }
      if (ptxdata8bits == NULL)
 800b642:	69fb      	ldr	r3, [r7, #28]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d10b      	bne.n	800b660 <HAL_USART_Transmit+0xec>
      {
        husart->Instance->TDR = (uint16_t)(*ptxdata16bits & 0x01FFU);
 800b648:	69bb      	ldr	r3, [r7, #24]
 800b64a:	881b      	ldrh	r3, [r3, #0]
 800b64c:	001a      	movs	r2, r3
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	05d2      	lsls	r2, r2, #23
 800b654:	0dd2      	lsrs	r2, r2, #23
 800b656:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata16bits++;
 800b658:	69bb      	ldr	r3, [r7, #24]
 800b65a:	3302      	adds	r3, #2
 800b65c:	61bb      	str	r3, [r7, #24]
 800b65e:	e007      	b.n	800b670 <HAL_USART_Transmit+0xfc>
      }
      else
      {
        husart->Instance->TDR = (uint8_t)(*ptxdata8bits & 0xFFU);
 800b660:	69fb      	ldr	r3, [r7, #28]
 800b662:	781a      	ldrb	r2, [r3, #0]
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata8bits++;
 800b66a:	69fb      	ldr	r3, [r7, #28]
 800b66c:	3301      	adds	r3, #1
 800b66e:	61fb      	str	r3, [r7, #28]
      }

      husart->TxXferCount--;
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b674:	b29b      	uxth	r3, r3
 800b676:	3b01      	subs	r3, #1
 800b678:	b29a      	uxth	r2, r3
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (husart->TxXferCount > 0U)
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b682:	b29b      	uxth	r3, r3
 800b684:	2b00      	cmp	r3, #0
 800b686:	d1cf      	bne.n	800b628 <HAL_USART_Transmit+0xb4>
    }

    if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b688:	697a      	ldr	r2, [r7, #20]
 800b68a:	68f8      	ldr	r0, [r7, #12]
 800b68c:	683b      	ldr	r3, [r7, #0]
 800b68e:	9300      	str	r3, [sp, #0]
 800b690:	0013      	movs	r3, r2
 800b692:	2200      	movs	r2, #0
 800b694:	2140      	movs	r1, #64	; 0x40
 800b696:	f000 f9de 	bl	800ba56 <USART_WaitOnFlagUntilTimeout>
 800b69a:	1e03      	subs	r3, r0, #0
 800b69c:	d001      	beq.n	800b6a2 <HAL_USART_Transmit+0x12e>
    {
      return HAL_TIMEOUT;
 800b69e:	2303      	movs	r3, #3
 800b6a0:	e022      	b.n	800b6e8 <HAL_USART_Transmit+0x174>
    }

    /* Clear Transmission Complete Flag */
    __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	2240      	movs	r2, #64	; 0x40
 800b6a8:	621a      	str	r2, [r3, #32]

    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	2208      	movs	r2, #8
 800b6b0:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	699a      	ldr	r2, [r3, #24]
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	2108      	movs	r1, #8
 800b6be:	430a      	orrs	r2, r1
 800b6c0:	619a      	str	r2, [r3, #24]
    __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	699a      	ldr	r2, [r3, #24]
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	2110      	movs	r1, #16
 800b6ce:	430a      	orrs	r2, r1
 800b6d0:	619a      	str	r2, [r3, #24]

    /* At end of Tx process, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	2259      	movs	r2, #89	; 0x59
 800b6d6:	2101      	movs	r1, #1
 800b6d8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	2258      	movs	r2, #88	; 0x58
 800b6de:	2100      	movs	r1, #0
 800b6e0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	e000      	b.n	800b6e8 <HAL_USART_Transmit+0x174>
  }
  else
  {
    return HAL_BUSY;
 800b6e6:	2302      	movs	r3, #2
  }
}
 800b6e8:	0018      	movs	r0, r3
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	b008      	add	sp, #32
 800b6ee:	bd80      	pop	{r7, pc}

0800b6f0 <HAL_USART_IRQHandler>:
  * @brief  Handle USART interrupt request.
  * @param  husart USART handle.
  * @retval None
  */
void HAL_USART_IRQHandler(USART_HandleTypeDef *husart)
{
 800b6f0:	b580      	push	{r7, lr}
 800b6f2:	b088      	sub	sp, #32
 800b6f4:	af00      	add	r7, sp, #0
 800b6f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(husart->Instance->ISR);
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	69db      	ldr	r3, [r3, #28]
 800b6fe:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(husart->Instance->CR1);
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(husart->Instance->CR3);
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	689b      	ldr	r3, [r3, #8]
 800b70e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_UDR));
 800b710:	69fb      	ldr	r3, [r7, #28]
 800b712:	4aab      	ldr	r2, [pc, #684]	; (800b9c0 <HAL_USART_IRQHandler+0x2d0>)
 800b714:	4013      	ands	r3, r2
 800b716:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800b718:	693b      	ldr	r3, [r7, #16]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d117      	bne.n	800b74e <HAL_USART_IRQHandler+0x5e>
  {
    /* USART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b71e:	69fb      	ldr	r3, [r7, #28]
 800b720:	2220      	movs	r2, #32
 800b722:	4013      	ands	r3, r2
 800b724:	d013      	beq.n	800b74e <HAL_USART_IRQHandler+0x5e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b726:	69bb      	ldr	r3, [r7, #24]
 800b728:	2220      	movs	r2, #32
 800b72a:	4013      	ands	r3, r2
 800b72c:	d104      	bne.n	800b738 <HAL_USART_IRQHandler+0x48>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b72e:	697a      	ldr	r2, [r7, #20]
 800b730:	2380      	movs	r3, #128	; 0x80
 800b732:	055b      	lsls	r3, r3, #21
 800b734:	4013      	ands	r3, r2
 800b736:	d00a      	beq.n	800b74e <HAL_USART_IRQHandler+0x5e>
    {
      if (husart->RxISR != NULL)
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d100      	bne.n	800b742 <HAL_USART_IRQHandler+0x52>
 800b740:	e135      	b.n	800b9ae <HAL_USART_IRQHandler+0x2be>
      {
        husart->RxISR(husart);
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b746:	687a      	ldr	r2, [r7, #4]
 800b748:	0010      	movs	r0, r2
 800b74a:	4798      	blx	r3
      }
      return;
 800b74c:	e12f      	b.n	800b9ae <HAL_USART_IRQHandler+0x2be>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b74e:	693b      	ldr	r3, [r7, #16]
 800b750:	2b00      	cmp	r3, #0
 800b752:	d100      	bne.n	800b756 <HAL_USART_IRQHandler+0x66>
 800b754:	e0eb      	b.n	800b92e <HAL_USART_IRQHandler+0x23e>
      && (((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b756:	697b      	ldr	r3, [r7, #20]
 800b758:	4a9a      	ldr	r2, [pc, #616]	; (800b9c4 <HAL_USART_IRQHandler+0x2d4>)
 800b75a:	4013      	ands	r3, r2
 800b75c:	d105      	bne.n	800b76a <HAL_USART_IRQHandler+0x7a>
          || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U)))
 800b75e:	69ba      	ldr	r2, [r7, #24]
 800b760:	2390      	movs	r3, #144	; 0x90
 800b762:	005b      	lsls	r3, r3, #1
 800b764:	4013      	ands	r3, r2
 800b766:	d100      	bne.n	800b76a <HAL_USART_IRQHandler+0x7a>
 800b768:	e0e1      	b.n	800b92e <HAL_USART_IRQHandler+0x23e>
  {
    /* USART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b76a:	69fb      	ldr	r3, [r7, #28]
 800b76c:	2201      	movs	r2, #1
 800b76e:	4013      	ands	r3, r2
 800b770:	d00e      	beq.n	800b790 <HAL_USART_IRQHandler+0xa0>
 800b772:	69ba      	ldr	r2, [r7, #24]
 800b774:	2380      	movs	r3, #128	; 0x80
 800b776:	005b      	lsls	r3, r3, #1
 800b778:	4013      	ands	r3, r2
 800b77a:	d009      	beq.n	800b790 <HAL_USART_IRQHandler+0xa0>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_PEF);
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	2201      	movs	r2, #1
 800b782:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_PE;
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b788:	2201      	movs	r2, #1
 800b78a:	431a      	orrs	r2, r3
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b790:	69fb      	ldr	r3, [r7, #28]
 800b792:	2202      	movs	r2, #2
 800b794:	4013      	ands	r3, r2
 800b796:	d00d      	beq.n	800b7b4 <HAL_USART_IRQHandler+0xc4>
 800b798:	697b      	ldr	r3, [r7, #20]
 800b79a:	2201      	movs	r2, #1
 800b79c:	4013      	ands	r3, r2
 800b79e:	d009      	beq.n	800b7b4 <HAL_USART_IRQHandler+0xc4>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_FEF);
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	2202      	movs	r2, #2
 800b7a6:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_FE;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b7ac:	2204      	movs	r2, #4
 800b7ae:	431a      	orrs	r2, r3
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b7b4:	69fb      	ldr	r3, [r7, #28]
 800b7b6:	2204      	movs	r2, #4
 800b7b8:	4013      	ands	r3, r2
 800b7ba:	d00d      	beq.n	800b7d8 <HAL_USART_IRQHandler+0xe8>
 800b7bc:	697b      	ldr	r3, [r7, #20]
 800b7be:	2201      	movs	r2, #1
 800b7c0:	4013      	ands	r3, r2
 800b7c2:	d009      	beq.n	800b7d8 <HAL_USART_IRQHandler+0xe8>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_NEF);
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	2204      	movs	r2, #4
 800b7ca:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_NE;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b7d0:	2202      	movs	r2, #2
 800b7d2:	431a      	orrs	r2, r3
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b7d8:	69fb      	ldr	r3, [r7, #28]
 800b7da:	2208      	movs	r2, #8
 800b7dc:	4013      	ands	r3, r2
 800b7de:	d011      	beq.n	800b804 <HAL_USART_IRQHandler+0x114>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b7e0:	69bb      	ldr	r3, [r7, #24]
 800b7e2:	2220      	movs	r2, #32
 800b7e4:	4013      	ands	r3, r2
 800b7e6:	d103      	bne.n	800b7f0 <HAL_USART_IRQHandler+0x100>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b7e8:	697b      	ldr	r3, [r7, #20]
 800b7ea:	4a76      	ldr	r2, [pc, #472]	; (800b9c4 <HAL_USART_IRQHandler+0x2d4>)
 800b7ec:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b7ee:	d009      	beq.n	800b804 <HAL_USART_IRQHandler+0x114>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_OREF);
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	2208      	movs	r2, #8
 800b7f6:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_ORE;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b7fc:	2208      	movs	r2, #8
 800b7fe:	431a      	orrs	r2, r3
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART SPI slave underrun error interrupt occurred -------------------------*/
    if (((isrflags & USART_ISR_UDR) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b804:	69fa      	ldr	r2, [r7, #28]
 800b806:	2380      	movs	r3, #128	; 0x80
 800b808:	019b      	lsls	r3, r3, #6
 800b80a:	4013      	ands	r3, r2
 800b80c:	d01a      	beq.n	800b844 <HAL_USART_IRQHandler+0x154>
 800b80e:	697b      	ldr	r3, [r7, #20]
 800b810:	2201      	movs	r2, #1
 800b812:	4013      	ands	r3, r2
 800b814:	d016      	beq.n	800b844 <HAL_USART_IRQHandler+0x154>
    {
      /* Ignore SPI slave underrun errors when reception is going on */
      if (husart->State == HAL_USART_STATE_BUSY_RX)
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	2259      	movs	r2, #89	; 0x59
 800b81a:	5c9b      	ldrb	r3, [r3, r2]
 800b81c:	b2db      	uxtb	r3, r3
 800b81e:	2b22      	cmp	r3, #34	; 0x22
 800b820:	d105      	bne.n	800b82e <HAL_USART_IRQHandler+0x13e>
      {
        __HAL_USART_CLEAR_UDRFLAG(husart);
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	2280      	movs	r2, #128	; 0x80
 800b828:	0192      	lsls	r2, r2, #6
 800b82a:	621a      	str	r2, [r3, #32]
        return;
 800b82c:	e0c4      	b.n	800b9b8 <HAL_USART_IRQHandler+0x2c8>
      }
      else
      {
        __HAL_USART_CLEAR_UDRFLAG(husart);
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	2280      	movs	r2, #128	; 0x80
 800b834:	0192      	lsls	r2, r2, #6
 800b836:	621a      	str	r2, [r3, #32]
        husart->ErrorCode |= HAL_USART_ERROR_UDR;
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b83c:	2220      	movs	r2, #32
 800b83e:	431a      	orrs	r2, r3
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Call USART Error Call back function if need be --------------------------*/
    if (husart->ErrorCode != HAL_USART_ERROR_NONE)
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d100      	bne.n	800b84e <HAL_USART_IRQHandler+0x15e>
 800b84c:	e0b1      	b.n	800b9b2 <HAL_USART_IRQHandler+0x2c2>
    {
      /* USART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b84e:	69fb      	ldr	r3, [r7, #28]
 800b850:	2220      	movs	r2, #32
 800b852:	4013      	ands	r3, r2
 800b854:	d011      	beq.n	800b87a <HAL_USART_IRQHandler+0x18a>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b856:	69bb      	ldr	r3, [r7, #24]
 800b858:	2220      	movs	r2, #32
 800b85a:	4013      	ands	r3, r2
 800b85c:	d104      	bne.n	800b868 <HAL_USART_IRQHandler+0x178>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b85e:	697a      	ldr	r2, [r7, #20]
 800b860:	2380      	movs	r3, #128	; 0x80
 800b862:	055b      	lsls	r3, r3, #21
 800b864:	4013      	ands	r3, r2
 800b866:	d008      	beq.n	800b87a <HAL_USART_IRQHandler+0x18a>
      {
        if (husart->RxISR != NULL)
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d004      	beq.n	800b87a <HAL_USART_IRQHandler+0x18a>
        {
          husart->RxISR(husart);
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b874:	687a      	ldr	r2, [r7, #4]
 800b876:	0010      	movs	r0, r2
 800b878:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = husart->ErrorCode & HAL_USART_ERROR_ORE;
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b87e:	2208      	movs	r2, #8
 800b880:	4013      	ands	r3, r2
 800b882:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR)) ||
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	689b      	ldr	r3, [r3, #8]
 800b88a:	2240      	movs	r2, #64	; 0x40
 800b88c:	4013      	ands	r3, r2
 800b88e:	2b40      	cmp	r3, #64	; 0x40
 800b890:	d002      	beq.n	800b898 <HAL_USART_IRQHandler+0x1a8>
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d040      	beq.n	800b91a <HAL_USART_IRQHandler+0x22a>
          (errorcode != 0U))
      {
        /* Blocking error : transfer is aborted
           Set the USART state ready to be able to start again the process,
           Disable Interrupts, and disable DMA requests, if ongoing */
        USART_EndTransfer(husart);
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	0018      	movs	r0, r3
 800b89c:	f000 f8a6 	bl	800b9ec <USART_EndTransfer>

        /* Disable the USART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	689b      	ldr	r3, [r3, #8]
 800b8a6:	2240      	movs	r2, #64	; 0x40
 800b8a8:	4013      	ands	r3, r2
 800b8aa:	2b40      	cmp	r3, #64	; 0x40
 800b8ac:	d130      	bne.n	800b910 <HAL_USART_IRQHandler+0x220>
        {
          CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR | USART_CR3_DMAR);
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	689a      	ldr	r2, [r3, #8]
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	2140      	movs	r1, #64	; 0x40
 800b8ba:	438a      	bics	r2, r1
 800b8bc:	609a      	str	r2, [r3, #8]

          /* Abort the USART DMA Tx channel */
          if (husart->hdmatx != NULL)
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d008      	beq.n	800b8d8 <HAL_USART_IRQHandler+0x1e8>
          {
            /* Set the USART Tx DMA Abort callback to NULL : no callback
               executed at end of DMA abort procedure */
            husart->hdmatx->XferAbortCallback = NULL;
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA TX */
            (void)HAL_DMA_Abort_IT(husart->hdmatx);
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8d2:	0018      	movs	r0, r3
 800b8d4:	f7fa fb36 	bl	8005f44 <HAL_DMA_Abort_IT>
          }

          /* Abort the USART DMA Rx channel */
          if (husart->hdmarx != NULL)
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d012      	beq.n	800b906 <HAL_USART_IRQHandler+0x216>
          {
            /* Set the USART Rx DMA Abort callback :
               will lead to call HAL_USART_ErrorCallback() at end of DMA abort procedure */
            husart->hdmarx->XferAbortCallback = USART_DMAAbortOnError;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8e4:	4a38      	ldr	r2, [pc, #224]	; (800b9c8 <HAL_USART_IRQHandler+0x2d8>)
 800b8e6:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK)
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8ec:	0018      	movs	r0, r3
 800b8ee:	f7fa fb29 	bl	8005f44 <HAL_DMA_Abort_IT>
 800b8f2:	1e03      	subs	r3, r0, #0
 800b8f4:	d019      	beq.n	800b92a <HAL_USART_IRQHandler+0x23a>
            {
              /* Call Directly husart->hdmarx->XferAbortCallback function in case of error */
              husart->hdmarx->XferAbortCallback(husart->hdmarx);
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b900:	0018      	movs	r0, r3
 800b902:	4790      	blx	r2
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b904:	e011      	b.n	800b92a <HAL_USART_IRQHandler+0x23a>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
            /* Call registered Error Callback */
            husart->ErrorCallback(husart);
#else
            /* Call legacy weak Error Callback */
            HAL_USART_ErrorCallback(husart);
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	0018      	movs	r0, r3
 800b90a:	f000 f867 	bl	800b9dc <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b90e:	e00c      	b.n	800b92a <HAL_USART_IRQHandler+0x23a>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
          /* Call registered Error Callback */
          husart->ErrorCallback(husart);
#else
          /* Call legacy weak Error Callback */
          HAL_USART_ErrorCallback(husart);
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	0018      	movs	r0, r3
 800b914:	f000 f862 	bl	800b9dc <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b918:	e007      	b.n	800b92a <HAL_USART_IRQHandler+0x23a>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
        /* Call registered Error Callback */
        husart->ErrorCallback(husart);
#else
        /* Call legacy weak Error Callback */
        HAL_USART_ErrorCallback(husart);
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	0018      	movs	r0, r3
 800b91e:	f000 f85d 	bl	800b9dc <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
        husart->ErrorCode = HAL_USART_ERROR_NONE;
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	2200      	movs	r2, #0
 800b926:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }
    return;
 800b928:	e043      	b.n	800b9b2 <HAL_USART_IRQHandler+0x2c2>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b92a:	46c0      	nop			; (mov r8, r8)
    return;
 800b92c:	e041      	b.n	800b9b2 <HAL_USART_IRQHandler+0x2c2>

  } /* End if some error occurs */


  /* USART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b92e:	69fb      	ldr	r3, [r7, #28]
 800b930:	2280      	movs	r2, #128	; 0x80
 800b932:	4013      	ands	r3, r2
 800b934:	d012      	beq.n	800b95c <HAL_USART_IRQHandler+0x26c>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b936:	69bb      	ldr	r3, [r7, #24]
 800b938:	2280      	movs	r2, #128	; 0x80
 800b93a:	4013      	ands	r3, r2
 800b93c:	d104      	bne.n	800b948 <HAL_USART_IRQHandler+0x258>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b93e:	697a      	ldr	r2, [r7, #20]
 800b940:	2380      	movs	r3, #128	; 0x80
 800b942:	041b      	lsls	r3, r3, #16
 800b944:	4013      	ands	r3, r2
 800b946:	d009      	beq.n	800b95c <HAL_USART_IRQHandler+0x26c>
  {
    if (husart->TxISR != NULL)
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d032      	beq.n	800b9b6 <HAL_USART_IRQHandler+0x2c6>
    {
      husart->TxISR(husart);
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b954:	687a      	ldr	r2, [r7, #4]
 800b956:	0010      	movs	r0, r2
 800b958:	4798      	blx	r3
    }
    return;
 800b95a:	e02c      	b.n	800b9b6 <HAL_USART_IRQHandler+0x2c6>
  }

  /* USART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b95c:	69fb      	ldr	r3, [r7, #28]
 800b95e:	2240      	movs	r2, #64	; 0x40
 800b960:	4013      	ands	r3, r2
 800b962:	d008      	beq.n	800b976 <HAL_USART_IRQHandler+0x286>
 800b964:	69bb      	ldr	r3, [r7, #24]
 800b966:	2240      	movs	r2, #64	; 0x40
 800b968:	4013      	ands	r3, r2
 800b96a:	d004      	beq.n	800b976 <HAL_USART_IRQHandler+0x286>
  {
    USART_EndTransmit_IT(husart);
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	0018      	movs	r0, r3
 800b970:	f000 fb86 	bl	800c080 <USART_EndTransmit_IT>
    return;
 800b974:	e020      	b.n	800b9b8 <HAL_USART_IRQHandler+0x2c8>
  }

  /* USART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b976:	69fa      	ldr	r2, [r7, #28]
 800b978:	2380      	movs	r3, #128	; 0x80
 800b97a:	041b      	lsls	r3, r3, #16
 800b97c:	4013      	ands	r3, r2
 800b97e:	d009      	beq.n	800b994 <HAL_USART_IRQHandler+0x2a4>
 800b980:	69ba      	ldr	r2, [r7, #24]
 800b982:	2380      	movs	r3, #128	; 0x80
 800b984:	05db      	lsls	r3, r3, #23
 800b986:	4013      	ands	r3, r2
 800b988:	d004      	beq.n	800b994 <HAL_USART_IRQHandler+0x2a4>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    husart->TxFifoEmptyCallback(husart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_USARTEx_TxFifoEmptyCallback(husart);
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	0018      	movs	r0, r3
 800b98e:	f000 fbc2 	bl	800c116 <HAL_USARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    return;
 800b992:	e011      	b.n	800b9b8 <HAL_USART_IRQHandler+0x2c8>
  }

  /* USART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b994:	69fa      	ldr	r2, [r7, #28]
 800b996:	2380      	movs	r3, #128	; 0x80
 800b998:	045b      	lsls	r3, r3, #17
 800b99a:	4013      	ands	r3, r2
 800b99c:	d00c      	beq.n	800b9b8 <HAL_USART_IRQHandler+0x2c8>
 800b99e:	69bb      	ldr	r3, [r7, #24]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	da09      	bge.n	800b9b8 <HAL_USART_IRQHandler+0x2c8>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    husart->RxFifoFullCallback(husart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_USARTEx_RxFifoFullCallback(husart);
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	0018      	movs	r0, r3
 800b9a8:	f000 fbad 	bl	800c106 <HAL_USARTEx_RxFifoFullCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    return;
 800b9ac:	e004      	b.n	800b9b8 <HAL_USART_IRQHandler+0x2c8>
      return;
 800b9ae:	46c0      	nop			; (mov r8, r8)
 800b9b0:	e002      	b.n	800b9b8 <HAL_USART_IRQHandler+0x2c8>
    return;
 800b9b2:	46c0      	nop			; (mov r8, r8)
 800b9b4:	e000      	b.n	800b9b8 <HAL_USART_IRQHandler+0x2c8>
    return;
 800b9b6:	46c0      	nop			; (mov r8, r8)
  }
}
 800b9b8:	46bd      	mov	sp, r7
 800b9ba:	b008      	add	sp, #32
 800b9bc:	bd80      	pop	{r7, pc}
 800b9be:	46c0      	nop			; (mov r8, r8)
 800b9c0:	0000200f 	.word	0x0000200f
 800b9c4:	10000001 	.word	0x10000001
 800b9c8:	0800ba2d 	.word	0x0800ba2d

0800b9cc <HAL_USART_TxRxCpltCallback>:
  * @brief Tx/Rx Transfers completed callback for the non-blocking process.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)
{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b082      	sub	sp, #8
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_TxRxCpltCallback can be implemented in the user file
   */
}
 800b9d4:	46c0      	nop			; (mov r8, r8)
 800b9d6:	46bd      	mov	sp, r7
 800b9d8:	b002      	add	sp, #8
 800b9da:	bd80      	pop	{r7, pc}

0800b9dc <HAL_USART_ErrorCallback>:
  * @brief USART error callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)
{
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	b082      	sub	sp, #8
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_ErrorCallback can be implemented in the user file.
   */
}
 800b9e4:	46c0      	nop			; (mov r8, r8)
 800b9e6:	46bd      	mov	sp, r7
 800b9e8:	b002      	add	sp, #8
 800b9ea:	bd80      	pop	{r7, pc}

0800b9ec <USART_EndTransfer>:
  * @brief  End ongoing transfer on USART peripheral (following error detection or Transfer completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndTransfer(USART_HandleTypeDef *husart)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b082      	sub	sp, #8
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, RXFT, TXFT, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE |
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	681a      	ldr	r2, [r3, #0]
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	4909      	ldr	r1, [pc, #36]	; (800ba24 <USART_EndTransfer+0x38>)
 800ba00:	400a      	ands	r2, r1
 800ba02:	601a      	str	r2, [r3, #0]
                                    USART_CR1_TCIE));
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	689a      	ldr	r2, [r3, #8]
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	4906      	ldr	r1, [pc, #24]	; (800ba28 <USART_EndTransfer+0x3c>)
 800ba10:	400a      	ands	r2, r1
 800ba12:	609a      	str	r2, [r3, #8]

  /* At end of process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	2259      	movs	r2, #89	; 0x59
 800ba18:	2101      	movs	r1, #1
 800ba1a:	5499      	strb	r1, [r3, r2]
}
 800ba1c:	46c0      	nop			; (mov r8, r8)
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	b002      	add	sp, #8
 800ba22:	bd80      	pop	{r7, pc}
 800ba24:	fffffe1f 	.word	0xfffffe1f
 800ba28:	ef7ffffe 	.word	0xef7ffffe

0800ba2c <USART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b084      	sub	sp, #16
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba38:	60fb      	str	r3, [r7, #12]
  husart->RxXferCount = 0U;
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	2200      	movs	r2, #0
 800ba3e:	86da      	strh	r2, [r3, #54]	; 0x36
  husart->TxXferCount = 0U;
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	2200      	movs	r2, #0
 800ba44:	85da      	strh	r2, [r3, #46]	; 0x2e
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	0018      	movs	r0, r3
 800ba4a:	f7ff ffc7 	bl	800b9dc <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800ba4e:	46c0      	nop			; (mov r8, r8)
 800ba50:	46bd      	mov	sp, r7
 800ba52:	b004      	add	sp, #16
 800ba54:	bd80      	pop	{r7, pc}

0800ba56 <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 800ba56:	b580      	push	{r7, lr}
 800ba58:	b084      	sub	sp, #16
 800ba5a:	af00      	add	r7, sp, #0
 800ba5c:	60f8      	str	r0, [r7, #12]
 800ba5e:	60b9      	str	r1, [r7, #8]
 800ba60:	603b      	str	r3, [r7, #0]
 800ba62:	1dfb      	adds	r3, r7, #7
 800ba64:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 800ba66:	e017      	b.n	800ba98 <USART_WaitOnFlagUntilTimeout+0x42>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ba68:	69bb      	ldr	r3, [r7, #24]
 800ba6a:	3301      	adds	r3, #1
 800ba6c:	d014      	beq.n	800ba98 <USART_WaitOnFlagUntilTimeout+0x42>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ba6e:	f7f9 fdd7 	bl	8005620 <HAL_GetTick>
 800ba72:	0002      	movs	r2, r0
 800ba74:	683b      	ldr	r3, [r7, #0]
 800ba76:	1ad3      	subs	r3, r2, r3
 800ba78:	69ba      	ldr	r2, [r7, #24]
 800ba7a:	429a      	cmp	r2, r3
 800ba7c:	d302      	bcc.n	800ba84 <USART_WaitOnFlagUntilTimeout+0x2e>
 800ba7e:	69bb      	ldr	r3, [r7, #24]
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d109      	bne.n	800ba98 <USART_WaitOnFlagUntilTimeout+0x42>
      {
        husart->State = HAL_USART_STATE_READY;
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	2259      	movs	r2, #89	; 0x59
 800ba88:	2101      	movs	r1, #1
 800ba8a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	2258      	movs	r2, #88	; 0x58
 800ba90:	2100      	movs	r1, #0
 800ba92:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800ba94:	2303      	movs	r3, #3
 800ba96:	e00f      	b.n	800bab8 <USART_WaitOnFlagUntilTimeout+0x62>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	69db      	ldr	r3, [r3, #28]
 800ba9e:	68ba      	ldr	r2, [r7, #8]
 800baa0:	4013      	ands	r3, r2
 800baa2:	68ba      	ldr	r2, [r7, #8]
 800baa4:	1ad3      	subs	r3, r2, r3
 800baa6:	425a      	negs	r2, r3
 800baa8:	4153      	adcs	r3, r2
 800baaa:	b2db      	uxtb	r3, r3
 800baac:	001a      	movs	r2, r3
 800baae:	1dfb      	adds	r3, r7, #7
 800bab0:	781b      	ldrb	r3, [r3, #0]
 800bab2:	429a      	cmp	r2, r3
 800bab4:	d0d8      	beq.n	800ba68 <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800bab6:	2300      	movs	r3, #0
}
 800bab8:	0018      	movs	r0, r3
 800baba:	46bd      	mov	sp, r7
 800babc:	b004      	add	sp, #16
 800babe:	bd80      	pop	{r7, pc}

0800bac0 <USART_SetConfig>:
  * @brief Configure the USART peripheral.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart)
{
 800bac0:	b580      	push	{r7, lr}
 800bac2:	b088      	sub	sp, #32
 800bac4:	af00      	add	r7, sp, #0
 800bac6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  USART_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret                = HAL_OK;
 800bac8:	231e      	movs	r3, #30
 800baca:	18fb      	adds	r3, r7, r3
 800bacc:	2200      	movs	r2, #0
 800bace:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp;
  uint32_t usartdiv                    = 0x00000000;
 800bad0:	2300      	movs	r3, #0
 800bad2:	61bb      	str	r3, [r7, #24]
  *  the USART Word Length, Parity and Mode:
  *  set the M bits according to husart->Init.WordLength value
  *  set PCE and PS bits according to husart->Init.Parity value
  *  set TE and RE bits according to husart->Init.Mode value
  *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	689a      	ldr	r2, [r3, #8]
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	691b      	ldr	r3, [r3, #16]
 800badc:	431a      	orrs	r2, r3
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	695b      	ldr	r3, [r3, #20]
 800bae2:	4313      	orrs	r3, r2
 800bae4:	2280      	movs	r2, #128	; 0x80
 800bae6:	0212      	lsls	r2, r2, #8
 800bae8:	4313      	orrs	r3, r2
 800baea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	4ab1      	ldr	r2, [pc, #708]	; (800bdb8 <USART_SetConfig+0x2f8>)
 800baf4:	4013      	ands	r3, r2
 800baf6:	0019      	movs	r1, r3
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	697a      	ldr	r2, [r7, #20]
 800bafe:	430a      	orrs	r2, r1
 800bb00:	601a      	str	r2, [r3, #0]
  /* Clear and configure the USART Clock, CPOL, CPHA, LBCL STOP and SLVEN bits:
   * set CPOL bit according to husart->Init.CLKPolarity value
   * set CPHA bit according to husart->Init.CLKPhase value
   * set LBCL bit according to husart->Init.CLKLastBit value (used in SPI master mode only)
   * set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg = (uint32_t)(USART_CLOCK_ENABLE);
 800bb02:	2380      	movs	r3, #128	; 0x80
 800bb04:	011b      	lsls	r3, r3, #4
 800bb06:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.CLKLastBit;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	6a1b      	ldr	r3, [r3, #32]
 800bb0c:	697a      	ldr	r2, [r7, #20]
 800bb0e:	4313      	orrs	r3, r2
 800bb10:	617b      	str	r3, [r7, #20]
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	699a      	ldr	r2, [r3, #24]
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	69db      	ldr	r3, [r3, #28]
 800bb1a:	4313      	orrs	r3, r2
 800bb1c:	697a      	ldr	r2, [r7, #20]
 800bb1e:	4313      	orrs	r3, r2
 800bb20:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.StopBits;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	68db      	ldr	r3, [r3, #12]
 800bb26:	697a      	ldr	r2, [r7, #20]
 800bb28:	4313      	orrs	r3, r2
 800bb2a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	685b      	ldr	r3, [r3, #4]
 800bb32:	4aa2      	ldr	r2, [pc, #648]	; (800bdbc <USART_SetConfig+0x2fc>)
 800bb34:	4013      	ands	r3, r2
 800bb36:	0019      	movs	r1, r3
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	697a      	ldr	r2, [r7, #20]
 800bb3e:	430a      	orrs	r2, r1
 800bb40:	605a      	str	r2, [r3, #4]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
   * - USART Clock Prescaler : set PRESCALER according to husart->Init.ClockPrescaler value */
  MODIFY_REG(husart->Instance->PRESC, USART_PRESC_PRESCALER, husart->Init.ClockPrescaler);
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb48:	220f      	movs	r2, #15
 800bb4a:	4393      	bics	r3, r2
 800bb4c:	0019      	movs	r1, r3
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	430a      	orrs	r2, r1
 800bb58:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */
  USART_GETCLOCKSOURCE(husart, clocksource);
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	4a98      	ldr	r2, [pc, #608]	; (800bdc0 <USART_SetConfig+0x300>)
 800bb60:	4293      	cmp	r3, r2
 800bb62:	d127      	bne.n	800bbb4 <USART_SetConfig+0xf4>
 800bb64:	4b97      	ldr	r3, [pc, #604]	; (800bdc4 <USART_SetConfig+0x304>)
 800bb66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb68:	2203      	movs	r2, #3
 800bb6a:	4013      	ands	r3, r2
 800bb6c:	2b03      	cmp	r3, #3
 800bb6e:	d017      	beq.n	800bba0 <USART_SetConfig+0xe0>
 800bb70:	d81b      	bhi.n	800bbaa <USART_SetConfig+0xea>
 800bb72:	2b02      	cmp	r3, #2
 800bb74:	d00a      	beq.n	800bb8c <USART_SetConfig+0xcc>
 800bb76:	d818      	bhi.n	800bbaa <USART_SetConfig+0xea>
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d002      	beq.n	800bb82 <USART_SetConfig+0xc2>
 800bb7c:	2b01      	cmp	r3, #1
 800bb7e:	d00a      	beq.n	800bb96 <USART_SetConfig+0xd6>
 800bb80:	e013      	b.n	800bbaa <USART_SetConfig+0xea>
 800bb82:	231f      	movs	r3, #31
 800bb84:	18fb      	adds	r3, r7, r3
 800bb86:	2200      	movs	r2, #0
 800bb88:	701a      	strb	r2, [r3, #0]
 800bb8a:	e058      	b.n	800bc3e <USART_SetConfig+0x17e>
 800bb8c:	231f      	movs	r3, #31
 800bb8e:	18fb      	adds	r3, r7, r3
 800bb90:	2202      	movs	r2, #2
 800bb92:	701a      	strb	r2, [r3, #0]
 800bb94:	e053      	b.n	800bc3e <USART_SetConfig+0x17e>
 800bb96:	231f      	movs	r3, #31
 800bb98:	18fb      	adds	r3, r7, r3
 800bb9a:	2204      	movs	r2, #4
 800bb9c:	701a      	strb	r2, [r3, #0]
 800bb9e:	e04e      	b.n	800bc3e <USART_SetConfig+0x17e>
 800bba0:	231f      	movs	r3, #31
 800bba2:	18fb      	adds	r3, r7, r3
 800bba4:	2208      	movs	r2, #8
 800bba6:	701a      	strb	r2, [r3, #0]
 800bba8:	e049      	b.n	800bc3e <USART_SetConfig+0x17e>
 800bbaa:	231f      	movs	r3, #31
 800bbac:	18fb      	adds	r3, r7, r3
 800bbae:	2210      	movs	r2, #16
 800bbb0:	701a      	strb	r2, [r3, #0]
 800bbb2:	e044      	b.n	800bc3e <USART_SetConfig+0x17e>
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	4a83      	ldr	r2, [pc, #524]	; (800bdc8 <USART_SetConfig+0x308>)
 800bbba:	4293      	cmp	r3, r2
 800bbbc:	d127      	bne.n	800bc0e <USART_SetConfig+0x14e>
 800bbbe:	4b81      	ldr	r3, [pc, #516]	; (800bdc4 <USART_SetConfig+0x304>)
 800bbc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbc2:	220c      	movs	r2, #12
 800bbc4:	4013      	ands	r3, r2
 800bbc6:	2b0c      	cmp	r3, #12
 800bbc8:	d017      	beq.n	800bbfa <USART_SetConfig+0x13a>
 800bbca:	d81b      	bhi.n	800bc04 <USART_SetConfig+0x144>
 800bbcc:	2b08      	cmp	r3, #8
 800bbce:	d00a      	beq.n	800bbe6 <USART_SetConfig+0x126>
 800bbd0:	d818      	bhi.n	800bc04 <USART_SetConfig+0x144>
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d002      	beq.n	800bbdc <USART_SetConfig+0x11c>
 800bbd6:	2b04      	cmp	r3, #4
 800bbd8:	d00a      	beq.n	800bbf0 <USART_SetConfig+0x130>
 800bbda:	e013      	b.n	800bc04 <USART_SetConfig+0x144>
 800bbdc:	231f      	movs	r3, #31
 800bbde:	18fb      	adds	r3, r7, r3
 800bbe0:	2200      	movs	r2, #0
 800bbe2:	701a      	strb	r2, [r3, #0]
 800bbe4:	e02b      	b.n	800bc3e <USART_SetConfig+0x17e>
 800bbe6:	231f      	movs	r3, #31
 800bbe8:	18fb      	adds	r3, r7, r3
 800bbea:	2202      	movs	r2, #2
 800bbec:	701a      	strb	r2, [r3, #0]
 800bbee:	e026      	b.n	800bc3e <USART_SetConfig+0x17e>
 800bbf0:	231f      	movs	r3, #31
 800bbf2:	18fb      	adds	r3, r7, r3
 800bbf4:	2204      	movs	r2, #4
 800bbf6:	701a      	strb	r2, [r3, #0]
 800bbf8:	e021      	b.n	800bc3e <USART_SetConfig+0x17e>
 800bbfa:	231f      	movs	r3, #31
 800bbfc:	18fb      	adds	r3, r7, r3
 800bbfe:	2208      	movs	r2, #8
 800bc00:	701a      	strb	r2, [r3, #0]
 800bc02:	e01c      	b.n	800bc3e <USART_SetConfig+0x17e>
 800bc04:	231f      	movs	r3, #31
 800bc06:	18fb      	adds	r3, r7, r3
 800bc08:	2210      	movs	r2, #16
 800bc0a:	701a      	strb	r2, [r3, #0]
 800bc0c:	e017      	b.n	800bc3e <USART_SetConfig+0x17e>
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	4a6e      	ldr	r2, [pc, #440]	; (800bdcc <USART_SetConfig+0x30c>)
 800bc14:	4293      	cmp	r3, r2
 800bc16:	d104      	bne.n	800bc22 <USART_SetConfig+0x162>
 800bc18:	231f      	movs	r3, #31
 800bc1a:	18fb      	adds	r3, r7, r3
 800bc1c:	2200      	movs	r2, #0
 800bc1e:	701a      	strb	r2, [r3, #0]
 800bc20:	e00d      	b.n	800bc3e <USART_SetConfig+0x17e>
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	4a6a      	ldr	r2, [pc, #424]	; (800bdd0 <USART_SetConfig+0x310>)
 800bc28:	4293      	cmp	r3, r2
 800bc2a:	d104      	bne.n	800bc36 <USART_SetConfig+0x176>
 800bc2c:	231f      	movs	r3, #31
 800bc2e:	18fb      	adds	r3, r7, r3
 800bc30:	2200      	movs	r2, #0
 800bc32:	701a      	strb	r2, [r3, #0]
 800bc34:	e003      	b.n	800bc3e <USART_SetConfig+0x17e>
 800bc36:	231f      	movs	r3, #31
 800bc38:	18fb      	adds	r3, r7, r3
 800bc3a:	2210      	movs	r2, #16
 800bc3c:	701a      	strb	r2, [r3, #0]

  switch (clocksource)
 800bc3e:	231f      	movs	r3, #31
 800bc40:	18fb      	adds	r3, r7, r3
 800bc42:	781b      	ldrb	r3, [r3, #0]
 800bc44:	2b08      	cmp	r3, #8
 800bc46:	d100      	bne.n	800bc4a <USART_SetConfig+0x18a>
 800bc48:	e139      	b.n	800bebe <USART_SetConfig+0x3fe>
 800bc4a:	dd00      	ble.n	800bc4e <USART_SetConfig+0x18e>
 800bc4c:	e195      	b.n	800bf7a <USART_SetConfig+0x4ba>
 800bc4e:	2b04      	cmp	r3, #4
 800bc50:	d100      	bne.n	800bc54 <USART_SetConfig+0x194>
 800bc52:	e0d3      	b.n	800bdfc <USART_SetConfig+0x33c>
 800bc54:	dd00      	ble.n	800bc58 <USART_SetConfig+0x198>
 800bc56:	e190      	b.n	800bf7a <USART_SetConfig+0x4ba>
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d003      	beq.n	800bc64 <USART_SetConfig+0x1a4>
 800bc5c:	2b02      	cmp	r3, #2
 800bc5e:	d100      	bne.n	800bc62 <USART_SetConfig+0x1a2>
 800bc60:	e061      	b.n	800bd26 <USART_SetConfig+0x266>
 800bc62:	e18a      	b.n	800bf7a <USART_SetConfig+0x4ba>
  {
    case USART_CLOCKSOURCE_PCLK1:
      pclk = HAL_RCC_GetPCLK1Freq();
 800bc64:	f7fc fdf2 	bl	800884c <HAL_RCC_GetPCLK1Freq>
 800bc68:	0003      	movs	r3, r0
 800bc6a:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d044      	beq.n	800bcfe <USART_SetConfig+0x23e>
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc78:	2b01      	cmp	r3, #1
 800bc7a:	d03e      	beq.n	800bcfa <USART_SetConfig+0x23a>
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc80:	2b02      	cmp	r3, #2
 800bc82:	d038      	beq.n	800bcf6 <USART_SetConfig+0x236>
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc88:	2b03      	cmp	r3, #3
 800bc8a:	d032      	beq.n	800bcf2 <USART_SetConfig+0x232>
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc90:	2b04      	cmp	r3, #4
 800bc92:	d02c      	beq.n	800bcee <USART_SetConfig+0x22e>
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc98:	2b05      	cmp	r3, #5
 800bc9a:	d026      	beq.n	800bcea <USART_SetConfig+0x22a>
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bca0:	2b06      	cmp	r3, #6
 800bca2:	d020      	beq.n	800bce6 <USART_SetConfig+0x226>
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bca8:	2b07      	cmp	r3, #7
 800bcaa:	d01a      	beq.n	800bce2 <USART_SetConfig+0x222>
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcb0:	2b08      	cmp	r3, #8
 800bcb2:	d014      	beq.n	800bcde <USART_SetConfig+0x21e>
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcb8:	2b09      	cmp	r3, #9
 800bcba:	d00e      	beq.n	800bcda <USART_SetConfig+0x21a>
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcc0:	2b0a      	cmp	r3, #10
 800bcc2:	d008      	beq.n	800bcd6 <USART_SetConfig+0x216>
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcc8:	2b0b      	cmp	r3, #11
 800bcca:	d102      	bne.n	800bcd2 <USART_SetConfig+0x212>
 800bccc:	2380      	movs	r3, #128	; 0x80
 800bcce:	005b      	lsls	r3, r3, #1
 800bcd0:	e016      	b.n	800bd00 <USART_SetConfig+0x240>
 800bcd2:	2301      	movs	r3, #1
 800bcd4:	e014      	b.n	800bd00 <USART_SetConfig+0x240>
 800bcd6:	2380      	movs	r3, #128	; 0x80
 800bcd8:	e012      	b.n	800bd00 <USART_SetConfig+0x240>
 800bcda:	2340      	movs	r3, #64	; 0x40
 800bcdc:	e010      	b.n	800bd00 <USART_SetConfig+0x240>
 800bcde:	2320      	movs	r3, #32
 800bce0:	e00e      	b.n	800bd00 <USART_SetConfig+0x240>
 800bce2:	2310      	movs	r3, #16
 800bce4:	e00c      	b.n	800bd00 <USART_SetConfig+0x240>
 800bce6:	230c      	movs	r3, #12
 800bce8:	e00a      	b.n	800bd00 <USART_SetConfig+0x240>
 800bcea:	230a      	movs	r3, #10
 800bcec:	e008      	b.n	800bd00 <USART_SetConfig+0x240>
 800bcee:	2308      	movs	r3, #8
 800bcf0:	e006      	b.n	800bd00 <USART_SetConfig+0x240>
 800bcf2:	2306      	movs	r3, #6
 800bcf4:	e004      	b.n	800bd00 <USART_SetConfig+0x240>
 800bcf6:	2304      	movs	r3, #4
 800bcf8:	e002      	b.n	800bd00 <USART_SetConfig+0x240>
 800bcfa:	2302      	movs	r3, #2
 800bcfc:	e000      	b.n	800bd00 <USART_SetConfig+0x240>
 800bcfe:	2301      	movs	r3, #1
 800bd00:	0019      	movs	r1, r3
 800bd02:	6938      	ldr	r0, [r7, #16]
 800bd04:	f7f4 f9fe 	bl	8000104 <__udivsi3>
 800bd08:	0003      	movs	r3, r0
 800bd0a:	005a      	lsls	r2, r3, #1
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	685b      	ldr	r3, [r3, #4]
 800bd10:	085b      	lsrs	r3, r3, #1
 800bd12:	18d2      	adds	r2, r2, r3
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	685b      	ldr	r3, [r3, #4]
 800bd18:	0019      	movs	r1, r3
 800bd1a:	0010      	movs	r0, r2
 800bd1c:	f7f4 f9f2 	bl	8000104 <__udivsi3>
 800bd20:	0003      	movs	r3, r0
 800bd22:	61bb      	str	r3, [r7, #24]
      break;
 800bd24:	e12e      	b.n	800bf84 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_HSI:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d052      	beq.n	800bdd4 <USART_SetConfig+0x314>
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd32:	2b01      	cmp	r3, #1
 800bd34:	d03e      	beq.n	800bdb4 <USART_SetConfig+0x2f4>
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd3a:	2b02      	cmp	r3, #2
 800bd3c:	d038      	beq.n	800bdb0 <USART_SetConfig+0x2f0>
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd42:	2b03      	cmp	r3, #3
 800bd44:	d032      	beq.n	800bdac <USART_SetConfig+0x2ec>
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd4a:	2b04      	cmp	r3, #4
 800bd4c:	d02c      	beq.n	800bda8 <USART_SetConfig+0x2e8>
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd52:	2b05      	cmp	r3, #5
 800bd54:	d026      	beq.n	800bda4 <USART_SetConfig+0x2e4>
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd5a:	2b06      	cmp	r3, #6
 800bd5c:	d020      	beq.n	800bda0 <USART_SetConfig+0x2e0>
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd62:	2b07      	cmp	r3, #7
 800bd64:	d01a      	beq.n	800bd9c <USART_SetConfig+0x2dc>
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd6a:	2b08      	cmp	r3, #8
 800bd6c:	d014      	beq.n	800bd98 <USART_SetConfig+0x2d8>
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd72:	2b09      	cmp	r3, #9
 800bd74:	d00e      	beq.n	800bd94 <USART_SetConfig+0x2d4>
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd7a:	2b0a      	cmp	r3, #10
 800bd7c:	d008      	beq.n	800bd90 <USART_SetConfig+0x2d0>
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd82:	2b0b      	cmp	r3, #11
 800bd84:	d102      	bne.n	800bd8c <USART_SetConfig+0x2cc>
 800bd86:	2380      	movs	r3, #128	; 0x80
 800bd88:	005b      	lsls	r3, r3, #1
 800bd8a:	e024      	b.n	800bdd6 <USART_SetConfig+0x316>
 800bd8c:	2301      	movs	r3, #1
 800bd8e:	e022      	b.n	800bdd6 <USART_SetConfig+0x316>
 800bd90:	2380      	movs	r3, #128	; 0x80
 800bd92:	e020      	b.n	800bdd6 <USART_SetConfig+0x316>
 800bd94:	2340      	movs	r3, #64	; 0x40
 800bd96:	e01e      	b.n	800bdd6 <USART_SetConfig+0x316>
 800bd98:	2320      	movs	r3, #32
 800bd9a:	e01c      	b.n	800bdd6 <USART_SetConfig+0x316>
 800bd9c:	2310      	movs	r3, #16
 800bd9e:	e01a      	b.n	800bdd6 <USART_SetConfig+0x316>
 800bda0:	230c      	movs	r3, #12
 800bda2:	e018      	b.n	800bdd6 <USART_SetConfig+0x316>
 800bda4:	230a      	movs	r3, #10
 800bda6:	e016      	b.n	800bdd6 <USART_SetConfig+0x316>
 800bda8:	2308      	movs	r3, #8
 800bdaa:	e014      	b.n	800bdd6 <USART_SetConfig+0x316>
 800bdac:	2306      	movs	r3, #6
 800bdae:	e012      	b.n	800bdd6 <USART_SetConfig+0x316>
 800bdb0:	2304      	movs	r3, #4
 800bdb2:	e010      	b.n	800bdd6 <USART_SetConfig+0x316>
 800bdb4:	2302      	movs	r3, #2
 800bdb6:	e00e      	b.n	800bdd6 <USART_SetConfig+0x316>
 800bdb8:	cfff69f3 	.word	0xcfff69f3
 800bdbc:	ffffc0f6 	.word	0xffffc0f6
 800bdc0:	40013800 	.word	0x40013800
 800bdc4:	40021000 	.word	0x40021000
 800bdc8:	40004400 	.word	0x40004400
 800bdcc:	40004800 	.word	0x40004800
 800bdd0:	40004c00 	.word	0x40004c00
 800bdd4:	2301      	movs	r3, #1
 800bdd6:	0019      	movs	r1, r3
 800bdd8:	4886      	ldr	r0, [pc, #536]	; (800bff4 <USART_SetConfig+0x534>)
 800bdda:	f7f4 f993 	bl	8000104 <__udivsi3>
 800bdde:	0003      	movs	r3, r0
 800bde0:	005a      	lsls	r2, r3, #1
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	685b      	ldr	r3, [r3, #4]
 800bde6:	085b      	lsrs	r3, r3, #1
 800bde8:	18d2      	adds	r2, r2, r3
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	685b      	ldr	r3, [r3, #4]
 800bdee:	0019      	movs	r1, r3
 800bdf0:	0010      	movs	r0, r2
 800bdf2:	f7f4 f987 	bl	8000104 <__udivsi3>
 800bdf6:	0003      	movs	r3, r0
 800bdf8:	61bb      	str	r3, [r7, #24]
      break;
 800bdfa:	e0c3      	b.n	800bf84 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_SYSCLK:
      pclk = HAL_RCC_GetSysClockFreq();
 800bdfc:	f7fc fc9a 	bl	8008734 <HAL_RCC_GetSysClockFreq>
 800be00:	0003      	movs	r3, r0
 800be02:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d044      	beq.n	800be96 <USART_SetConfig+0x3d6>
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be10:	2b01      	cmp	r3, #1
 800be12:	d03e      	beq.n	800be92 <USART_SetConfig+0x3d2>
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be18:	2b02      	cmp	r3, #2
 800be1a:	d038      	beq.n	800be8e <USART_SetConfig+0x3ce>
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be20:	2b03      	cmp	r3, #3
 800be22:	d032      	beq.n	800be8a <USART_SetConfig+0x3ca>
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be28:	2b04      	cmp	r3, #4
 800be2a:	d02c      	beq.n	800be86 <USART_SetConfig+0x3c6>
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be30:	2b05      	cmp	r3, #5
 800be32:	d026      	beq.n	800be82 <USART_SetConfig+0x3c2>
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be38:	2b06      	cmp	r3, #6
 800be3a:	d020      	beq.n	800be7e <USART_SetConfig+0x3be>
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be40:	2b07      	cmp	r3, #7
 800be42:	d01a      	beq.n	800be7a <USART_SetConfig+0x3ba>
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be48:	2b08      	cmp	r3, #8
 800be4a:	d014      	beq.n	800be76 <USART_SetConfig+0x3b6>
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be50:	2b09      	cmp	r3, #9
 800be52:	d00e      	beq.n	800be72 <USART_SetConfig+0x3b2>
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be58:	2b0a      	cmp	r3, #10
 800be5a:	d008      	beq.n	800be6e <USART_SetConfig+0x3ae>
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be60:	2b0b      	cmp	r3, #11
 800be62:	d102      	bne.n	800be6a <USART_SetConfig+0x3aa>
 800be64:	2380      	movs	r3, #128	; 0x80
 800be66:	005b      	lsls	r3, r3, #1
 800be68:	e016      	b.n	800be98 <USART_SetConfig+0x3d8>
 800be6a:	2301      	movs	r3, #1
 800be6c:	e014      	b.n	800be98 <USART_SetConfig+0x3d8>
 800be6e:	2380      	movs	r3, #128	; 0x80
 800be70:	e012      	b.n	800be98 <USART_SetConfig+0x3d8>
 800be72:	2340      	movs	r3, #64	; 0x40
 800be74:	e010      	b.n	800be98 <USART_SetConfig+0x3d8>
 800be76:	2320      	movs	r3, #32
 800be78:	e00e      	b.n	800be98 <USART_SetConfig+0x3d8>
 800be7a:	2310      	movs	r3, #16
 800be7c:	e00c      	b.n	800be98 <USART_SetConfig+0x3d8>
 800be7e:	230c      	movs	r3, #12
 800be80:	e00a      	b.n	800be98 <USART_SetConfig+0x3d8>
 800be82:	230a      	movs	r3, #10
 800be84:	e008      	b.n	800be98 <USART_SetConfig+0x3d8>
 800be86:	2308      	movs	r3, #8
 800be88:	e006      	b.n	800be98 <USART_SetConfig+0x3d8>
 800be8a:	2306      	movs	r3, #6
 800be8c:	e004      	b.n	800be98 <USART_SetConfig+0x3d8>
 800be8e:	2304      	movs	r3, #4
 800be90:	e002      	b.n	800be98 <USART_SetConfig+0x3d8>
 800be92:	2302      	movs	r3, #2
 800be94:	e000      	b.n	800be98 <USART_SetConfig+0x3d8>
 800be96:	2301      	movs	r3, #1
 800be98:	0019      	movs	r1, r3
 800be9a:	6938      	ldr	r0, [r7, #16]
 800be9c:	f7f4 f932 	bl	8000104 <__udivsi3>
 800bea0:	0003      	movs	r3, r0
 800bea2:	005a      	lsls	r2, r3, #1
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	685b      	ldr	r3, [r3, #4]
 800bea8:	085b      	lsrs	r3, r3, #1
 800beaa:	18d2      	adds	r2, r2, r3
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	685b      	ldr	r3, [r3, #4]
 800beb0:	0019      	movs	r1, r3
 800beb2:	0010      	movs	r0, r2
 800beb4:	f7f4 f926 	bl	8000104 <__udivsi3>
 800beb8:	0003      	movs	r3, r0
 800beba:	61bb      	str	r3, [r7, #24]
      break;
 800bebc:	e062      	b.n	800bf84 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_LSE:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8((uint32_t)LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d044      	beq.n	800bf50 <USART_SetConfig+0x490>
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beca:	2b01      	cmp	r3, #1
 800becc:	d03e      	beq.n	800bf4c <USART_SetConfig+0x48c>
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bed2:	2b02      	cmp	r3, #2
 800bed4:	d038      	beq.n	800bf48 <USART_SetConfig+0x488>
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beda:	2b03      	cmp	r3, #3
 800bedc:	d032      	beq.n	800bf44 <USART_SetConfig+0x484>
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bee2:	2b04      	cmp	r3, #4
 800bee4:	d02c      	beq.n	800bf40 <USART_SetConfig+0x480>
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beea:	2b05      	cmp	r3, #5
 800beec:	d026      	beq.n	800bf3c <USART_SetConfig+0x47c>
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bef2:	2b06      	cmp	r3, #6
 800bef4:	d020      	beq.n	800bf38 <USART_SetConfig+0x478>
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800befa:	2b07      	cmp	r3, #7
 800befc:	d01a      	beq.n	800bf34 <USART_SetConfig+0x474>
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf02:	2b08      	cmp	r3, #8
 800bf04:	d014      	beq.n	800bf30 <USART_SetConfig+0x470>
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf0a:	2b09      	cmp	r3, #9
 800bf0c:	d00e      	beq.n	800bf2c <USART_SetConfig+0x46c>
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf12:	2b0a      	cmp	r3, #10
 800bf14:	d008      	beq.n	800bf28 <USART_SetConfig+0x468>
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf1a:	2b0b      	cmp	r3, #11
 800bf1c:	d102      	bne.n	800bf24 <USART_SetConfig+0x464>
 800bf1e:	2380      	movs	r3, #128	; 0x80
 800bf20:	005b      	lsls	r3, r3, #1
 800bf22:	e016      	b.n	800bf52 <USART_SetConfig+0x492>
 800bf24:	2301      	movs	r3, #1
 800bf26:	e014      	b.n	800bf52 <USART_SetConfig+0x492>
 800bf28:	2380      	movs	r3, #128	; 0x80
 800bf2a:	e012      	b.n	800bf52 <USART_SetConfig+0x492>
 800bf2c:	2340      	movs	r3, #64	; 0x40
 800bf2e:	e010      	b.n	800bf52 <USART_SetConfig+0x492>
 800bf30:	2320      	movs	r3, #32
 800bf32:	e00e      	b.n	800bf52 <USART_SetConfig+0x492>
 800bf34:	2310      	movs	r3, #16
 800bf36:	e00c      	b.n	800bf52 <USART_SetConfig+0x492>
 800bf38:	230c      	movs	r3, #12
 800bf3a:	e00a      	b.n	800bf52 <USART_SetConfig+0x492>
 800bf3c:	230a      	movs	r3, #10
 800bf3e:	e008      	b.n	800bf52 <USART_SetConfig+0x492>
 800bf40:	2308      	movs	r3, #8
 800bf42:	e006      	b.n	800bf52 <USART_SetConfig+0x492>
 800bf44:	2306      	movs	r3, #6
 800bf46:	e004      	b.n	800bf52 <USART_SetConfig+0x492>
 800bf48:	2304      	movs	r3, #4
 800bf4a:	e002      	b.n	800bf52 <USART_SetConfig+0x492>
 800bf4c:	2302      	movs	r3, #2
 800bf4e:	e000      	b.n	800bf52 <USART_SetConfig+0x492>
 800bf50:	2301      	movs	r3, #1
 800bf52:	0019      	movs	r1, r3
 800bf54:	2380      	movs	r3, #128	; 0x80
 800bf56:	0218      	lsls	r0, r3, #8
 800bf58:	f7f4 f8d4 	bl	8000104 <__udivsi3>
 800bf5c:	0003      	movs	r3, r0
 800bf5e:	005a      	lsls	r2, r3, #1
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	685b      	ldr	r3, [r3, #4]
 800bf64:	085b      	lsrs	r3, r3, #1
 800bf66:	18d2      	adds	r2, r2, r3
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	685b      	ldr	r3, [r3, #4]
 800bf6c:	0019      	movs	r1, r3
 800bf6e:	0010      	movs	r0, r2
 800bf70:	f7f4 f8c8 	bl	8000104 <__udivsi3>
 800bf74:	0003      	movs	r3, r0
 800bf76:	61bb      	str	r3, [r7, #24]
      break;
 800bf78:	e004      	b.n	800bf84 <USART_SetConfig+0x4c4>
    default:
      ret = HAL_ERROR;
 800bf7a:	231e      	movs	r3, #30
 800bf7c:	18fb      	adds	r3, r7, r3
 800bf7e:	2201      	movs	r2, #1
 800bf80:	701a      	strb	r2, [r3, #0]
      break;
 800bf82:	46c0      	nop			; (mov r8, r8)
  }

  /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */
  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
 800bf84:	69bb      	ldr	r3, [r7, #24]
 800bf86:	2b0f      	cmp	r3, #15
 800bf88:	d91c      	bls.n	800bfc4 <USART_SetConfig+0x504>
 800bf8a:	69ba      	ldr	r2, [r7, #24]
 800bf8c:	2380      	movs	r3, #128	; 0x80
 800bf8e:	025b      	lsls	r3, r3, #9
 800bf90:	429a      	cmp	r2, r3
 800bf92:	d217      	bcs.n	800bfc4 <USART_SetConfig+0x504>
  {
    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bf94:	69bb      	ldr	r3, [r7, #24]
 800bf96:	b29a      	uxth	r2, r3
 800bf98:	200e      	movs	r0, #14
 800bf9a:	183b      	adds	r3, r7, r0
 800bf9c:	210f      	movs	r1, #15
 800bf9e:	438a      	bics	r2, r1
 800bfa0:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bfa2:	69bb      	ldr	r3, [r7, #24]
 800bfa4:	085b      	lsrs	r3, r3, #1
 800bfa6:	b29b      	uxth	r3, r3
 800bfa8:	2207      	movs	r2, #7
 800bfaa:	4013      	ands	r3, r2
 800bfac:	b299      	uxth	r1, r3
 800bfae:	183b      	adds	r3, r7, r0
 800bfb0:	183a      	adds	r2, r7, r0
 800bfb2:	8812      	ldrh	r2, [r2, #0]
 800bfb4:	430a      	orrs	r2, r1
 800bfb6:	801a      	strh	r2, [r3, #0]
    husart->Instance->BRR = brrtemp;
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	183a      	adds	r2, r7, r0
 800bfbe:	8812      	ldrh	r2, [r2, #0]
 800bfc0:	60da      	str	r2, [r3, #12]
 800bfc2:	e003      	b.n	800bfcc <USART_SetConfig+0x50c>
  }
  else
  {
    ret = HAL_ERROR;
 800bfc4:	231e      	movs	r3, #30
 800bfc6:	18fb      	adds	r3, r7, r3
 800bfc8:	2201      	movs	r2, #1
 800bfca:	701a      	strb	r2, [r3, #0]
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  husart->NbTxDataToProcess = 1U;
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	2201      	movs	r2, #1
 800bfd0:	879a      	strh	r2, [r3, #60]	; 0x3c
  husart->NbRxDataToProcess = 1U;
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	2201      	movs	r2, #1
 800bfd6:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Clear ISR function pointers */
  husart->RxISR   = NULL;
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	2200      	movs	r2, #0
 800bfdc:	649a      	str	r2, [r3, #72]	; 0x48
  husart->TxISR   = NULL;
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	2200      	movs	r2, #0
 800bfe2:	64da      	str	r2, [r3, #76]	; 0x4c

  return ret;
 800bfe4:	231e      	movs	r3, #30
 800bfe6:	18fb      	adds	r3, r7, r3
 800bfe8:	781b      	ldrb	r3, [r3, #0]
}
 800bfea:	0018      	movs	r0, r3
 800bfec:	46bd      	mov	sp, r7
 800bfee:	b008      	add	sp, #32
 800bff0:	bd80      	pop	{r7, pc}
 800bff2:	46c0      	nop			; (mov r8, r8)
 800bff4:	00f42400 	.word	0x00f42400

0800bff8 <USART_CheckIdleState>:
  * @brief Check the USART Idle State.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart)
{
 800bff8:	b580      	push	{r7, lr}
 800bffa:	b086      	sub	sp, #24
 800bffc:	af02      	add	r7, sp, #8
 800bffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the USART ErrorCode */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	2200      	movs	r2, #0
 800c004:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c006:	f7f9 fb0b 	bl	8005620 <HAL_GetTick>
 800c00a:	0003      	movs	r3, r0
 800c00c:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	2208      	movs	r2, #8
 800c016:	4013      	ands	r3, r2
 800c018:	2b08      	cmp	r3, #8
 800c01a:	d10e      	bne.n	800c03a <USART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 800c01c:	68fa      	ldr	r2, [r7, #12]
 800c01e:	2380      	movs	r3, #128	; 0x80
 800c020:	0399      	lsls	r1, r3, #14
 800c022:	6878      	ldr	r0, [r7, #4]
 800c024:	23fa      	movs	r3, #250	; 0xfa
 800c026:	009b      	lsls	r3, r3, #2
 800c028:	9300      	str	r3, [sp, #0]
 800c02a:	0013      	movs	r3, r2
 800c02c:	2200      	movs	r2, #0
 800c02e:	f7ff fd12 	bl	800ba56 <USART_WaitOnFlagUntilTimeout>
 800c032:	1e03      	subs	r3, r0, #0
 800c034:	d001      	beq.n	800c03a <USART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c036:	2303      	movs	r3, #3
 800c038:	e01e      	b.n	800c078 <USART_CheckIdleState+0x80>
    }
  }
  /* Check if the Receiver is enabled */
  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	2204      	movs	r2, #4
 800c042:	4013      	ands	r3, r2
 800c044:	2b04      	cmp	r3, #4
 800c046:	d10e      	bne.n	800c066 <USART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 800c048:	68fa      	ldr	r2, [r7, #12]
 800c04a:	2380      	movs	r3, #128	; 0x80
 800c04c:	03d9      	lsls	r1, r3, #15
 800c04e:	6878      	ldr	r0, [r7, #4]
 800c050:	23fa      	movs	r3, #250	; 0xfa
 800c052:	009b      	lsls	r3, r3, #2
 800c054:	9300      	str	r3, [sp, #0]
 800c056:	0013      	movs	r3, r2
 800c058:	2200      	movs	r2, #0
 800c05a:	f7ff fcfc 	bl	800ba56 <USART_WaitOnFlagUntilTimeout>
 800c05e:	1e03      	subs	r3, r0, #0
 800c060:	d001      	beq.n	800c066 <USART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c062:	2303      	movs	r3, #3
 800c064:	e008      	b.n	800c078 <USART_CheckIdleState+0x80>
    }
  }

  /* Initialize the USART state*/
  husart->State = HAL_USART_STATE_READY;
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	2259      	movs	r2, #89	; 0x59
 800c06a:	2101      	movs	r1, #1
 800c06c:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	2258      	movs	r2, #88	; 0x58
 800c072:	2100      	movs	r1, #0
 800c074:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c076:	2300      	movs	r3, #0
}
 800c078:	0018      	movs	r0, r3
 800c07a:	46bd      	mov	sp, r7
 800c07c:	b004      	add	sp, #16
 800c07e:	bd80      	pop	{r7, pc}

0800c080 <USART_EndTransmit_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_EndTransmit_IT(USART_HandleTypeDef *husart)
{
 800c080:	b580      	push	{r7, lr}
 800c082:	b082      	sub	sp, #8
 800c084:	af00      	add	r7, sp, #0
 800c086:	6078      	str	r0, [r7, #4]
  /* Disable the USART Transmit Complete Interrupt */
  __HAL_USART_DISABLE_IT(husart, USART_IT_TC);
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	681a      	ldr	r2, [r3, #0]
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	2140      	movs	r1, #64	; 0x40
 800c094:	438a      	bics	r2, r1
 800c096:	601a      	str	r2, [r3, #0]

  /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_USART_DISABLE_IT(husart, USART_IT_ERR);
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	689a      	ldr	r2, [r3, #8]
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	2101      	movs	r1, #1
 800c0a4:	438a      	bics	r2, r1
 800c0a6:	609a      	str	r2, [r3, #8]

  /* Clear TxISR function pointer */
  husart->TxISR = NULL;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	64da      	str	r2, [r3, #76]	; 0x4c

  if (husart->State == HAL_USART_STATE_BUSY_TX)
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	2259      	movs	r2, #89	; 0x59
 800c0b2:	5c9b      	ldrb	r3, [r3, r2]
 800c0b4:	b2db      	uxtb	r3, r3
 800c0b6:	2b12      	cmp	r3, #18
 800c0b8:	d114      	bne.n	800c0e4 <USART_EndTransmit_IT+0x64>
  {
    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	2208      	movs	r2, #8
 800c0c0:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	699a      	ldr	r2, [r3, #24]
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	2108      	movs	r1, #8
 800c0ce:	430a      	orrs	r2, r1
 800c0d0:	619a      	str	r2, [r3, #24]

    /* Tx process is completed, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	2259      	movs	r2, #89	; 0x59
 800c0d6:	2101      	movs	r1, #1
 800c0d8:	5499      	strb	r1, [r3, r2]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Complete Callback */
    husart->TxCpltCallback(husart);
#else
    /* Call legacy weak Tx Complete Callback */
    HAL_USART_TxCpltCallback(husart);
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	0018      	movs	r0, r3
 800c0de:	f7f6 ff4d 	bl	8002f7c <HAL_USART_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800c0e2:	e00c      	b.n	800c0fe <USART_EndTransmit_IT+0x7e>
  else if (husart->RxXferCount == 0U)
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c0e8:	b29b      	uxth	r3, r3
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d107      	bne.n	800c0fe <USART_EndTransmit_IT+0x7e>
    husart->State = HAL_USART_STATE_READY;
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	2259      	movs	r2, #89	; 0x59
 800c0f2:	2101      	movs	r1, #1
 800c0f4:	5499      	strb	r1, [r3, r2]
    HAL_USART_TxRxCpltCallback(husart);
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	0018      	movs	r0, r3
 800c0fa:	f7ff fc67 	bl	800b9cc <HAL_USART_TxRxCpltCallback>
}
 800c0fe:	46c0      	nop			; (mov r8, r8)
 800c100:	46bd      	mov	sp, r7
 800c102:	b002      	add	sp, #8
 800c104:	bd80      	pop	{r7, pc}

0800c106 <HAL_USARTEx_RxFifoFullCallback>:
  * @brief  USART RX Fifo full callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USARTEx_RxFifoFullCallback(USART_HandleTypeDef *husart)
{
 800c106:	b580      	push	{r7, lr}
 800c108:	b082      	sub	sp, #8
 800c10a:	af00      	add	r7, sp, #0
 800c10c:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c10e:	46c0      	nop			; (mov r8, r8)
 800c110:	46bd      	mov	sp, r7
 800c112:	b002      	add	sp, #8
 800c114:	bd80      	pop	{r7, pc}

0800c116 <HAL_USARTEx_TxFifoEmptyCallback>:
  * @brief  USART TX Fifo empty callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USARTEx_TxFifoEmptyCallback(USART_HandleTypeDef *husart)
{
 800c116:	b580      	push	{r7, lr}
 800c118:	b082      	sub	sp, #8
 800c11a:	af00      	add	r7, sp, #0
 800c11c:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c11e:	46c0      	nop			; (mov r8, r8)
 800c120:	46bd      	mov	sp, r7
 800c122:	b002      	add	sp, #8
 800c124:	bd80      	pop	{r7, pc}

0800c126 <LL_GPIO_SetPinMode>:
{
 800c126:	b580      	push	{r7, lr}
 800c128:	b084      	sub	sp, #16
 800c12a:	af00      	add	r7, sp, #0
 800c12c:	60f8      	str	r0, [r7, #12]
 800c12e:	60b9      	str	r1, [r7, #8]
 800c130:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	6819      	ldr	r1, [r3, #0]
 800c136:	68bb      	ldr	r3, [r7, #8]
 800c138:	435b      	muls	r3, r3
 800c13a:	001a      	movs	r2, r3
 800c13c:	0013      	movs	r3, r2
 800c13e:	005b      	lsls	r3, r3, #1
 800c140:	189b      	adds	r3, r3, r2
 800c142:	43db      	mvns	r3, r3
 800c144:	400b      	ands	r3, r1
 800c146:	001a      	movs	r2, r3
 800c148:	68bb      	ldr	r3, [r7, #8]
 800c14a:	435b      	muls	r3, r3
 800c14c:	6879      	ldr	r1, [r7, #4]
 800c14e:	434b      	muls	r3, r1
 800c150:	431a      	orrs	r2, r3
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	601a      	str	r2, [r3, #0]
}
 800c156:	46c0      	nop			; (mov r8, r8)
 800c158:	46bd      	mov	sp, r7
 800c15a:	b004      	add	sp, #16
 800c15c:	bd80      	pop	{r7, pc}

0800c15e <LL_GPIO_SetPinOutputType>:
{
 800c15e:	b580      	push	{r7, lr}
 800c160:	b084      	sub	sp, #16
 800c162:	af00      	add	r7, sp, #0
 800c164:	60f8      	str	r0, [r7, #12]
 800c166:	60b9      	str	r1, [r7, #8]
 800c168:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	685b      	ldr	r3, [r3, #4]
 800c16e:	68ba      	ldr	r2, [r7, #8]
 800c170:	43d2      	mvns	r2, r2
 800c172:	401a      	ands	r2, r3
 800c174:	68bb      	ldr	r3, [r7, #8]
 800c176:	6879      	ldr	r1, [r7, #4]
 800c178:	434b      	muls	r3, r1
 800c17a:	431a      	orrs	r2, r3
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	605a      	str	r2, [r3, #4]
}
 800c180:	46c0      	nop			; (mov r8, r8)
 800c182:	46bd      	mov	sp, r7
 800c184:	b004      	add	sp, #16
 800c186:	bd80      	pop	{r7, pc}

0800c188 <LL_GPIO_SetPinSpeed>:
{
 800c188:	b580      	push	{r7, lr}
 800c18a:	b084      	sub	sp, #16
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	60f8      	str	r0, [r7, #12]
 800c190:	60b9      	str	r1, [r7, #8]
 800c192:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	6899      	ldr	r1, [r3, #8]
 800c198:	68bb      	ldr	r3, [r7, #8]
 800c19a:	435b      	muls	r3, r3
 800c19c:	001a      	movs	r2, r3
 800c19e:	0013      	movs	r3, r2
 800c1a0:	005b      	lsls	r3, r3, #1
 800c1a2:	189b      	adds	r3, r3, r2
 800c1a4:	43db      	mvns	r3, r3
 800c1a6:	400b      	ands	r3, r1
 800c1a8:	001a      	movs	r2, r3
 800c1aa:	68bb      	ldr	r3, [r7, #8]
 800c1ac:	435b      	muls	r3, r3
 800c1ae:	6879      	ldr	r1, [r7, #4]
 800c1b0:	434b      	muls	r3, r1
 800c1b2:	431a      	orrs	r2, r3
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	609a      	str	r2, [r3, #8]
}
 800c1b8:	46c0      	nop			; (mov r8, r8)
 800c1ba:	46bd      	mov	sp, r7
 800c1bc:	b004      	add	sp, #16
 800c1be:	bd80      	pop	{r7, pc}

0800c1c0 <LL_GPIO_SetPinPull>:
{
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	b084      	sub	sp, #16
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	60f8      	str	r0, [r7, #12]
 800c1c8:	60b9      	str	r1, [r7, #8]
 800c1ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	68d9      	ldr	r1, [r3, #12]
 800c1d0:	68bb      	ldr	r3, [r7, #8]
 800c1d2:	435b      	muls	r3, r3
 800c1d4:	001a      	movs	r2, r3
 800c1d6:	0013      	movs	r3, r2
 800c1d8:	005b      	lsls	r3, r3, #1
 800c1da:	189b      	adds	r3, r3, r2
 800c1dc:	43db      	mvns	r3, r3
 800c1de:	400b      	ands	r3, r1
 800c1e0:	001a      	movs	r2, r3
 800c1e2:	68bb      	ldr	r3, [r7, #8]
 800c1e4:	435b      	muls	r3, r3
 800c1e6:	6879      	ldr	r1, [r7, #4]
 800c1e8:	434b      	muls	r3, r1
 800c1ea:	431a      	orrs	r2, r3
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	60da      	str	r2, [r3, #12]
}
 800c1f0:	46c0      	nop			; (mov r8, r8)
 800c1f2:	46bd      	mov	sp, r7
 800c1f4:	b004      	add	sp, #16
 800c1f6:	bd80      	pop	{r7, pc}

0800c1f8 <LL_GPIO_SetAFPin_0_7>:
{
 800c1f8:	b580      	push	{r7, lr}
 800c1fa:	b084      	sub	sp, #16
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	60f8      	str	r0, [r7, #12]
 800c200:	60b9      	str	r1, [r7, #8]
 800c202:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	6a19      	ldr	r1, [r3, #32]
 800c208:	68bb      	ldr	r3, [r7, #8]
 800c20a:	435b      	muls	r3, r3
 800c20c:	68ba      	ldr	r2, [r7, #8]
 800c20e:	4353      	muls	r3, r2
 800c210:	68ba      	ldr	r2, [r7, #8]
 800c212:	435a      	muls	r2, r3
 800c214:	0013      	movs	r3, r2
 800c216:	011b      	lsls	r3, r3, #4
 800c218:	1a9b      	subs	r3, r3, r2
 800c21a:	43db      	mvns	r3, r3
 800c21c:	400b      	ands	r3, r1
 800c21e:	001a      	movs	r2, r3
 800c220:	68bb      	ldr	r3, [r7, #8]
 800c222:	435b      	muls	r3, r3
 800c224:	68b9      	ldr	r1, [r7, #8]
 800c226:	434b      	muls	r3, r1
 800c228:	68b9      	ldr	r1, [r7, #8]
 800c22a:	434b      	muls	r3, r1
 800c22c:	6879      	ldr	r1, [r7, #4]
 800c22e:	434b      	muls	r3, r1
 800c230:	431a      	orrs	r2, r3
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	621a      	str	r2, [r3, #32]
}
 800c236:	46c0      	nop			; (mov r8, r8)
 800c238:	46bd      	mov	sp, r7
 800c23a:	b004      	add	sp, #16
 800c23c:	bd80      	pop	{r7, pc}

0800c23e <LL_GPIO_SetAFPin_8_15>:
{
 800c23e:	b580      	push	{r7, lr}
 800c240:	b084      	sub	sp, #16
 800c242:	af00      	add	r7, sp, #0
 800c244:	60f8      	str	r0, [r7, #12]
 800c246:	60b9      	str	r1, [r7, #8]
 800c248:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800c24e:	68bb      	ldr	r3, [r7, #8]
 800c250:	0a1b      	lsrs	r3, r3, #8
 800c252:	68ba      	ldr	r2, [r7, #8]
 800c254:	0a12      	lsrs	r2, r2, #8
 800c256:	4353      	muls	r3, r2
 800c258:	68ba      	ldr	r2, [r7, #8]
 800c25a:	0a12      	lsrs	r2, r2, #8
 800c25c:	4353      	muls	r3, r2
 800c25e:	68ba      	ldr	r2, [r7, #8]
 800c260:	0a12      	lsrs	r2, r2, #8
 800c262:	435a      	muls	r2, r3
 800c264:	0013      	movs	r3, r2
 800c266:	011b      	lsls	r3, r3, #4
 800c268:	1a9b      	subs	r3, r3, r2
 800c26a:	43db      	mvns	r3, r3
 800c26c:	400b      	ands	r3, r1
 800c26e:	001a      	movs	r2, r3
 800c270:	68bb      	ldr	r3, [r7, #8]
 800c272:	0a1b      	lsrs	r3, r3, #8
 800c274:	68b9      	ldr	r1, [r7, #8]
 800c276:	0a09      	lsrs	r1, r1, #8
 800c278:	434b      	muls	r3, r1
 800c27a:	68b9      	ldr	r1, [r7, #8]
 800c27c:	0a09      	lsrs	r1, r1, #8
 800c27e:	434b      	muls	r3, r1
 800c280:	68b9      	ldr	r1, [r7, #8]
 800c282:	0a09      	lsrs	r1, r1, #8
 800c284:	434b      	muls	r3, r1
 800c286:	6879      	ldr	r1, [r7, #4]
 800c288:	434b      	muls	r3, r1
 800c28a:	431a      	orrs	r2, r3
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	625a      	str	r2, [r3, #36]	; 0x24
}
 800c290:	46c0      	nop			; (mov r8, r8)
 800c292:	46bd      	mov	sp, r7
 800c294:	b004      	add	sp, #16
 800c296:	bd80      	pop	{r7, pc}

0800c298 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b084      	sub	sp, #16
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	6078      	str	r0, [r7, #4]
 800c2a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 800c2a2:	2300      	movs	r3, #0
 800c2a4:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800c2a6:	e047      	b.n	800c338 <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800c2a8:	683b      	ldr	r3, [r7, #0]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	2101      	movs	r1, #1
 800c2ae:	68fa      	ldr	r2, [r7, #12]
 800c2b0:	4091      	lsls	r1, r2
 800c2b2:	000a      	movs	r2, r1
 800c2b4:	4013      	ands	r3, r2
 800c2b6:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 800c2b8:	68bb      	ldr	r3, [r7, #8]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d039      	beq.n	800c332 <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800c2be:	683b      	ldr	r3, [r7, #0]
 800c2c0:	685b      	ldr	r3, [r3, #4]
 800c2c2:	2b01      	cmp	r3, #1
 800c2c4:	d003      	beq.n	800c2ce <LL_GPIO_Init+0x36>
 800c2c6:	683b      	ldr	r3, [r7, #0]
 800c2c8:	685b      	ldr	r3, [r3, #4]
 800c2ca:	2b02      	cmp	r3, #2
 800c2cc:	d10d      	bne.n	800c2ea <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800c2ce:	683b      	ldr	r3, [r7, #0]
 800c2d0:	689a      	ldr	r2, [r3, #8]
 800c2d2:	68b9      	ldr	r1, [r7, #8]
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	0018      	movs	r0, r3
 800c2d8:	f7ff ff56 	bl	800c188 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800c2dc:	683b      	ldr	r3, [r7, #0]
 800c2de:	68da      	ldr	r2, [r3, #12]
 800c2e0:	68b9      	ldr	r1, [r7, #8]
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	0018      	movs	r0, r3
 800c2e6:	f7ff ff3a 	bl	800c15e <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800c2ea:	683b      	ldr	r3, [r7, #0]
 800c2ec:	691a      	ldr	r2, [r3, #16]
 800c2ee:	68b9      	ldr	r1, [r7, #8]
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	0018      	movs	r0, r3
 800c2f4:	f7ff ff64 	bl	800c1c0 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800c2f8:	683b      	ldr	r3, [r7, #0]
 800c2fa:	685b      	ldr	r3, [r3, #4]
 800c2fc:	2b02      	cmp	r3, #2
 800c2fe:	d111      	bne.n	800c324 <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800c300:	68bb      	ldr	r3, [r7, #8]
 800c302:	2bff      	cmp	r3, #255	; 0xff
 800c304:	d807      	bhi.n	800c316 <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800c306:	683b      	ldr	r3, [r7, #0]
 800c308:	695a      	ldr	r2, [r3, #20]
 800c30a:	68b9      	ldr	r1, [r7, #8]
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	0018      	movs	r0, r3
 800c310:	f7ff ff72 	bl	800c1f8 <LL_GPIO_SetAFPin_0_7>
 800c314:	e006      	b.n	800c324 <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800c316:	683b      	ldr	r3, [r7, #0]
 800c318:	695a      	ldr	r2, [r3, #20]
 800c31a:	68b9      	ldr	r1, [r7, #8]
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	0018      	movs	r0, r3
 800c320:	f7ff ff8d 	bl	800c23e <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800c324:	683b      	ldr	r3, [r7, #0]
 800c326:	685a      	ldr	r2, [r3, #4]
 800c328:	68b9      	ldr	r1, [r7, #8]
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	0018      	movs	r0, r3
 800c32e:	f7ff fefa 	bl	800c126 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	3301      	adds	r3, #1
 800c336:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800c338:	683b      	ldr	r3, [r7, #0]
 800c33a:	681a      	ldr	r2, [r3, #0]
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	40da      	lsrs	r2, r3
 800c340:	1e13      	subs	r3, r2, #0
 800c342:	d1b1      	bne.n	800c2a8 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 800c344:	2300      	movs	r3, #0
}
 800c346:	0018      	movs	r0, r3
 800c348:	46bd      	mov	sp, r7
 800c34a:	b004      	add	sp, #16
 800c34c:	bd80      	pop	{r7, pc}
	...

0800c350 <LL_RCC_HSI_IsReady>:
{
 800c350:	b580      	push	{r7, lr}
 800c352:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800c354:	4b07      	ldr	r3, [pc, #28]	; (800c374 <LL_RCC_HSI_IsReady+0x24>)
 800c356:	681a      	ldr	r2, [r3, #0]
 800c358:	2380      	movs	r3, #128	; 0x80
 800c35a:	00db      	lsls	r3, r3, #3
 800c35c:	401a      	ands	r2, r3
 800c35e:	2380      	movs	r3, #128	; 0x80
 800c360:	00db      	lsls	r3, r3, #3
 800c362:	429a      	cmp	r2, r3
 800c364:	d101      	bne.n	800c36a <LL_RCC_HSI_IsReady+0x1a>
 800c366:	2301      	movs	r3, #1
 800c368:	e000      	b.n	800c36c <LL_RCC_HSI_IsReady+0x1c>
 800c36a:	2300      	movs	r3, #0
}
 800c36c:	0018      	movs	r0, r3
 800c36e:	46bd      	mov	sp, r7
 800c370:	bd80      	pop	{r7, pc}
 800c372:	46c0      	nop			; (mov r8, r8)
 800c374:	40021000 	.word	0x40021000

0800c378 <LL_RCC_LSE_IsReady>:
{
 800c378:	b580      	push	{r7, lr}
 800c37a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800c37c:	4b05      	ldr	r3, [pc, #20]	; (800c394 <LL_RCC_LSE_IsReady+0x1c>)
 800c37e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c380:	2202      	movs	r2, #2
 800c382:	4013      	ands	r3, r2
 800c384:	2b02      	cmp	r3, #2
 800c386:	d101      	bne.n	800c38c <LL_RCC_LSE_IsReady+0x14>
 800c388:	2301      	movs	r3, #1
 800c38a:	e000      	b.n	800c38e <LL_RCC_LSE_IsReady+0x16>
 800c38c:	2300      	movs	r3, #0
}
 800c38e:	0018      	movs	r0, r3
 800c390:	46bd      	mov	sp, r7
 800c392:	bd80      	pop	{r7, pc}
 800c394:	40021000 	.word	0x40021000

0800c398 <LL_RCC_GetSysClkSource>:
{
 800c398:	b580      	push	{r7, lr}
 800c39a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800c39c:	4b03      	ldr	r3, [pc, #12]	; (800c3ac <LL_RCC_GetSysClkSource+0x14>)
 800c39e:	689b      	ldr	r3, [r3, #8]
 800c3a0:	2238      	movs	r2, #56	; 0x38
 800c3a2:	4013      	ands	r3, r2
}
 800c3a4:	0018      	movs	r0, r3
 800c3a6:	46bd      	mov	sp, r7
 800c3a8:	bd80      	pop	{r7, pc}
 800c3aa:	46c0      	nop			; (mov r8, r8)
 800c3ac:	40021000 	.word	0x40021000

0800c3b0 <LL_RCC_GetAHBPrescaler>:
{
 800c3b0:	b580      	push	{r7, lr}
 800c3b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800c3b4:	4b03      	ldr	r3, [pc, #12]	; (800c3c4 <LL_RCC_GetAHBPrescaler+0x14>)
 800c3b6:	689a      	ldr	r2, [r3, #8]
 800c3b8:	23f0      	movs	r3, #240	; 0xf0
 800c3ba:	011b      	lsls	r3, r3, #4
 800c3bc:	4013      	ands	r3, r2
}
 800c3be:	0018      	movs	r0, r3
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	bd80      	pop	{r7, pc}
 800c3c4:	40021000 	.word	0x40021000

0800c3c8 <LL_RCC_GetAPB1Prescaler>:
{
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800c3cc:	4b03      	ldr	r3, [pc, #12]	; (800c3dc <LL_RCC_GetAPB1Prescaler+0x14>)
 800c3ce:	689a      	ldr	r2, [r3, #8]
 800c3d0:	23e0      	movs	r3, #224	; 0xe0
 800c3d2:	01db      	lsls	r3, r3, #7
 800c3d4:	4013      	ands	r3, r2
}
 800c3d6:	0018      	movs	r0, r3
 800c3d8:	46bd      	mov	sp, r7
 800c3da:	bd80      	pop	{r7, pc}
 800c3dc:	40021000 	.word	0x40021000

0800c3e0 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  * (*) feature not available on all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 800c3e0:	b580      	push	{r7, lr}
 800c3e2:	b082      	sub	sp, #8
 800c3e4:	af00      	add	r7, sp, #0
 800c3e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800c3e8:	4b05      	ldr	r3, [pc, #20]	; (800c400 <LL_RCC_GetUSARTClockSource+0x20>)
 800c3ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c3ec:	687a      	ldr	r2, [r7, #4]
 800c3ee:	401a      	ands	r2, r3
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	041b      	lsls	r3, r3, #16
 800c3f4:	4313      	orrs	r3, r2
}
 800c3f6:	0018      	movs	r0, r3
 800c3f8:	46bd      	mov	sp, r7
 800c3fa:	b002      	add	sp, #8
 800c3fc:	bd80      	pop	{r7, pc}
 800c3fe:	46c0      	nop			; (mov r8, r8)
 800c400:	40021000 	.word	0x40021000

0800c404 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800c404:	b580      	push	{r7, lr}
 800c406:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800c408:	4b03      	ldr	r3, [pc, #12]	; (800c418 <LL_RCC_PLL_GetN+0x14>)
 800c40a:	68db      	ldr	r3, [r3, #12]
 800c40c:	0a1b      	lsrs	r3, r3, #8
 800c40e:	227f      	movs	r2, #127	; 0x7f
 800c410:	4013      	ands	r3, r2
}
 800c412:	0018      	movs	r0, r3
 800c414:	46bd      	mov	sp, r7
 800c416:	bd80      	pop	{r7, pc}
 800c418:	40021000 	.word	0x40021000

0800c41c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800c41c:	b580      	push	{r7, lr}
 800c41e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800c420:	4b03      	ldr	r3, [pc, #12]	; (800c430 <LL_RCC_PLL_GetR+0x14>)
 800c422:	68db      	ldr	r3, [r3, #12]
 800c424:	0f5b      	lsrs	r3, r3, #29
 800c426:	075b      	lsls	r3, r3, #29
}
 800c428:	0018      	movs	r0, r3
 800c42a:	46bd      	mov	sp, r7
 800c42c:	bd80      	pop	{r7, pc}
 800c42e:	46c0      	nop			; (mov r8, r8)
 800c430:	40021000 	.word	0x40021000

0800c434 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800c434:	b580      	push	{r7, lr}
 800c436:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800c438:	4b03      	ldr	r3, [pc, #12]	; (800c448 <LL_RCC_PLL_GetMainSource+0x14>)
 800c43a:	68db      	ldr	r3, [r3, #12]
 800c43c:	2203      	movs	r2, #3
 800c43e:	4013      	ands	r3, r2
}
 800c440:	0018      	movs	r0, r3
 800c442:	46bd      	mov	sp, r7
 800c444:	bd80      	pop	{r7, pc}
 800c446:	46c0      	nop			; (mov r8, r8)
 800c448:	40021000 	.word	0x40021000

0800c44c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800c44c:	b580      	push	{r7, lr}
 800c44e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800c450:	4b03      	ldr	r3, [pc, #12]	; (800c460 <LL_RCC_PLL_GetDivider+0x14>)
 800c452:	68db      	ldr	r3, [r3, #12]
 800c454:	2270      	movs	r2, #112	; 0x70
 800c456:	4013      	ands	r3, r2
}
 800c458:	0018      	movs	r0, r3
 800c45a:	46bd      	mov	sp, r7
 800c45c:	bd80      	pop	{r7, pc}
 800c45e:	46c0      	nop			; (mov r8, r8)
 800c460:	40021000 	.word	0x40021000

0800c464 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800c464:	b580      	push	{r7, lr}
 800c466:	b082      	sub	sp, #8
 800c468:	af00      	add	r7, sp, #0
 800c46a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800c46c:	f000 f8a8 	bl	800c5c0 <RCC_GetSystemClockFreq>
 800c470:	0002      	movs	r2, r0
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	0018      	movs	r0, r3
 800c47c:	f000 f8ce 	bl	800c61c <RCC_GetHCLKClockFreq>
 800c480:	0002      	movs	r2, r0
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	685b      	ldr	r3, [r3, #4]
 800c48a:	0018      	movs	r0, r3
 800c48c:	f000 f8de 	bl	800c64c <RCC_GetPCLK1ClockFreq>
 800c490:	0002      	movs	r2, r0
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	609a      	str	r2, [r3, #8]
}
 800c496:	46c0      	nop			; (mov r8, r8)
 800c498:	46bd      	mov	sp, r7
 800c49a:	b002      	add	sp, #8
 800c49c:	bd80      	pop	{r7, pc}
	...

0800c4a0 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 800c4a0:	b580      	push	{r7, lr}
 800c4a2:	b084      	sub	sp, #16
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	2b03      	cmp	r3, #3
 800c4b0:	d134      	bne.n	800c51c <LL_RCC_GetUSARTClockFreq+0x7c>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	0018      	movs	r0, r3
 800c4b6:	f7ff ff93 	bl	800c3e0 <LL_RCC_GetUSARTClockSource>
 800c4ba:	0003      	movs	r3, r0
 800c4bc:	4a39      	ldr	r2, [pc, #228]	; (800c5a4 <LL_RCC_GetUSARTClockFreq+0x104>)
 800c4be:	4293      	cmp	r3, r2
 800c4c0:	d016      	beq.n	800c4f0 <LL_RCC_GetUSARTClockFreq+0x50>
 800c4c2:	4a38      	ldr	r2, [pc, #224]	; (800c5a4 <LL_RCC_GetUSARTClockFreq+0x104>)
 800c4c4:	4293      	cmp	r3, r2
 800c4c6:	d81c      	bhi.n	800c502 <LL_RCC_GetUSARTClockFreq+0x62>
 800c4c8:	4a37      	ldr	r2, [pc, #220]	; (800c5a8 <LL_RCC_GetUSARTClockFreq+0x108>)
 800c4ca:	4293      	cmp	r3, r2
 800c4cc:	d003      	beq.n	800c4d6 <LL_RCC_GetUSARTClockFreq+0x36>
 800c4ce:	4a37      	ldr	r2, [pc, #220]	; (800c5ac <LL_RCC_GetUSARTClockFreq+0x10c>)
 800c4d0:	4293      	cmp	r3, r2
 800c4d2:	d005      	beq.n	800c4e0 <LL_RCC_GetUSARTClockFreq+0x40>
 800c4d4:	e015      	b.n	800c502 <LL_RCC_GetUSARTClockFreq+0x62>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800c4d6:	f000 f873 	bl	800c5c0 <RCC_GetSystemClockFreq>
 800c4da:	0003      	movs	r3, r0
 800c4dc:	60fb      	str	r3, [r7, #12]
        break;
 800c4de:	e05c      	b.n	800c59a <LL_RCC_GetUSARTClockFreq+0xfa>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800c4e0:	f7ff ff36 	bl	800c350 <LL_RCC_HSI_IsReady>
 800c4e4:	0003      	movs	r3, r0
 800c4e6:	2b01      	cmp	r3, #1
 800c4e8:	d150      	bne.n	800c58c <LL_RCC_GetUSARTClockFreq+0xec>
        {
          usart_frequency = HSI_VALUE;
 800c4ea:	4b31      	ldr	r3, [pc, #196]	; (800c5b0 <LL_RCC_GetUSARTClockFreq+0x110>)
 800c4ec:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c4ee:	e04d      	b.n	800c58c <LL_RCC_GetUSARTClockFreq+0xec>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800c4f0:	f7ff ff42 	bl	800c378 <LL_RCC_LSE_IsReady>
 800c4f4:	0003      	movs	r3, r0
 800c4f6:	2b01      	cmp	r3, #1
 800c4f8:	d14a      	bne.n	800c590 <LL_RCC_GetUSARTClockFreq+0xf0>
        {
          usart_frequency = LSE_VALUE;
 800c4fa:	2380      	movs	r3, #128	; 0x80
 800c4fc:	021b      	lsls	r3, r3, #8
 800c4fe:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c500:	e046      	b.n	800c590 <LL_RCC_GetUSARTClockFreq+0xf0>

      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c502:	f000 f85d 	bl	800c5c0 <RCC_GetSystemClockFreq>
 800c506:	0003      	movs	r3, r0
 800c508:	0018      	movs	r0, r3
 800c50a:	f000 f887 	bl	800c61c <RCC_GetHCLKClockFreq>
 800c50e:	0003      	movs	r3, r0
 800c510:	0018      	movs	r0, r3
 800c512:	f000 f89b 	bl	800c64c <RCC_GetPCLK1ClockFreq>
 800c516:	0003      	movs	r3, r0
 800c518:	60fb      	str	r3, [r7, #12]
        break;
 800c51a:	e03e      	b.n	800c59a <LL_RCC_GetUSARTClockFreq+0xfa>
    }
  }
#if defined(RCC_CCIPR_USART2SEL)
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	2b0c      	cmp	r3, #12
 800c520:	d13b      	bne.n	800c59a <LL_RCC_GetUSARTClockFreq+0xfa>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	0018      	movs	r0, r3
 800c526:	f7ff ff5b 	bl	800c3e0 <LL_RCC_GetUSARTClockSource>
 800c52a:	0003      	movs	r3, r0
 800c52c:	4a21      	ldr	r2, [pc, #132]	; (800c5b4 <LL_RCC_GetUSARTClockFreq+0x114>)
 800c52e:	4293      	cmp	r3, r2
 800c530:	d016      	beq.n	800c560 <LL_RCC_GetUSARTClockFreq+0xc0>
 800c532:	4a20      	ldr	r2, [pc, #128]	; (800c5b4 <LL_RCC_GetUSARTClockFreq+0x114>)
 800c534:	4293      	cmp	r3, r2
 800c536:	d81c      	bhi.n	800c572 <LL_RCC_GetUSARTClockFreq+0xd2>
 800c538:	4a1f      	ldr	r2, [pc, #124]	; (800c5b8 <LL_RCC_GetUSARTClockFreq+0x118>)
 800c53a:	4293      	cmp	r3, r2
 800c53c:	d003      	beq.n	800c546 <LL_RCC_GetUSARTClockFreq+0xa6>
 800c53e:	4a1f      	ldr	r2, [pc, #124]	; (800c5bc <LL_RCC_GetUSARTClockFreq+0x11c>)
 800c540:	4293      	cmp	r3, r2
 800c542:	d005      	beq.n	800c550 <LL_RCC_GetUSARTClockFreq+0xb0>
 800c544:	e015      	b.n	800c572 <LL_RCC_GetUSARTClockFreq+0xd2>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800c546:	f000 f83b 	bl	800c5c0 <RCC_GetSystemClockFreq>
 800c54a:	0003      	movs	r3, r0
 800c54c:	60fb      	str	r3, [r7, #12]
        break;
 800c54e:	e024      	b.n	800c59a <LL_RCC_GetUSARTClockFreq+0xfa>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800c550:	f7ff fefe 	bl	800c350 <LL_RCC_HSI_IsReady>
 800c554:	0003      	movs	r3, r0
 800c556:	2b01      	cmp	r3, #1
 800c558:	d11c      	bne.n	800c594 <LL_RCC_GetUSARTClockFreq+0xf4>
        {
          usart_frequency = HSI_VALUE;
 800c55a:	4b15      	ldr	r3, [pc, #84]	; (800c5b0 <LL_RCC_GetUSARTClockFreq+0x110>)
 800c55c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c55e:	e019      	b.n	800c594 <LL_RCC_GetUSARTClockFreq+0xf4>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800c560:	f7ff ff0a 	bl	800c378 <LL_RCC_LSE_IsReady>
 800c564:	0003      	movs	r3, r0
 800c566:	2b01      	cmp	r3, #1
 800c568:	d116      	bne.n	800c598 <LL_RCC_GetUSARTClockFreq+0xf8>
        {
          usart_frequency = LSE_VALUE;
 800c56a:	2380      	movs	r3, #128	; 0x80
 800c56c:	021b      	lsls	r3, r3, #8
 800c56e:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c570:	e012      	b.n	800c598 <LL_RCC_GetUSARTClockFreq+0xf8>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c572:	f000 f825 	bl	800c5c0 <RCC_GetSystemClockFreq>
 800c576:	0003      	movs	r3, r0
 800c578:	0018      	movs	r0, r3
 800c57a:	f000 f84f 	bl	800c61c <RCC_GetHCLKClockFreq>
 800c57e:	0003      	movs	r3, r0
 800c580:	0018      	movs	r0, r3
 800c582:	f000 f863 	bl	800c64c <RCC_GetPCLK1ClockFreq>
 800c586:	0003      	movs	r3, r0
 800c588:	60fb      	str	r3, [r7, #12]
        break;
 800c58a:	e006      	b.n	800c59a <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800c58c:	46c0      	nop			; (mov r8, r8)
 800c58e:	e004      	b.n	800c59a <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800c590:	46c0      	nop			; (mov r8, r8)
 800c592:	e002      	b.n	800c59a <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800c594:	46c0      	nop			; (mov r8, r8)
 800c596:	e000      	b.n	800c59a <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800c598:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_CCIPR_USART3SEL */
  else
  {
    /* nothing to do */
  }
  return usart_frequency;
 800c59a:	68fb      	ldr	r3, [r7, #12]
}
 800c59c:	0018      	movs	r0, r3
 800c59e:	46bd      	mov	sp, r7
 800c5a0:	b004      	add	sp, #16
 800c5a2:	bd80      	pop	{r7, pc}
 800c5a4:	00030003 	.word	0x00030003
 800c5a8:	00030001 	.word	0x00030001
 800c5ac:	00030002 	.word	0x00030002
 800c5b0:	00f42400 	.word	0x00f42400
 800c5b4:	000c000c 	.word	0x000c000c
 800c5b8:	000c0004 	.word	0x000c0004
 800c5bc:	000c0008 	.word	0x000c0008

0800c5c0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800c5c0:	b580      	push	{r7, lr}
 800c5c2:	b082      	sub	sp, #8
 800c5c4:	af00      	add	r7, sp, #0
  uint32_t frequency;
  uint32_t hsidiv;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800c5c6:	f7ff fee7 	bl	800c398 <LL_RCC_GetSysClkSource>
 800c5ca:	0003      	movs	r3, r0
 800c5cc:	2b08      	cmp	r3, #8
 800c5ce:	d002      	beq.n	800c5d6 <RCC_GetSystemClockFreq+0x16>
 800c5d0:	2b10      	cmp	r3, #16
 800c5d2:	d003      	beq.n	800c5dc <RCC_GetSystemClockFreq+0x1c>
 800c5d4:	e007      	b.n	800c5e6 <RCC_GetSystemClockFreq+0x26>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800c5d6:	4b0e      	ldr	r3, [pc, #56]	; (800c610 <RCC_GetSystemClockFreq+0x50>)
 800c5d8:	607b      	str	r3, [r7, #4]
      break;
 800c5da:	e014      	b.n	800c606 <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800c5dc:	f000 f84c 	bl	800c678 <RCC_PLL_GetFreqDomain_SYS>
 800c5e0:	0003      	movs	r3, r0
 800c5e2:	607b      	str	r3, [r7, #4]
      break;
 800c5e4:	e00f      	b.n	800c606 <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
    default:
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800c5e6:	4b0b      	ldr	r3, [pc, #44]	; (800c614 <RCC_GetSystemClockFreq+0x54>)
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	0adb      	lsrs	r3, r3, #11
 800c5ec:	2207      	movs	r2, #7
 800c5ee:	4013      	ands	r3, r2
 800c5f0:	2201      	movs	r2, #1
 800c5f2:	409a      	lsls	r2, r3
 800c5f4:	0013      	movs	r3, r2
 800c5f6:	603b      	str	r3, [r7, #0]
      frequency = (HSI_VALUE / hsidiv);
 800c5f8:	6839      	ldr	r1, [r7, #0]
 800c5fa:	4807      	ldr	r0, [pc, #28]	; (800c618 <RCC_GetSystemClockFreq+0x58>)
 800c5fc:	f7f3 fd82 	bl	8000104 <__udivsi3>
 800c600:	0003      	movs	r3, r0
 800c602:	607b      	str	r3, [r7, #4]
      break;
 800c604:	46c0      	nop			; (mov r8, r8)
  }

  return frequency;
 800c606:	687b      	ldr	r3, [r7, #4]
}
 800c608:	0018      	movs	r0, r3
 800c60a:	46bd      	mov	sp, r7
 800c60c:	b002      	add	sp, #8
 800c60e:	bd80      	pop	{r7, pc}
 800c610:	007a1200 	.word	0x007a1200
 800c614:	40021000 	.word	0x40021000
 800c618:	00f42400 	.word	0x00f42400

0800c61c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b082      	sub	sp, #8
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800c624:	f7ff fec4 	bl	800c3b0 <LL_RCC_GetAHBPrescaler>
 800c628:	0003      	movs	r3, r0
 800c62a:	0a1b      	lsrs	r3, r3, #8
 800c62c:	220f      	movs	r2, #15
 800c62e:	401a      	ands	r2, r3
 800c630:	4b05      	ldr	r3, [pc, #20]	; (800c648 <RCC_GetHCLKClockFreq+0x2c>)
 800c632:	0092      	lsls	r2, r2, #2
 800c634:	58d3      	ldr	r3, [r2, r3]
 800c636:	221f      	movs	r2, #31
 800c638:	4013      	ands	r3, r2
 800c63a:	687a      	ldr	r2, [r7, #4]
 800c63c:	40da      	lsrs	r2, r3
 800c63e:	0013      	movs	r3, r2
}
 800c640:	0018      	movs	r0, r3
 800c642:	46bd      	mov	sp, r7
 800c644:	b002      	add	sp, #8
 800c646:	bd80      	pop	{r7, pc}
 800c648:	08010b6c 	.word	0x08010b6c

0800c64c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	b082      	sub	sp, #8
 800c650:	af00      	add	r7, sp, #0
 800c652:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800c654:	f7ff feb8 	bl	800c3c8 <LL_RCC_GetAPB1Prescaler>
 800c658:	0003      	movs	r3, r0
 800c65a:	0b1a      	lsrs	r2, r3, #12
 800c65c:	4b05      	ldr	r3, [pc, #20]	; (800c674 <RCC_GetPCLK1ClockFreq+0x28>)
 800c65e:	0092      	lsls	r2, r2, #2
 800c660:	58d3      	ldr	r3, [r2, r3]
 800c662:	221f      	movs	r2, #31
 800c664:	4013      	ands	r3, r2
 800c666:	687a      	ldr	r2, [r7, #4]
 800c668:	40da      	lsrs	r2, r3
 800c66a:	0013      	movs	r3, r2
}
 800c66c:	0018      	movs	r0, r3
 800c66e:	46bd      	mov	sp, r7
 800c670:	b002      	add	sp, #8
 800c672:	bd80      	pop	{r7, pc}
 800c674:	08010bac 	.word	0x08010bac

0800c678 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800c678:	b590      	push	{r4, r7, lr}
 800c67a:	b083      	sub	sp, #12
 800c67c:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800c67e:	f7ff fed9 	bl	800c434 <LL_RCC_PLL_GetMainSource>
 800c682:	0003      	movs	r3, r0
 800c684:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 800c686:	683b      	ldr	r3, [r7, #0]
 800c688:	2b02      	cmp	r3, #2
 800c68a:	d003      	beq.n	800c694 <RCC_PLL_GetFreqDomain_SYS+0x1c>
 800c68c:	683b      	ldr	r3, [r7, #0]
 800c68e:	2b03      	cmp	r3, #3
 800c690:	d003      	beq.n	800c69a <RCC_PLL_GetFreqDomain_SYS+0x22>
 800c692:	e005      	b.n	800c6a0 <RCC_PLL_GetFreqDomain_SYS+0x28>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800c694:	4b13      	ldr	r3, [pc, #76]	; (800c6e4 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 800c696:	607b      	str	r3, [r7, #4]
      break;
 800c698:	e005      	b.n	800c6a6 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800c69a:	4b13      	ldr	r3, [pc, #76]	; (800c6e8 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 800c69c:	607b      	str	r3, [r7, #4]
      break;
 800c69e:	e002      	b.n	800c6a6 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    default:
      pllinputfreq = HSI_VALUE;
 800c6a0:	4b10      	ldr	r3, [pc, #64]	; (800c6e4 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 800c6a2:	607b      	str	r3, [r7, #4]
      break;
 800c6a4:	46c0      	nop			; (mov r8, r8)
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800c6a6:	f7ff fead 	bl	800c404 <LL_RCC_PLL_GetN>
 800c6aa:	0002      	movs	r2, r0
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	4353      	muls	r3, r2
 800c6b0:	001c      	movs	r4, r3
 800c6b2:	f7ff fecb 	bl	800c44c <LL_RCC_PLL_GetDivider>
 800c6b6:	0003      	movs	r3, r0
 800c6b8:	091b      	lsrs	r3, r3, #4
 800c6ba:	3301      	adds	r3, #1
 800c6bc:	0019      	movs	r1, r3
 800c6be:	0020      	movs	r0, r4
 800c6c0:	f7f3 fd20 	bl	8000104 <__udivsi3>
 800c6c4:	0003      	movs	r3, r0
 800c6c6:	001c      	movs	r4, r3
 800c6c8:	f7ff fea8 	bl	800c41c <LL_RCC_PLL_GetR>
 800c6cc:	0003      	movs	r3, r0
 800c6ce:	0f5b      	lsrs	r3, r3, #29
 800c6d0:	3301      	adds	r3, #1
 800c6d2:	0019      	movs	r1, r3
 800c6d4:	0020      	movs	r0, r4
 800c6d6:	f7f3 fd15 	bl	8000104 <__udivsi3>
 800c6da:	0003      	movs	r3, r0
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800c6dc:	0018      	movs	r0, r3
 800c6de:	46bd      	mov	sp, r7
 800c6e0:	b003      	add	sp, #12
 800c6e2:	bd90      	pop	{r4, r7, pc}
 800c6e4:	00f42400 	.word	0x00f42400
 800c6e8:	007a1200 	.word	0x007a1200

0800c6ec <LL_USART_IsEnabled>:
{
 800c6ec:	b580      	push	{r7, lr}
 800c6ee:	b082      	sub	sp, #8
 800c6f0:	af00      	add	r7, sp, #0
 800c6f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	2201      	movs	r2, #1
 800c6fa:	4013      	ands	r3, r2
 800c6fc:	2b01      	cmp	r3, #1
 800c6fe:	d101      	bne.n	800c704 <LL_USART_IsEnabled+0x18>
 800c700:	2301      	movs	r3, #1
 800c702:	e000      	b.n	800c706 <LL_USART_IsEnabled+0x1a>
 800c704:	2300      	movs	r3, #0
}
 800c706:	0018      	movs	r0, r3
 800c708:	46bd      	mov	sp, r7
 800c70a:	b002      	add	sp, #8
 800c70c:	bd80      	pop	{r7, pc}

0800c70e <LL_USART_SetPrescaler>:
{
 800c70e:	b580      	push	{r7, lr}
 800c710:	b082      	sub	sp, #8
 800c712:	af00      	add	r7, sp, #0
 800c714:	6078      	str	r0, [r7, #4]
 800c716:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c71c:	220f      	movs	r2, #15
 800c71e:	4393      	bics	r3, r2
 800c720:	683a      	ldr	r2, [r7, #0]
 800c722:	b292      	uxth	r2, r2
 800c724:	431a      	orrs	r2, r3
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800c72a:	46c0      	nop			; (mov r8, r8)
 800c72c:	46bd      	mov	sp, r7
 800c72e:	b002      	add	sp, #8
 800c730:	bd80      	pop	{r7, pc}
	...

0800c734 <LL_USART_SetStopBitsLength>:
{
 800c734:	b580      	push	{r7, lr}
 800c736:	b082      	sub	sp, #8
 800c738:	af00      	add	r7, sp, #0
 800c73a:	6078      	str	r0, [r7, #4]
 800c73c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	685b      	ldr	r3, [r3, #4]
 800c742:	4a05      	ldr	r2, [pc, #20]	; (800c758 <LL_USART_SetStopBitsLength+0x24>)
 800c744:	401a      	ands	r2, r3
 800c746:	683b      	ldr	r3, [r7, #0]
 800c748:	431a      	orrs	r2, r3
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	605a      	str	r2, [r3, #4]
}
 800c74e:	46c0      	nop			; (mov r8, r8)
 800c750:	46bd      	mov	sp, r7
 800c752:	b002      	add	sp, #8
 800c754:	bd80      	pop	{r7, pc}
 800c756:	46c0      	nop			; (mov r8, r8)
 800c758:	ffffcfff 	.word	0xffffcfff

0800c75c <LL_USART_SetHWFlowCtrl>:
{
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b082      	sub	sp, #8
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
 800c764:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	689b      	ldr	r3, [r3, #8]
 800c76a:	4a05      	ldr	r2, [pc, #20]	; (800c780 <LL_USART_SetHWFlowCtrl+0x24>)
 800c76c:	401a      	ands	r2, r3
 800c76e:	683b      	ldr	r3, [r7, #0]
 800c770:	431a      	orrs	r2, r3
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	609a      	str	r2, [r3, #8]
}
 800c776:	46c0      	nop			; (mov r8, r8)
 800c778:	46bd      	mov	sp, r7
 800c77a:	b002      	add	sp, #8
 800c77c:	bd80      	pop	{r7, pc}
 800c77e:	46c0      	nop			; (mov r8, r8)
 800c780:	fffffcff 	.word	0xfffffcff

0800c784 <LL_USART_SetBaudRate>:
{
 800c784:	b580      	push	{r7, lr}
 800c786:	b086      	sub	sp, #24
 800c788:	af00      	add	r7, sp, #0
 800c78a:	60f8      	str	r0, [r7, #12]
 800c78c:	60b9      	str	r1, [r7, #8]
 800c78e:	607a      	str	r2, [r7, #4]
 800c790:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	2b0b      	cmp	r3, #11
 800c796:	d843      	bhi.n	800c820 <LL_USART_SetBaudRate+0x9c>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800c798:	683a      	ldr	r2, [r7, #0]
 800c79a:	2380      	movs	r3, #128	; 0x80
 800c79c:	021b      	lsls	r3, r3, #8
 800c79e:	429a      	cmp	r2, r3
 800c7a0:	d126      	bne.n	800c7f0 <LL_USART_SetBaudRate+0x6c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	b2db      	uxtb	r3, r3
 800c7a6:	001a      	movs	r2, r3
 800c7a8:	4b1f      	ldr	r3, [pc, #124]	; (800c828 <LL_USART_SetBaudRate+0xa4>)
 800c7aa:	0092      	lsls	r2, r2, #2
 800c7ac:	58d3      	ldr	r3, [r2, r3]
 800c7ae:	0019      	movs	r1, r3
 800c7b0:	68b8      	ldr	r0, [r7, #8]
 800c7b2:	f7f3 fca7 	bl	8000104 <__udivsi3>
 800c7b6:	0003      	movs	r3, r0
 800c7b8:	005a      	lsls	r2, r3, #1
 800c7ba:	6a3b      	ldr	r3, [r7, #32]
 800c7bc:	085b      	lsrs	r3, r3, #1
 800c7be:	18d3      	adds	r3, r2, r3
 800c7c0:	6a39      	ldr	r1, [r7, #32]
 800c7c2:	0018      	movs	r0, r3
 800c7c4:	f7f3 fc9e 	bl	8000104 <__udivsi3>
 800c7c8:	0003      	movs	r3, r0
 800c7ca:	b29b      	uxth	r3, r3
 800c7cc:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800c7ce:	697b      	ldr	r3, [r7, #20]
 800c7d0:	4a16      	ldr	r2, [pc, #88]	; (800c82c <LL_USART_SetBaudRate+0xa8>)
 800c7d2:	4013      	ands	r3, r2
 800c7d4:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c7d6:	697b      	ldr	r3, [r7, #20]
 800c7d8:	085b      	lsrs	r3, r3, #1
 800c7da:	b29b      	uxth	r3, r3
 800c7dc:	001a      	movs	r2, r3
 800c7de:	2307      	movs	r3, #7
 800c7e0:	4013      	ands	r3, r2
 800c7e2:	693a      	ldr	r2, [r7, #16]
 800c7e4:	4313      	orrs	r3, r2
 800c7e6:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	693a      	ldr	r2, [r7, #16]
 800c7ec:	60da      	str	r2, [r3, #12]
}
 800c7ee:	e017      	b.n	800c820 <LL_USART_SetBaudRate+0x9c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	b2db      	uxtb	r3, r3
 800c7f4:	001a      	movs	r2, r3
 800c7f6:	4b0c      	ldr	r3, [pc, #48]	; (800c828 <LL_USART_SetBaudRate+0xa4>)
 800c7f8:	0092      	lsls	r2, r2, #2
 800c7fa:	58d3      	ldr	r3, [r2, r3]
 800c7fc:	0019      	movs	r1, r3
 800c7fe:	68b8      	ldr	r0, [r7, #8]
 800c800:	f7f3 fc80 	bl	8000104 <__udivsi3>
 800c804:	0003      	movs	r3, r0
 800c806:	001a      	movs	r2, r3
 800c808:	6a3b      	ldr	r3, [r7, #32]
 800c80a:	085b      	lsrs	r3, r3, #1
 800c80c:	18d3      	adds	r3, r2, r3
 800c80e:	6a39      	ldr	r1, [r7, #32]
 800c810:	0018      	movs	r0, r3
 800c812:	f7f3 fc77 	bl	8000104 <__udivsi3>
 800c816:	0003      	movs	r3, r0
 800c818:	b29b      	uxth	r3, r3
 800c81a:	001a      	movs	r2, r3
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	60da      	str	r2, [r3, #12]
}
 800c820:	46c0      	nop			; (mov r8, r8)
 800c822:	46bd      	mov	sp, r7
 800c824:	b006      	add	sp, #24
 800c826:	bd80      	pop	{r7, pc}
 800c828:	08010c20 	.word	0x08010c20
 800c82c:	0000fff0 	.word	0x0000fff0

0800c830 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800c830:	b590      	push	{r4, r7, lr}
 800c832:	b08b      	sub	sp, #44	; 0x2c
 800c834:	af02      	add	r7, sp, #8
 800c836:	6078      	str	r0, [r7, #4]
 800c838:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800c83a:	231f      	movs	r3, #31
 800c83c:	18fb      	adds	r3, r7, r3
 800c83e:	2201      	movs	r2, #1
 800c840:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800c842:	2300      	movs	r3, #0
 800c844:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	0018      	movs	r0, r3
 800c84a:	f7ff ff4f 	bl	800c6ec <LL_USART_IsEnabled>
 800c84e:	1e03      	subs	r3, r0, #0
 800c850:	d16a      	bne.n	800c928 <LL_USART_Init+0xf8>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	4a38      	ldr	r2, [pc, #224]	; (800c938 <LL_USART_Init+0x108>)
 800c858:	401a      	ands	r2, r3
 800c85a:	683b      	ldr	r3, [r7, #0]
 800c85c:	6899      	ldr	r1, [r3, #8]
 800c85e:	683b      	ldr	r3, [r7, #0]
 800c860:	691b      	ldr	r3, [r3, #16]
 800c862:	4319      	orrs	r1, r3
 800c864:	683b      	ldr	r3, [r7, #0]
 800c866:	695b      	ldr	r3, [r3, #20]
 800c868:	4319      	orrs	r1, r3
 800c86a:	683b      	ldr	r3, [r7, #0]
 800c86c:	69db      	ldr	r3, [r3, #28]
 800c86e:	430b      	orrs	r3, r1
 800c870:	431a      	orrs	r2, r3
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800c876:	683b      	ldr	r3, [r7, #0]
 800c878:	68da      	ldr	r2, [r3, #12]
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	0011      	movs	r1, r2
 800c87e:	0018      	movs	r0, r3
 800c880:	f7ff ff58 	bl	800c734 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800c884:	683b      	ldr	r3, [r7, #0]
 800c886:	699a      	ldr	r2, [r3, #24]
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	0011      	movs	r1, r2
 800c88c:	0018      	movs	r0, r3
 800c88e:	f7ff ff65 	bl	800c75c <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	4a29      	ldr	r2, [pc, #164]	; (800c93c <LL_USART_Init+0x10c>)
 800c896:	4293      	cmp	r3, r2
 800c898:	d105      	bne.n	800c8a6 <LL_USART_Init+0x76>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800c89a:	2003      	movs	r0, #3
 800c89c:	f7ff fe00 	bl	800c4a0 <LL_RCC_GetUSARTClockFreq>
 800c8a0:	0003      	movs	r3, r0
 800c8a2:	61bb      	str	r3, [r7, #24]
 800c8a4:	e022      	b.n	800c8ec <LL_USART_Init+0xbc>
    }
    else if (USARTx == USART2)
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	4a25      	ldr	r2, [pc, #148]	; (800c940 <LL_USART_Init+0x110>)
 800c8aa:	4293      	cmp	r3, r2
 800c8ac:	d105      	bne.n	800c8ba <LL_USART_Init+0x8a>
    {
#if defined(RCC_CCIPR_USART2SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 800c8ae:	200c      	movs	r0, #12
 800c8b0:	f7ff fdf6 	bl	800c4a0 <LL_RCC_GetUSARTClockFreq>
 800c8b4:	0003      	movs	r3, r0
 800c8b6:	61bb      	str	r3, [r7, #24]
 800c8b8:	e018      	b.n	800c8ec <LL_USART_Init+0xbc>
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
      periphclk = RCC_Clocks.PCLK1_Frequency;
#endif /* RCC_CCIPR_USART2SEL */
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	4a21      	ldr	r2, [pc, #132]	; (800c944 <LL_USART_Init+0x114>)
 800c8be:	4293      	cmp	r3, r2
 800c8c0:	d108      	bne.n	800c8d4 <LL_USART_Init+0xa4>
    {
#if defined(RCC_CCIPR_USART3SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 800c8c2:	240c      	movs	r4, #12
 800c8c4:	193b      	adds	r3, r7, r4
 800c8c6:	0018      	movs	r0, r3
 800c8c8:	f7ff fdcc 	bl	800c464 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800c8cc:	193b      	adds	r3, r7, r4
 800c8ce:	689b      	ldr	r3, [r3, #8]
 800c8d0:	61bb      	str	r3, [r7, #24]
 800c8d2:	e00b      	b.n	800c8ec <LL_USART_Init+0xbc>
#endif /* RCC_CCIPR_USART3SEL */
    }
#endif /* USART3 */
#if defined(USART4)
    else if (USARTx == USART4)
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	4a1c      	ldr	r2, [pc, #112]	; (800c948 <LL_USART_Init+0x118>)
 800c8d8:	4293      	cmp	r3, r2
 800c8da:	d107      	bne.n	800c8ec <LL_USART_Init+0xbc>
    {
#if defined(RCC_CCIPR_USART4SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART4_CLKSOURCE);
#else
      /* USART4 clock is PCLK1 */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 800c8dc:	240c      	movs	r4, #12
 800c8de:	193b      	adds	r3, r7, r4
 800c8e0:	0018      	movs	r0, r3
 800c8e2:	f7ff fdbf 	bl	800c464 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800c8e6:	193b      	adds	r3, r7, r4
 800c8e8:	689b      	ldr	r3, [r3, #8]
 800c8ea:	61bb      	str	r3, [r7, #24]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800c8ec:	69bb      	ldr	r3, [r7, #24]
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d013      	beq.n	800c91a <LL_USART_Init+0xea>
        && (USART_InitStruct->BaudRate != 0U))
 800c8f2:	683b      	ldr	r3, [r7, #0]
 800c8f4:	685b      	ldr	r3, [r3, #4]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d00f      	beq.n	800c91a <LL_USART_Init+0xea>
    {
      status = SUCCESS;
 800c8fa:	231f      	movs	r3, #31
 800c8fc:	18fb      	adds	r3, r7, r3
 800c8fe:	2200      	movs	r2, #0
 800c900:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 800c902:	683b      	ldr	r3, [r7, #0]
 800c904:	681a      	ldr	r2, [r3, #0]
 800c906:	683b      	ldr	r3, [r7, #0]
 800c908:	69dc      	ldr	r4, [r3, #28]
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	685b      	ldr	r3, [r3, #4]
 800c90e:	69b9      	ldr	r1, [r7, #24]
 800c910:	6878      	ldr	r0, [r7, #4]
 800c912:	9300      	str	r3, [sp, #0]
 800c914:	0023      	movs	r3, r4
 800c916:	f7ff ff35 	bl	800c784 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800c91a:	683b      	ldr	r3, [r7, #0]
 800c91c:	681a      	ldr	r2, [r3, #0]
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	0011      	movs	r1, r2
 800c922:	0018      	movs	r0, r3
 800c924:	f7ff fef3 	bl	800c70e <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800c928:	231f      	movs	r3, #31
 800c92a:	18fb      	adds	r3, r7, r3
 800c92c:	781b      	ldrb	r3, [r3, #0]
}
 800c92e:	0018      	movs	r0, r3
 800c930:	46bd      	mov	sp, r7
 800c932:	b009      	add	sp, #36	; 0x24
 800c934:	bd90      	pop	{r4, r7, pc}
 800c936:	46c0      	nop			; (mov r8, r8)
 800c938:	efff69f3 	.word	0xefff69f3
 800c93c:	40013800 	.word	0x40013800
 800c940:	40004400 	.word	0x40004400
 800c944:	40004800 	.word	0x40004800
 800c948:	40004c00 	.word	0x40004c00

0800c94c <__libc_init_array>:
 800c94c:	b570      	push	{r4, r5, r6, lr}
 800c94e:	2600      	movs	r6, #0
 800c950:	4d0c      	ldr	r5, [pc, #48]	; (800c984 <__libc_init_array+0x38>)
 800c952:	4c0d      	ldr	r4, [pc, #52]	; (800c988 <__libc_init_array+0x3c>)
 800c954:	1b64      	subs	r4, r4, r5
 800c956:	10a4      	asrs	r4, r4, #2
 800c958:	42a6      	cmp	r6, r4
 800c95a:	d109      	bne.n	800c970 <__libc_init_array+0x24>
 800c95c:	2600      	movs	r6, #0
 800c95e:	f001 f837 	bl	800d9d0 <_init>
 800c962:	4d0a      	ldr	r5, [pc, #40]	; (800c98c <__libc_init_array+0x40>)
 800c964:	4c0a      	ldr	r4, [pc, #40]	; (800c990 <__libc_init_array+0x44>)
 800c966:	1b64      	subs	r4, r4, r5
 800c968:	10a4      	asrs	r4, r4, #2
 800c96a:	42a6      	cmp	r6, r4
 800c96c:	d105      	bne.n	800c97a <__libc_init_array+0x2e>
 800c96e:	bd70      	pop	{r4, r5, r6, pc}
 800c970:	00b3      	lsls	r3, r6, #2
 800c972:	58eb      	ldr	r3, [r5, r3]
 800c974:	4798      	blx	r3
 800c976:	3601      	adds	r6, #1
 800c978:	e7ee      	b.n	800c958 <__libc_init_array+0xc>
 800c97a:	00b3      	lsls	r3, r6, #2
 800c97c:	58eb      	ldr	r3, [r5, r3]
 800c97e:	4798      	blx	r3
 800c980:	3601      	adds	r6, #1
 800c982:	e7f2      	b.n	800c96a <__libc_init_array+0x1e>
 800c984:	08010e28 	.word	0x08010e28
 800c988:	08010e28 	.word	0x08010e28
 800c98c:	08010e28 	.word	0x08010e28
 800c990:	08010e2c 	.word	0x08010e2c

0800c994 <memset>:
 800c994:	0003      	movs	r3, r0
 800c996:	1882      	adds	r2, r0, r2
 800c998:	4293      	cmp	r3, r2
 800c99a:	d100      	bne.n	800c99e <memset+0xa>
 800c99c:	4770      	bx	lr
 800c99e:	7019      	strb	r1, [r3, #0]
 800c9a0:	3301      	adds	r3, #1
 800c9a2:	e7f9      	b.n	800c998 <memset+0x4>

0800c9a4 <sin>:
 800c9a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9a6:	4a20      	ldr	r2, [pc, #128]	; (800ca28 <sin+0x84>)
 800c9a8:	004b      	lsls	r3, r1, #1
 800c9aa:	b087      	sub	sp, #28
 800c9ac:	085b      	lsrs	r3, r3, #1
 800c9ae:	4293      	cmp	r3, r2
 800c9b0:	dc06      	bgt.n	800c9c0 <sin+0x1c>
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	2200      	movs	r2, #0
 800c9b6:	9300      	str	r3, [sp, #0]
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	f000 fe5b 	bl	800d674 <__kernel_sin>
 800c9be:	e006      	b.n	800c9ce <sin+0x2a>
 800c9c0:	4a1a      	ldr	r2, [pc, #104]	; (800ca2c <sin+0x88>)
 800c9c2:	4293      	cmp	r3, r2
 800c9c4:	dd05      	ble.n	800c9d2 <sin+0x2e>
 800c9c6:	0002      	movs	r2, r0
 800c9c8:	000b      	movs	r3, r1
 800c9ca:	f7f4 ff49 	bl	8001860 <__aeabi_dsub>
 800c9ce:	b007      	add	sp, #28
 800c9d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9d2:	aa02      	add	r2, sp, #8
 800c9d4:	f000 f82c 	bl	800ca30 <__ieee754_rem_pio2>
 800c9d8:	9c04      	ldr	r4, [sp, #16]
 800c9da:	9d05      	ldr	r5, [sp, #20]
 800c9dc:	2303      	movs	r3, #3
 800c9de:	4003      	ands	r3, r0
 800c9e0:	2b01      	cmp	r3, #1
 800c9e2:	d00a      	beq.n	800c9fa <sin+0x56>
 800c9e4:	9802      	ldr	r0, [sp, #8]
 800c9e6:	9903      	ldr	r1, [sp, #12]
 800c9e8:	2b02      	cmp	r3, #2
 800c9ea:	d00d      	beq.n	800ca08 <sin+0x64>
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d115      	bne.n	800ca1c <sin+0x78>
 800c9f0:	3301      	adds	r3, #1
 800c9f2:	9300      	str	r3, [sp, #0]
 800c9f4:	0022      	movs	r2, r4
 800c9f6:	002b      	movs	r3, r5
 800c9f8:	e7df      	b.n	800c9ba <sin+0x16>
 800c9fa:	0022      	movs	r2, r4
 800c9fc:	9802      	ldr	r0, [sp, #8]
 800c9fe:	9903      	ldr	r1, [sp, #12]
 800ca00:	002b      	movs	r3, r5
 800ca02:	f000 fa01 	bl	800ce08 <__kernel_cos>
 800ca06:	e7e2      	b.n	800c9ce <sin+0x2a>
 800ca08:	2301      	movs	r3, #1
 800ca0a:	0022      	movs	r2, r4
 800ca0c:	9300      	str	r3, [sp, #0]
 800ca0e:	002b      	movs	r3, r5
 800ca10:	f000 fe30 	bl	800d674 <__kernel_sin>
 800ca14:	2380      	movs	r3, #128	; 0x80
 800ca16:	061b      	lsls	r3, r3, #24
 800ca18:	18c9      	adds	r1, r1, r3
 800ca1a:	e7d8      	b.n	800c9ce <sin+0x2a>
 800ca1c:	0022      	movs	r2, r4
 800ca1e:	002b      	movs	r3, r5
 800ca20:	f000 f9f2 	bl	800ce08 <__kernel_cos>
 800ca24:	e7f6      	b.n	800ca14 <sin+0x70>
 800ca26:	46c0      	nop			; (mov r8, r8)
 800ca28:	3fe921fb 	.word	0x3fe921fb
 800ca2c:	7fefffff 	.word	0x7fefffff

0800ca30 <__ieee754_rem_pio2>:
 800ca30:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca32:	004b      	lsls	r3, r1, #1
 800ca34:	b091      	sub	sp, #68	; 0x44
 800ca36:	085b      	lsrs	r3, r3, #1
 800ca38:	9302      	str	r3, [sp, #8]
 800ca3a:	0017      	movs	r7, r2
 800ca3c:	4bb6      	ldr	r3, [pc, #728]	; (800cd18 <__ieee754_rem_pio2+0x2e8>)
 800ca3e:	9a02      	ldr	r2, [sp, #8]
 800ca40:	0004      	movs	r4, r0
 800ca42:	000d      	movs	r5, r1
 800ca44:	9109      	str	r1, [sp, #36]	; 0x24
 800ca46:	429a      	cmp	r2, r3
 800ca48:	dc09      	bgt.n	800ca5e <__ieee754_rem_pio2+0x2e>
 800ca4a:	0002      	movs	r2, r0
 800ca4c:	000b      	movs	r3, r1
 800ca4e:	603a      	str	r2, [r7, #0]
 800ca50:	607b      	str	r3, [r7, #4]
 800ca52:	2200      	movs	r2, #0
 800ca54:	2300      	movs	r3, #0
 800ca56:	60ba      	str	r2, [r7, #8]
 800ca58:	60fb      	str	r3, [r7, #12]
 800ca5a:	2600      	movs	r6, #0
 800ca5c:	e025      	b.n	800caaa <__ieee754_rem_pio2+0x7a>
 800ca5e:	4baf      	ldr	r3, [pc, #700]	; (800cd1c <__ieee754_rem_pio2+0x2ec>)
 800ca60:	9a02      	ldr	r2, [sp, #8]
 800ca62:	429a      	cmp	r2, r3
 800ca64:	dd00      	ble.n	800ca68 <__ieee754_rem_pio2+0x38>
 800ca66:	e06e      	b.n	800cb46 <__ieee754_rem_pio2+0x116>
 800ca68:	4ead      	ldr	r6, [pc, #692]	; (800cd20 <__ieee754_rem_pio2+0x2f0>)
 800ca6a:	4aae      	ldr	r2, [pc, #696]	; (800cd24 <__ieee754_rem_pio2+0x2f4>)
 800ca6c:	2d00      	cmp	r5, #0
 800ca6e:	dd35      	ble.n	800cadc <__ieee754_rem_pio2+0xac>
 800ca70:	0020      	movs	r0, r4
 800ca72:	0029      	movs	r1, r5
 800ca74:	4baa      	ldr	r3, [pc, #680]	; (800cd20 <__ieee754_rem_pio2+0x2f0>)
 800ca76:	f7f4 fef3 	bl	8001860 <__aeabi_dsub>
 800ca7a:	9b02      	ldr	r3, [sp, #8]
 800ca7c:	0004      	movs	r4, r0
 800ca7e:	000d      	movs	r5, r1
 800ca80:	42b3      	cmp	r3, r6
 800ca82:	d015      	beq.n	800cab0 <__ieee754_rem_pio2+0x80>
 800ca84:	4aa8      	ldr	r2, [pc, #672]	; (800cd28 <__ieee754_rem_pio2+0x2f8>)
 800ca86:	4ba9      	ldr	r3, [pc, #676]	; (800cd2c <__ieee754_rem_pio2+0x2fc>)
 800ca88:	f7f4 feea 	bl	8001860 <__aeabi_dsub>
 800ca8c:	0002      	movs	r2, r0
 800ca8e:	000b      	movs	r3, r1
 800ca90:	0020      	movs	r0, r4
 800ca92:	603a      	str	r2, [r7, #0]
 800ca94:	607b      	str	r3, [r7, #4]
 800ca96:	0029      	movs	r1, r5
 800ca98:	f7f4 fee2 	bl	8001860 <__aeabi_dsub>
 800ca9c:	4aa2      	ldr	r2, [pc, #648]	; (800cd28 <__ieee754_rem_pio2+0x2f8>)
 800ca9e:	4ba3      	ldr	r3, [pc, #652]	; (800cd2c <__ieee754_rem_pio2+0x2fc>)
 800caa0:	f7f4 fede 	bl	8001860 <__aeabi_dsub>
 800caa4:	2601      	movs	r6, #1
 800caa6:	60b8      	str	r0, [r7, #8]
 800caa8:	60f9      	str	r1, [r7, #12]
 800caaa:	0030      	movs	r0, r6
 800caac:	b011      	add	sp, #68	; 0x44
 800caae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cab0:	22d3      	movs	r2, #211	; 0xd3
 800cab2:	4b9e      	ldr	r3, [pc, #632]	; (800cd2c <__ieee754_rem_pio2+0x2fc>)
 800cab4:	0552      	lsls	r2, r2, #21
 800cab6:	f7f4 fed3 	bl	8001860 <__aeabi_dsub>
 800caba:	4a9d      	ldr	r2, [pc, #628]	; (800cd30 <__ieee754_rem_pio2+0x300>)
 800cabc:	4b9d      	ldr	r3, [pc, #628]	; (800cd34 <__ieee754_rem_pio2+0x304>)
 800cabe:	0004      	movs	r4, r0
 800cac0:	000d      	movs	r5, r1
 800cac2:	f7f4 fecd 	bl	8001860 <__aeabi_dsub>
 800cac6:	0002      	movs	r2, r0
 800cac8:	000b      	movs	r3, r1
 800caca:	0020      	movs	r0, r4
 800cacc:	603a      	str	r2, [r7, #0]
 800cace:	607b      	str	r3, [r7, #4]
 800cad0:	0029      	movs	r1, r5
 800cad2:	f7f4 fec5 	bl	8001860 <__aeabi_dsub>
 800cad6:	4a96      	ldr	r2, [pc, #600]	; (800cd30 <__ieee754_rem_pio2+0x300>)
 800cad8:	4b96      	ldr	r3, [pc, #600]	; (800cd34 <__ieee754_rem_pio2+0x304>)
 800cada:	e7e1      	b.n	800caa0 <__ieee754_rem_pio2+0x70>
 800cadc:	0020      	movs	r0, r4
 800cade:	0029      	movs	r1, r5
 800cae0:	4b8f      	ldr	r3, [pc, #572]	; (800cd20 <__ieee754_rem_pio2+0x2f0>)
 800cae2:	f7f3 fce1 	bl	80004a8 <__aeabi_dadd>
 800cae6:	9b02      	ldr	r3, [sp, #8]
 800cae8:	0004      	movs	r4, r0
 800caea:	000d      	movs	r5, r1
 800caec:	42b3      	cmp	r3, r6
 800caee:	d014      	beq.n	800cb1a <__ieee754_rem_pio2+0xea>
 800caf0:	4a8d      	ldr	r2, [pc, #564]	; (800cd28 <__ieee754_rem_pio2+0x2f8>)
 800caf2:	4b8e      	ldr	r3, [pc, #568]	; (800cd2c <__ieee754_rem_pio2+0x2fc>)
 800caf4:	f7f3 fcd8 	bl	80004a8 <__aeabi_dadd>
 800caf8:	0002      	movs	r2, r0
 800cafa:	000b      	movs	r3, r1
 800cafc:	0020      	movs	r0, r4
 800cafe:	603a      	str	r2, [r7, #0]
 800cb00:	607b      	str	r3, [r7, #4]
 800cb02:	0029      	movs	r1, r5
 800cb04:	f7f4 feac 	bl	8001860 <__aeabi_dsub>
 800cb08:	4a87      	ldr	r2, [pc, #540]	; (800cd28 <__ieee754_rem_pio2+0x2f8>)
 800cb0a:	4b88      	ldr	r3, [pc, #544]	; (800cd2c <__ieee754_rem_pio2+0x2fc>)
 800cb0c:	f7f3 fccc 	bl	80004a8 <__aeabi_dadd>
 800cb10:	2601      	movs	r6, #1
 800cb12:	60b8      	str	r0, [r7, #8]
 800cb14:	60f9      	str	r1, [r7, #12]
 800cb16:	4276      	negs	r6, r6
 800cb18:	e7c7      	b.n	800caaa <__ieee754_rem_pio2+0x7a>
 800cb1a:	22d3      	movs	r2, #211	; 0xd3
 800cb1c:	4b83      	ldr	r3, [pc, #524]	; (800cd2c <__ieee754_rem_pio2+0x2fc>)
 800cb1e:	0552      	lsls	r2, r2, #21
 800cb20:	f7f3 fcc2 	bl	80004a8 <__aeabi_dadd>
 800cb24:	4a82      	ldr	r2, [pc, #520]	; (800cd30 <__ieee754_rem_pio2+0x300>)
 800cb26:	4b83      	ldr	r3, [pc, #524]	; (800cd34 <__ieee754_rem_pio2+0x304>)
 800cb28:	0004      	movs	r4, r0
 800cb2a:	000d      	movs	r5, r1
 800cb2c:	f7f3 fcbc 	bl	80004a8 <__aeabi_dadd>
 800cb30:	0002      	movs	r2, r0
 800cb32:	000b      	movs	r3, r1
 800cb34:	0020      	movs	r0, r4
 800cb36:	603a      	str	r2, [r7, #0]
 800cb38:	607b      	str	r3, [r7, #4]
 800cb3a:	0029      	movs	r1, r5
 800cb3c:	f7f4 fe90 	bl	8001860 <__aeabi_dsub>
 800cb40:	4a7b      	ldr	r2, [pc, #492]	; (800cd30 <__ieee754_rem_pio2+0x300>)
 800cb42:	4b7c      	ldr	r3, [pc, #496]	; (800cd34 <__ieee754_rem_pio2+0x304>)
 800cb44:	e7e2      	b.n	800cb0c <__ieee754_rem_pio2+0xdc>
 800cb46:	4b7c      	ldr	r3, [pc, #496]	; (800cd38 <__ieee754_rem_pio2+0x308>)
 800cb48:	9a02      	ldr	r2, [sp, #8]
 800cb4a:	429a      	cmp	r2, r3
 800cb4c:	dd00      	ble.n	800cb50 <__ieee754_rem_pio2+0x120>
 800cb4e:	e0d3      	b.n	800ccf8 <__ieee754_rem_pio2+0x2c8>
 800cb50:	0020      	movs	r0, r4
 800cb52:	0029      	movs	r1, r5
 800cb54:	f000 fe3a 	bl	800d7cc <fabs>
 800cb58:	4a78      	ldr	r2, [pc, #480]	; (800cd3c <__ieee754_rem_pio2+0x30c>)
 800cb5a:	4b79      	ldr	r3, [pc, #484]	; (800cd40 <__ieee754_rem_pio2+0x310>)
 800cb5c:	0004      	movs	r4, r0
 800cb5e:	000d      	movs	r5, r1
 800cb60:	f7f4 fc12 	bl	8001388 <__aeabi_dmul>
 800cb64:	2200      	movs	r2, #0
 800cb66:	4b77      	ldr	r3, [pc, #476]	; (800cd44 <__ieee754_rem_pio2+0x314>)
 800cb68:	f7f3 fc9e 	bl	80004a8 <__aeabi_dadd>
 800cb6c:	f7f5 fa0a 	bl	8001f84 <__aeabi_d2iz>
 800cb70:	0006      	movs	r6, r0
 800cb72:	f7f5 fa3d 	bl	8001ff0 <__aeabi_i2d>
 800cb76:	4a6b      	ldr	r2, [pc, #428]	; (800cd24 <__ieee754_rem_pio2+0x2f4>)
 800cb78:	4b69      	ldr	r3, [pc, #420]	; (800cd20 <__ieee754_rem_pio2+0x2f0>)
 800cb7a:	9006      	str	r0, [sp, #24]
 800cb7c:	9107      	str	r1, [sp, #28]
 800cb7e:	f7f4 fc03 	bl	8001388 <__aeabi_dmul>
 800cb82:	0002      	movs	r2, r0
 800cb84:	000b      	movs	r3, r1
 800cb86:	0020      	movs	r0, r4
 800cb88:	0029      	movs	r1, r5
 800cb8a:	f7f4 fe69 	bl	8001860 <__aeabi_dsub>
 800cb8e:	4a66      	ldr	r2, [pc, #408]	; (800cd28 <__ieee754_rem_pio2+0x2f8>)
 800cb90:	9004      	str	r0, [sp, #16]
 800cb92:	9105      	str	r1, [sp, #20]
 800cb94:	9806      	ldr	r0, [sp, #24]
 800cb96:	9907      	ldr	r1, [sp, #28]
 800cb98:	4b64      	ldr	r3, [pc, #400]	; (800cd2c <__ieee754_rem_pio2+0x2fc>)
 800cb9a:	f7f4 fbf5 	bl	8001388 <__aeabi_dmul>
 800cb9e:	0004      	movs	r4, r0
 800cba0:	000d      	movs	r5, r1
 800cba2:	2e1f      	cmp	r6, #31
 800cba4:	dc0f      	bgt.n	800cbc6 <__ieee754_rem_pio2+0x196>
 800cba6:	4a68      	ldr	r2, [pc, #416]	; (800cd48 <__ieee754_rem_pio2+0x318>)
 800cba8:	1e73      	subs	r3, r6, #1
 800cbaa:	009b      	lsls	r3, r3, #2
 800cbac:	589b      	ldr	r3, [r3, r2]
 800cbae:	9a02      	ldr	r2, [sp, #8]
 800cbb0:	4293      	cmp	r3, r2
 800cbb2:	d008      	beq.n	800cbc6 <__ieee754_rem_pio2+0x196>
 800cbb4:	9804      	ldr	r0, [sp, #16]
 800cbb6:	9905      	ldr	r1, [sp, #20]
 800cbb8:	0022      	movs	r2, r4
 800cbba:	002b      	movs	r3, r5
 800cbbc:	f7f4 fe50 	bl	8001860 <__aeabi_dsub>
 800cbc0:	6038      	str	r0, [r7, #0]
 800cbc2:	6079      	str	r1, [r7, #4]
 800cbc4:	e012      	b.n	800cbec <__ieee754_rem_pio2+0x1bc>
 800cbc6:	0022      	movs	r2, r4
 800cbc8:	9804      	ldr	r0, [sp, #16]
 800cbca:	9905      	ldr	r1, [sp, #20]
 800cbcc:	002b      	movs	r3, r5
 800cbce:	f7f4 fe47 	bl	8001860 <__aeabi_dsub>
 800cbd2:	9b02      	ldr	r3, [sp, #8]
 800cbd4:	151b      	asrs	r3, r3, #20
 800cbd6:	9308      	str	r3, [sp, #32]
 800cbd8:	9a08      	ldr	r2, [sp, #32]
 800cbda:	004b      	lsls	r3, r1, #1
 800cbdc:	0d5b      	lsrs	r3, r3, #21
 800cbde:	1ad3      	subs	r3, r2, r3
 800cbe0:	2b10      	cmp	r3, #16
 800cbe2:	dc21      	bgt.n	800cc28 <__ieee754_rem_pio2+0x1f8>
 800cbe4:	0002      	movs	r2, r0
 800cbe6:	000b      	movs	r3, r1
 800cbe8:	603a      	str	r2, [r7, #0]
 800cbea:	607b      	str	r3, [r7, #4]
 800cbec:	9804      	ldr	r0, [sp, #16]
 800cbee:	9905      	ldr	r1, [sp, #20]
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	683a      	ldr	r2, [r7, #0]
 800cbf4:	9302      	str	r3, [sp, #8]
 800cbf6:	9b02      	ldr	r3, [sp, #8]
 800cbf8:	f7f4 fe32 	bl	8001860 <__aeabi_dsub>
 800cbfc:	0022      	movs	r2, r4
 800cbfe:	002b      	movs	r3, r5
 800cc00:	f7f4 fe2e 	bl	8001860 <__aeabi_dsub>
 800cc04:	000b      	movs	r3, r1
 800cc06:	0002      	movs	r2, r0
 800cc08:	60ba      	str	r2, [r7, #8]
 800cc0a:	60fb      	str	r3, [r7, #12]
 800cc0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	db00      	blt.n	800cc14 <__ieee754_rem_pio2+0x1e4>
 800cc12:	e74a      	b.n	800caaa <__ieee754_rem_pio2+0x7a>
 800cc14:	2280      	movs	r2, #128	; 0x80
 800cc16:	0612      	lsls	r2, r2, #24
 800cc18:	4694      	mov	ip, r2
 800cc1a:	9b02      	ldr	r3, [sp, #8]
 800cc1c:	1889      	adds	r1, r1, r2
 800cc1e:	4463      	add	r3, ip
 800cc20:	607b      	str	r3, [r7, #4]
 800cc22:	60b8      	str	r0, [r7, #8]
 800cc24:	60f9      	str	r1, [r7, #12]
 800cc26:	e776      	b.n	800cb16 <__ieee754_rem_pio2+0xe6>
 800cc28:	22d3      	movs	r2, #211	; 0xd3
 800cc2a:	9806      	ldr	r0, [sp, #24]
 800cc2c:	9907      	ldr	r1, [sp, #28]
 800cc2e:	4b3f      	ldr	r3, [pc, #252]	; (800cd2c <__ieee754_rem_pio2+0x2fc>)
 800cc30:	0552      	lsls	r2, r2, #21
 800cc32:	f7f4 fba9 	bl	8001388 <__aeabi_dmul>
 800cc36:	0004      	movs	r4, r0
 800cc38:	000d      	movs	r5, r1
 800cc3a:	0002      	movs	r2, r0
 800cc3c:	000b      	movs	r3, r1
 800cc3e:	9804      	ldr	r0, [sp, #16]
 800cc40:	9905      	ldr	r1, [sp, #20]
 800cc42:	f7f4 fe0d 	bl	8001860 <__aeabi_dsub>
 800cc46:	0002      	movs	r2, r0
 800cc48:	000b      	movs	r3, r1
 800cc4a:	9002      	str	r0, [sp, #8]
 800cc4c:	9103      	str	r1, [sp, #12]
 800cc4e:	9804      	ldr	r0, [sp, #16]
 800cc50:	9905      	ldr	r1, [sp, #20]
 800cc52:	f7f4 fe05 	bl	8001860 <__aeabi_dsub>
 800cc56:	0022      	movs	r2, r4
 800cc58:	002b      	movs	r3, r5
 800cc5a:	f7f4 fe01 	bl	8001860 <__aeabi_dsub>
 800cc5e:	0004      	movs	r4, r0
 800cc60:	000d      	movs	r5, r1
 800cc62:	9806      	ldr	r0, [sp, #24]
 800cc64:	9907      	ldr	r1, [sp, #28]
 800cc66:	4a32      	ldr	r2, [pc, #200]	; (800cd30 <__ieee754_rem_pio2+0x300>)
 800cc68:	4b32      	ldr	r3, [pc, #200]	; (800cd34 <__ieee754_rem_pio2+0x304>)
 800cc6a:	f7f4 fb8d 	bl	8001388 <__aeabi_dmul>
 800cc6e:	0022      	movs	r2, r4
 800cc70:	002b      	movs	r3, r5
 800cc72:	f7f4 fdf5 	bl	8001860 <__aeabi_dsub>
 800cc76:	0002      	movs	r2, r0
 800cc78:	000b      	movs	r3, r1
 800cc7a:	0004      	movs	r4, r0
 800cc7c:	000d      	movs	r5, r1
 800cc7e:	9802      	ldr	r0, [sp, #8]
 800cc80:	9903      	ldr	r1, [sp, #12]
 800cc82:	f7f4 fded 	bl	8001860 <__aeabi_dsub>
 800cc86:	9a08      	ldr	r2, [sp, #32]
 800cc88:	004b      	lsls	r3, r1, #1
 800cc8a:	0d5b      	lsrs	r3, r3, #21
 800cc8c:	1ad3      	subs	r3, r2, r3
 800cc8e:	2b31      	cmp	r3, #49	; 0x31
 800cc90:	dc08      	bgt.n	800cca4 <__ieee754_rem_pio2+0x274>
 800cc92:	0002      	movs	r2, r0
 800cc94:	000b      	movs	r3, r1
 800cc96:	603a      	str	r2, [r7, #0]
 800cc98:	607b      	str	r3, [r7, #4]
 800cc9a:	9a02      	ldr	r2, [sp, #8]
 800cc9c:	9b03      	ldr	r3, [sp, #12]
 800cc9e:	9204      	str	r2, [sp, #16]
 800cca0:	9305      	str	r3, [sp, #20]
 800cca2:	e7a3      	b.n	800cbec <__ieee754_rem_pio2+0x1bc>
 800cca4:	22b8      	movs	r2, #184	; 0xb8
 800cca6:	9806      	ldr	r0, [sp, #24]
 800cca8:	9907      	ldr	r1, [sp, #28]
 800ccaa:	4b22      	ldr	r3, [pc, #136]	; (800cd34 <__ieee754_rem_pio2+0x304>)
 800ccac:	0592      	lsls	r2, r2, #22
 800ccae:	f7f4 fb6b 	bl	8001388 <__aeabi_dmul>
 800ccb2:	0004      	movs	r4, r0
 800ccb4:	000d      	movs	r5, r1
 800ccb6:	0002      	movs	r2, r0
 800ccb8:	000b      	movs	r3, r1
 800ccba:	9802      	ldr	r0, [sp, #8]
 800ccbc:	9903      	ldr	r1, [sp, #12]
 800ccbe:	f7f4 fdcf 	bl	8001860 <__aeabi_dsub>
 800ccc2:	0002      	movs	r2, r0
 800ccc4:	000b      	movs	r3, r1
 800ccc6:	9004      	str	r0, [sp, #16]
 800ccc8:	9105      	str	r1, [sp, #20]
 800ccca:	9802      	ldr	r0, [sp, #8]
 800cccc:	9903      	ldr	r1, [sp, #12]
 800ccce:	f7f4 fdc7 	bl	8001860 <__aeabi_dsub>
 800ccd2:	0022      	movs	r2, r4
 800ccd4:	002b      	movs	r3, r5
 800ccd6:	f7f4 fdc3 	bl	8001860 <__aeabi_dsub>
 800ccda:	0004      	movs	r4, r0
 800ccdc:	000d      	movs	r5, r1
 800ccde:	9806      	ldr	r0, [sp, #24]
 800cce0:	9907      	ldr	r1, [sp, #28]
 800cce2:	4a1a      	ldr	r2, [pc, #104]	; (800cd4c <__ieee754_rem_pio2+0x31c>)
 800cce4:	4b1a      	ldr	r3, [pc, #104]	; (800cd50 <__ieee754_rem_pio2+0x320>)
 800cce6:	f7f4 fb4f 	bl	8001388 <__aeabi_dmul>
 800ccea:	0022      	movs	r2, r4
 800ccec:	002b      	movs	r3, r5
 800ccee:	f7f4 fdb7 	bl	8001860 <__aeabi_dsub>
 800ccf2:	0004      	movs	r4, r0
 800ccf4:	000d      	movs	r5, r1
 800ccf6:	e75d      	b.n	800cbb4 <__ieee754_rem_pio2+0x184>
 800ccf8:	4b16      	ldr	r3, [pc, #88]	; (800cd54 <__ieee754_rem_pio2+0x324>)
 800ccfa:	9a02      	ldr	r2, [sp, #8]
 800ccfc:	429a      	cmp	r2, r3
 800ccfe:	dd2b      	ble.n	800cd58 <__ieee754_rem_pio2+0x328>
 800cd00:	0022      	movs	r2, r4
 800cd02:	002b      	movs	r3, r5
 800cd04:	0020      	movs	r0, r4
 800cd06:	0029      	movs	r1, r5
 800cd08:	f7f4 fdaa 	bl	8001860 <__aeabi_dsub>
 800cd0c:	60b8      	str	r0, [r7, #8]
 800cd0e:	60f9      	str	r1, [r7, #12]
 800cd10:	6038      	str	r0, [r7, #0]
 800cd12:	6079      	str	r1, [r7, #4]
 800cd14:	e6a1      	b.n	800ca5a <__ieee754_rem_pio2+0x2a>
 800cd16:	46c0      	nop			; (mov r8, r8)
 800cd18:	3fe921fb 	.word	0x3fe921fb
 800cd1c:	4002d97b 	.word	0x4002d97b
 800cd20:	3ff921fb 	.word	0x3ff921fb
 800cd24:	54400000 	.word	0x54400000
 800cd28:	1a626331 	.word	0x1a626331
 800cd2c:	3dd0b461 	.word	0x3dd0b461
 800cd30:	2e037073 	.word	0x2e037073
 800cd34:	3ba3198a 	.word	0x3ba3198a
 800cd38:	413921fb 	.word	0x413921fb
 800cd3c:	6dc9c883 	.word	0x6dc9c883
 800cd40:	3fe45f30 	.word	0x3fe45f30
 800cd44:	3fe00000 	.word	0x3fe00000
 800cd48:	08010c50 	.word	0x08010c50
 800cd4c:	252049c1 	.word	0x252049c1
 800cd50:	397b839a 	.word	0x397b839a
 800cd54:	7fefffff 	.word	0x7fefffff
 800cd58:	9a02      	ldr	r2, [sp, #8]
 800cd5a:	0020      	movs	r0, r4
 800cd5c:	1516      	asrs	r6, r2, #20
 800cd5e:	4a27      	ldr	r2, [pc, #156]	; (800cdfc <__ieee754_rem_pio2+0x3cc>)
 800cd60:	18b6      	adds	r6, r6, r2
 800cd62:	9a02      	ldr	r2, [sp, #8]
 800cd64:	0533      	lsls	r3, r6, #20
 800cd66:	1ad5      	subs	r5, r2, r3
 800cd68:	0029      	movs	r1, r5
 800cd6a:	f7f5 f90b 	bl	8001f84 <__aeabi_d2iz>
 800cd6e:	f7f5 f93f 	bl	8001ff0 <__aeabi_i2d>
 800cd72:	0002      	movs	r2, r0
 800cd74:	000b      	movs	r3, r1
 800cd76:	0020      	movs	r0, r4
 800cd78:	0029      	movs	r1, r5
 800cd7a:	920a      	str	r2, [sp, #40]	; 0x28
 800cd7c:	930b      	str	r3, [sp, #44]	; 0x2c
 800cd7e:	f7f4 fd6f 	bl	8001860 <__aeabi_dsub>
 800cd82:	2200      	movs	r2, #0
 800cd84:	4b1e      	ldr	r3, [pc, #120]	; (800ce00 <__ieee754_rem_pio2+0x3d0>)
 800cd86:	f7f4 faff 	bl	8001388 <__aeabi_dmul>
 800cd8a:	000d      	movs	r5, r1
 800cd8c:	0004      	movs	r4, r0
 800cd8e:	f7f5 f8f9 	bl	8001f84 <__aeabi_d2iz>
 800cd92:	f7f5 f92d 	bl	8001ff0 <__aeabi_i2d>
 800cd96:	0002      	movs	r2, r0
 800cd98:	000b      	movs	r3, r1
 800cd9a:	0020      	movs	r0, r4
 800cd9c:	0029      	movs	r1, r5
 800cd9e:	920c      	str	r2, [sp, #48]	; 0x30
 800cda0:	930d      	str	r3, [sp, #52]	; 0x34
 800cda2:	f7f4 fd5d 	bl	8001860 <__aeabi_dsub>
 800cda6:	2200      	movs	r2, #0
 800cda8:	4b15      	ldr	r3, [pc, #84]	; (800ce00 <__ieee754_rem_pio2+0x3d0>)
 800cdaa:	f7f4 faed 	bl	8001388 <__aeabi_dmul>
 800cdae:	2503      	movs	r5, #3
 800cdb0:	900e      	str	r0, [sp, #56]	; 0x38
 800cdb2:	910f      	str	r1, [sp, #60]	; 0x3c
 800cdb4:	ac0a      	add	r4, sp, #40	; 0x28
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	6920      	ldr	r0, [r4, #16]
 800cdba:	6961      	ldr	r1, [r4, #20]
 800cdbc:	2300      	movs	r3, #0
 800cdbe:	9502      	str	r5, [sp, #8]
 800cdc0:	3c08      	subs	r4, #8
 800cdc2:	3d01      	subs	r5, #1
 800cdc4:	f7f3 fb24 	bl	8000410 <__aeabi_dcmpeq>
 800cdc8:	2800      	cmp	r0, #0
 800cdca:	d1f4      	bne.n	800cdb6 <__ieee754_rem_pio2+0x386>
 800cdcc:	4b0d      	ldr	r3, [pc, #52]	; (800ce04 <__ieee754_rem_pio2+0x3d4>)
 800cdce:	0032      	movs	r2, r6
 800cdd0:	9301      	str	r3, [sp, #4]
 800cdd2:	2302      	movs	r3, #2
 800cdd4:	0039      	movs	r1, r7
 800cdd6:	9300      	str	r3, [sp, #0]
 800cdd8:	a80a      	add	r0, sp, #40	; 0x28
 800cdda:	9b02      	ldr	r3, [sp, #8]
 800cddc:	f000 f8d4 	bl	800cf88 <__kernel_rem_pio2>
 800cde0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cde2:	0006      	movs	r6, r0
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	db00      	blt.n	800cdea <__ieee754_rem_pio2+0x3ba>
 800cde8:	e65f      	b.n	800caaa <__ieee754_rem_pio2+0x7a>
 800cdea:	2280      	movs	r2, #128	; 0x80
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	0612      	lsls	r2, r2, #24
 800cdf0:	189b      	adds	r3, r3, r2
 800cdf2:	607b      	str	r3, [r7, #4]
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	189b      	adds	r3, r3, r2
 800cdf8:	60fb      	str	r3, [r7, #12]
 800cdfa:	e68c      	b.n	800cb16 <__ieee754_rem_pio2+0xe6>
 800cdfc:	fffffbea 	.word	0xfffffbea
 800ce00:	41700000 	.word	0x41700000
 800ce04:	08010cd0 	.word	0x08010cd0

0800ce08 <__kernel_cos>:
 800ce08:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce0a:	b087      	sub	sp, #28
 800ce0c:	9204      	str	r2, [sp, #16]
 800ce0e:	9305      	str	r3, [sp, #20]
 800ce10:	004b      	lsls	r3, r1, #1
 800ce12:	085b      	lsrs	r3, r3, #1
 800ce14:	9300      	str	r3, [sp, #0]
 800ce16:	23f9      	movs	r3, #249	; 0xf9
 800ce18:	9a00      	ldr	r2, [sp, #0]
 800ce1a:	0007      	movs	r7, r0
 800ce1c:	000e      	movs	r6, r1
 800ce1e:	059b      	lsls	r3, r3, #22
 800ce20:	429a      	cmp	r2, r3
 800ce22:	da04      	bge.n	800ce2e <__kernel_cos+0x26>
 800ce24:	f7f5 f8ae 	bl	8001f84 <__aeabi_d2iz>
 800ce28:	2800      	cmp	r0, #0
 800ce2a:	d100      	bne.n	800ce2e <__kernel_cos+0x26>
 800ce2c:	e084      	b.n	800cf38 <__kernel_cos+0x130>
 800ce2e:	003a      	movs	r2, r7
 800ce30:	0033      	movs	r3, r6
 800ce32:	0038      	movs	r0, r7
 800ce34:	0031      	movs	r1, r6
 800ce36:	f7f4 faa7 	bl	8001388 <__aeabi_dmul>
 800ce3a:	2200      	movs	r2, #0
 800ce3c:	4b40      	ldr	r3, [pc, #256]	; (800cf40 <__kernel_cos+0x138>)
 800ce3e:	0004      	movs	r4, r0
 800ce40:	000d      	movs	r5, r1
 800ce42:	f7f4 faa1 	bl	8001388 <__aeabi_dmul>
 800ce46:	4a3f      	ldr	r2, [pc, #252]	; (800cf44 <__kernel_cos+0x13c>)
 800ce48:	9002      	str	r0, [sp, #8]
 800ce4a:	9103      	str	r1, [sp, #12]
 800ce4c:	4b3e      	ldr	r3, [pc, #248]	; (800cf48 <__kernel_cos+0x140>)
 800ce4e:	0020      	movs	r0, r4
 800ce50:	0029      	movs	r1, r5
 800ce52:	f7f4 fa99 	bl	8001388 <__aeabi_dmul>
 800ce56:	4a3d      	ldr	r2, [pc, #244]	; (800cf4c <__kernel_cos+0x144>)
 800ce58:	4b3d      	ldr	r3, [pc, #244]	; (800cf50 <__kernel_cos+0x148>)
 800ce5a:	f7f3 fb25 	bl	80004a8 <__aeabi_dadd>
 800ce5e:	0022      	movs	r2, r4
 800ce60:	002b      	movs	r3, r5
 800ce62:	f7f4 fa91 	bl	8001388 <__aeabi_dmul>
 800ce66:	4a3b      	ldr	r2, [pc, #236]	; (800cf54 <__kernel_cos+0x14c>)
 800ce68:	4b3b      	ldr	r3, [pc, #236]	; (800cf58 <__kernel_cos+0x150>)
 800ce6a:	f7f4 fcf9 	bl	8001860 <__aeabi_dsub>
 800ce6e:	0022      	movs	r2, r4
 800ce70:	002b      	movs	r3, r5
 800ce72:	f7f4 fa89 	bl	8001388 <__aeabi_dmul>
 800ce76:	4a39      	ldr	r2, [pc, #228]	; (800cf5c <__kernel_cos+0x154>)
 800ce78:	4b39      	ldr	r3, [pc, #228]	; (800cf60 <__kernel_cos+0x158>)
 800ce7a:	f7f3 fb15 	bl	80004a8 <__aeabi_dadd>
 800ce7e:	0022      	movs	r2, r4
 800ce80:	002b      	movs	r3, r5
 800ce82:	f7f4 fa81 	bl	8001388 <__aeabi_dmul>
 800ce86:	4a37      	ldr	r2, [pc, #220]	; (800cf64 <__kernel_cos+0x15c>)
 800ce88:	4b37      	ldr	r3, [pc, #220]	; (800cf68 <__kernel_cos+0x160>)
 800ce8a:	f7f4 fce9 	bl	8001860 <__aeabi_dsub>
 800ce8e:	0022      	movs	r2, r4
 800ce90:	002b      	movs	r3, r5
 800ce92:	f7f4 fa79 	bl	8001388 <__aeabi_dmul>
 800ce96:	4a35      	ldr	r2, [pc, #212]	; (800cf6c <__kernel_cos+0x164>)
 800ce98:	4b35      	ldr	r3, [pc, #212]	; (800cf70 <__kernel_cos+0x168>)
 800ce9a:	f7f3 fb05 	bl	80004a8 <__aeabi_dadd>
 800ce9e:	0022      	movs	r2, r4
 800cea0:	002b      	movs	r3, r5
 800cea2:	f7f4 fa71 	bl	8001388 <__aeabi_dmul>
 800cea6:	0022      	movs	r2, r4
 800cea8:	002b      	movs	r3, r5
 800ceaa:	f7f4 fa6d 	bl	8001388 <__aeabi_dmul>
 800ceae:	9a04      	ldr	r2, [sp, #16]
 800ceb0:	9b05      	ldr	r3, [sp, #20]
 800ceb2:	0004      	movs	r4, r0
 800ceb4:	000d      	movs	r5, r1
 800ceb6:	0038      	movs	r0, r7
 800ceb8:	0031      	movs	r1, r6
 800ceba:	f7f4 fa65 	bl	8001388 <__aeabi_dmul>
 800cebe:	0002      	movs	r2, r0
 800cec0:	000b      	movs	r3, r1
 800cec2:	0020      	movs	r0, r4
 800cec4:	0029      	movs	r1, r5
 800cec6:	f7f4 fccb 	bl	8001860 <__aeabi_dsub>
 800ceca:	4b2a      	ldr	r3, [pc, #168]	; (800cf74 <__kernel_cos+0x16c>)
 800cecc:	9a00      	ldr	r2, [sp, #0]
 800cece:	0004      	movs	r4, r0
 800ced0:	000d      	movs	r5, r1
 800ced2:	429a      	cmp	r2, r3
 800ced4:	dc0d      	bgt.n	800cef2 <__kernel_cos+0xea>
 800ced6:	0002      	movs	r2, r0
 800ced8:	000b      	movs	r3, r1
 800ceda:	9802      	ldr	r0, [sp, #8]
 800cedc:	9903      	ldr	r1, [sp, #12]
 800cede:	f7f4 fcbf 	bl	8001860 <__aeabi_dsub>
 800cee2:	0002      	movs	r2, r0
 800cee4:	2000      	movs	r0, #0
 800cee6:	000b      	movs	r3, r1
 800cee8:	4923      	ldr	r1, [pc, #140]	; (800cf78 <__kernel_cos+0x170>)
 800ceea:	f7f4 fcb9 	bl	8001860 <__aeabi_dsub>
 800ceee:	b007      	add	sp, #28
 800cef0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cef2:	4b22      	ldr	r3, [pc, #136]	; (800cf7c <__kernel_cos+0x174>)
 800cef4:	9a00      	ldr	r2, [sp, #0]
 800cef6:	2600      	movs	r6, #0
 800cef8:	429a      	cmp	r2, r3
 800cefa:	dc1b      	bgt.n	800cf34 <__kernel_cos+0x12c>
 800cefc:	0013      	movs	r3, r2
 800cefe:	4a20      	ldr	r2, [pc, #128]	; (800cf80 <__kernel_cos+0x178>)
 800cf00:	4694      	mov	ip, r2
 800cf02:	4463      	add	r3, ip
 800cf04:	001f      	movs	r7, r3
 800cf06:	0032      	movs	r2, r6
 800cf08:	003b      	movs	r3, r7
 800cf0a:	2000      	movs	r0, #0
 800cf0c:	491a      	ldr	r1, [pc, #104]	; (800cf78 <__kernel_cos+0x170>)
 800cf0e:	f7f4 fca7 	bl	8001860 <__aeabi_dsub>
 800cf12:	0032      	movs	r2, r6
 800cf14:	003b      	movs	r3, r7
 800cf16:	9000      	str	r0, [sp, #0]
 800cf18:	9101      	str	r1, [sp, #4]
 800cf1a:	9802      	ldr	r0, [sp, #8]
 800cf1c:	9903      	ldr	r1, [sp, #12]
 800cf1e:	f7f4 fc9f 	bl	8001860 <__aeabi_dsub>
 800cf22:	0022      	movs	r2, r4
 800cf24:	002b      	movs	r3, r5
 800cf26:	f7f4 fc9b 	bl	8001860 <__aeabi_dsub>
 800cf2a:	0002      	movs	r2, r0
 800cf2c:	000b      	movs	r3, r1
 800cf2e:	9800      	ldr	r0, [sp, #0]
 800cf30:	9901      	ldr	r1, [sp, #4]
 800cf32:	e7da      	b.n	800ceea <__kernel_cos+0xe2>
 800cf34:	4f13      	ldr	r7, [pc, #76]	; (800cf84 <__kernel_cos+0x17c>)
 800cf36:	e7e6      	b.n	800cf06 <__kernel_cos+0xfe>
 800cf38:	2000      	movs	r0, #0
 800cf3a:	490f      	ldr	r1, [pc, #60]	; (800cf78 <__kernel_cos+0x170>)
 800cf3c:	e7d7      	b.n	800ceee <__kernel_cos+0xe6>
 800cf3e:	46c0      	nop			; (mov r8, r8)
 800cf40:	3fe00000 	.word	0x3fe00000
 800cf44:	be8838d4 	.word	0xbe8838d4
 800cf48:	bda8fae9 	.word	0xbda8fae9
 800cf4c:	bdb4b1c4 	.word	0xbdb4b1c4
 800cf50:	3e21ee9e 	.word	0x3e21ee9e
 800cf54:	809c52ad 	.word	0x809c52ad
 800cf58:	3e927e4f 	.word	0x3e927e4f
 800cf5c:	19cb1590 	.word	0x19cb1590
 800cf60:	3efa01a0 	.word	0x3efa01a0
 800cf64:	16c15177 	.word	0x16c15177
 800cf68:	3f56c16c 	.word	0x3f56c16c
 800cf6c:	5555554c 	.word	0x5555554c
 800cf70:	3fa55555 	.word	0x3fa55555
 800cf74:	3fd33332 	.word	0x3fd33332
 800cf78:	3ff00000 	.word	0x3ff00000
 800cf7c:	3fe90000 	.word	0x3fe90000
 800cf80:	ffe00000 	.word	0xffe00000
 800cf84:	3fd20000 	.word	0x3fd20000

0800cf88 <__kernel_rem_pio2>:
 800cf88:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf8a:	4cd0      	ldr	r4, [pc, #832]	; (800d2cc <__kernel_rem_pio2+0x344>)
 800cf8c:	44a5      	add	sp, r4
 800cf8e:	930d      	str	r3, [sp, #52]	; 0x34
 800cf90:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800cf92:	0014      	movs	r4, r2
 800cf94:	009a      	lsls	r2, r3, #2
 800cf96:	4bce      	ldr	r3, [pc, #824]	; (800d2d0 <__kernel_rem_pio2+0x348>)
 800cf98:	900e      	str	r0, [sp, #56]	; 0x38
 800cf9a:	58d3      	ldr	r3, [r2, r3]
 800cf9c:	9107      	str	r1, [sp, #28]
 800cf9e:	9308      	str	r3, [sp, #32]
 800cfa0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cfa2:	3b01      	subs	r3, #1
 800cfa4:	930c      	str	r3, [sp, #48]	; 0x30
 800cfa6:	2300      	movs	r3, #0
 800cfa8:	9300      	str	r3, [sp, #0]
 800cfaa:	0023      	movs	r3, r4
 800cfac:	3314      	adds	r3, #20
 800cfae:	db04      	blt.n	800cfba <__kernel_rem_pio2+0x32>
 800cfb0:	2118      	movs	r1, #24
 800cfb2:	1ee0      	subs	r0, r4, #3
 800cfb4:	f7f3 f930 	bl	8000218 <__divsi3>
 800cfb8:	9000      	str	r0, [sp, #0]
 800cfba:	2218      	movs	r2, #24
 800cfbc:	9b00      	ldr	r3, [sp, #0]
 800cfbe:	4252      	negs	r2, r2
 800cfc0:	3301      	adds	r3, #1
 800cfc2:	435a      	muls	r2, r3
 800cfc4:	1913      	adds	r3, r2, r4
 800cfc6:	9302      	str	r3, [sp, #8]
 800cfc8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cfca:	9b00      	ldr	r3, [sp, #0]
 800cfcc:	ae26      	add	r6, sp, #152	; 0x98
 800cfce:	1a9d      	subs	r5, r3, r2
 800cfd0:	002c      	movs	r4, r5
 800cfd2:	9b08      	ldr	r3, [sp, #32]
 800cfd4:	189f      	adds	r7, r3, r2
 800cfd6:	1b63      	subs	r3, r4, r5
 800cfd8:	429f      	cmp	r7, r3
 800cfda:	da17      	bge.n	800d00c <__kernel_rem_pio2+0x84>
 800cfdc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cfde:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cfe0:	9304      	str	r3, [sp, #16]
 800cfe2:	ab76      	add	r3, sp, #472	; 0x1d8
 800cfe4:	930a      	str	r3, [sp, #40]	; 0x28
 800cfe6:	2301      	movs	r3, #1
 800cfe8:	1a9b      	subs	r3, r3, r2
 800cfea:	930b      	str	r3, [sp, #44]	; 0x2c
 800cfec:	ab28      	add	r3, sp, #160	; 0xa0
 800cfee:	930f      	str	r3, [sp, #60]	; 0x3c
 800cff0:	9a04      	ldr	r2, [sp, #16]
 800cff2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cff4:	189b      	adds	r3, r3, r2
 800cff6:	9a08      	ldr	r2, [sp, #32]
 800cff8:	429a      	cmp	r2, r3
 800cffa:	db31      	blt.n	800d060 <__kernel_rem_pio2+0xd8>
 800cffc:	9b04      	ldr	r3, [sp, #16]
 800cffe:	2400      	movs	r4, #0
 800d000:	00de      	lsls	r6, r3, #3
 800d002:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d004:	2500      	movs	r5, #0
 800d006:	2700      	movs	r7, #0
 800d008:	199e      	adds	r6, r3, r6
 800d00a:	e01e      	b.n	800d04a <__kernel_rem_pio2+0xc2>
 800d00c:	2c00      	cmp	r4, #0
 800d00e:	db07      	blt.n	800d020 <__kernel_rem_pio2+0x98>
 800d010:	9aa5      	ldr	r2, [sp, #660]	; 0x294
 800d012:	00a3      	lsls	r3, r4, #2
 800d014:	58d0      	ldr	r0, [r2, r3]
 800d016:	f7f4 ffeb 	bl	8001ff0 <__aeabi_i2d>
 800d01a:	c603      	stmia	r6!, {r0, r1}
 800d01c:	3401      	adds	r4, #1
 800d01e:	e7da      	b.n	800cfd6 <__kernel_rem_pio2+0x4e>
 800d020:	2000      	movs	r0, #0
 800d022:	2100      	movs	r1, #0
 800d024:	e7f9      	b.n	800d01a <__kernel_rem_pio2+0x92>
 800d026:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d028:	00f9      	lsls	r1, r7, #3
 800d02a:	1859      	adds	r1, r3, r1
 800d02c:	6808      	ldr	r0, [r1, #0]
 800d02e:	6849      	ldr	r1, [r1, #4]
 800d030:	6832      	ldr	r2, [r6, #0]
 800d032:	6873      	ldr	r3, [r6, #4]
 800d034:	f7f4 f9a8 	bl	8001388 <__aeabi_dmul>
 800d038:	0002      	movs	r2, r0
 800d03a:	000b      	movs	r3, r1
 800d03c:	0020      	movs	r0, r4
 800d03e:	0029      	movs	r1, r5
 800d040:	f7f3 fa32 	bl	80004a8 <__aeabi_dadd>
 800d044:	0004      	movs	r4, r0
 800d046:	000d      	movs	r5, r1
 800d048:	3701      	adds	r7, #1
 800d04a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d04c:	3e08      	subs	r6, #8
 800d04e:	429f      	cmp	r7, r3
 800d050:	dde9      	ble.n	800d026 <__kernel_rem_pio2+0x9e>
 800d052:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d054:	c330      	stmia	r3!, {r4, r5}
 800d056:	930a      	str	r3, [sp, #40]	; 0x28
 800d058:	9b04      	ldr	r3, [sp, #16]
 800d05a:	3301      	adds	r3, #1
 800d05c:	9304      	str	r3, [sp, #16]
 800d05e:	e7c7      	b.n	800cff0 <__kernel_rem_pio2+0x68>
 800d060:	9b08      	ldr	r3, [sp, #32]
 800d062:	aa12      	add	r2, sp, #72	; 0x48
 800d064:	009b      	lsls	r3, r3, #2
 800d066:	189b      	adds	r3, r3, r2
 800d068:	9310      	str	r3, [sp, #64]	; 0x40
 800d06a:	9b00      	ldr	r3, [sp, #0]
 800d06c:	0098      	lsls	r0, r3, #2
 800d06e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d070:	181b      	adds	r3, r3, r0
 800d072:	930f      	str	r3, [sp, #60]	; 0x3c
 800d074:	9b08      	ldr	r3, [sp, #32]
 800d076:	9304      	str	r3, [sp, #16]
 800d078:	9b04      	ldr	r3, [sp, #16]
 800d07a:	aa76      	add	r2, sp, #472	; 0x1d8
 800d07c:	00db      	lsls	r3, r3, #3
 800d07e:	18d3      	adds	r3, r2, r3
 800d080:	681c      	ldr	r4, [r3, #0]
 800d082:	685d      	ldr	r5, [r3, #4]
 800d084:	ab12      	add	r3, sp, #72	; 0x48
 800d086:	9300      	str	r3, [sp, #0]
 800d088:	930b      	str	r3, [sp, #44]	; 0x2c
 800d08a:	9b04      	ldr	r3, [sp, #16]
 800d08c:	9211      	str	r2, [sp, #68]	; 0x44
 800d08e:	930a      	str	r3, [sp, #40]	; 0x28
 800d090:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d092:	2b00      	cmp	r3, #0
 800d094:	dc74      	bgt.n	800d180 <__kernel_rem_pio2+0x1f8>
 800d096:	0020      	movs	r0, r4
 800d098:	0029      	movs	r1, r5
 800d09a:	9a02      	ldr	r2, [sp, #8]
 800d09c:	f000 fc24 	bl	800d8e8 <scalbn>
 800d0a0:	23ff      	movs	r3, #255	; 0xff
 800d0a2:	2200      	movs	r2, #0
 800d0a4:	059b      	lsls	r3, r3, #22
 800d0a6:	0004      	movs	r4, r0
 800d0a8:	000d      	movs	r5, r1
 800d0aa:	f7f4 f96d 	bl	8001388 <__aeabi_dmul>
 800d0ae:	f000 fb91 	bl	800d7d4 <floor>
 800d0b2:	2200      	movs	r2, #0
 800d0b4:	4b87      	ldr	r3, [pc, #540]	; (800d2d4 <__kernel_rem_pio2+0x34c>)
 800d0b6:	f7f4 f967 	bl	8001388 <__aeabi_dmul>
 800d0ba:	0002      	movs	r2, r0
 800d0bc:	000b      	movs	r3, r1
 800d0be:	0020      	movs	r0, r4
 800d0c0:	0029      	movs	r1, r5
 800d0c2:	f7f4 fbcd 	bl	8001860 <__aeabi_dsub>
 800d0c6:	000d      	movs	r5, r1
 800d0c8:	0004      	movs	r4, r0
 800d0ca:	f7f4 ff5b 	bl	8001f84 <__aeabi_d2iz>
 800d0ce:	900b      	str	r0, [sp, #44]	; 0x2c
 800d0d0:	f7f4 ff8e 	bl	8001ff0 <__aeabi_i2d>
 800d0d4:	000b      	movs	r3, r1
 800d0d6:	0002      	movs	r2, r0
 800d0d8:	0029      	movs	r1, r5
 800d0da:	0020      	movs	r0, r4
 800d0dc:	f7f4 fbc0 	bl	8001860 <__aeabi_dsub>
 800d0e0:	9b02      	ldr	r3, [sp, #8]
 800d0e2:	0006      	movs	r6, r0
 800d0e4:	000f      	movs	r7, r1
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	dd74      	ble.n	800d1d4 <__kernel_rem_pio2+0x24c>
 800d0ea:	2118      	movs	r1, #24
 800d0ec:	9b04      	ldr	r3, [sp, #16]
 800d0ee:	aa12      	add	r2, sp, #72	; 0x48
 800d0f0:	3b01      	subs	r3, #1
 800d0f2:	009b      	lsls	r3, r3, #2
 800d0f4:	589a      	ldr	r2, [r3, r2]
 800d0f6:	9802      	ldr	r0, [sp, #8]
 800d0f8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d0fa:	1a09      	subs	r1, r1, r0
 800d0fc:	0010      	movs	r0, r2
 800d0fe:	4108      	asrs	r0, r1
 800d100:	1824      	adds	r4, r4, r0
 800d102:	4088      	lsls	r0, r1
 800d104:	a912      	add	r1, sp, #72	; 0x48
 800d106:	1a12      	subs	r2, r2, r0
 800d108:	505a      	str	r2, [r3, r1]
 800d10a:	2317      	movs	r3, #23
 800d10c:	9902      	ldr	r1, [sp, #8]
 800d10e:	940b      	str	r4, [sp, #44]	; 0x2c
 800d110:	1a5b      	subs	r3, r3, r1
 800d112:	411a      	asrs	r2, r3
 800d114:	920a      	str	r2, [sp, #40]	; 0x28
 800d116:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d118:	2b00      	cmp	r3, #0
 800d11a:	dd6d      	ble.n	800d1f8 <__kernel_rem_pio2+0x270>
 800d11c:	2200      	movs	r2, #0
 800d11e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d120:	2080      	movs	r0, #128	; 0x80
 800d122:	3301      	adds	r3, #1
 800d124:	930b      	str	r3, [sp, #44]	; 0x2c
 800d126:	4b6c      	ldr	r3, [pc, #432]	; (800d2d8 <__kernel_rem_pio2+0x350>)
 800d128:	0014      	movs	r4, r2
 800d12a:	469c      	mov	ip, r3
 800d12c:	2501      	movs	r5, #1
 800d12e:	0440      	lsls	r0, r0, #17
 800d130:	9b04      	ldr	r3, [sp, #16]
 800d132:	4293      	cmp	r3, r2
 800d134:	dd00      	ble.n	800d138 <__kernel_rem_pio2+0x1b0>
 800d136:	e098      	b.n	800d26a <__kernel_rem_pio2+0x2e2>
 800d138:	9b02      	ldr	r3, [sp, #8]
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	dd05      	ble.n	800d14a <__kernel_rem_pio2+0x1c2>
 800d13e:	2b01      	cmp	r3, #1
 800d140:	d100      	bne.n	800d144 <__kernel_rem_pio2+0x1bc>
 800d142:	e0a8      	b.n	800d296 <__kernel_rem_pio2+0x30e>
 800d144:	2b02      	cmp	r3, #2
 800d146:	d100      	bne.n	800d14a <__kernel_rem_pio2+0x1c2>
 800d148:	e0b0      	b.n	800d2ac <__kernel_rem_pio2+0x324>
 800d14a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d14c:	2b02      	cmp	r3, #2
 800d14e:	d153      	bne.n	800d1f8 <__kernel_rem_pio2+0x270>
 800d150:	0032      	movs	r2, r6
 800d152:	003b      	movs	r3, r7
 800d154:	2000      	movs	r0, #0
 800d156:	4961      	ldr	r1, [pc, #388]	; (800d2dc <__kernel_rem_pio2+0x354>)
 800d158:	f7f4 fb82 	bl	8001860 <__aeabi_dsub>
 800d15c:	0006      	movs	r6, r0
 800d15e:	000f      	movs	r7, r1
 800d160:	2c00      	cmp	r4, #0
 800d162:	d049      	beq.n	800d1f8 <__kernel_rem_pio2+0x270>
 800d164:	9a02      	ldr	r2, [sp, #8]
 800d166:	2000      	movs	r0, #0
 800d168:	495c      	ldr	r1, [pc, #368]	; (800d2dc <__kernel_rem_pio2+0x354>)
 800d16a:	f000 fbbd 	bl	800d8e8 <scalbn>
 800d16e:	0002      	movs	r2, r0
 800d170:	000b      	movs	r3, r1
 800d172:	0030      	movs	r0, r6
 800d174:	0039      	movs	r1, r7
 800d176:	f7f4 fb73 	bl	8001860 <__aeabi_dsub>
 800d17a:	0006      	movs	r6, r0
 800d17c:	000f      	movs	r7, r1
 800d17e:	e03b      	b.n	800d1f8 <__kernel_rem_pio2+0x270>
 800d180:	2200      	movs	r2, #0
 800d182:	4b57      	ldr	r3, [pc, #348]	; (800d2e0 <__kernel_rem_pio2+0x358>)
 800d184:	0020      	movs	r0, r4
 800d186:	0029      	movs	r1, r5
 800d188:	f7f4 f8fe 	bl	8001388 <__aeabi_dmul>
 800d18c:	f7f4 fefa 	bl	8001f84 <__aeabi_d2iz>
 800d190:	f7f4 ff2e 	bl	8001ff0 <__aeabi_i2d>
 800d194:	2200      	movs	r2, #0
 800d196:	4b53      	ldr	r3, [pc, #332]	; (800d2e4 <__kernel_rem_pio2+0x35c>)
 800d198:	0006      	movs	r6, r0
 800d19a:	000f      	movs	r7, r1
 800d19c:	f7f4 f8f4 	bl	8001388 <__aeabi_dmul>
 800d1a0:	0002      	movs	r2, r0
 800d1a2:	000b      	movs	r3, r1
 800d1a4:	0020      	movs	r0, r4
 800d1a6:	0029      	movs	r1, r5
 800d1a8:	f7f4 fb5a 	bl	8001860 <__aeabi_dsub>
 800d1ac:	f7f4 feea 	bl	8001f84 <__aeabi_d2iz>
 800d1b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d1b2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d1b4:	c301      	stmia	r3!, {r0}
 800d1b6:	930b      	str	r3, [sp, #44]	; 0x2c
 800d1b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d1ba:	0030      	movs	r0, r6
 800d1bc:	3b01      	subs	r3, #1
 800d1be:	930a      	str	r3, [sp, #40]	; 0x28
 800d1c0:	00db      	lsls	r3, r3, #3
 800d1c2:	18d3      	adds	r3, r2, r3
 800d1c4:	0039      	movs	r1, r7
 800d1c6:	681a      	ldr	r2, [r3, #0]
 800d1c8:	685b      	ldr	r3, [r3, #4]
 800d1ca:	f7f3 f96d 	bl	80004a8 <__aeabi_dadd>
 800d1ce:	0004      	movs	r4, r0
 800d1d0:	000d      	movs	r5, r1
 800d1d2:	e75d      	b.n	800d090 <__kernel_rem_pio2+0x108>
 800d1d4:	9b02      	ldr	r3, [sp, #8]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d107      	bne.n	800d1ea <__kernel_rem_pio2+0x262>
 800d1da:	9b04      	ldr	r3, [sp, #16]
 800d1dc:	aa12      	add	r2, sp, #72	; 0x48
 800d1de:	3b01      	subs	r3, #1
 800d1e0:	009b      	lsls	r3, r3, #2
 800d1e2:	5898      	ldr	r0, [r3, r2]
 800d1e4:	15c3      	asrs	r3, r0, #23
 800d1e6:	930a      	str	r3, [sp, #40]	; 0x28
 800d1e8:	e795      	b.n	800d116 <__kernel_rem_pio2+0x18e>
 800d1ea:	2200      	movs	r2, #0
 800d1ec:	4b3e      	ldr	r3, [pc, #248]	; (800d2e8 <__kernel_rem_pio2+0x360>)
 800d1ee:	f7f3 f933 	bl	8000458 <__aeabi_dcmpge>
 800d1f2:	2800      	cmp	r0, #0
 800d1f4:	d136      	bne.n	800d264 <__kernel_rem_pio2+0x2dc>
 800d1f6:	900a      	str	r0, [sp, #40]	; 0x28
 800d1f8:	2200      	movs	r2, #0
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	0030      	movs	r0, r6
 800d1fe:	0039      	movs	r1, r7
 800d200:	f7f3 f906 	bl	8000410 <__aeabi_dcmpeq>
 800d204:	2800      	cmp	r0, #0
 800d206:	d100      	bne.n	800d20a <__kernel_rem_pio2+0x282>
 800d208:	e0b9      	b.n	800d37e <__kernel_rem_pio2+0x3f6>
 800d20a:	2200      	movs	r2, #0
 800d20c:	9b04      	ldr	r3, [sp, #16]
 800d20e:	3b01      	subs	r3, #1
 800d210:	9300      	str	r3, [sp, #0]
 800d212:	9908      	ldr	r1, [sp, #32]
 800d214:	428b      	cmp	r3, r1
 800d216:	da52      	bge.n	800d2be <__kernel_rem_pio2+0x336>
 800d218:	2a00      	cmp	r2, #0
 800d21a:	d100      	bne.n	800d21e <__kernel_rem_pio2+0x296>
 800d21c:	e095      	b.n	800d34a <__kernel_rem_pio2+0x3c2>
 800d21e:	9b02      	ldr	r3, [sp, #8]
 800d220:	aa12      	add	r2, sp, #72	; 0x48
 800d222:	3b18      	subs	r3, #24
 800d224:	9302      	str	r3, [sp, #8]
 800d226:	9b00      	ldr	r3, [sp, #0]
 800d228:	009b      	lsls	r3, r3, #2
 800d22a:	589b      	ldr	r3, [r3, r2]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d100      	bne.n	800d232 <__kernel_rem_pio2+0x2aa>
 800d230:	e0a1      	b.n	800d376 <__kernel_rem_pio2+0x3ee>
 800d232:	2000      	movs	r0, #0
 800d234:	9a02      	ldr	r2, [sp, #8]
 800d236:	4929      	ldr	r1, [pc, #164]	; (800d2dc <__kernel_rem_pio2+0x354>)
 800d238:	f000 fb56 	bl	800d8e8 <scalbn>
 800d23c:	0006      	movs	r6, r0
 800d23e:	000f      	movs	r7, r1
 800d240:	9c00      	ldr	r4, [sp, #0]
 800d242:	2c00      	cmp	r4, #0
 800d244:	db00      	blt.n	800d248 <__kernel_rem_pio2+0x2c0>
 800d246:	e0d9      	b.n	800d3fc <__kernel_rem_pio2+0x474>
 800d248:	2600      	movs	r6, #0
 800d24a:	9d00      	ldr	r5, [sp, #0]
 800d24c:	2d00      	cmp	r5, #0
 800d24e:	da00      	bge.n	800d252 <__kernel_rem_pio2+0x2ca>
 800d250:	e10c      	b.n	800d46c <__kernel_rem_pio2+0x4e4>
 800d252:	ab76      	add	r3, sp, #472	; 0x1d8
 800d254:	00ef      	lsls	r7, r5, #3
 800d256:	2400      	movs	r4, #0
 800d258:	18ff      	adds	r7, r7, r3
 800d25a:	2300      	movs	r3, #0
 800d25c:	9302      	str	r3, [sp, #8]
 800d25e:	9403      	str	r4, [sp, #12]
 800d260:	2400      	movs	r4, #0
 800d262:	e0f4      	b.n	800d44e <__kernel_rem_pio2+0x4c6>
 800d264:	2302      	movs	r3, #2
 800d266:	930a      	str	r3, [sp, #40]	; 0x28
 800d268:	e758      	b.n	800d11c <__kernel_rem_pio2+0x194>
 800d26a:	9b00      	ldr	r3, [sp, #0]
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	2c00      	cmp	r4, #0
 800d270:	d10b      	bne.n	800d28a <__kernel_rem_pio2+0x302>
 800d272:	2b00      	cmp	r3, #0
 800d274:	d003      	beq.n	800d27e <__kernel_rem_pio2+0x2f6>
 800d276:	9c00      	ldr	r4, [sp, #0]
 800d278:	1ac3      	subs	r3, r0, r3
 800d27a:	6023      	str	r3, [r4, #0]
 800d27c:	002b      	movs	r3, r5
 800d27e:	9c00      	ldr	r4, [sp, #0]
 800d280:	3201      	adds	r2, #1
 800d282:	3404      	adds	r4, #4
 800d284:	9400      	str	r4, [sp, #0]
 800d286:	001c      	movs	r4, r3
 800d288:	e752      	b.n	800d130 <__kernel_rem_pio2+0x1a8>
 800d28a:	4661      	mov	r1, ip
 800d28c:	1acb      	subs	r3, r1, r3
 800d28e:	9900      	ldr	r1, [sp, #0]
 800d290:	600b      	str	r3, [r1, #0]
 800d292:	0023      	movs	r3, r4
 800d294:	e7f3      	b.n	800d27e <__kernel_rem_pio2+0x2f6>
 800d296:	9b04      	ldr	r3, [sp, #16]
 800d298:	aa12      	add	r2, sp, #72	; 0x48
 800d29a:	3b01      	subs	r3, #1
 800d29c:	009b      	lsls	r3, r3, #2
 800d29e:	589a      	ldr	r2, [r3, r2]
 800d2a0:	9200      	str	r2, [sp, #0]
 800d2a2:	0252      	lsls	r2, r2, #9
 800d2a4:	0a52      	lsrs	r2, r2, #9
 800d2a6:	a912      	add	r1, sp, #72	; 0x48
 800d2a8:	505a      	str	r2, [r3, r1]
 800d2aa:	e74e      	b.n	800d14a <__kernel_rem_pio2+0x1c2>
 800d2ac:	9b04      	ldr	r3, [sp, #16]
 800d2ae:	aa12      	add	r2, sp, #72	; 0x48
 800d2b0:	3b01      	subs	r3, #1
 800d2b2:	009b      	lsls	r3, r3, #2
 800d2b4:	589a      	ldr	r2, [r3, r2]
 800d2b6:	9200      	str	r2, [sp, #0]
 800d2b8:	0292      	lsls	r2, r2, #10
 800d2ba:	0a92      	lsrs	r2, r2, #10
 800d2bc:	e7f3      	b.n	800d2a6 <__kernel_rem_pio2+0x31e>
 800d2be:	0099      	lsls	r1, r3, #2
 800d2c0:	a812      	add	r0, sp, #72	; 0x48
 800d2c2:	5809      	ldr	r1, [r1, r0]
 800d2c4:	3b01      	subs	r3, #1
 800d2c6:	430a      	orrs	r2, r1
 800d2c8:	e7a3      	b.n	800d212 <__kernel_rem_pio2+0x28a>
 800d2ca:	46c0      	nop			; (mov r8, r8)
 800d2cc:	fffffd84 	.word	0xfffffd84
 800d2d0:	08010e18 	.word	0x08010e18
 800d2d4:	40200000 	.word	0x40200000
 800d2d8:	00ffffff 	.word	0x00ffffff
 800d2dc:	3ff00000 	.word	0x3ff00000
 800d2e0:	3e700000 	.word	0x3e700000
 800d2e4:	41700000 	.word	0x41700000
 800d2e8:	3fe00000 	.word	0x3fe00000
 800d2ec:	3301      	adds	r3, #1
 800d2ee:	9910      	ldr	r1, [sp, #64]	; 0x40
 800d2f0:	009a      	lsls	r2, r3, #2
 800d2f2:	4252      	negs	r2, r2
 800d2f4:	588a      	ldr	r2, [r1, r2]
 800d2f6:	2a00      	cmp	r2, #0
 800d2f8:	d0f8      	beq.n	800d2ec <__kernel_rem_pio2+0x364>
 800d2fa:	9a04      	ldr	r2, [sp, #16]
 800d2fc:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d2fe:	1c57      	adds	r7, r2, #1
 800d300:	1854      	adds	r4, r2, r1
 800d302:	00e4      	lsls	r4, r4, #3
 800d304:	aa26      	add	r2, sp, #152	; 0x98
 800d306:	1914      	adds	r4, r2, r4
 800d308:	9a04      	ldr	r2, [sp, #16]
 800d30a:	18d3      	adds	r3, r2, r3
 800d30c:	9304      	str	r3, [sp, #16]
 800d30e:	9b04      	ldr	r3, [sp, #16]
 800d310:	42bb      	cmp	r3, r7
 800d312:	da00      	bge.n	800d316 <__kernel_rem_pio2+0x38e>
 800d314:	e6b0      	b.n	800d078 <__kernel_rem_pio2+0xf0>
 800d316:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d318:	00bb      	lsls	r3, r7, #2
 800d31a:	58d0      	ldr	r0, [r2, r3]
 800d31c:	f7f4 fe68 	bl	8001ff0 <__aeabi_i2d>
 800d320:	2200      	movs	r2, #0
 800d322:	2300      	movs	r3, #0
 800d324:	0026      	movs	r6, r4
 800d326:	2500      	movs	r5, #0
 800d328:	6020      	str	r0, [r4, #0]
 800d32a:	6061      	str	r1, [r4, #4]
 800d32c:	9200      	str	r2, [sp, #0]
 800d32e:	9301      	str	r3, [sp, #4]
 800d330:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d332:	429d      	cmp	r5, r3
 800d334:	dd0b      	ble.n	800d34e <__kernel_rem_pio2+0x3c6>
 800d336:	00fb      	lsls	r3, r7, #3
 800d338:	aa76      	add	r2, sp, #472	; 0x1d8
 800d33a:	18d3      	adds	r3, r2, r3
 800d33c:	3701      	adds	r7, #1
 800d33e:	9900      	ldr	r1, [sp, #0]
 800d340:	9a01      	ldr	r2, [sp, #4]
 800d342:	3408      	adds	r4, #8
 800d344:	6019      	str	r1, [r3, #0]
 800d346:	605a      	str	r2, [r3, #4]
 800d348:	e7e1      	b.n	800d30e <__kernel_rem_pio2+0x386>
 800d34a:	2301      	movs	r3, #1
 800d34c:	e7cf      	b.n	800d2ee <__kernel_rem_pio2+0x366>
 800d34e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d350:	00e9      	lsls	r1, r5, #3
 800d352:	1859      	adds	r1, r3, r1
 800d354:	6808      	ldr	r0, [r1, #0]
 800d356:	6849      	ldr	r1, [r1, #4]
 800d358:	6832      	ldr	r2, [r6, #0]
 800d35a:	6873      	ldr	r3, [r6, #4]
 800d35c:	f7f4 f814 	bl	8001388 <__aeabi_dmul>
 800d360:	0002      	movs	r2, r0
 800d362:	000b      	movs	r3, r1
 800d364:	9800      	ldr	r0, [sp, #0]
 800d366:	9901      	ldr	r1, [sp, #4]
 800d368:	f7f3 f89e 	bl	80004a8 <__aeabi_dadd>
 800d36c:	3501      	adds	r5, #1
 800d36e:	9000      	str	r0, [sp, #0]
 800d370:	9101      	str	r1, [sp, #4]
 800d372:	3e08      	subs	r6, #8
 800d374:	e7dc      	b.n	800d330 <__kernel_rem_pio2+0x3a8>
 800d376:	9b00      	ldr	r3, [sp, #0]
 800d378:	3b01      	subs	r3, #1
 800d37a:	9300      	str	r3, [sp, #0]
 800d37c:	e74f      	b.n	800d21e <__kernel_rem_pio2+0x296>
 800d37e:	9b02      	ldr	r3, [sp, #8]
 800d380:	0030      	movs	r0, r6
 800d382:	425a      	negs	r2, r3
 800d384:	0039      	movs	r1, r7
 800d386:	f000 faaf 	bl	800d8e8 <scalbn>
 800d38a:	2200      	movs	r2, #0
 800d38c:	4bb6      	ldr	r3, [pc, #728]	; (800d668 <__kernel_rem_pio2+0x6e0>)
 800d38e:	0004      	movs	r4, r0
 800d390:	000d      	movs	r5, r1
 800d392:	f7f3 f861 	bl	8000458 <__aeabi_dcmpge>
 800d396:	2800      	cmp	r0, #0
 800d398:	d025      	beq.n	800d3e6 <__kernel_rem_pio2+0x45e>
 800d39a:	2200      	movs	r2, #0
 800d39c:	4bb3      	ldr	r3, [pc, #716]	; (800d66c <__kernel_rem_pio2+0x6e4>)
 800d39e:	0020      	movs	r0, r4
 800d3a0:	0029      	movs	r1, r5
 800d3a2:	f7f3 fff1 	bl	8001388 <__aeabi_dmul>
 800d3a6:	f7f4 fded 	bl	8001f84 <__aeabi_d2iz>
 800d3aa:	9b04      	ldr	r3, [sp, #16]
 800d3ac:	0006      	movs	r6, r0
 800d3ae:	009f      	lsls	r7, r3, #2
 800d3b0:	f7f4 fe1e 	bl	8001ff0 <__aeabi_i2d>
 800d3b4:	2200      	movs	r2, #0
 800d3b6:	4bac      	ldr	r3, [pc, #688]	; (800d668 <__kernel_rem_pio2+0x6e0>)
 800d3b8:	f7f3 ffe6 	bl	8001388 <__aeabi_dmul>
 800d3bc:	0002      	movs	r2, r0
 800d3be:	000b      	movs	r3, r1
 800d3c0:	0020      	movs	r0, r4
 800d3c2:	0029      	movs	r1, r5
 800d3c4:	f7f4 fa4c 	bl	8001860 <__aeabi_dsub>
 800d3c8:	f7f4 fddc 	bl	8001f84 <__aeabi_d2iz>
 800d3cc:	ab12      	add	r3, sp, #72	; 0x48
 800d3ce:	51d8      	str	r0, [r3, r7]
 800d3d0:	9b04      	ldr	r3, [sp, #16]
 800d3d2:	aa12      	add	r2, sp, #72	; 0x48
 800d3d4:	3301      	adds	r3, #1
 800d3d6:	9300      	str	r3, [sp, #0]
 800d3d8:	9b02      	ldr	r3, [sp, #8]
 800d3da:	3318      	adds	r3, #24
 800d3dc:	9302      	str	r3, [sp, #8]
 800d3de:	9b00      	ldr	r3, [sp, #0]
 800d3e0:	009b      	lsls	r3, r3, #2
 800d3e2:	509e      	str	r6, [r3, r2]
 800d3e4:	e725      	b.n	800d232 <__kernel_rem_pio2+0x2aa>
 800d3e6:	9b04      	ldr	r3, [sp, #16]
 800d3e8:	0020      	movs	r0, r4
 800d3ea:	0029      	movs	r1, r5
 800d3ec:	009e      	lsls	r6, r3, #2
 800d3ee:	f7f4 fdc9 	bl	8001f84 <__aeabi_d2iz>
 800d3f2:	ab12      	add	r3, sp, #72	; 0x48
 800d3f4:	5198      	str	r0, [r3, r6]
 800d3f6:	9b04      	ldr	r3, [sp, #16]
 800d3f8:	9300      	str	r3, [sp, #0]
 800d3fa:	e71a      	b.n	800d232 <__kernel_rem_pio2+0x2aa>
 800d3fc:	00e5      	lsls	r5, r4, #3
 800d3fe:	ab76      	add	r3, sp, #472	; 0x1d8
 800d400:	aa12      	add	r2, sp, #72	; 0x48
 800d402:	195d      	adds	r5, r3, r5
 800d404:	00a3      	lsls	r3, r4, #2
 800d406:	5898      	ldr	r0, [r3, r2]
 800d408:	f7f4 fdf2 	bl	8001ff0 <__aeabi_i2d>
 800d40c:	0032      	movs	r2, r6
 800d40e:	003b      	movs	r3, r7
 800d410:	f7f3 ffba 	bl	8001388 <__aeabi_dmul>
 800d414:	2200      	movs	r2, #0
 800d416:	6028      	str	r0, [r5, #0]
 800d418:	6069      	str	r1, [r5, #4]
 800d41a:	4b94      	ldr	r3, [pc, #592]	; (800d66c <__kernel_rem_pio2+0x6e4>)
 800d41c:	0030      	movs	r0, r6
 800d41e:	0039      	movs	r1, r7
 800d420:	f7f3 ffb2 	bl	8001388 <__aeabi_dmul>
 800d424:	3c01      	subs	r4, #1
 800d426:	0006      	movs	r6, r0
 800d428:	000f      	movs	r7, r1
 800d42a:	e70a      	b.n	800d242 <__kernel_rem_pio2+0x2ba>
 800d42c:	4b90      	ldr	r3, [pc, #576]	; (800d670 <__kernel_rem_pio2+0x6e8>)
 800d42e:	00e1      	lsls	r1, r4, #3
 800d430:	1859      	adds	r1, r3, r1
 800d432:	6808      	ldr	r0, [r1, #0]
 800d434:	6849      	ldr	r1, [r1, #4]
 800d436:	cf0c      	ldmia	r7!, {r2, r3}
 800d438:	f7f3 ffa6 	bl	8001388 <__aeabi_dmul>
 800d43c:	0002      	movs	r2, r0
 800d43e:	000b      	movs	r3, r1
 800d440:	9802      	ldr	r0, [sp, #8]
 800d442:	9903      	ldr	r1, [sp, #12]
 800d444:	f7f3 f830 	bl	80004a8 <__aeabi_dadd>
 800d448:	9002      	str	r0, [sp, #8]
 800d44a:	9103      	str	r1, [sp, #12]
 800d44c:	3401      	adds	r4, #1
 800d44e:	9b08      	ldr	r3, [sp, #32]
 800d450:	429c      	cmp	r4, r3
 800d452:	dc01      	bgt.n	800d458 <__kernel_rem_pio2+0x4d0>
 800d454:	42a6      	cmp	r6, r4
 800d456:	dae9      	bge.n	800d42c <__kernel_rem_pio2+0x4a4>
 800d458:	00f3      	lsls	r3, r6, #3
 800d45a:	aa4e      	add	r2, sp, #312	; 0x138
 800d45c:	18d3      	adds	r3, r2, r3
 800d45e:	3d01      	subs	r5, #1
 800d460:	9902      	ldr	r1, [sp, #8]
 800d462:	9a03      	ldr	r2, [sp, #12]
 800d464:	3601      	adds	r6, #1
 800d466:	6019      	str	r1, [r3, #0]
 800d468:	605a      	str	r2, [r3, #4]
 800d46a:	e6ef      	b.n	800d24c <__kernel_rem_pio2+0x2c4>
 800d46c:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d46e:	2b02      	cmp	r3, #2
 800d470:	dc0b      	bgt.n	800d48a <__kernel_rem_pio2+0x502>
 800d472:	2b00      	cmp	r3, #0
 800d474:	dd00      	ble.n	800d478 <__kernel_rem_pio2+0x4f0>
 800d476:	e08a      	b.n	800d58e <__kernel_rem_pio2+0x606>
 800d478:	d055      	beq.n	800d526 <__kernel_rem_pio2+0x59e>
 800d47a:	2007      	movs	r0, #7
 800d47c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d47e:	4003      	ands	r3, r0
 800d480:	0018      	movs	r0, r3
 800d482:	239f      	movs	r3, #159	; 0x9f
 800d484:	009b      	lsls	r3, r3, #2
 800d486:	449d      	add	sp, r3
 800d488:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d48a:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d48c:	2b03      	cmp	r3, #3
 800d48e:	d1f4      	bne.n	800d47a <__kernel_rem_pio2+0x4f2>
 800d490:	9b00      	ldr	r3, [sp, #0]
 800d492:	00dc      	lsls	r4, r3, #3
 800d494:	ab4e      	add	r3, sp, #312	; 0x138
 800d496:	191c      	adds	r4, r3, r4
 800d498:	0025      	movs	r5, r4
 800d49a:	9b00      	ldr	r3, [sp, #0]
 800d49c:	9302      	str	r3, [sp, #8]
 800d49e:	9b02      	ldr	r3, [sp, #8]
 800d4a0:	3d08      	subs	r5, #8
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	dd00      	ble.n	800d4a8 <__kernel_rem_pio2+0x520>
 800d4a6:	e083      	b.n	800d5b0 <__kernel_rem_pio2+0x628>
 800d4a8:	9d00      	ldr	r5, [sp, #0]
 800d4aa:	3c08      	subs	r4, #8
 800d4ac:	2d01      	cmp	r5, #1
 800d4ae:	dd00      	ble.n	800d4b2 <__kernel_rem_pio2+0x52a>
 800d4b0:	e0a0      	b.n	800d5f4 <__kernel_rem_pio2+0x66c>
 800d4b2:	2400      	movs	r4, #0
 800d4b4:	0021      	movs	r1, r4
 800d4b6:	9b00      	ldr	r3, [sp, #0]
 800d4b8:	2b01      	cmp	r3, #1
 800d4ba:	dd00      	ble.n	800d4be <__kernel_rem_pio2+0x536>
 800d4bc:	e0b8      	b.n	800d630 <__kernel_rem_pio2+0x6a8>
 800d4be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d4c0:	9f4e      	ldr	r7, [sp, #312]	; 0x138
 800d4c2:	9e4f      	ldr	r6, [sp, #316]	; 0x13c
 800d4c4:	9d50      	ldr	r5, [sp, #320]	; 0x140
 800d4c6:	9851      	ldr	r0, [sp, #324]	; 0x144
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d000      	beq.n	800d4ce <__kernel_rem_pio2+0x546>
 800d4cc:	e0be      	b.n	800d64c <__kernel_rem_pio2+0x6c4>
 800d4ce:	0033      	movs	r3, r6
 800d4d0:	003a      	movs	r2, r7
 800d4d2:	9e07      	ldr	r6, [sp, #28]
 800d4d4:	6032      	str	r2, [r6, #0]
 800d4d6:	6073      	str	r3, [r6, #4]
 800d4d8:	002a      	movs	r2, r5
 800d4da:	0003      	movs	r3, r0
 800d4dc:	60b2      	str	r2, [r6, #8]
 800d4de:	60f3      	str	r3, [r6, #12]
 800d4e0:	0022      	movs	r2, r4
 800d4e2:	000b      	movs	r3, r1
 800d4e4:	6132      	str	r2, [r6, #16]
 800d4e6:	6173      	str	r3, [r6, #20]
 800d4e8:	e7c7      	b.n	800d47a <__kernel_rem_pio2+0x4f2>
 800d4ea:	9b00      	ldr	r3, [sp, #0]
 800d4ec:	aa4e      	add	r2, sp, #312	; 0x138
 800d4ee:	00db      	lsls	r3, r3, #3
 800d4f0:	18d3      	adds	r3, r2, r3
 800d4f2:	0028      	movs	r0, r5
 800d4f4:	681a      	ldr	r2, [r3, #0]
 800d4f6:	685b      	ldr	r3, [r3, #4]
 800d4f8:	0021      	movs	r1, r4
 800d4fa:	f7f2 ffd5 	bl	80004a8 <__aeabi_dadd>
 800d4fe:	0005      	movs	r5, r0
 800d500:	000c      	movs	r4, r1
 800d502:	9b00      	ldr	r3, [sp, #0]
 800d504:	3b01      	subs	r3, #1
 800d506:	9300      	str	r3, [sp, #0]
 800d508:	9b00      	ldr	r3, [sp, #0]
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	daed      	bge.n	800d4ea <__kernel_rem_pio2+0x562>
 800d50e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d510:	2b00      	cmp	r3, #0
 800d512:	d002      	beq.n	800d51a <__kernel_rem_pio2+0x592>
 800d514:	2380      	movs	r3, #128	; 0x80
 800d516:	061b      	lsls	r3, r3, #24
 800d518:	18e4      	adds	r4, r4, r3
 800d51a:	002a      	movs	r2, r5
 800d51c:	0023      	movs	r3, r4
 800d51e:	9907      	ldr	r1, [sp, #28]
 800d520:	600a      	str	r2, [r1, #0]
 800d522:	604b      	str	r3, [r1, #4]
 800d524:	e7a9      	b.n	800d47a <__kernel_rem_pio2+0x4f2>
 800d526:	9da4      	ldr	r5, [sp, #656]	; 0x290
 800d528:	002c      	movs	r4, r5
 800d52a:	e7ed      	b.n	800d508 <__kernel_rem_pio2+0x580>
 800d52c:	00e3      	lsls	r3, r4, #3
 800d52e:	aa4e      	add	r2, sp, #312	; 0x138
 800d530:	18d3      	adds	r3, r2, r3
 800d532:	0030      	movs	r0, r6
 800d534:	681a      	ldr	r2, [r3, #0]
 800d536:	685b      	ldr	r3, [r3, #4]
 800d538:	0029      	movs	r1, r5
 800d53a:	f7f2 ffb5 	bl	80004a8 <__aeabi_dadd>
 800d53e:	0006      	movs	r6, r0
 800d540:	000d      	movs	r5, r1
 800d542:	3c01      	subs	r4, #1
 800d544:	2c00      	cmp	r4, #0
 800d546:	daf1      	bge.n	800d52c <__kernel_rem_pio2+0x5a4>
 800d548:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d54a:	0029      	movs	r1, r5
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d002      	beq.n	800d556 <__kernel_rem_pio2+0x5ce>
 800d550:	2380      	movs	r3, #128	; 0x80
 800d552:	061b      	lsls	r3, r3, #24
 800d554:	18e9      	adds	r1, r5, r3
 800d556:	0032      	movs	r2, r6
 800d558:	000b      	movs	r3, r1
 800d55a:	9907      	ldr	r1, [sp, #28]
 800d55c:	2401      	movs	r4, #1
 800d55e:	600a      	str	r2, [r1, #0]
 800d560:	604b      	str	r3, [r1, #4]
 800d562:	984e      	ldr	r0, [sp, #312]	; 0x138
 800d564:	994f      	ldr	r1, [sp, #316]	; 0x13c
 800d566:	002b      	movs	r3, r5
 800d568:	f7f4 f97a 	bl	8001860 <__aeabi_dsub>
 800d56c:	0006      	movs	r6, r0
 800d56e:	000d      	movs	r5, r1
 800d570:	9b00      	ldr	r3, [sp, #0]
 800d572:	42a3      	cmp	r3, r4
 800d574:	da0f      	bge.n	800d596 <__kernel_rem_pio2+0x60e>
 800d576:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d002      	beq.n	800d582 <__kernel_rem_pio2+0x5fa>
 800d57c:	2380      	movs	r3, #128	; 0x80
 800d57e:	061b      	lsls	r3, r3, #24
 800d580:	18ed      	adds	r5, r5, r3
 800d582:	0032      	movs	r2, r6
 800d584:	002b      	movs	r3, r5
 800d586:	9907      	ldr	r1, [sp, #28]
 800d588:	608a      	str	r2, [r1, #8]
 800d58a:	60cb      	str	r3, [r1, #12]
 800d58c:	e775      	b.n	800d47a <__kernel_rem_pio2+0x4f2>
 800d58e:	2600      	movs	r6, #0
 800d590:	9c00      	ldr	r4, [sp, #0]
 800d592:	0035      	movs	r5, r6
 800d594:	e7d6      	b.n	800d544 <__kernel_rem_pio2+0x5bc>
 800d596:	00e3      	lsls	r3, r4, #3
 800d598:	aa4e      	add	r2, sp, #312	; 0x138
 800d59a:	18d3      	adds	r3, r2, r3
 800d59c:	0030      	movs	r0, r6
 800d59e:	681a      	ldr	r2, [r3, #0]
 800d5a0:	685b      	ldr	r3, [r3, #4]
 800d5a2:	0029      	movs	r1, r5
 800d5a4:	f7f2 ff80 	bl	80004a8 <__aeabi_dadd>
 800d5a8:	3401      	adds	r4, #1
 800d5aa:	0006      	movs	r6, r0
 800d5ac:	000d      	movs	r5, r1
 800d5ae:	e7df      	b.n	800d570 <__kernel_rem_pio2+0x5e8>
 800d5b0:	9b02      	ldr	r3, [sp, #8]
 800d5b2:	68ae      	ldr	r6, [r5, #8]
 800d5b4:	68ef      	ldr	r7, [r5, #12]
 800d5b6:	3b01      	subs	r3, #1
 800d5b8:	9302      	str	r3, [sp, #8]
 800d5ba:	682a      	ldr	r2, [r5, #0]
 800d5bc:	686b      	ldr	r3, [r5, #4]
 800d5be:	9204      	str	r2, [sp, #16]
 800d5c0:	9305      	str	r3, [sp, #20]
 800d5c2:	9804      	ldr	r0, [sp, #16]
 800d5c4:	9905      	ldr	r1, [sp, #20]
 800d5c6:	0032      	movs	r2, r6
 800d5c8:	003b      	movs	r3, r7
 800d5ca:	f7f2 ff6d 	bl	80004a8 <__aeabi_dadd>
 800d5ce:	0002      	movs	r2, r0
 800d5d0:	000b      	movs	r3, r1
 800d5d2:	9008      	str	r0, [sp, #32]
 800d5d4:	9109      	str	r1, [sp, #36]	; 0x24
 800d5d6:	9804      	ldr	r0, [sp, #16]
 800d5d8:	9905      	ldr	r1, [sp, #20]
 800d5da:	f7f4 f941 	bl	8001860 <__aeabi_dsub>
 800d5de:	0032      	movs	r2, r6
 800d5e0:	003b      	movs	r3, r7
 800d5e2:	f7f2 ff61 	bl	80004a8 <__aeabi_dadd>
 800d5e6:	9a08      	ldr	r2, [sp, #32]
 800d5e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5ea:	60a8      	str	r0, [r5, #8]
 800d5ec:	60e9      	str	r1, [r5, #12]
 800d5ee:	602a      	str	r2, [r5, #0]
 800d5f0:	606b      	str	r3, [r5, #4]
 800d5f2:	e754      	b.n	800d49e <__kernel_rem_pio2+0x516>
 800d5f4:	6826      	ldr	r6, [r4, #0]
 800d5f6:	6867      	ldr	r7, [r4, #4]
 800d5f8:	68a2      	ldr	r2, [r4, #8]
 800d5fa:	68e3      	ldr	r3, [r4, #12]
 800d5fc:	0030      	movs	r0, r6
 800d5fe:	0039      	movs	r1, r7
 800d600:	9202      	str	r2, [sp, #8]
 800d602:	9303      	str	r3, [sp, #12]
 800d604:	f7f2 ff50 	bl	80004a8 <__aeabi_dadd>
 800d608:	0002      	movs	r2, r0
 800d60a:	000b      	movs	r3, r1
 800d60c:	9004      	str	r0, [sp, #16]
 800d60e:	9105      	str	r1, [sp, #20]
 800d610:	0030      	movs	r0, r6
 800d612:	0039      	movs	r1, r7
 800d614:	f7f4 f924 	bl	8001860 <__aeabi_dsub>
 800d618:	9a02      	ldr	r2, [sp, #8]
 800d61a:	9b03      	ldr	r3, [sp, #12]
 800d61c:	f7f2 ff44 	bl	80004a8 <__aeabi_dadd>
 800d620:	9a04      	ldr	r2, [sp, #16]
 800d622:	9b05      	ldr	r3, [sp, #20]
 800d624:	60a0      	str	r0, [r4, #8]
 800d626:	60e1      	str	r1, [r4, #12]
 800d628:	6022      	str	r2, [r4, #0]
 800d62a:	6063      	str	r3, [r4, #4]
 800d62c:	3d01      	subs	r5, #1
 800d62e:	e73c      	b.n	800d4aa <__kernel_rem_pio2+0x522>
 800d630:	9b00      	ldr	r3, [sp, #0]
 800d632:	aa4e      	add	r2, sp, #312	; 0x138
 800d634:	00db      	lsls	r3, r3, #3
 800d636:	18d3      	adds	r3, r2, r3
 800d638:	0020      	movs	r0, r4
 800d63a:	681a      	ldr	r2, [r3, #0]
 800d63c:	685b      	ldr	r3, [r3, #4]
 800d63e:	f7f2 ff33 	bl	80004a8 <__aeabi_dadd>
 800d642:	9b00      	ldr	r3, [sp, #0]
 800d644:	0004      	movs	r4, r0
 800d646:	3b01      	subs	r3, #1
 800d648:	9300      	str	r3, [sp, #0]
 800d64a:	e734      	b.n	800d4b6 <__kernel_rem_pio2+0x52e>
 800d64c:	9b07      	ldr	r3, [sp, #28]
 800d64e:	9a07      	ldr	r2, [sp, #28]
 800d650:	601f      	str	r7, [r3, #0]
 800d652:	2380      	movs	r3, #128	; 0x80
 800d654:	061b      	lsls	r3, r3, #24
 800d656:	18f6      	adds	r6, r6, r3
 800d658:	18c0      	adds	r0, r0, r3
 800d65a:	18c9      	adds	r1, r1, r3
 800d65c:	6056      	str	r6, [r2, #4]
 800d65e:	6095      	str	r5, [r2, #8]
 800d660:	60d0      	str	r0, [r2, #12]
 800d662:	6114      	str	r4, [r2, #16]
 800d664:	6151      	str	r1, [r2, #20]
 800d666:	e708      	b.n	800d47a <__kernel_rem_pio2+0x4f2>
 800d668:	41700000 	.word	0x41700000
 800d66c:	3e700000 	.word	0x3e700000
 800d670:	08010dd8 	.word	0x08010dd8

0800d674 <__kernel_sin>:
 800d674:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d676:	b089      	sub	sp, #36	; 0x24
 800d678:	9202      	str	r2, [sp, #8]
 800d67a:	9303      	str	r3, [sp, #12]
 800d67c:	22f9      	movs	r2, #249	; 0xf9
 800d67e:	004b      	lsls	r3, r1, #1
 800d680:	0007      	movs	r7, r0
 800d682:	000e      	movs	r6, r1
 800d684:	085b      	lsrs	r3, r3, #1
 800d686:	0592      	lsls	r2, r2, #22
 800d688:	4293      	cmp	r3, r2
 800d68a:	da03      	bge.n	800d694 <__kernel_sin+0x20>
 800d68c:	f7f4 fc7a 	bl	8001f84 <__aeabi_d2iz>
 800d690:	2800      	cmp	r0, #0
 800d692:	d04c      	beq.n	800d72e <__kernel_sin+0xba>
 800d694:	003a      	movs	r2, r7
 800d696:	0033      	movs	r3, r6
 800d698:	0038      	movs	r0, r7
 800d69a:	0031      	movs	r1, r6
 800d69c:	f7f3 fe74 	bl	8001388 <__aeabi_dmul>
 800d6a0:	0004      	movs	r4, r0
 800d6a2:	000d      	movs	r5, r1
 800d6a4:	0002      	movs	r2, r0
 800d6a6:	000b      	movs	r3, r1
 800d6a8:	0038      	movs	r0, r7
 800d6aa:	0031      	movs	r1, r6
 800d6ac:	f7f3 fe6c 	bl	8001388 <__aeabi_dmul>
 800d6b0:	4a39      	ldr	r2, [pc, #228]	; (800d798 <__kernel_sin+0x124>)
 800d6b2:	9000      	str	r0, [sp, #0]
 800d6b4:	9101      	str	r1, [sp, #4]
 800d6b6:	4b39      	ldr	r3, [pc, #228]	; (800d79c <__kernel_sin+0x128>)
 800d6b8:	0020      	movs	r0, r4
 800d6ba:	0029      	movs	r1, r5
 800d6bc:	f7f3 fe64 	bl	8001388 <__aeabi_dmul>
 800d6c0:	4a37      	ldr	r2, [pc, #220]	; (800d7a0 <__kernel_sin+0x12c>)
 800d6c2:	4b38      	ldr	r3, [pc, #224]	; (800d7a4 <__kernel_sin+0x130>)
 800d6c4:	f7f4 f8cc 	bl	8001860 <__aeabi_dsub>
 800d6c8:	0022      	movs	r2, r4
 800d6ca:	002b      	movs	r3, r5
 800d6cc:	f7f3 fe5c 	bl	8001388 <__aeabi_dmul>
 800d6d0:	4a35      	ldr	r2, [pc, #212]	; (800d7a8 <__kernel_sin+0x134>)
 800d6d2:	4b36      	ldr	r3, [pc, #216]	; (800d7ac <__kernel_sin+0x138>)
 800d6d4:	f7f2 fee8 	bl	80004a8 <__aeabi_dadd>
 800d6d8:	0022      	movs	r2, r4
 800d6da:	002b      	movs	r3, r5
 800d6dc:	f7f3 fe54 	bl	8001388 <__aeabi_dmul>
 800d6e0:	4a33      	ldr	r2, [pc, #204]	; (800d7b0 <__kernel_sin+0x13c>)
 800d6e2:	4b34      	ldr	r3, [pc, #208]	; (800d7b4 <__kernel_sin+0x140>)
 800d6e4:	f7f4 f8bc 	bl	8001860 <__aeabi_dsub>
 800d6e8:	0022      	movs	r2, r4
 800d6ea:	002b      	movs	r3, r5
 800d6ec:	f7f3 fe4c 	bl	8001388 <__aeabi_dmul>
 800d6f0:	4b31      	ldr	r3, [pc, #196]	; (800d7b8 <__kernel_sin+0x144>)
 800d6f2:	4a32      	ldr	r2, [pc, #200]	; (800d7bc <__kernel_sin+0x148>)
 800d6f4:	f7f2 fed8 	bl	80004a8 <__aeabi_dadd>
 800d6f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d6fa:	9004      	str	r0, [sp, #16]
 800d6fc:	9105      	str	r1, [sp, #20]
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d119      	bne.n	800d736 <__kernel_sin+0xc2>
 800d702:	0002      	movs	r2, r0
 800d704:	000b      	movs	r3, r1
 800d706:	0020      	movs	r0, r4
 800d708:	0029      	movs	r1, r5
 800d70a:	f7f3 fe3d 	bl	8001388 <__aeabi_dmul>
 800d70e:	4a2c      	ldr	r2, [pc, #176]	; (800d7c0 <__kernel_sin+0x14c>)
 800d710:	4b2c      	ldr	r3, [pc, #176]	; (800d7c4 <__kernel_sin+0x150>)
 800d712:	f7f4 f8a5 	bl	8001860 <__aeabi_dsub>
 800d716:	9a00      	ldr	r2, [sp, #0]
 800d718:	9b01      	ldr	r3, [sp, #4]
 800d71a:	f7f3 fe35 	bl	8001388 <__aeabi_dmul>
 800d71e:	0002      	movs	r2, r0
 800d720:	000b      	movs	r3, r1
 800d722:	0038      	movs	r0, r7
 800d724:	0031      	movs	r1, r6
 800d726:	f7f2 febf 	bl	80004a8 <__aeabi_dadd>
 800d72a:	0007      	movs	r7, r0
 800d72c:	000e      	movs	r6, r1
 800d72e:	0038      	movs	r0, r7
 800d730:	0031      	movs	r1, r6
 800d732:	b009      	add	sp, #36	; 0x24
 800d734:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d736:	2200      	movs	r2, #0
 800d738:	9802      	ldr	r0, [sp, #8]
 800d73a:	9903      	ldr	r1, [sp, #12]
 800d73c:	4b22      	ldr	r3, [pc, #136]	; (800d7c8 <__kernel_sin+0x154>)
 800d73e:	f7f3 fe23 	bl	8001388 <__aeabi_dmul>
 800d742:	9a04      	ldr	r2, [sp, #16]
 800d744:	9b05      	ldr	r3, [sp, #20]
 800d746:	9006      	str	r0, [sp, #24]
 800d748:	9107      	str	r1, [sp, #28]
 800d74a:	9800      	ldr	r0, [sp, #0]
 800d74c:	9901      	ldr	r1, [sp, #4]
 800d74e:	f7f3 fe1b 	bl	8001388 <__aeabi_dmul>
 800d752:	0002      	movs	r2, r0
 800d754:	000b      	movs	r3, r1
 800d756:	9806      	ldr	r0, [sp, #24]
 800d758:	9907      	ldr	r1, [sp, #28]
 800d75a:	f7f4 f881 	bl	8001860 <__aeabi_dsub>
 800d75e:	0022      	movs	r2, r4
 800d760:	002b      	movs	r3, r5
 800d762:	f7f3 fe11 	bl	8001388 <__aeabi_dmul>
 800d766:	9a02      	ldr	r2, [sp, #8]
 800d768:	9b03      	ldr	r3, [sp, #12]
 800d76a:	f7f4 f879 	bl	8001860 <__aeabi_dsub>
 800d76e:	4a14      	ldr	r2, [pc, #80]	; (800d7c0 <__kernel_sin+0x14c>)
 800d770:	0004      	movs	r4, r0
 800d772:	000d      	movs	r5, r1
 800d774:	9800      	ldr	r0, [sp, #0]
 800d776:	9901      	ldr	r1, [sp, #4]
 800d778:	4b12      	ldr	r3, [pc, #72]	; (800d7c4 <__kernel_sin+0x150>)
 800d77a:	f7f3 fe05 	bl	8001388 <__aeabi_dmul>
 800d77e:	0002      	movs	r2, r0
 800d780:	000b      	movs	r3, r1
 800d782:	0020      	movs	r0, r4
 800d784:	0029      	movs	r1, r5
 800d786:	f7f2 fe8f 	bl	80004a8 <__aeabi_dadd>
 800d78a:	0002      	movs	r2, r0
 800d78c:	000b      	movs	r3, r1
 800d78e:	0038      	movs	r0, r7
 800d790:	0031      	movs	r1, r6
 800d792:	f7f4 f865 	bl	8001860 <__aeabi_dsub>
 800d796:	e7c8      	b.n	800d72a <__kernel_sin+0xb6>
 800d798:	5acfd57c 	.word	0x5acfd57c
 800d79c:	3de5d93a 	.word	0x3de5d93a
 800d7a0:	8a2b9ceb 	.word	0x8a2b9ceb
 800d7a4:	3e5ae5e6 	.word	0x3e5ae5e6
 800d7a8:	57b1fe7d 	.word	0x57b1fe7d
 800d7ac:	3ec71de3 	.word	0x3ec71de3
 800d7b0:	19c161d5 	.word	0x19c161d5
 800d7b4:	3f2a01a0 	.word	0x3f2a01a0
 800d7b8:	3f811111 	.word	0x3f811111
 800d7bc:	1110f8a6 	.word	0x1110f8a6
 800d7c0:	55555549 	.word	0x55555549
 800d7c4:	3fc55555 	.word	0x3fc55555
 800d7c8:	3fe00000 	.word	0x3fe00000

0800d7cc <fabs>:
 800d7cc:	004b      	lsls	r3, r1, #1
 800d7ce:	0859      	lsrs	r1, r3, #1
 800d7d0:	4770      	bx	lr
	...

0800d7d4 <floor>:
 800d7d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d7d6:	004b      	lsls	r3, r1, #1
 800d7d8:	4a3d      	ldr	r2, [pc, #244]	; (800d8d0 <floor+0xfc>)
 800d7da:	0d5b      	lsrs	r3, r3, #21
 800d7dc:	189f      	adds	r7, r3, r2
 800d7de:	4684      	mov	ip, r0
 800d7e0:	000e      	movs	r6, r1
 800d7e2:	000d      	movs	r5, r1
 800d7e4:	0004      	movs	r4, r0
 800d7e6:	9001      	str	r0, [sp, #4]
 800d7e8:	2f13      	cmp	r7, #19
 800d7ea:	dc34      	bgt.n	800d856 <floor+0x82>
 800d7ec:	2f00      	cmp	r7, #0
 800d7ee:	da16      	bge.n	800d81e <floor+0x4a>
 800d7f0:	4a38      	ldr	r2, [pc, #224]	; (800d8d4 <floor+0x100>)
 800d7f2:	4b39      	ldr	r3, [pc, #228]	; (800d8d8 <floor+0x104>)
 800d7f4:	4660      	mov	r0, ip
 800d7f6:	0031      	movs	r1, r6
 800d7f8:	f7f2 fe56 	bl	80004a8 <__aeabi_dadd>
 800d7fc:	2200      	movs	r2, #0
 800d7fe:	2300      	movs	r3, #0
 800d800:	f7f2 fe20 	bl	8000444 <__aeabi_dcmpgt>
 800d804:	2800      	cmp	r0, #0
 800d806:	d007      	beq.n	800d818 <floor+0x44>
 800d808:	2e00      	cmp	r6, #0
 800d80a:	da5d      	bge.n	800d8c8 <floor+0xf4>
 800d80c:	0073      	lsls	r3, r6, #1
 800d80e:	085b      	lsrs	r3, r3, #1
 800d810:	431c      	orrs	r4, r3
 800d812:	d001      	beq.n	800d818 <floor+0x44>
 800d814:	2400      	movs	r4, #0
 800d816:	4d31      	ldr	r5, [pc, #196]	; (800d8dc <floor+0x108>)
 800d818:	46a4      	mov	ip, r4
 800d81a:	002e      	movs	r6, r5
 800d81c:	e029      	b.n	800d872 <floor+0x9e>
 800d81e:	4b30      	ldr	r3, [pc, #192]	; (800d8e0 <floor+0x10c>)
 800d820:	413b      	asrs	r3, r7
 800d822:	9300      	str	r3, [sp, #0]
 800d824:	400b      	ands	r3, r1
 800d826:	4303      	orrs	r3, r0
 800d828:	d023      	beq.n	800d872 <floor+0x9e>
 800d82a:	4a2a      	ldr	r2, [pc, #168]	; (800d8d4 <floor+0x100>)
 800d82c:	4b2a      	ldr	r3, [pc, #168]	; (800d8d8 <floor+0x104>)
 800d82e:	4660      	mov	r0, ip
 800d830:	0031      	movs	r1, r6
 800d832:	f7f2 fe39 	bl	80004a8 <__aeabi_dadd>
 800d836:	2200      	movs	r2, #0
 800d838:	2300      	movs	r3, #0
 800d83a:	f7f2 fe03 	bl	8000444 <__aeabi_dcmpgt>
 800d83e:	2800      	cmp	r0, #0
 800d840:	d0ea      	beq.n	800d818 <floor+0x44>
 800d842:	2e00      	cmp	r6, #0
 800d844:	da03      	bge.n	800d84e <floor+0x7a>
 800d846:	2380      	movs	r3, #128	; 0x80
 800d848:	035b      	lsls	r3, r3, #13
 800d84a:	413b      	asrs	r3, r7
 800d84c:	18f5      	adds	r5, r6, r3
 800d84e:	9b00      	ldr	r3, [sp, #0]
 800d850:	2400      	movs	r4, #0
 800d852:	439d      	bics	r5, r3
 800d854:	e7e0      	b.n	800d818 <floor+0x44>
 800d856:	2f33      	cmp	r7, #51	; 0x33
 800d858:	dd0f      	ble.n	800d87a <floor+0xa6>
 800d85a:	2380      	movs	r3, #128	; 0x80
 800d85c:	00db      	lsls	r3, r3, #3
 800d85e:	429f      	cmp	r7, r3
 800d860:	d107      	bne.n	800d872 <floor+0x9e>
 800d862:	0002      	movs	r2, r0
 800d864:	000b      	movs	r3, r1
 800d866:	4660      	mov	r0, ip
 800d868:	0031      	movs	r1, r6
 800d86a:	f7f2 fe1d 	bl	80004a8 <__aeabi_dadd>
 800d86e:	4684      	mov	ip, r0
 800d870:	000e      	movs	r6, r1
 800d872:	4660      	mov	r0, ip
 800d874:	0031      	movs	r1, r6
 800d876:	b003      	add	sp, #12
 800d878:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d87a:	4a1a      	ldr	r2, [pc, #104]	; (800d8e4 <floor+0x110>)
 800d87c:	189b      	adds	r3, r3, r2
 800d87e:	2201      	movs	r2, #1
 800d880:	4252      	negs	r2, r2
 800d882:	40da      	lsrs	r2, r3
 800d884:	9200      	str	r2, [sp, #0]
 800d886:	4210      	tst	r0, r2
 800d888:	d0f3      	beq.n	800d872 <floor+0x9e>
 800d88a:	4a12      	ldr	r2, [pc, #72]	; (800d8d4 <floor+0x100>)
 800d88c:	4b12      	ldr	r3, [pc, #72]	; (800d8d8 <floor+0x104>)
 800d88e:	4660      	mov	r0, ip
 800d890:	0031      	movs	r1, r6
 800d892:	f7f2 fe09 	bl	80004a8 <__aeabi_dadd>
 800d896:	2200      	movs	r2, #0
 800d898:	2300      	movs	r3, #0
 800d89a:	f7f2 fdd3 	bl	8000444 <__aeabi_dcmpgt>
 800d89e:	2800      	cmp	r0, #0
 800d8a0:	d0ba      	beq.n	800d818 <floor+0x44>
 800d8a2:	2e00      	cmp	r6, #0
 800d8a4:	da02      	bge.n	800d8ac <floor+0xd8>
 800d8a6:	2f14      	cmp	r7, #20
 800d8a8:	d103      	bne.n	800d8b2 <floor+0xde>
 800d8aa:	3501      	adds	r5, #1
 800d8ac:	9b00      	ldr	r3, [sp, #0]
 800d8ae:	439c      	bics	r4, r3
 800d8b0:	e7b2      	b.n	800d818 <floor+0x44>
 800d8b2:	2334      	movs	r3, #52	; 0x34
 800d8b4:	1bdf      	subs	r7, r3, r7
 800d8b6:	3b33      	subs	r3, #51	; 0x33
 800d8b8:	40bb      	lsls	r3, r7
 800d8ba:	18e4      	adds	r4, r4, r3
 800d8bc:	9b01      	ldr	r3, [sp, #4]
 800d8be:	429c      	cmp	r4, r3
 800d8c0:	419b      	sbcs	r3, r3
 800d8c2:	425b      	negs	r3, r3
 800d8c4:	18f5      	adds	r5, r6, r3
 800d8c6:	e7f1      	b.n	800d8ac <floor+0xd8>
 800d8c8:	2400      	movs	r4, #0
 800d8ca:	0025      	movs	r5, r4
 800d8cc:	e7a4      	b.n	800d818 <floor+0x44>
 800d8ce:	46c0      	nop			; (mov r8, r8)
 800d8d0:	fffffc01 	.word	0xfffffc01
 800d8d4:	8800759c 	.word	0x8800759c
 800d8d8:	7e37e43c 	.word	0x7e37e43c
 800d8dc:	bff00000 	.word	0xbff00000
 800d8e0:	000fffff 	.word	0x000fffff
 800d8e4:	fffffbed 	.word	0xfffffbed

0800d8e8 <scalbn>:
 800d8e8:	004b      	lsls	r3, r1, #1
 800d8ea:	b570      	push	{r4, r5, r6, lr}
 800d8ec:	0d5b      	lsrs	r3, r3, #21
 800d8ee:	0014      	movs	r4, r2
 800d8f0:	000a      	movs	r2, r1
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d10d      	bne.n	800d912 <scalbn+0x2a>
 800d8f6:	004b      	lsls	r3, r1, #1
 800d8f8:	085b      	lsrs	r3, r3, #1
 800d8fa:	4303      	orrs	r3, r0
 800d8fc:	d010      	beq.n	800d920 <scalbn+0x38>
 800d8fe:	4b27      	ldr	r3, [pc, #156]	; (800d99c <scalbn+0xb4>)
 800d900:	2200      	movs	r2, #0
 800d902:	f7f3 fd41 	bl	8001388 <__aeabi_dmul>
 800d906:	4b26      	ldr	r3, [pc, #152]	; (800d9a0 <scalbn+0xb8>)
 800d908:	429c      	cmp	r4, r3
 800d90a:	da0a      	bge.n	800d922 <scalbn+0x3a>
 800d90c:	4a25      	ldr	r2, [pc, #148]	; (800d9a4 <scalbn+0xbc>)
 800d90e:	4b26      	ldr	r3, [pc, #152]	; (800d9a8 <scalbn+0xc0>)
 800d910:	e019      	b.n	800d946 <scalbn+0x5e>
 800d912:	4d26      	ldr	r5, [pc, #152]	; (800d9ac <scalbn+0xc4>)
 800d914:	42ab      	cmp	r3, r5
 800d916:	d108      	bne.n	800d92a <scalbn+0x42>
 800d918:	0002      	movs	r2, r0
 800d91a:	000b      	movs	r3, r1
 800d91c:	f7f2 fdc4 	bl	80004a8 <__aeabi_dadd>
 800d920:	bd70      	pop	{r4, r5, r6, pc}
 800d922:	000a      	movs	r2, r1
 800d924:	004b      	lsls	r3, r1, #1
 800d926:	0d5b      	lsrs	r3, r3, #21
 800d928:	3b36      	subs	r3, #54	; 0x36
 800d92a:	4d21      	ldr	r5, [pc, #132]	; (800d9b0 <scalbn+0xc8>)
 800d92c:	18e3      	adds	r3, r4, r3
 800d92e:	42ab      	cmp	r3, r5
 800d930:	dd0c      	ble.n	800d94c <scalbn+0x64>
 800d932:	4c20      	ldr	r4, [pc, #128]	; (800d9b4 <scalbn+0xcc>)
 800d934:	4d20      	ldr	r5, [pc, #128]	; (800d9b8 <scalbn+0xd0>)
 800d936:	2900      	cmp	r1, #0
 800d938:	da01      	bge.n	800d93e <scalbn+0x56>
 800d93a:	4c1e      	ldr	r4, [pc, #120]	; (800d9b4 <scalbn+0xcc>)
 800d93c:	4d1f      	ldr	r5, [pc, #124]	; (800d9bc <scalbn+0xd4>)
 800d93e:	0020      	movs	r0, r4
 800d940:	0029      	movs	r1, r5
 800d942:	4a1c      	ldr	r2, [pc, #112]	; (800d9b4 <scalbn+0xcc>)
 800d944:	4b1c      	ldr	r3, [pc, #112]	; (800d9b8 <scalbn+0xd0>)
 800d946:	f7f3 fd1f 	bl	8001388 <__aeabi_dmul>
 800d94a:	e7e9      	b.n	800d920 <scalbn+0x38>
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	dd05      	ble.n	800d95c <scalbn+0x74>
 800d950:	4c1b      	ldr	r4, [pc, #108]	; (800d9c0 <scalbn+0xd8>)
 800d952:	051b      	lsls	r3, r3, #20
 800d954:	4022      	ands	r2, r4
 800d956:	431a      	orrs	r2, r3
 800d958:	0011      	movs	r1, r2
 800d95a:	e7e1      	b.n	800d920 <scalbn+0x38>
 800d95c:	001d      	movs	r5, r3
 800d95e:	3535      	adds	r5, #53	; 0x35
 800d960:	da13      	bge.n	800d98a <scalbn+0xa2>
 800d962:	4a18      	ldr	r2, [pc, #96]	; (800d9c4 <scalbn+0xdc>)
 800d964:	0fcb      	lsrs	r3, r1, #31
 800d966:	4294      	cmp	r4, r2
 800d968:	dd08      	ble.n	800d97c <scalbn+0x94>
 800d96a:	4812      	ldr	r0, [pc, #72]	; (800d9b4 <scalbn+0xcc>)
 800d96c:	4912      	ldr	r1, [pc, #72]	; (800d9b8 <scalbn+0xd0>)
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d001      	beq.n	800d976 <scalbn+0x8e>
 800d972:	4810      	ldr	r0, [pc, #64]	; (800d9b4 <scalbn+0xcc>)
 800d974:	4911      	ldr	r1, [pc, #68]	; (800d9bc <scalbn+0xd4>)
 800d976:	4a0f      	ldr	r2, [pc, #60]	; (800d9b4 <scalbn+0xcc>)
 800d978:	4b0f      	ldr	r3, [pc, #60]	; (800d9b8 <scalbn+0xd0>)
 800d97a:	e7e4      	b.n	800d946 <scalbn+0x5e>
 800d97c:	4809      	ldr	r0, [pc, #36]	; (800d9a4 <scalbn+0xbc>)
 800d97e:	490a      	ldr	r1, [pc, #40]	; (800d9a8 <scalbn+0xc0>)
 800d980:	2b00      	cmp	r3, #0
 800d982:	d0c3      	beq.n	800d90c <scalbn+0x24>
 800d984:	4807      	ldr	r0, [pc, #28]	; (800d9a4 <scalbn+0xbc>)
 800d986:	4910      	ldr	r1, [pc, #64]	; (800d9c8 <scalbn+0xe0>)
 800d988:	e7c0      	b.n	800d90c <scalbn+0x24>
 800d98a:	4c0d      	ldr	r4, [pc, #52]	; (800d9c0 <scalbn+0xd8>)
 800d98c:	3336      	adds	r3, #54	; 0x36
 800d98e:	4022      	ands	r2, r4
 800d990:	051b      	lsls	r3, r3, #20
 800d992:	4313      	orrs	r3, r2
 800d994:	0019      	movs	r1, r3
 800d996:	2200      	movs	r2, #0
 800d998:	4b0c      	ldr	r3, [pc, #48]	; (800d9cc <scalbn+0xe4>)
 800d99a:	e7d4      	b.n	800d946 <scalbn+0x5e>
 800d99c:	43500000 	.word	0x43500000
 800d9a0:	ffff3cb0 	.word	0xffff3cb0
 800d9a4:	c2f8f359 	.word	0xc2f8f359
 800d9a8:	01a56e1f 	.word	0x01a56e1f
 800d9ac:	000007ff 	.word	0x000007ff
 800d9b0:	000007fe 	.word	0x000007fe
 800d9b4:	8800759c 	.word	0x8800759c
 800d9b8:	7e37e43c 	.word	0x7e37e43c
 800d9bc:	fe37e43c 	.word	0xfe37e43c
 800d9c0:	800fffff 	.word	0x800fffff
 800d9c4:	0000c350 	.word	0x0000c350
 800d9c8:	81a56e1f 	.word	0x81a56e1f
 800d9cc:	3c900000 	.word	0x3c900000

0800d9d0 <_init>:
 800d9d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9d2:	46c0      	nop			; (mov r8, r8)
 800d9d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9d6:	bc08      	pop	{r3}
 800d9d8:	469e      	mov	lr, r3
 800d9da:	4770      	bx	lr

0800d9dc <_fini>:
 800d9dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9de:	46c0      	nop			; (mov r8, r8)
 800d9e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9e2:	bc08      	pop	{r3}
 800d9e4:	469e      	mov	lr, r3
 800d9e6:	4770      	bx	lr
