
---------- Begin Simulation Statistics ----------
final_tick                               258334458500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 110320                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687168                       # Number of bytes of host memory used
host_op_rate                                   203183                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   906.45                       # Real time elapsed on the host
host_tick_rate                              284995723                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.258334                       # Number of seconds simulated
sim_ticks                                258334458500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955658                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561001                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565686                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562143                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 30                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             216                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              186                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570399                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2736                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           97                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174857                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.166689                       # CPI: cycles per instruction
system.cpu.discardedOps                          4308                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44895301                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086503                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169168                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       299415001                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.193548                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        516668917                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640483     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336952     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174857                       # Class of committed instruction
system.cpu.tickCycles                       217253916                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1307828                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2624105                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           52                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1315563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          285                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2631909                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            285                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 258334458500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                414                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1307705                       # Transaction distribution
system.membus.trans_dist::CleanEvict              109                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1315877                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1315877                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           414                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3940396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3940396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    671742976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               671742976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316291                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316291    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316291                       # Request fanout histogram
system.membus.respLayer1.occupancy        22741177500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23547617500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 258334458500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               463                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2623105                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             557                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1315883                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1315883                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           271                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          192                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3947713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3948255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        69376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673657600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673726976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1308099                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334772480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2624445                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000128                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011331                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2624108     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    337      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2624445                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6577554500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5922341492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1219500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 258334458500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    9                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   38                       # number of demand (read+write) hits
system.l2.demand_hits::total                       47                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   9                       # number of overall hits
system.l2.overall_hits::.cpu.data                  38                       # number of overall hits
system.l2.overall_hits::total                      47                       # number of overall hits
system.l2.demand_misses::.cpu.inst                262                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1316037                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316299                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               262                       # number of overall misses
system.l2.overall_misses::.cpu.data           1316037                       # number of overall misses
system.l2.overall_misses::total               1316299                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26308500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 154840800500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     154867109000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26308500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 154840800500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    154867109000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              271                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1316075                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1316346                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             271                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1316075                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1316346                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.966790                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999971                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999964                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.966790                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999971                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999964                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100414.122137                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 117656.874769                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117653.442721                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100414.122137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 117656.874769                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117653.442721                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1307705                       # number of writebacks
system.l2.writebacks::total                   1307705                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1316029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316291                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1316029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316291                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     23688500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 141679740500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 141703429000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     23688500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 141679740500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 141703429000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.966790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999958                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.966790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999958                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 90414.122137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 107657.004899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107653.572804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 90414.122137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 107657.004899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107653.572804                       # average overall mshr miss latency
system.l2.replacements                        1308099                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1315400                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1315400                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1315400                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1315400                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1315877                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1315877                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 154823227000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  154823227000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1315883                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1315883                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 117657.825921                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117657.825921                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1315877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 141664457000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 141664457000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 107657.825921                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107657.825921                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          262                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              262                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26308500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26308500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.966790                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.966790                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100414.122137                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100414.122137                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     23688500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23688500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.966790                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.966790                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 90414.122137                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90414.122137                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     17573500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     17573500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.833333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109834.375000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109834.375000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15283500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15283500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.791667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.791667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 100549.342105                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100549.342105                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 258334458500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8089.962470                       # Cycle average of tags in use
system.l2.tags.total_refs                     2631849                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1316291                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999443                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         3.208721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8086.753749                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.987153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987544                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          463                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4623                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3056                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  85535715                       # Number of tag accesses
system.l2.tags.data_accesses                 85535715                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 258334458500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          67072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336903424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336970496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        67072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         67072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    334772480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       334772480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1316029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1316291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1307705                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1307705                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            259632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1304136606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1304396239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       259632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           259632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1295887827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1295887827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1295887827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           259632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1304136606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2600284065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5230820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000082530750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       286056                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       286056                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7689605                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4963411                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316291                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1307705                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5265164                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5230820                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            326896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            326991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            327084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            327036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            326992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            327008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            327016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            326896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           326720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           326968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           326960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           326940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           326896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           326828                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 213865786750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26325820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            312587611750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40619.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59369.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4776567                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4657736                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5265164                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5230820                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1315979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1315980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1315981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1315984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 160463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 163203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 279826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 283101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 285984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 286281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 286307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 286305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 286075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 286099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 286099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 286093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 286092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 286061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 286059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 286058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 286057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 286057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 169410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 166144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1061659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    632.728000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   464.180917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.817710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18159      1.71%      1.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       223437     21.05%     22.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       185883     17.51%     40.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10888      1.03%     41.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        68824      6.48%     47.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17943      1.69%     49.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        37848      3.56%     53.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8703      0.82%     53.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       489974     46.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1061659                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       286056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.406046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.179790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.549414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       286055    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        286056                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       286056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.285927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.268848                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.806453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4125      1.44%      1.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1499      0.52%      1.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           234547     81.99%     83.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3012      1.05%     85.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            40851     14.28%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1761      0.62%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              230      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        286056                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336970496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               334771136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336970496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334772480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1304.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1295.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1304.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1295.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  258334427000                       # Total gap between requests
system.mem_ctrls.avgGap                      98450.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        67072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336903424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    334771136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 259632.417562289716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1304136606.305658817291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1295882624.191228628159                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5264116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5230820                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     43624000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 312543987750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6096268863000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     41625.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     59372.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1165451.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3789526440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2014181070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18793451040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13649673600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20392525920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      63937936830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      45357959040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       167935253940                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        650.069119                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 114983102500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8626280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 134725076000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3790725960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2014814835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18799819920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13655097180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20392525920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      63931001640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      45363799200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       167947784655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        650.117625                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 114999470750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8626280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 134708707750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    258334458500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 258334458500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31734074                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31734074                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31734074                       # number of overall hits
system.cpu.icache.overall_hits::total        31734074                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          271                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            271                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          271                       # number of overall misses
system.cpu.icache.overall_misses::total           271                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27103500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27103500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27103500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27103500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31734345                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31734345                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31734345                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31734345                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100012.915129                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100012.915129                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100012.915129                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100012.915129                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          271                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          271                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          271                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          271                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     26832500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26832500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     26832500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26832500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99012.915129                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99012.915129                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99012.915129                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99012.915129                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31734074                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31734074                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          271                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           271                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27103500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27103500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31734345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31734345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100012.915129                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100012.915129                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          271                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          271                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     26832500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26832500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99012.915129                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99012.915129                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 258334458500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           233.983646                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31734345                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               271                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          117100.904059                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   233.983646                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.456999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.456999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          271                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.529297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         253875031                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        253875031                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258334458500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 258334458500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 258334458500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     83749410                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83749410                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     83749455                       # number of overall hits
system.cpu.dcache.overall_hits::total        83749455                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2631205                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2631205                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2631231                       # number of overall misses
system.cpu.dcache.overall_misses::total       2631231                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 320763194000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 320763194000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 320763194000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 320763194000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380615                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380615                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380686                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380686                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030461                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030461                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030461                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030461                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 121907.336753                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 121907.336753                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 121906.132149                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 121906.132149                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1315400                       # number of writebacks
system.cpu.dcache.writebacks::total           1315400                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1315140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1315140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1315140                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1315140                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1316065                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1316065                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1316075                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1316075                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 156813993000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 156813993000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 156815446000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 156815446000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 119153.683899                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 119153.683899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 119153.882567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 119153.882567                       # average overall mshr miss latency
system.cpu.dcache.replacements                1315563                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043826                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043826                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          203                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           203                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19106000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19106000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000099                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000099                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 94118.226601                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 94118.226601                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          182                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          182                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16868500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16868500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 92684.065934                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92684.065934                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81705584                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81705584                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2631002                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2631002                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 320744088000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 320744088000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 121909.480875                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 121909.480875                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1315119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1315119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1315883                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1315883                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 156797124500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 156797124500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 119157.344916                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 119157.344916                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           45                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            45                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.366197                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.366197                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1453000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1453000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.140845                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.140845                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       145300                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       145300                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 258334458500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.535957                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85065598                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1316075                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.635829                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            213500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.535957                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999094                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999094                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          462                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         692362107                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        692362107                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 258334458500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 258334458500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
