// Seed: 754208894
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wor id_1;
  assign id_1 = {1, id_1 / 1 - id_4};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  and primCall (id_3, id_4, id_2);
  input wire id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  output wire id_1;
  logic id_5;
  ;
  wire id_6;
  wire [1 : -1 'b0] id_7;
  logic id_8;
endmodule
