// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="compute_public_compute_public,hls_ip_2022_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=25.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=18.250000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=6654,HLS_SYN_LUT=8299,HLS_VERSION=2022_1}" *)

module compute_public (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] h;
wire   [63:0] f;
wire   [63:0] g;
wire   [31:0] logn;
wire   [63:0] tmp;
wire   [9:0] iGMb_address0;
reg    iGMb_ce0;
wire   [13:0] iGMb_q0;
wire   [31:0] ap_return;
reg   [63:0] tmp_read_reg_403;
reg   [31:0] logn_read_reg_410;
reg   [63:0] g_read_reg_415;
reg   [63:0] f_read_reg_420;
reg   [63:0] h_read_reg_425;
wire   [63:0] m_9_fu_273_p2;
reg   [63:0] m_9_reg_440;
wire   [0:0] trunc_ln831_fu_279_p1;
reg   [0:0] trunc_ln831_reg_449;
wire   [0:0] trunc_ln832_fu_283_p1;
reg   [0:0] trunc_ln832_reg_454;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_return;
reg   [0:0] targetBlock_reg_459;
wire    ap_CS_fsm_state9;
wire   [62:0] hm_fu_318_p4;
reg   [62:0] hm_reg_483;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln547_fu_312_p2;
wire   [63:0] zext_ln550_fu_328_p1;
reg   [63:0] zext_ln550_reg_488;
reg   [9:0] trunc_ln_reg_493;
wire   [62:0] trunc_ln551_fu_342_p1;
reg   [62:0] trunc_ln551_reg_498;
wire   [63:0] dt_fu_346_p2;
reg   [63:0] dt_reg_503;
wire   [62:0] i_2_fu_357_p2;
reg   [62:0] i_2_reg_513;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln552_fu_352_p2;
wire   [63:0] j1_fu_377_p2;
reg   [63:0] j1_reg_523;
wire   [63:0] add_ln552_fu_382_p2;
reg   [63:0] add_ln552_reg_528;
reg   [13:0] s_reg_533;
wire    ap_CS_fsm_state12;
wire    grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_start;
wire    grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_done;
wire    grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_idle;
wire    grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_ready;
wire    grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWVALID;
wire   [63:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWADDR;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWID;
wire   [31:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWLEN;
wire   [2:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWSIZE;
wire   [1:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWBURST;
wire   [1:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWLOCK;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWCACHE;
wire   [2:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWPROT;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWQOS;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWREGION;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWUSER;
wire    grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WVALID;
wire   [15:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WDATA;
wire   [1:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WSTRB;
wire    grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WLAST;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WID;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WUSER;
wire    grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARVALID;
wire   [63:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARADDR;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARID;
wire   [31:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARLEN;
wire   [2:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARSIZE;
wire   [1:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARBURST;
wire   [1:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARLOCK;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARCACHE;
wire   [2:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARPROT;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARQOS;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARREGION;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARUSER;
wire    grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_RREADY;
wire    grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_BREADY;
wire    grp_mq_NTT_1_1_fu_221_ap_start;
wire    grp_mq_NTT_1_1_fu_221_ap_done;
wire    grp_mq_NTT_1_1_fu_221_ap_idle;
wire    grp_mq_NTT_1_1_fu_221_ap_ready;
wire    grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWVALID;
wire   [63:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWADDR;
wire   [0:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWID;
wire   [31:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWLEN;
wire   [2:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWSIZE;
wire   [1:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWBURST;
wire   [1:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWLOCK;
wire   [3:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWCACHE;
wire   [2:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWPROT;
wire   [3:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWQOS;
wire   [3:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWREGION;
wire   [0:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWUSER;
wire    grp_mq_NTT_1_1_fu_221_m_axi_gmem_WVALID;
wire   [15:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_WDATA;
wire   [1:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_WSTRB;
wire    grp_mq_NTT_1_1_fu_221_m_axi_gmem_WLAST;
wire   [0:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_WID;
wire   [0:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_WUSER;
wire    grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARVALID;
wire   [63:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARADDR;
wire   [0:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARID;
wire   [31:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARLEN;
wire   [2:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARSIZE;
wire   [1:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARBURST;
wire   [1:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARLOCK;
wire   [3:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARCACHE;
wire   [2:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARPROT;
wire   [3:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARQOS;
wire   [3:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARREGION;
wire   [0:0] grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARUSER;
wire    grp_mq_NTT_1_1_fu_221_m_axi_gmem_RREADY;
wire    grp_mq_NTT_1_1_fu_221_m_axi_gmem_BREADY;
reg   [63:0] grp_mq_NTT_1_1_fu_221_a;
wire    grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_start;
wire    grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_done;
wire    grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_idle;
wire    grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_ready;
wire    grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWVALID;
wire   [63:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWADDR;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWID;
wire   [31:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWLEN;
wire   [2:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWSIZE;
wire   [1:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWBURST;
wire   [1:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWLOCK;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWCACHE;
wire   [2:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWPROT;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWQOS;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWREGION;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWUSER;
wire    grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WVALID;
wire   [15:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WDATA;
wire   [1:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WSTRB;
wire    grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WLAST;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WID;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WUSER;
wire    grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARVALID;
wire   [63:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARADDR;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARID;
wire   [31:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARLEN;
wire   [2:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARSIZE;
wire   [1:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARBURST;
wire   [1:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARLOCK;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARCACHE;
wire   [2:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARPROT;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARQOS;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARREGION;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARUSER;
wire    grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_RREADY;
wire    grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_BREADY;
wire    grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_start;
wire    grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_done;
wire    grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_idle;
wire    grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_ready;
wire   [30:0] grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ni_2_cast12_out;
wire    grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ni_2_cast12_out_ap_vld;
wire    grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_start;
wire    grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_done;
wire    grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_idle;
wire    grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_ready;
wire    grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWVALID;
wire   [63:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWADDR;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWID;
wire   [31:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWLEN;
wire   [2:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWSIZE;
wire   [1:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWBURST;
wire   [1:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWLOCK;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWCACHE;
wire   [2:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWPROT;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWQOS;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWREGION;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWUSER;
wire    grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WVALID;
wire   [15:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WDATA;
wire   [1:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WSTRB;
wire    grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WLAST;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WID;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WUSER;
wire    grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARVALID;
wire   [63:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARADDR;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARID;
wire   [31:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARLEN;
wire   [2:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARSIZE;
wire   [1:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARBURST;
wire   [1:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARLOCK;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARCACHE;
wire   [2:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARPROT;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARQOS;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARREGION;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARUSER;
wire    grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_RREADY;
wire    grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_BREADY;
wire    grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_start;
wire    grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_done;
wire    grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_idle;
wire    grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_ready;
wire    grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWVALID;
wire   [63:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWADDR;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWID;
wire   [31:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWLEN;
wire   [2:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWSIZE;
wire   [1:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWBURST;
wire   [1:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWLOCK;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWCACHE;
wire   [2:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWPROT;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWQOS;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWREGION;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWUSER;
wire    grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WVALID;
wire   [15:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WDATA;
wire   [1:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WSTRB;
wire    grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WLAST;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WID;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WUSER;
wire    grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARVALID;
wire   [63:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARADDR;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARID;
wire   [31:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARLEN;
wire   [2:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARSIZE;
wire   [1:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARBURST;
wire   [1:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARLOCK;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARCACHE;
wire   [2:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARPROT;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARQOS;
wire   [3:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARREGION;
wire   [0:0] grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARUSER;
wire    grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_RREADY;
wire    grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_BREADY;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg   [63:0] gmem_AWADDR;
reg   [31:0] gmem_AWLEN;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg   [15:0] gmem_WDATA;
reg   [1:0] gmem_WSTRB;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
reg   [31:0] gmem_ARLEN;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [15:0] gmem_RDATA;
wire   [9:0] gmem_RFIFONUM;
wire    gmem_BVALID;
reg    gmem_BREADY;
reg   [63:0] indvars_iv_reg_163;
wire    ap_CS_fsm_state13;
reg   [63:0] j1_4_reg_173;
reg   [62:0] i_reg_185;
reg   [0:0] ap_phi_mux_retval_0_phi_fu_200_p4;
reg   [0:0] retval_0_reg_196;
wire    ap_CS_fsm_state16;
reg    ap_block_state16_on_subcall_done;
reg    grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_start_reg;
reg   [15:0] ap_NS_fsm;
wire    ap_NS_fsm_state2;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_mq_NTT_1_1_fu_221_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state7;
reg    grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_start_reg;
wire    ap_CS_fsm_state14;
reg    grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_start_reg;
reg    grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_start_reg;
wire    ap_CS_fsm_state15;
wire   [63:0] zext_ln557_fu_372_p1;
reg   [63:0] m_fu_112;
reg   [63:0] t_fu_116;
wire   [63:0] zext_ln828_fu_269_p1;
wire   [62:0] tmp_16_fu_302_p4;
wire   [9:0] trunc_ln552_fu_363_p1;
wire   [9:0] add_ln557_fu_367_p2;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_start_reg = 1'b0;
#0 grp_mq_NTT_1_1_fu_221_ap_start_reg = 1'b0;
#0 grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_start_reg = 1'b0;
#0 grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_start_reg = 1'b0;
#0 grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_start_reg = 1'b0;
#0 grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_start_reg = 1'b0;
end

compute_public_iGMb_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
iGMb_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(iGMb_address0),
    .ce0(iGMb_ce0),
    .q0(iGMb_q0)
);

compute_public_compute_public_Pipeline_VITIS_LOOP_830_1 grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_start),
    .ap_done(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_done),
    .ap_idle(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_idle),
    .ap_ready(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_ready),
    .m_axi_gmem_AWVALID(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .m_10(m_9_reg_440),
    .f(f_read_reg_420),
    .trunc_ln831_2(trunc_ln831_reg_449),
    .tmp(tmp_read_reg_403),
    .g(g_read_reg_415),
    .trunc_ln832_2(trunc_ln832_reg_454),
    .h(h_read_reg_425)
);

compute_public_mq_NTT_1_1 grp_mq_NTT_1_1_fu_221(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_mq_NTT_1_1_fu_221_ap_start),
    .ap_done(grp_mq_NTT_1_1_fu_221_ap_done),
    .ap_idle(grp_mq_NTT_1_1_fu_221_ap_idle),
    .ap_ready(grp_mq_NTT_1_1_fu_221_ap_ready),
    .m_axi_gmem_AWVALID(grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_mq_NTT_1_1_fu_221_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_mq_NTT_1_1_fu_221_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_mq_NTT_1_1_fu_221_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_mq_NTT_1_1_fu_221_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_mq_NTT_1_1_fu_221_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_mq_NTT_1_1_fu_221_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_mq_NTT_1_1_fu_221_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_mq_NTT_1_1_fu_221_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .a(grp_mq_NTT_1_1_fu_221_a),
    .logn(logn_read_reg_410)
);

compute_public_compute_public_Pipeline_VITIS_LOOP_836_2 grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_start),
    .ap_done(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_done),
    .ap_idle(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_idle),
    .ap_ready(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_ready),
    .m_axi_gmem_AWVALID(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .m_10(m_9_reg_440),
    .h(h_read_reg_425),
    .tmp(tmp_read_reg_403),
    .ap_return(grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_return)
);

compute_public_compute_public_Pipeline_VITIS_LOOP_583_4 grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_start),
    .ap_done(grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_done),
    .ap_idle(grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_idle),
    .ap_ready(grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_ready),
    .m_10(m_9_reg_440),
    .ni_2_cast12_out(grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ni_2_cast12_out),
    .ni_2_cast12_out_ap_vld(grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ni_2_cast12_out_ap_vld)
);

compute_public_compute_public_Pipeline_VITIS_LOOP_558_3 grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_start),
    .ap_done(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_done),
    .ap_idle(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_idle),
    .ap_ready(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_ready),
    .m_axi_gmem_AWVALID(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .j1_4(j1_4_reg_173),
    .indvars_iv(indvars_iv_reg_163),
    .h(h_read_reg_425),
    .tmp_5(trunc_ln551_reg_498),
    .zext_ln557_1(s_reg_533)
);

compute_public_compute_public_Pipeline_VITIS_LOOP_586_5 grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_start),
    .ap_done(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_done),
    .ap_idle(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_idle),
    .ap_ready(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_ready),
    .m_axi_gmem_AWVALID(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .m_10(m_9_reg_440),
    .h(h_read_reg_425),
    .ni_2_cast12_reload(grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ni_2_cast12_out)
);

compute_public_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ap_return(ap_return),
    .h(h),
    .f(f),
    .g(g),
    .logn(logn),
    .tmp(tmp)
);

compute_public_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 10 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .USER_DW( 16 ),
    .USER_AW( 64 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARLEN(gmem_ARLEN),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_AWADDR),
    .I_AWLEN(gmem_AWLEN),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(gmem_WDATA),
    .I_WSTRB(gmem_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_start_reg <= 1'b1;
        end else if ((grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_ready == 1'b1)) begin
            grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln547_fu_312_p2 == 1'd1))) begin
            grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_start_reg <= 1'b1;
        end else if ((grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_ready == 1'b1)) begin
            grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_start_reg <= 1'b1;
        end else if ((grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_ready == 1'b1)) begin
            grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state2) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_start_reg <= 1'b1;
        end else if ((grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_ready == 1'b1)) begin
            grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_start_reg <= 1'b1;
        end else if ((grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_ready == 1'b1)) begin
            grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_mq_NTT_1_1_fu_221_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
            grp_mq_NTT_1_1_fu_221_ap_start_reg <= 1'b1;
        end else if ((grp_mq_NTT_1_1_fu_221_ap_ready == 1'b1)) begin
            grp_mq_NTT_1_1_fu_221_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln547_fu_312_p2 == 1'd0))) begin
        i_reg_185 <= 63'd0;
    end else if (((grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        i_reg_185 <= i_2_reg_513;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln547_fu_312_p2 == 1'd0))) begin
        indvars_iv_reg_163 <= t_fu_116;
    end else if (((grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        indvars_iv_reg_163 <= add_ln552_reg_528;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln547_fu_312_p2 == 1'd0))) begin
        j1_4_reg_173 <= 64'd0;
    end else if (((grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        j1_4_reg_173 <= j1_reg_523;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9) & (grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_return == 1'd1))) begin
        m_fu_112 <= m_9_reg_440;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln552_fu_352_p2 == 1'd1))) begin
        m_fu_112 <= zext_ln550_reg_488;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9) & (grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_return == 1'd0))) begin
        retval_0_reg_196 <= 1'd0;
    end else if (((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16) & (targetBlock_reg_459 == 1'd1))) begin
        retval_0_reg_196 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9) & (grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_return == 1'd1))) begin
        t_fu_116 <= 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln552_fu_352_p2 == 1'd1))) begin
        t_fu_116 <= dt_reg_503;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln552_fu_352_p2 == 1'd0))) begin
        add_ln552_reg_528 <= add_ln552_fu_382_p2;
        j1_reg_523 <= j1_fu_377_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln547_fu_312_p2 == 1'd0))) begin
        dt_reg_503[63 : 1] <= dt_fu_346_p2[63 : 1];
        hm_reg_483 <= {{m_fu_112[63:1]}};
        trunc_ln551_reg_498 <= trunc_ln551_fu_342_p1;
        trunc_ln_reg_493 <= {{m_fu_112[10:1]}};
        zext_ln550_reg_488[62 : 0] <= zext_ln550_fu_328_p1[62 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        f_read_reg_420 <= f;
        g_read_reg_415 <= g;
        h_read_reg_425 <= h;
        logn_read_reg_410 <= logn;
        m_9_reg_440 <= m_9_fu_273_p2;
        tmp_read_reg_403 <= tmp;
        trunc_ln831_reg_449 <= trunc_ln831_fu_279_p1;
        trunc_ln832_reg_454 <= trunc_ln832_fu_283_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        i_2_reg_513 <= i_2_fu_357_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        s_reg_533 <= iGMb_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        targetBlock_reg_459 <= grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_return;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state16_on_subcall_done)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_mq_NTT_1_1_fu_221_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_mq_NTT_1_1_fu_221_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (targetBlock_reg_459 == 1'd1))) begin
        ap_phi_mux_retval_0_phi_fu_200_p4 = 1'd1;
    end else begin
        ap_phi_mux_retval_0_phi_fu_200_p4 = retval_0_reg_196;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state16) & (targetBlock_reg_459 == 1'd1)))) begin
        gmem_ARADDR = grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_ARADDR = grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARADDR = grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_ARADDR = grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_ARADDR = grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARADDR;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state16) & (targetBlock_reg_459 == 1'd1)))) begin
        gmem_ARLEN = grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_ARLEN = grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARLEN = grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_ARLEN = grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_ARLEN = grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARLEN;
    end else begin
        gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state16) & (targetBlock_reg_459 == 1'd1)))) begin
        gmem_ARVALID = grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_ARVALID = grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARVALID = grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_ARVALID = grp_mq_NTT_1_1_fu_221_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_ARVALID = grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state16) & (targetBlock_reg_459 == 1'd1)))) begin
        gmem_AWADDR = grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_AWADDR = grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_AWADDR = grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_AWADDR = grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_AWADDR = grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWADDR;
    end else begin
        gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state16) & (targetBlock_reg_459 == 1'd1)))) begin
        gmem_AWLEN = grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_AWLEN = grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_AWLEN = grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_AWLEN = grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_AWLEN = grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWLEN;
    end else begin
        gmem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state16) & (targetBlock_reg_459 == 1'd1)))) begin
        gmem_AWVALID = grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_AWVALID = grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_AWVALID = grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_AWVALID = grp_mq_NTT_1_1_fu_221_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_AWVALID = grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_AWVALID;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state16) & (targetBlock_reg_459 == 1'd1)))) begin
        gmem_BREADY = grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_BREADY = grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_BREADY = grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_BREADY = grp_mq_NTT_1_1_fu_221_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_BREADY = grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_BREADY;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state16) & (targetBlock_reg_459 == 1'd1)))) begin
        gmem_RREADY = grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_RREADY = grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_RREADY = grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_RREADY = grp_mq_NTT_1_1_fu_221_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_RREADY = grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state16) & (targetBlock_reg_459 == 1'd1)))) begin
        gmem_WDATA = grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_WDATA = grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_WDATA = grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_WDATA = grp_mq_NTT_1_1_fu_221_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_WDATA = grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WDATA;
    end else begin
        gmem_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state16) & (targetBlock_reg_459 == 1'd1)))) begin
        gmem_WSTRB = grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_WSTRB = grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_WSTRB = grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_WSTRB = grp_mq_NTT_1_1_fu_221_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_WSTRB = grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WSTRB;
    end else begin
        gmem_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state16) & (targetBlock_reg_459 == 1'd1)))) begin
        gmem_WVALID = grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem_WVALID = grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_WVALID = grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_WVALID = grp_mq_NTT_1_1_fu_221_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_WVALID = grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_m_axi_gmem_WVALID;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_mq_NTT_1_1_fu_221_a = tmp_read_reg_403;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_mq_NTT_1_1_fu_221_a = h_read_reg_425;
    end else begin
        grp_mq_NTT_1_1_fu_221_a = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        iGMb_ce0 = 1'b1;
    end else begin
        iGMb_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_mq_NTT_1_1_fu_221_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_mq_NTT_1_1_fu_221_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9) & (grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_return == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9) & (grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_return == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln547_fu_312_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln552_fu_352_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln552_fu_382_p2 = (dt_reg_503 + indvars_iv_reg_163);

assign add_ln557_fu_367_p2 = (trunc_ln552_fu_363_p1 + trunc_ln_reg_493);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state2 = ap_NS_fsm[32'd1];

always @ (*) begin
    ap_block_state16_on_subcall_done = ((grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_done == 1'b0) & (targetBlock_reg_459 == 1'd1));
end

assign ap_return = ap_phi_mux_retval_0_phi_fu_200_p4;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign dt_fu_346_p2 = t_fu_116 << 64'd1;

assign grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_start = grp_compute_public_Pipeline_VITIS_LOOP_558_3_fu_246_ap_start_reg;

assign grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_start = grp_compute_public_Pipeline_VITIS_LOOP_583_4_fu_240_ap_start_reg;

assign grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_start = grp_compute_public_Pipeline_VITIS_LOOP_586_5_fu_260_ap_start_reg;

assign grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_start = grp_compute_public_Pipeline_VITIS_LOOP_830_1_fu_208_ap_start_reg;

assign grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_start = grp_compute_public_Pipeline_VITIS_LOOP_836_2_fu_231_ap_start_reg;

assign grp_mq_NTT_1_1_fu_221_ap_start = grp_mq_NTT_1_1_fu_221_ap_start_reg;

assign hm_fu_318_p4 = {{m_fu_112[63:1]}};

assign iGMb_address0 = zext_ln557_fu_372_p1;

assign i_2_fu_357_p2 = (i_reg_185 + 63'd1);

assign icmp_ln547_fu_312_p2 = ((tmp_16_fu_302_p4 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln552_fu_352_p2 = ((i_reg_185 == hm_reg_483) ? 1'b1 : 1'b0);

assign j1_fu_377_p2 = (dt_reg_503 + j1_4_reg_173);

assign m_9_fu_273_p2 = 64'd1 << zext_ln828_fu_269_p1;

assign tmp_16_fu_302_p4 = {{m_fu_112[63:1]}};

assign trunc_ln551_fu_342_p1 = t_fu_116[62:0];

assign trunc_ln552_fu_363_p1 = i_reg_185[9:0];

assign trunc_ln831_fu_279_p1 = f[0:0];

assign trunc_ln832_fu_283_p1 = g[0:0];

assign zext_ln550_fu_328_p1 = hm_fu_318_p4;

assign zext_ln557_fu_372_p1 = add_ln557_fu_367_p2;

assign zext_ln828_fu_269_p1 = logn;

always @ (posedge ap_clk) begin
    zext_ln550_reg_488[63] <= 1'b0;
    dt_reg_503[0] <= 1'b0;
end

endmodule //compute_public
