
Probe_LA_v5_calibrate_table.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b79c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a8  0800b8a8  0800b8a8  0001b8a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba50  0800ba50  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  0800ba50  0800ba50  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ba50  0800ba50  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba50  0800ba50  0001ba50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ba54  0800ba54  0001ba54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800ba58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013b8  200001f8  0800bc4c  000201f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200015b0  0800bc4c  000215b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f536  00000000  00000000  0002021d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000049ce  00000000  00000000  0003f753  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016c8  00000000  00000000  00044128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014c0  00000000  00000000  000457f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d3a5  00000000  00000000  00046cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ba1f  00000000  00000000  00064055  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000976c5  00000000  00000000  0007fa74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00117139  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006664  00000000  00000000  0011718c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001f8 	.word	0x200001f8
 8000128:	00000000 	.word	0x00000000
 800012c:	0800b890 	.word	0x0800b890

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001fc 	.word	0x200001fc
 8000148:	0800b890 	.word	0x0800b890

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <ToggleLDAC>:
// Подключение заголовочного файла
#include <DAC_AD5322.h>

//--------------------------------------------------------------------------
// Необходим для загрузки значений в ЦАП
void ToggleLDAC() {
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AD5312_LDAC_GPIO_Port, AD5312_LDAC_Pin, GPIO_PIN_RESET);
 8000160:	2200      	movs	r2, #0
 8000162:	2102      	movs	r1, #2
 8000164:	4804      	ldr	r0, [pc, #16]	; (8000178 <ToggleLDAC+0x1c>)
 8000166:	f003 f87e 	bl	8003266 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD5312_LDAC_GPIO_Port, AD5312_LDAC_Pin, GPIO_PIN_SET);
 800016a:	2201      	movs	r2, #1
 800016c:	2102      	movs	r1, #2
 800016e:	4802      	ldr	r0, [pc, #8]	; (8000178 <ToggleLDAC+0x1c>)
 8000170:	f003 f879 	bl	8003266 <HAL_GPIO_WritePin>
}
 8000174:	bf00      	nop
 8000176:	bd80      	pop	{r7, pc}
 8000178:	40010800 	.word	0x40010800

0800017c <SendSPI>:
//--------------------------------------------------------------------------
void SendSPI(SPI_HandleTypeDef *pSPI,uint16_t out){
 800017c:	b580      	push	{r7, lr}
 800017e:	b082      	sub	sp, #8
 8000180:	af00      	add	r7, sp, #0
 8000182:	6078      	str	r0, [r7, #4]
 8000184:	460b      	mov	r3, r1
 8000186:	807b      	strh	r3, [r7, #2]

  	HAL_GPIO_WritePin(AD5312_SYNC_GPIO_Port, AD5312_SYNC_Pin, GPIO_PIN_RESET);
 8000188:	2200      	movs	r2, #0
 800018a:	2110      	movs	r1, #16
 800018c:	4808      	ldr	r0, [pc, #32]	; (80001b0 <SendSPI+0x34>)
 800018e:	f003 f86a 	bl	8003266 <HAL_GPIO_WritePin>

  	// Передача значений в цап
  	//out	= 0b0100000111111111;
  	HAL_SPI_Transmit(pSPI, (uint8_t*)(&out), 1, 1);
 8000192:	1cb9      	adds	r1, r7, #2
 8000194:	2301      	movs	r3, #1
 8000196:	2201      	movs	r2, #1
 8000198:	6878      	ldr	r0, [r7, #4]
 800019a:	f005 fa11 	bl	80055c0 <HAL_SPI_Transmit>

  	// запепрет передачи CS
  	HAL_GPIO_WritePin(AD5312_SYNC_GPIO_Port, AD5312_SYNC_Pin, GPIO_PIN_SET);
 800019e:	2201      	movs	r2, #1
 80001a0:	2110      	movs	r1, #16
 80001a2:	4803      	ldr	r0, [pc, #12]	; (80001b0 <SendSPI+0x34>)
 80001a4:	f003 f85f 	bl	8003266 <HAL_GPIO_WritePin>

}
 80001a8:	bf00      	nop
 80001aa:	3708      	adds	r7, #8
 80001ac:	46bd      	mov	sp, r7
 80001ae:	bd80      	pop	{r7, pc}
 80001b0:	40010800 	.word	0x40010800

080001b4 <DAC_AD5322_Ch2>:
  	SendSPI(pSPI,out);
  	ToggleLDAC();
}
//--------------------------------------------------------------------------
// Запуск цифро-аналогового преобразования канала В
void DAC_AD5322_Ch2(SPI_HandleTypeDef *pSPI, uint16_t data_ch2) {
 80001b4:	b580      	push	{r7, lr}
 80001b6:	b086      	sub	sp, #24
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	6078      	str	r0, [r7, #4]
 80001bc:	460b      	mov	r3, r1
 80001be:	807b      	strh	r3, [r7, #2]

	if (data_ch2 > 0x0FFF)	data_ch2	= 0x0FFF;
 80001c0:	887b      	ldrh	r3, [r7, #2]
 80001c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80001c6:	d302      	bcc.n	80001ce <DAC_AD5322_Ch2+0x1a>
 80001c8:	f640 73ff 	movw	r3, #4095	; 0xfff
 80001cc:	807b      	strh	r3, [r7, #2]

  	uint16_t chan 		= 1;	// bit 15: 0 для канала A, 1 для канала B.
 80001ce:	2301      	movs	r3, #1
 80001d0:	82fb      	strh	r3, [r7, #22]
  	uint16_t bufferVref = 1;	// bit 14: усилитель VREF?
 80001d2:	2301      	movs	r3, #1
 80001d4:	82bb      	strh	r3, [r7, #20]
  	uint16_t PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 80001d6:	2300      	movs	r3, #0
 80001d8:	827b      	strh	r3, [r7, #18]
  	uint16_t PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes   0  Normal Operation
 80001da:	2300      	movs	r3, #0
 80001dc:	823b      	strh	r3, [r7, #16]
  	uint16_t out, tv;

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 80001de:	8afb      	ldrh	r3, [r7, #22]
 80001e0:	03db      	lsls	r3, r3, #15
 80001e2:	b21a      	sxth	r2, r3
 80001e4:	8abb      	ldrh	r3, [r7, #20]
 80001e6:	039b      	lsls	r3, r3, #14
 80001e8:	b21b      	sxth	r3, r3
 80001ea:	4313      	orrs	r3, r2
 80001ec:	b21a      	sxth	r2, r3
 80001ee:	8a7b      	ldrh	r3, [r7, #18]
 80001f0:	035b      	lsls	r3, r3, #13
 80001f2:	b21b      	sxth	r3, r3
 80001f4:	4313      	orrs	r3, r2
 80001f6:	b21a      	sxth	r2, r3
 80001f8:	8a3b      	ldrh	r3, [r7, #16]
 80001fa:	031b      	lsls	r3, r3, #12
 80001fc:	b21b      	sxth	r3, r3
 80001fe:	4313      	orrs	r3, r2
 8000200:	b21b      	sxth	r3, r3
 8000202:	81fb      	strh	r3, [r7, #14]
  	out = (tv & 0xF000) | (data_ch2 & 0x0FFF);
 8000204:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000208:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800020c:	f023 030f 	bic.w	r3, r3, #15
 8000210:	b21a      	sxth	r2, r3
 8000212:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000216:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800021a:	b21b      	sxth	r3, r3
 800021c:	4313      	orrs	r3, r2
 800021e:	b21b      	sxth	r3, r3
 8000220:	81bb      	strh	r3, [r7, #12]
  	SendSPI(pSPI,out);
 8000222:	89bb      	ldrh	r3, [r7, #12]
 8000224:	4619      	mov	r1, r3
 8000226:	6878      	ldr	r0, [r7, #4]
 8000228:	f7ff ffa8 	bl	800017c <SendSPI>
  	SendSPI(pSPI,out);
 800022c:	89bb      	ldrh	r3, [r7, #12]
 800022e:	4619      	mov	r1, r3
 8000230:	6878      	ldr	r0, [r7, #4]
 8000232:	f7ff ffa3 	bl	800017c <SendSPI>
  	ToggleLDAC();
 8000236:	f7ff ff91 	bl	800015c <ToggleLDAC>
}
 800023a:	bf00      	nop
 800023c:	3718      	adds	r7, #24
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}

08000242 <DAC_AD5322_Ch1Ch2>:
//--------------------------------------------------------------------------
void DAC_AD5322_Ch1Ch2(SPI_HandleTypeDef *pSPI, uint16_t data_ch1, uint16_t data_ch2) {
 8000242:	b580      	push	{r7, lr}
 8000244:	b086      	sub	sp, #24
 8000246:	af00      	add	r7, sp, #0
 8000248:	6078      	str	r0, [r7, #4]
 800024a:	460b      	mov	r3, r1
 800024c:	807b      	strh	r3, [r7, #2]
 800024e:	4613      	mov	r3, r2
 8000250:	803b      	strh	r3, [r7, #0]

	if (data_ch1 > 0x0FFF)	data_ch1	= 0x0FFF;
 8000252:	887b      	ldrh	r3, [r7, #2]
 8000254:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000258:	d302      	bcc.n	8000260 <DAC_AD5322_Ch1Ch2+0x1e>
 800025a:	f640 73ff 	movw	r3, #4095	; 0xfff
 800025e:	807b      	strh	r3, [r7, #2]
	if (data_ch2 > 0x0FFF)	data_ch2	= 0x0FFF;
 8000260:	883b      	ldrh	r3, [r7, #0]
 8000262:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000266:	d302      	bcc.n	800026e <DAC_AD5322_Ch1Ch2+0x2c>
 8000268:	f640 73ff 	movw	r3, #4095	; 0xfff
 800026c:	803b      	strh	r3, [r7, #0]

  	uint16_t chan 		= 0;	// bit 15: 0 для канала A, 1 для канала B.
 800026e:	2300      	movs	r3, #0
 8000270:	82fb      	strh	r3, [r7, #22]
  	uint16_t bufferVref = 1;	// bit 14: усилитель VREF?
 8000272:	2301      	movs	r3, #1
 8000274:	82bb      	strh	r3, [r7, #20]
  	uint16_t PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 8000276:	2300      	movs	r3, #0
 8000278:	827b      	strh	r3, [r7, #18]
  	uint16_t PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes    0  Normal Operation
 800027a:	2300      	movs	r3, #0
 800027c:	823b      	strh	r3, [r7, #16]
  	uint16_t out, tv;

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 800027e:	8afb      	ldrh	r3, [r7, #22]
 8000280:	03db      	lsls	r3, r3, #15
 8000282:	b21a      	sxth	r2, r3
 8000284:	8abb      	ldrh	r3, [r7, #20]
 8000286:	039b      	lsls	r3, r3, #14
 8000288:	b21b      	sxth	r3, r3
 800028a:	4313      	orrs	r3, r2
 800028c:	b21a      	sxth	r2, r3
 800028e:	8a7b      	ldrh	r3, [r7, #18]
 8000290:	035b      	lsls	r3, r3, #13
 8000292:	b21b      	sxth	r3, r3
 8000294:	4313      	orrs	r3, r2
 8000296:	b21a      	sxth	r2, r3
 8000298:	8a3b      	ldrh	r3, [r7, #16]
 800029a:	031b      	lsls	r3, r3, #12
 800029c:	b21b      	sxth	r3, r3
 800029e:	4313      	orrs	r3, r2
 80002a0:	b21b      	sxth	r3, r3
 80002a2:	81fb      	strh	r3, [r7, #14]
	out = (tv & 0xF000) | (data_ch1 & 0x0FFF);
 80002a4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80002a8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80002ac:	f023 030f 	bic.w	r3, r3, #15
 80002b0:	b21a      	sxth	r2, r3
 80002b2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80002b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80002ba:	b21b      	sxth	r3, r3
 80002bc:	4313      	orrs	r3, r2
 80002be:	b21b      	sxth	r3, r3
 80002c0:	81bb      	strh	r3, [r7, #12]

  	SendSPI(pSPI,out);
 80002c2:	89bb      	ldrh	r3, [r7, #12]
 80002c4:	4619      	mov	r1, r3
 80002c6:	6878      	ldr	r0, [r7, #4]
 80002c8:	f7ff ff58 	bl	800017c <SendSPI>
  	SendSPI(pSPI,out);
 80002cc:	89bb      	ldrh	r3, [r7, #12]
 80002ce:	4619      	mov	r1, r3
 80002d0:	6878      	ldr	r0, [r7, #4]
 80002d2:	f7ff ff53 	bl	800017c <SendSPI>
  	//--------------------------------------------------------------------------
  	chan 		= 1;	// bit 15: 0 для канала A, 1 для канала B.
 80002d6:	2301      	movs	r3, #1
 80002d8:	82fb      	strh	r3, [r7, #22]
  	bufferVref 	= 1;	// bit 14: усилитель VREF?
 80002da:	2301      	movs	r3, #1
 80002dc:	82bb      	strh	r3, [r7, #20]
  	PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 80002de:	2300      	movs	r3, #0
 80002e0:	827b      	strh	r3, [r7, #18]
  	PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes    0  Normal Operation
 80002e2:	2300      	movs	r3, #0
 80002e4:	823b      	strh	r3, [r7, #16]

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 80002e6:	8afb      	ldrh	r3, [r7, #22]
 80002e8:	03db      	lsls	r3, r3, #15
 80002ea:	b21a      	sxth	r2, r3
 80002ec:	8abb      	ldrh	r3, [r7, #20]
 80002ee:	039b      	lsls	r3, r3, #14
 80002f0:	b21b      	sxth	r3, r3
 80002f2:	4313      	orrs	r3, r2
 80002f4:	b21a      	sxth	r2, r3
 80002f6:	8a7b      	ldrh	r3, [r7, #18]
 80002f8:	035b      	lsls	r3, r3, #13
 80002fa:	b21b      	sxth	r3, r3
 80002fc:	4313      	orrs	r3, r2
 80002fe:	b21a      	sxth	r2, r3
 8000300:	8a3b      	ldrh	r3, [r7, #16]
 8000302:	031b      	lsls	r3, r3, #12
 8000304:	b21b      	sxth	r3, r3
 8000306:	4313      	orrs	r3, r2
 8000308:	b21b      	sxth	r3, r3
 800030a:	81fb      	strh	r3, [r7, #14]
  	out = (tv & 0xF000) | (data_ch2 & 0x0FFF);
 800030c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000310:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000314:	f023 030f 	bic.w	r3, r3, #15
 8000318:	b21a      	sxth	r2, r3
 800031a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800031e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000322:	b21b      	sxth	r3, r3
 8000324:	4313      	orrs	r3, r2
 8000326:	b21b      	sxth	r3, r3
 8000328:	81bb      	strh	r3, [r7, #12]
  	SendSPI(pSPI,out);
 800032a:	89bb      	ldrh	r3, [r7, #12]
 800032c:	4619      	mov	r1, r3
 800032e:	6878      	ldr	r0, [r7, #4]
 8000330:	f7ff ff24 	bl	800017c <SendSPI>
  	SendSPI(pSPI,out);
 8000334:	89bb      	ldrh	r3, [r7, #12]
 8000336:	4619      	mov	r1, r3
 8000338:	6878      	ldr	r0, [r7, #4]
 800033a:	f7ff ff1f 	bl	800017c <SendSPI>
  	ToggleLDAC();
 800033e:	f7ff ff0d 	bl	800015c <ToggleLDAC>
}
 8000342:	bf00      	nop
 8000344:	3718      	adds	r7, #24
 8000346:	46bd      	mov	sp, r7
 8000348:	bd80      	pop	{r7, pc}
	...

0800034c <flash_fill_calibTable>:
/*---------------------------------------------------------------------------*/
/*
 * @brief   Test function
 */
void flash_fill_calibTable(void)
{
 800034c:	b480      	push	{r7}
 800034e:	b083      	sub	sp, #12
 8000350:	af00      	add	r7, sp, #0
    for (uint16_t i = 0; i < 254; ++i) {
 8000352:	2300      	movs	r3, #0
 8000354:	80fb      	strh	r3, [r7, #6]
 8000356:	e007      	b.n	8000368 <flash_fill_calibTable+0x1c>
        DevNVRAM.sector.data[i] = i;
 8000358:	88fb      	ldrh	r3, [r7, #6]
 800035a:	88fa      	ldrh	r2, [r7, #6]
 800035c:	490b      	ldr	r1, [pc, #44]	; (800038c <flash_fill_calibTable+0x40>)
 800035e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint16_t i = 0; i < 254; ++i) {
 8000362:	88fb      	ldrh	r3, [r7, #6]
 8000364:	3301      	adds	r3, #1
 8000366:	80fb      	strh	r3, [r7, #6]
 8000368:	88fb      	ldrh	r3, [r7, #6]
 800036a:	2bfd      	cmp	r3, #253	; 0xfd
 800036c:	d9f4      	bls.n	8000358 <flash_fill_calibTable+0xc>
    }
    DevNVRAM.sector.CheckSum = 0xAAAAAAAA;
 800036e:	4b07      	ldr	r3, [pc, #28]	; (800038c <flash_fill_calibTable+0x40>)
 8000370:	f04f 32aa 	mov.w	r2, #2863311530	; 0xaaaaaaaa
 8000374:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
    DevNVRAM.sector.NWrite = 0;
 8000378:	4b04      	ldr	r3, [pc, #16]	; (800038c <flash_fill_calibTable+0x40>)
 800037a:	2200      	movs	r2, #0
 800037c:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8
}
 8000380:	bf00      	nop
 8000382:	370c      	adds	r7, #12
 8000384:	46bd      	mov	sp, r7
 8000386:	bc80      	pop	{r7}
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop
 800038c:	200004f4 	.word	0x200004f4

08000390 <flash_write_calibTable>:
/*
 * @brief   Write calibration table into flash memory
 * @retval  HAL Status
 */
HAL_StatusTypeDef flash_write_calibTable(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b088      	sub	sp, #32
 8000394:	af00      	add	r7, sp, #0
    /* Create some variables */
    volatile uint32_t   addr    = FLASH_TABLE_START_ADDR;
 8000396:	4b45      	ldr	r3, [pc, #276]	; (80004ac <flash_write_calibTable+0x11c>)
 8000398:	617b      	str	r3, [r7, #20]
    uint32_t            err     = 0;
 800039a:	2300      	movs	r3, #0
 800039c:	613b      	str	r3, [r7, #16]
    uint32_t            index   = 0;
 800039e:	2300      	movs	r3, #0
 80003a0:	61fb      	str	r3, [r7, #28]
    uint8_t             status  = HAL_OK;
 80003a2:	2300      	movs	r3, #0
 80003a4:	76fb      	strb	r3, [r7, #27]

    /* Compare flash and ram content */
    while ( addr < FLASH_TABLE_STOP_ADDR ) {
 80003a6:	e010      	b.n	80003ca <flash_write_calibTable+0x3a>
        if ( DevNVRAM.data32[index] != *(uint32_t *)addr ) {
 80003a8:	4a41      	ldr	r2, [pc, #260]	; (80004b0 <flash_write_calibTable+0x120>)
 80003aa:	69fb      	ldr	r3, [r7, #28]
 80003ac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80003b0:	697b      	ldr	r3, [r7, #20]
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	429a      	cmp	r2, r3
 80003b6:	d002      	beq.n	80003be <flash_write_calibTable+0x2e>
            ++err;
 80003b8:	693b      	ldr	r3, [r7, #16]
 80003ba:	3301      	adds	r3, #1
 80003bc:	613b      	str	r3, [r7, #16]
        }
        index += 1;
 80003be:	69fb      	ldr	r3, [r7, #28]
 80003c0:	3301      	adds	r3, #1
 80003c2:	61fb      	str	r3, [r7, #28]
        addr += 4;
 80003c4:	697b      	ldr	r3, [r7, #20]
 80003c6:	3304      	adds	r3, #4
 80003c8:	617b      	str	r3, [r7, #20]
    while ( addr < FLASH_TABLE_STOP_ADDR ) {
 80003ca:	697b      	ldr	r3, [r7, #20]
 80003cc:	4a39      	ldr	r2, [pc, #228]	; (80004b4 <flash_write_calibTable+0x124>)
 80003ce:	4293      	cmp	r3, r2
 80003d0:	d9ea      	bls.n	80003a8 <flash_write_calibTable+0x18>
    }

    /* If there are differencies -> write new data in flash */
    if (err > 0) {
 80003d2:	693b      	ldr	r3, [r7, #16]
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d063      	beq.n	80004a0 <flash_write_calibTable+0x110>
        /* Unlock flash */
        if ( HAL_FLASH_Unlock() != HAL_OK ) {
 80003d8:	f002 fc1a 	bl	8002c10 <HAL_FLASH_Unlock>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d003      	beq.n	80003ea <flash_write_calibTable+0x5a>
            status = HAL_ERROR;
 80003e2:	2301      	movs	r3, #1
 80003e4:	76fb      	strb	r3, [r7, #27]
            return status;
 80003e6:	7efb      	ldrb	r3, [r7, #27]
 80003e8:	e05b      	b.n	80004a2 <flash_write_calibTable+0x112>
        }

        /* Erase flash */
        FLASH_EraseInitTypeDef EraseInitStruct = {
 80003ea:	463b      	mov	r3, r7
 80003ec:	2200      	movs	r2, #0
 80003ee:	601a      	str	r2, [r3, #0]
 80003f0:	605a      	str	r2, [r3, #4]
 80003f2:	609a      	str	r2, [r3, #8]
 80003f4:	60da      	str	r2, [r3, #12]
 80003f6:	4b2d      	ldr	r3, [pc, #180]	; (80004ac <flash_write_calibTable+0x11c>)
 80003f8:	60bb      	str	r3, [r7, #8]
 80003fa:	2301      	movs	r3, #1
 80003fc:	60fb      	str	r3, [r7, #12]
                .TypeErase      = FLASH_TYPEERASE_PAGES,
                .PageAddress    = FLASH_TABLE_START_ADDR,
                .NbPages        = 1
        };
        if ( HAL_FLASHEx_Erase(&EraseInitStruct, &err) != HAL_OK ) {
 80003fe:	f107 0210 	add.w	r2, r7, #16
 8000402:	463b      	mov	r3, r7
 8000404:	4611      	mov	r1, r2
 8000406:	4618      	mov	r0, r3
 8000408:	f002 fcea 	bl	8002de0 <HAL_FLASHEx_Erase>
 800040c:	4603      	mov	r3, r0
 800040e:	2b00      	cmp	r3, #0
 8000410:	d003      	beq.n	800041a <flash_write_calibTable+0x8a>
            status = HAL_ERROR;
 8000412:	2301      	movs	r3, #1
 8000414:	76fb      	strb	r3, [r7, #27]
            return status;
 8000416:	7efb      	ldrb	r3, [r7, #27]
 8000418:	e043      	b.n	80004a2 <flash_write_calibTable+0x112>
        }
        if ( err != 0xFFFFFFFF ) {
 800041a:	693b      	ldr	r3, [r7, #16]
 800041c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000420:	d003      	beq.n	800042a <flash_write_calibTable+0x9a>
            status = HAL_ERROR;
 8000422:	2301      	movs	r3, #1
 8000424:	76fb      	strb	r3, [r7, #27]
            return status;
 8000426:	7efb      	ldrb	r3, [r7, #27]
 8000428:	e03b      	b.n	80004a2 <flash_write_calibTable+0x112>
        }

        /* Reset variables */
        addr    = FLASH_TABLE_START_ADDR;
 800042a:	4b20      	ldr	r3, [pc, #128]	; (80004ac <flash_write_calibTable+0x11c>)
 800042c:	617b      	str	r3, [r7, #20]
        err     = 0;
 800042e:	2300      	movs	r3, #0
 8000430:	613b      	str	r3, [r7, #16]
        index   = 0;
 8000432:	2300      	movs	r3, #0
 8000434:	61fb      	str	r3, [r7, #28]
        /* Increase number of rewritings */
        DevNVRAM.sector.NWrite += 1;
 8000436:	4b1e      	ldr	r3, [pc, #120]	; (80004b0 <flash_write_calibTable+0x120>)
 8000438:	f8d3 33f8 	ldr.w	r3, [r3, #1016]	; 0x3f8
 800043c:	3301      	adds	r3, #1
 800043e:	4a1c      	ldr	r2, [pc, #112]	; (80004b0 <flash_write_calibTable+0x120>)
 8000440:	f8c2 33f8 	str.w	r3, [r2, #1016]	; 0x3f8
        /* Calculate calibration table checksum */
        DevNVRAM.sector.CheckSum = HAL_CRC_Calculate( &hcrc,
 8000444:	22fe      	movs	r2, #254	; 0xfe
 8000446:	491a      	ldr	r1, [pc, #104]	; (80004b0 <flash_write_calibTable+0x120>)
 8000448:	481b      	ldr	r0, [pc, #108]	; (80004b8 <flash_write_calibTable+0x128>)
 800044a:	f002 fb3e 	bl	8002aca <HAL_CRC_Calculate>
 800044e:	4603      	mov	r3, r0
 8000450:	4a17      	ldr	r2, [pc, #92]	; (80004b0 <flash_write_calibTable+0x120>)
 8000452:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
                                                      (uint32_t*)&DevNVRAM.calibration_table,
                                                      (sizeof(DevNVRAM.calibration_table)/4) );
        /* Write flash */
        while (addr < FLASH_TABLE_STOP_ADDR) {
 8000456:	e01d      	b.n	8000494 <flash_write_calibTable+0x104>
            if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, addr, DevNVRAM.data32[index]) != HAL_OK) {
 8000458:	6979      	ldr	r1, [r7, #20]
 800045a:	4a15      	ldr	r2, [pc, #84]	; (80004b0 <flash_write_calibTable+0x120>)
 800045c:	69fb      	ldr	r3, [r7, #28]
 800045e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000462:	461a      	mov	r2, r3
 8000464:	f04f 0300 	mov.w	r3, #0
 8000468:	2002      	movs	r0, #2
 800046a:	f002 fb61 	bl	8002b30 <HAL_FLASH_Program>
 800046e:	4603      	mov	r3, r0
 8000470:	2b00      	cmp	r3, #0
 8000472:	d002      	beq.n	800047a <flash_write_calibTable+0xea>
                err++;
 8000474:	693b      	ldr	r3, [r7, #16]
 8000476:	3301      	adds	r3, #1
 8000478:	613b      	str	r3, [r7, #16]
            }
            index += 1;
 800047a:	69fb      	ldr	r3, [r7, #28]
 800047c:	3301      	adds	r3, #1
 800047e:	61fb      	str	r3, [r7, #28]
            addr += 4;
 8000480:	697b      	ldr	r3, [r7, #20]
 8000482:	3304      	adds	r3, #4
 8000484:	617b      	str	r3, [r7, #20]
            /* Wait until flash is busy */
            while ( (FLASH->SR & FLASH_SR_BSY) != 0 )
 8000486:	bf00      	nop
 8000488:	4b0c      	ldr	r3, [pc, #48]	; (80004bc <flash_write_calibTable+0x12c>)
 800048a:	68db      	ldr	r3, [r3, #12]
 800048c:	f003 0301 	and.w	r3, r3, #1
 8000490:	2b00      	cmp	r3, #0
 8000492:	d1f9      	bne.n	8000488 <flash_write_calibTable+0xf8>
        while (addr < FLASH_TABLE_STOP_ADDR) {
 8000494:	697b      	ldr	r3, [r7, #20]
 8000496:	4a07      	ldr	r2, [pc, #28]	; (80004b4 <flash_write_calibTable+0x124>)
 8000498:	4293      	cmp	r3, r2
 800049a:	d9dd      	bls.n	8000458 <flash_write_calibTable+0xc8>
                ;
        }
        /* Lock flash */
        HAL_FLASH_Lock();
 800049c:	f002 fbde 	bl	8002c5c <HAL_FLASH_Lock>
    }
    return status;
 80004a0:	7efb      	ldrb	r3, [r7, #27]
}
 80004a2:	4618      	mov	r0, r3
 80004a4:	3720      	adds	r7, #32
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	bf00      	nop
 80004ac:	0801fc00 	.word	0x0801fc00
 80004b0:	200004f4 	.word	0x200004f4
 80004b4:	0801ffff 	.word	0x0801ffff
 80004b8:	200008f4 	.word	0x200008f4
 80004bc:	40022000 	.word	0x40022000

080004c0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80004c0:	b480      	push	{r7}
 80004c2:	b083      	sub	sp, #12
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80004c8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004cc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80004d0:	f003 0301 	and.w	r3, r3, #1
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d013      	beq.n	8000500 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80004d8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004dc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80004e0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d00b      	beq.n	8000500 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80004e8:	e000      	b.n	80004ec <ITM_SendChar+0x2c>
    {
      __NOP();
 80004ea:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80004ec:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d0f9      	beq.n	80004ea <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80004f6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004fa:	687a      	ldr	r2, [r7, #4]
 80004fc:	b2d2      	uxtb	r2, r2
 80004fe:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000500:	687b      	ldr	r3, [r7, #4]
}
 8000502:	4618      	mov	r0, r3
 8000504:	370c      	adds	r7, #12
 8000506:	46bd      	mov	sp, r7
 8000508:	bc80      	pop	{r7}
 800050a:	4770      	bx	lr

0800050c <DWT_Init>:
#define SCB_DEMCR   *(volatile unsigned long *)0xE000EDFC

/******************************************************************************/
/* inline func */
__STATIC_INLINE void DWT_Init(void)
{
 800050c:	b480      	push	{r7}
 800050e:	af00      	add	r7, sp, #0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // разрешаем использовать счётчик
 8000510:	4b07      	ldr	r3, [pc, #28]	; (8000530 <DWT_Init+0x24>)
 8000512:	68db      	ldr	r3, [r3, #12]
 8000514:	4a06      	ldr	r2, [pc, #24]	; (8000530 <DWT_Init+0x24>)
 8000516:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800051a:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;   // запускаем счётчик
 800051c:	4b05      	ldr	r3, [pc, #20]	; (8000534 <DWT_Init+0x28>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	4a04      	ldr	r2, [pc, #16]	; (8000534 <DWT_Init+0x28>)
 8000522:	f043 0301 	orr.w	r3, r3, #1
 8000526:	6013      	str	r3, [r2, #0]
}
 8000528:	bf00      	nop
 800052a:	46bd      	mov	sp, r7
 800052c:	bc80      	pop	{r7}
 800052e:	4770      	bx	lr
 8000530:	e000edf0 	.word	0xe000edf0
 8000534:	e0001000 	.word	0xe0001000

08000538 <_write>:
static void MX_CRC_Init(void);
/* USER CODE BEGIN PFP */
//**************************************************************************
#if DEBUG_SWO
int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b086      	sub	sp, #24
 800053c:	af00      	add	r7, sp, #0
 800053e:	60f8      	str	r0, [r7, #12]
 8000540:	60b9      	str	r1, [r7, #8]
 8000542:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++)
 8000544:	2300      	movs	r3, #0
 8000546:	617b      	str	r3, [r7, #20]
 8000548:	e009      	b.n	800055e <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 800054a:	68bb      	ldr	r3, [r7, #8]
 800054c:	1c5a      	adds	r2, r3, #1
 800054e:	60ba      	str	r2, [r7, #8]
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	4618      	mov	r0, r3
 8000554:	f7ff ffb4 	bl	80004c0 <ITM_SendChar>
	for (int i = 0; i < len; i++)
 8000558:	697b      	ldr	r3, [r7, #20]
 800055a:	3301      	adds	r3, #1
 800055c:	617b      	str	r3, [r7, #20]
 800055e:	697a      	ldr	r2, [r7, #20]
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	429a      	cmp	r2, r3
 8000564:	dbf1      	blt.n	800054a <_write+0x12>
	}
	return len;
 8000566:	687b      	ldr	r3, [r7, #4]
}
 8000568:	4618      	mov	r0, r3
 800056a:	3718      	adds	r7, #24
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}

08000570 <SetDacA>:
//**************************************************************************
#if TEST_DAC
uint16_t VDAC_A = 0;
uint16_t VDAC_B = 0;
// Старая реализация. для приема dgt значений цап.
void SetDacA(uint16_t da) {
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	4603      	mov	r3, r0
 8000578:	80fb      	strh	r3, [r7, #6]
	VDAC_A = da;
 800057a:	4a06      	ldr	r2, [pc, #24]	; (8000594 <SetDacA+0x24>)
 800057c:	88fb      	ldrh	r3, [r7, #6]
 800057e:	8013      	strh	r3, [r2, #0]
	DAC_AD5322_Ch2(&hspi1, VDAC_A);
 8000580:	4b04      	ldr	r3, [pc, #16]	; (8000594 <SetDacA+0x24>)
 8000582:	881b      	ldrh	r3, [r3, #0]
 8000584:	4619      	mov	r1, r3
 8000586:	4804      	ldr	r0, [pc, #16]	; (8000598 <SetDacA+0x28>)
 8000588:	f7ff fe14 	bl	80001b4 <DAC_AD5322_Ch2>
}
 800058c:	bf00      	nop
 800058e:	3708      	adds	r7, #8
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	20000256 	.word	0x20000256
 8000598:	20000974 	.word	0x20000974

0800059c <SetDacB>:
void SetDacB(uint16_t db) {
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	80fb      	strh	r3, [r7, #6]
	VDAC_B = db;
 80005a6:	4a06      	ldr	r2, [pc, #24]	; (80005c0 <SetDacB+0x24>)
 80005a8:	88fb      	ldrh	r3, [r7, #6]
 80005aa:	8013      	strh	r3, [r2, #0]
	DAC_AD5322_Ch2(&hspi1, VDAC_B);
 80005ac:	4b04      	ldr	r3, [pc, #16]	; (80005c0 <SetDacB+0x24>)
 80005ae:	881b      	ldrh	r3, [r3, #0]
 80005b0:	4619      	mov	r1, r3
 80005b2:	4804      	ldr	r0, [pc, #16]	; (80005c4 <SetDacB+0x28>)
 80005b4:	f7ff fdfe 	bl	80001b4 <DAC_AD5322_Ch2>
}
 80005b8:	bf00      	nop
 80005ba:	3708      	adds	r7, #8
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	20000258 	.word	0x20000258
 80005c4:	20000974 	.word	0x20000974

080005c8 <SetAllDAC>:
//{
//	VDAC_B = volt2dgt(&(DevNVRAM.calibration_table), db);
//	DAC_AD5322_Ch2(&hspi1, VDAC_B);
//}
void SetAllDAC()
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
	DAC_AD5322_Ch1Ch2(&hspi1, VDAC_A, VDAC_B);
 80005cc:	4b04      	ldr	r3, [pc, #16]	; (80005e0 <SetAllDAC+0x18>)
 80005ce:	881b      	ldrh	r3, [r3, #0]
 80005d0:	4a04      	ldr	r2, [pc, #16]	; (80005e4 <SetAllDAC+0x1c>)
 80005d2:	8812      	ldrh	r2, [r2, #0]
 80005d4:	4619      	mov	r1, r3
 80005d6:	4804      	ldr	r0, [pc, #16]	; (80005e8 <SetAllDAC+0x20>)
 80005d8:	f7ff fe33 	bl	8000242 <DAC_AD5322_Ch1Ch2>
}
 80005dc:	bf00      	nop
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	20000256 	.word	0x20000256
 80005e4:	20000258 	.word	0x20000258
 80005e8:	20000974 	.word	0x20000974

080005ec <GetDacA>:
uint16_t GetDacA()
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
	return VDAC_A;
 80005f0:	4b02      	ldr	r3, [pc, #8]	; (80005fc <GetDacA+0x10>)
 80005f2:	881b      	ldrh	r3, [r3, #0]
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bc80      	pop	{r7}
 80005fa:	4770      	bx	lr
 80005fc:	20000256 	.word	0x20000256

08000600 <GetDacB>:
uint16_t GetDacB()
{
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
	return VDAC_B;
 8000604:	4b02      	ldr	r3, [pc, #8]	; (8000610 <GetDacB+0x10>)
 8000606:	881b      	ldrh	r3, [r3, #0]
}
 8000608:	4618      	mov	r0, r3
 800060a:	46bd      	mov	sp, r7
 800060c:	bc80      	pop	{r7}
 800060e:	4770      	bx	lr
 8000610:	20000258 	.word	0x20000258

08000614 <GetBtnRunState>:

uint8_t btn3_long_rd = 0;
uint8_t btn3_short_rd = 0;
//--------------------------------------------------------------------------
uint8_t GetBtnRunState()
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
	// 0x00 - не нажата; 0x01 - короткое нажатие; 0x02 - длительное нажатие
	if (btn1_short_rd == 0x00 && btn1_long_rd == 0x00)
 8000618:	4b1d      	ldr	r3, [pc, #116]	; (8000690 <GetBtnRunState+0x7c>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	2b00      	cmp	r3, #0
 800061e:	d10b      	bne.n	8000638 <GetBtnRunState+0x24>
 8000620:	4b1c      	ldr	r3, [pc, #112]	; (8000694 <GetBtnRunState+0x80>)
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	2b00      	cmp	r3, #0
 8000626:	d107      	bne.n	8000638 <GetBtnRunState+0x24>
	{
		btn1_long_rd = 0;
 8000628:	4b1a      	ldr	r3, [pc, #104]	; (8000694 <GetBtnRunState+0x80>)
 800062a:	2200      	movs	r2, #0
 800062c:	701a      	strb	r2, [r3, #0]
		btn1_short_rd = 0;
 800062e:	4b18      	ldr	r3, [pc, #96]	; (8000690 <GetBtnRunState+0x7c>)
 8000630:	2200      	movs	r2, #0
 8000632:	701a      	strb	r2, [r3, #0]
		return 0x00;
 8000634:	2300      	movs	r3, #0
 8000636:	e026      	b.n	8000686 <GetBtnRunState+0x72>
	}
	if (btn1_short_rd == 0x01 && btn1_long_rd == 0x00)
 8000638:	4b15      	ldr	r3, [pc, #84]	; (8000690 <GetBtnRunState+0x7c>)
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	2b01      	cmp	r3, #1
 800063e:	d10b      	bne.n	8000658 <GetBtnRunState+0x44>
 8000640:	4b14      	ldr	r3, [pc, #80]	; (8000694 <GetBtnRunState+0x80>)
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d107      	bne.n	8000658 <GetBtnRunState+0x44>
	{
		btn1_long_rd = 0;
 8000648:	4b12      	ldr	r3, [pc, #72]	; (8000694 <GetBtnRunState+0x80>)
 800064a:	2200      	movs	r2, #0
 800064c:	701a      	strb	r2, [r3, #0]
		btn1_short_rd = 0;
 800064e:	4b10      	ldr	r3, [pc, #64]	; (8000690 <GetBtnRunState+0x7c>)
 8000650:	2200      	movs	r2, #0
 8000652:	701a      	strb	r2, [r3, #0]
		return 0x01;
 8000654:	2301      	movs	r3, #1
 8000656:	e016      	b.n	8000686 <GetBtnRunState+0x72>
	}
	if (btn1_short_rd == 0x00 && btn1_long_rd == 0x01)
 8000658:	4b0d      	ldr	r3, [pc, #52]	; (8000690 <GetBtnRunState+0x7c>)
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	2b00      	cmp	r3, #0
 800065e:	d10b      	bne.n	8000678 <GetBtnRunState+0x64>
 8000660:	4b0c      	ldr	r3, [pc, #48]	; (8000694 <GetBtnRunState+0x80>)
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	2b01      	cmp	r3, #1
 8000666:	d107      	bne.n	8000678 <GetBtnRunState+0x64>
	{
		btn1_long_rd = 0;
 8000668:	4b0a      	ldr	r3, [pc, #40]	; (8000694 <GetBtnRunState+0x80>)
 800066a:	2200      	movs	r2, #0
 800066c:	701a      	strb	r2, [r3, #0]
		btn1_short_rd = 0;
 800066e:	4b08      	ldr	r3, [pc, #32]	; (8000690 <GetBtnRunState+0x7c>)
 8000670:	2200      	movs	r2, #0
 8000672:	701a      	strb	r2, [r3, #0]
		return 0x02;
 8000674:	2302      	movs	r3, #2
 8000676:	e006      	b.n	8000686 <GetBtnRunState+0x72>
	}

	btn1_long_rd = 0;
 8000678:	4b06      	ldr	r3, [pc, #24]	; (8000694 <GetBtnRunState+0x80>)
 800067a:	2200      	movs	r2, #0
 800067c:	701a      	strb	r2, [r3, #0]
	btn1_short_rd = 0;
 800067e:	4b04      	ldr	r3, [pc, #16]	; (8000690 <GetBtnRunState+0x7c>)
 8000680:	2200      	movs	r2, #0
 8000682:	701a      	strb	r2, [r3, #0]

	//	if (short_state1 == 0x00 && long_state1 == 0x00)	return 0x00;
	//	if (short_state1 == 0x01 && long_state1 == 0x00)	return 0x01;
	//	if (short_state1 == 0x00 && long_state1 == 0x01)	return 0x02;
	return 0x00;
 8000684:	2300      	movs	r3, #0
}
 8000686:	4618      	mov	r0, r3
 8000688:	46bd      	mov	sp, r7
 800068a:	bc80      	pop	{r7}
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop
 8000690:	20000261 	.word	0x20000261
 8000694:	20000260 	.word	0x20000260

08000698 <GetBtnUpState>:
//--------------------------------------------------------------------------
uint8_t GetBtnUpState()
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
	// 0x00 - не нажата; 0x01 - короткое нажатие; 0x02 - длительное нажатие
	if (btn2_short_rd == 0x00 && btn2_long_rd == 0x00)
 800069c:	4b1d      	ldr	r3, [pc, #116]	; (8000714 <GetBtnUpState+0x7c>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d10b      	bne.n	80006bc <GetBtnUpState+0x24>
 80006a4:	4b1c      	ldr	r3, [pc, #112]	; (8000718 <GetBtnUpState+0x80>)
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d107      	bne.n	80006bc <GetBtnUpState+0x24>
	{
		btn2_long_rd = 0;
 80006ac:	4b1a      	ldr	r3, [pc, #104]	; (8000718 <GetBtnUpState+0x80>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	701a      	strb	r2, [r3, #0]
		btn2_short_rd = 0;
 80006b2:	4b18      	ldr	r3, [pc, #96]	; (8000714 <GetBtnUpState+0x7c>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	701a      	strb	r2, [r3, #0]
		return 0x00;
 80006b8:	2300      	movs	r3, #0
 80006ba:	e026      	b.n	800070a <GetBtnUpState+0x72>
	}
	if (btn2_short_rd == 0x01 && btn2_long_rd == 0x00)
 80006bc:	4b15      	ldr	r3, [pc, #84]	; (8000714 <GetBtnUpState+0x7c>)
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	d10b      	bne.n	80006dc <GetBtnUpState+0x44>
 80006c4:	4b14      	ldr	r3, [pc, #80]	; (8000718 <GetBtnUpState+0x80>)
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d107      	bne.n	80006dc <GetBtnUpState+0x44>
	{
		btn2_long_rd = 0;
 80006cc:	4b12      	ldr	r3, [pc, #72]	; (8000718 <GetBtnUpState+0x80>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	701a      	strb	r2, [r3, #0]
		btn2_short_rd = 0;
 80006d2:	4b10      	ldr	r3, [pc, #64]	; (8000714 <GetBtnUpState+0x7c>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	701a      	strb	r2, [r3, #0]
		return 0x01;
 80006d8:	2301      	movs	r3, #1
 80006da:	e016      	b.n	800070a <GetBtnUpState+0x72>
	}
	if (btn2_short_rd == 0x00 && btn2_long_rd == 0x01)
 80006dc:	4b0d      	ldr	r3, [pc, #52]	; (8000714 <GetBtnUpState+0x7c>)
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d10b      	bne.n	80006fc <GetBtnUpState+0x64>
 80006e4:	4b0c      	ldr	r3, [pc, #48]	; (8000718 <GetBtnUpState+0x80>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	2b01      	cmp	r3, #1
 80006ea:	d107      	bne.n	80006fc <GetBtnUpState+0x64>
	{
		btn2_long_rd = 0;
 80006ec:	4b0a      	ldr	r3, [pc, #40]	; (8000718 <GetBtnUpState+0x80>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	701a      	strb	r2, [r3, #0]
		btn2_short_rd = 0;
 80006f2:	4b08      	ldr	r3, [pc, #32]	; (8000714 <GetBtnUpState+0x7c>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	701a      	strb	r2, [r3, #0]
		return 0x02;
 80006f8:	2302      	movs	r3, #2
 80006fa:	e006      	b.n	800070a <GetBtnUpState+0x72>
	}

	btn2_long_rd = 0;
 80006fc:	4b06      	ldr	r3, [pc, #24]	; (8000718 <GetBtnUpState+0x80>)
 80006fe:	2200      	movs	r2, #0
 8000700:	701a      	strb	r2, [r3, #0]
	btn2_short_rd = 0;
 8000702:	4b04      	ldr	r3, [pc, #16]	; (8000714 <GetBtnUpState+0x7c>)
 8000704:	2200      	movs	r2, #0
 8000706:	701a      	strb	r2, [r3, #0]
	//	// 0x00 - не нажата; 0x01 - короткое нажатие; 0x02 - длительное нажатие
	//	if (short_state2 == 0x00 && long_state2 == 0x00)	return 0x00;
	//	if (short_state2 == 0x01 && long_state2 == 0x00)	return 0x01;
	//	if (short_state2 == 0x00 && long_state2 == 0x01)	return 0x02;
	return 0x00;
 8000708:	2300      	movs	r3, #0
}
 800070a:	4618      	mov	r0, r3
 800070c:	46bd      	mov	sp, r7
 800070e:	bc80      	pop	{r7}
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	20000269 	.word	0x20000269
 8000718:	20000268 	.word	0x20000268

0800071c <GetBtnDownState>:
//--------------------------------------------------------------------------
uint8_t GetBtnDownState()
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
	// 0x00 - не нажата; 0x01 - короткое нажатие; 0x02 - длительное нажатие
	if (btn3_short_rd == 0x00 && btn3_long_rd == 0x00)
 8000720:	4b1d      	ldr	r3, [pc, #116]	; (8000798 <GetBtnDownState+0x7c>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d10b      	bne.n	8000740 <GetBtnDownState+0x24>
 8000728:	4b1c      	ldr	r3, [pc, #112]	; (800079c <GetBtnDownState+0x80>)
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	2b00      	cmp	r3, #0
 800072e:	d107      	bne.n	8000740 <GetBtnDownState+0x24>
	{
		btn3_long_rd = 0;
 8000730:	4b1a      	ldr	r3, [pc, #104]	; (800079c <GetBtnDownState+0x80>)
 8000732:	2200      	movs	r2, #0
 8000734:	701a      	strb	r2, [r3, #0]
		btn3_short_rd = 0;
 8000736:	4b18      	ldr	r3, [pc, #96]	; (8000798 <GetBtnDownState+0x7c>)
 8000738:	2200      	movs	r2, #0
 800073a:	701a      	strb	r2, [r3, #0]
		return 0x00;
 800073c:	2300      	movs	r3, #0
 800073e:	e026      	b.n	800078e <GetBtnDownState+0x72>
	}
	if (btn3_short_rd == 0x01 && btn3_long_rd == 0x00)
 8000740:	4b15      	ldr	r3, [pc, #84]	; (8000798 <GetBtnDownState+0x7c>)
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	2b01      	cmp	r3, #1
 8000746:	d10b      	bne.n	8000760 <GetBtnDownState+0x44>
 8000748:	4b14      	ldr	r3, [pc, #80]	; (800079c <GetBtnDownState+0x80>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d107      	bne.n	8000760 <GetBtnDownState+0x44>
	{
		btn3_long_rd = 0;
 8000750:	4b12      	ldr	r3, [pc, #72]	; (800079c <GetBtnDownState+0x80>)
 8000752:	2200      	movs	r2, #0
 8000754:	701a      	strb	r2, [r3, #0]
		btn3_short_rd = 0;
 8000756:	4b10      	ldr	r3, [pc, #64]	; (8000798 <GetBtnDownState+0x7c>)
 8000758:	2200      	movs	r2, #0
 800075a:	701a      	strb	r2, [r3, #0]
		return 0x01;
 800075c:	2301      	movs	r3, #1
 800075e:	e016      	b.n	800078e <GetBtnDownState+0x72>
	}
	if (btn3_short_rd == 0x00 && btn3_long_rd == 0x01)
 8000760:	4b0d      	ldr	r3, [pc, #52]	; (8000798 <GetBtnDownState+0x7c>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d10b      	bne.n	8000780 <GetBtnDownState+0x64>
 8000768:	4b0c      	ldr	r3, [pc, #48]	; (800079c <GetBtnDownState+0x80>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	2b01      	cmp	r3, #1
 800076e:	d107      	bne.n	8000780 <GetBtnDownState+0x64>
	{
		btn3_long_rd = 0;
 8000770:	4b0a      	ldr	r3, [pc, #40]	; (800079c <GetBtnDownState+0x80>)
 8000772:	2200      	movs	r2, #0
 8000774:	701a      	strb	r2, [r3, #0]
		btn3_short_rd = 0;
 8000776:	4b08      	ldr	r3, [pc, #32]	; (8000798 <GetBtnDownState+0x7c>)
 8000778:	2200      	movs	r2, #0
 800077a:	701a      	strb	r2, [r3, #0]
		return 0x02;
 800077c:	2302      	movs	r3, #2
 800077e:	e006      	b.n	800078e <GetBtnDownState+0x72>
	}

	btn3_long_rd = 0;
 8000780:	4b06      	ldr	r3, [pc, #24]	; (800079c <GetBtnDownState+0x80>)
 8000782:	2200      	movs	r2, #0
 8000784:	701a      	strb	r2, [r3, #0]
	btn3_short_rd = 0;
 8000786:	4b04      	ldr	r3, [pc, #16]	; (8000798 <GetBtnDownState+0x7c>)
 8000788:	2200      	movs	r2, #0
 800078a:	701a      	strb	r2, [r3, #0]
	//	if (short_state3 == 0x00 && long_state3 == 0x00)	return 0x00;
	//	if (short_state3 == 0x01 && long_state3 == 0x00)	return 0x01;
	//	if (short_state3 == 0x00 && long_state3 == 0x01)	return 0x02;
	return 0x00;
 800078c:	2300      	movs	r3, #0
}
 800078e:	4618      	mov	r0, r3
 8000790:	46bd      	mov	sp, r7
 8000792:	bc80      	pop	{r7}
 8000794:	4770      	bx	lr
 8000796:	bf00      	nop
 8000798:	20000271 	.word	0x20000271
 800079c:	20000270 	.word	0x20000270

080007a0 <EnableTIM3_PB4>:
// char trans2_str[64] = {
// 	0,
// };
//--------------------------------------------------------------------------
void EnableTIM3_PB4()
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
	timWork = 1;
 80007a4:	4b03      	ldr	r3, [pc, #12]	; (80007b4 <EnableTIM3_PB4+0x14>)
 80007a6:	2201      	movs	r2, #1
 80007a8:	701a      	strb	r2, [r3, #0]
}
 80007aa:	bf00      	nop
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bc80      	pop	{r7}
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	20000272 	.word	0x20000272

080007b8 <GetTIM3>:
uint16_t GetTIM3()
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
	return g_vTIM3_PB4;
 80007bc:	4b03      	ldr	r3, [pc, #12]	; (80007cc <GetTIM3+0x14>)
 80007be:	881b      	ldrh	r3, [r3, #0]
 80007c0:	b29b      	uxth	r3, r3
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bc80      	pop	{r7}
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	20000274 	.word	0x20000274

080007d0 <resValTIM3_PB4>:
void resValTIM3_PB4()
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
	g_vTIM3_PB4 = 0;
 80007d4:	4b03      	ldr	r3, [pc, #12]	; (80007e4 <resValTIM3_PB4+0x14>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	801a      	strh	r2, [r3, #0]
}
 80007da:	bf00      	nop
 80007dc:	46bd      	mov	sp, r7
 80007de:	bc80      	pop	{r7}
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	20000274 	.word	0x20000274

080007e8 <EnableTIM4_PB6>:
//--------------------------------------------------------------------------
void EnableTIM4_PB6()
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
	timWork = 0;
 80007ec:	4b03      	ldr	r3, [pc, #12]	; (80007fc <EnableTIM4_PB6+0x14>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	701a      	strb	r2, [r3, #0]
}
 80007f2:	bf00      	nop
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bc80      	pop	{r7}
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop
 80007fc:	20000272 	.word	0x20000272

08000800 <GetTIM4>:
uint16_t GetTIM4()
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
	return g_vTIM4_PB6;
 8000804:	4b03      	ldr	r3, [pc, #12]	; (8000814 <GetTIM4+0x14>)
 8000806:	881b      	ldrh	r3, [r3, #0]
 8000808:	b29b      	uxth	r3, r3
}
 800080a:	4618      	mov	r0, r3
 800080c:	46bd      	mov	sp, r7
 800080e:	bc80      	pop	{r7}
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	20000276 	.word	0x20000276

08000818 <resValTIM4_PB6>:
void resValTIM4_PB6()
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
	g_vTIM4_PB6 = 0;
 800081c:	4b03      	ldr	r3, [pc, #12]	; (800082c <resValTIM4_PB6+0x14>)
 800081e:	2200      	movs	r2, #0
 8000820:	801a      	strh	r2, [r3, #0]
}
 8000822:	bf00      	nop
 8000824:	46bd      	mov	sp, r7
 8000826:	bc80      	pop	{r7}
 8000828:	4770      	bx	lr
 800082a:	bf00      	nop
 800082c:	20000276 	.word	0x20000276

08000830 <HAL_TIM_IC_CaptureCallback>:
//--------------------------------------------------------------------------
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b086      	sub	sp, #24
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
	uint16_t periodTIM3, pulseWidthTIM3, periodTIM4, pulseWidthTIM4;

	if (timWork)
 8000838:	4b2b      	ldr	r3, [pc, #172]	; (80008e8 <HAL_TIM_IC_CaptureCallback+0xb8>)
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	b2db      	uxtb	r3, r3
 800083e:	2b00      	cmp	r3, #0
 8000840:	d027      	beq.n	8000892 <HAL_TIM_IC_CaptureCallback+0x62>
	{
		if (htim->Instance == TIM3)
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	4a29      	ldr	r2, [pc, #164]	; (80008ec <HAL_TIM_IC_CaptureCallback+0xbc>)
 8000848:	4293      	cmp	r3, r2
 800084a:	d149      	bne.n	80008e0 <HAL_TIM_IC_CaptureCallback+0xb0>
		{
			if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	7f1b      	ldrb	r3, [r3, #28]
 8000850:	2b01      	cmp	r3, #1
 8000852:	d145      	bne.n	80008e0 <HAL_TIM_IC_CaptureCallback+0xb0>
			{
				periodTIM3 = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);
 8000854:	2100      	movs	r1, #0
 8000856:	4826      	ldr	r0, [pc, #152]	; (80008f0 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8000858:	f005 fb86 	bl	8005f68 <HAL_TIM_ReadCapturedValue>
 800085c:	4603      	mov	r3, r0
 800085e:	823b      	strh	r3, [r7, #16]
				pulseWidthTIM3 = HAL_TIM_ReadCapturedValue(&htim3,
 8000860:	2104      	movs	r1, #4
 8000862:	4823      	ldr	r0, [pc, #140]	; (80008f0 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8000864:	f005 fb80 	bl	8005f68 <HAL_TIM_ReadCapturedValue>
 8000868:	4603      	mov	r3, r0
 800086a:	81fb      	strh	r3, [r7, #14]
														   TIM_CHANNEL_2);

				TIM3->CNT = 0;
 800086c:	4b1f      	ldr	r3, [pc, #124]	; (80008ec <HAL_TIM_IC_CaptureCallback+0xbc>)
 800086e:	2200      	movs	r2, #0
 8000870:	625a      	str	r2, [r3, #36]	; 0x24

				int16_t deltaTIM3 = (int16_t)periodTIM3 - (int16_t)pulseWidthTIM3;
 8000872:	8a3a      	ldrh	r2, [r7, #16]
 8000874:	89fb      	ldrh	r3, [r7, #14]
 8000876:	1ad3      	subs	r3, r2, r3
 8000878:	b29b      	uxth	r3, r3
 800087a:	81bb      	strh	r3, [r7, #12]
				deltaTIM3 = (deltaTIM3 < 0) ? (-1 * deltaTIM3) : deltaTIM3;
 800087c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000880:	2b00      	cmp	r3, #0
 8000882:	bfb8      	it	lt
 8000884:	425b      	neglt	r3, r3
 8000886:	b29b      	uxth	r3, r3
 8000888:	81bb      	strh	r3, [r7, #12]
				g_vTIM3_PB4 = deltaTIM3;
 800088a:	89ba      	ldrh	r2, [r7, #12]
 800088c:	4b19      	ldr	r3, [pc, #100]	; (80008f4 <HAL_TIM_IC_CaptureCallback+0xc4>)
 800088e:	801a      	strh	r2, [r3, #0]
				deltaTIM4 = (deltaTIM4 < 0) ? (-1 * deltaTIM4) : deltaTIM4;
				g_vTIM4_PB6 = deltaTIM4;
			}
		}
	}
}
 8000890:	e026      	b.n	80008e0 <HAL_TIM_IC_CaptureCallback+0xb0>
		if (htim->Instance == TIM4)
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	4a18      	ldr	r2, [pc, #96]	; (80008f8 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000898:	4293      	cmp	r3, r2
 800089a:	d121      	bne.n	80008e0 <HAL_TIM_IC_CaptureCallback+0xb0>
			if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	7f1b      	ldrb	r3, [r3, #28]
 80008a0:	2b01      	cmp	r3, #1
 80008a2:	d11d      	bne.n	80008e0 <HAL_TIM_IC_CaptureCallback+0xb0>
				periodTIM4 = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_1);
 80008a4:	2100      	movs	r1, #0
 80008a6:	4815      	ldr	r0, [pc, #84]	; (80008fc <HAL_TIM_IC_CaptureCallback+0xcc>)
 80008a8:	f005 fb5e 	bl	8005f68 <HAL_TIM_ReadCapturedValue>
 80008ac:	4603      	mov	r3, r0
 80008ae:	82fb      	strh	r3, [r7, #22]
				pulseWidthTIM4 = HAL_TIM_ReadCapturedValue(&htim4,
 80008b0:	2104      	movs	r1, #4
 80008b2:	4812      	ldr	r0, [pc, #72]	; (80008fc <HAL_TIM_IC_CaptureCallback+0xcc>)
 80008b4:	f005 fb58 	bl	8005f68 <HAL_TIM_ReadCapturedValue>
 80008b8:	4603      	mov	r3, r0
 80008ba:	82bb      	strh	r3, [r7, #20]
				TIM4->CNT = 0;
 80008bc:	4b0e      	ldr	r3, [pc, #56]	; (80008f8 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80008be:	2200      	movs	r2, #0
 80008c0:	625a      	str	r2, [r3, #36]	; 0x24
				int16_t deltaTIM4 = (int16_t)periodTIM4 - (int16_t)pulseWidthTIM4;
 80008c2:	8afa      	ldrh	r2, [r7, #22]
 80008c4:	8abb      	ldrh	r3, [r7, #20]
 80008c6:	1ad3      	subs	r3, r2, r3
 80008c8:	b29b      	uxth	r3, r3
 80008ca:	827b      	strh	r3, [r7, #18]
				deltaTIM4 = (deltaTIM4 < 0) ? (-1 * deltaTIM4) : deltaTIM4;
 80008cc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	bfb8      	it	lt
 80008d4:	425b      	neglt	r3, r3
 80008d6:	b29b      	uxth	r3, r3
 80008d8:	827b      	strh	r3, [r7, #18]
				g_vTIM4_PB6 = deltaTIM4;
 80008da:	8a7a      	ldrh	r2, [r7, #18]
 80008dc:	4b08      	ldr	r3, [pc, #32]	; (8000900 <HAL_TIM_IC_CaptureCallback+0xd0>)
 80008de:	801a      	strh	r2, [r3, #0]
}
 80008e0:	bf00      	nop
 80008e2:	3718      	adds	r7, #24
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	20000272 	.word	0x20000272
 80008ec:	40000400 	.word	0x40000400
 80008f0:	200008fc 	.word	0x200008fc
 80008f4:	20000274 	.word	0x20000274
 80008f8:	40000800 	.word	0x40000800
 80008fc:	200004ac 	.word	0x200004ac
 8000900:	20000276 	.word	0x20000276

08000904 <GetADC>:
//**************************************************************************
#if TEST_ADC
volatile uint16_t g_VADC = 0;

uint16_t GetADC()
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
	return g_VADC;
 8000908:	4b03      	ldr	r3, [pc, #12]	; (8000918 <GetADC+0x14>)
 800090a:	881b      	ldrh	r3, [r3, #0]
 800090c:	b29b      	uxth	r3, r3
}
 800090e:	4618      	mov	r0, r3
 8000910:	46bd      	mov	sp, r7
 8000912:	bc80      	pop	{r7}
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	20000278 	.word	0x20000278

0800091c <HAL_ADC_ConvCpltCallback>:
//--------------------------------------------------------------------------
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1) //check if the interrupt comes from ACD1
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a06      	ldr	r2, [pc, #24]	; (8000944 <HAL_ADC_ConvCpltCallback+0x28>)
 800092a:	4293      	cmp	r3, r2
 800092c:	d106      	bne.n	800093c <HAL_ADC_ConvCpltCallback+0x20>
	{
		g_VADC = HAL_ADC_GetValue(&hadc1); // глобальная переменна g_VADC вычитывается
 800092e:	4806      	ldr	r0, [pc, #24]	; (8000948 <HAL_ADC_ConvCpltCallback+0x2c>)
 8000930:	f001 fca0 	bl	8002274 <HAL_ADC_GetValue>
 8000934:	4603      	mov	r3, r0
 8000936:	b29a      	uxth	r2, r3
 8000938:	4b04      	ldr	r3, [pc, #16]	; (800094c <HAL_ADC_ConvCpltCallback+0x30>)
 800093a:	801a      	strh	r2, [r3, #0]
	}
}
 800093c:	bf00      	nop
 800093e:	3708      	adds	r7, #8
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	40012400 	.word	0x40012400
 8000948:	20000944 	.word	0x20000944
 800094c:	20000278 	.word	0x20000278

08000950 <runCommands>:
	Калибровка 
	На вход щупа подается семетричная пила с частотой 1кГц с оффестом установленным на ип.
	после компарирования сигнала МК измеряет длительность импульса
	т.к. 1 кГц соотвествет длительности в 500 мс то это означает что мы попапали в полуку офсета.
	--------------------------------------------------------------------------*/
{
 8000950:	b590      	push	{r4, r7, lr}
 8000952:	f5ad 7d0d 	sub.w	sp, sp, #564	; 0x234
 8000956:	af00      	add	r7, sp, #0
 8000958:	1d3b      	adds	r3, r7, #4
 800095a:	6018      	str	r0, [r3, #0]
 800095c:	463b      	mov	r3, r7
 800095e:	6019      	str	r1, [r3, #0]
	if (*Len < 1)
 8000960:	463b      	mov	r3, r7
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	2b00      	cmp	r3, #0
 8000968:	f000 83ec 	beq.w	8001144 <runCommands+0x7f4>

	//--------------------------------------------------------------------------

	uint8_t UserTxBufferFS[APP_TX_DATA_SIZE];
	uint16_t tVal16;
	uint8_t cmd = Buf[0];
 800096c:	1d3b      	adds	r3, r7, #4
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
	//--------------------------------------------------------------------------
	if 		(cmd == 0x01)	// Relay:1 - 12V	[0x01 - 0x01]
 8000976:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 800097a:	2b01      	cmp	r3, #1
 800097c:	d16c      	bne.n	8000a58 <runCommands+0x108>
	{
		if (*Len >= 2 && (Buf[1] == 0x01 || Buf[1] == 0x00))
 800097e:	463b      	mov	r3, r7
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	2b01      	cmp	r3, #1
 8000986:	d957      	bls.n	8000a38 <runCommands+0xe8>
 8000988:	1d3b      	adds	r3, r7, #4
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	3301      	adds	r3, #1
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	2b01      	cmp	r3, #1
 8000992:	d005      	beq.n	80009a0 <runCommands+0x50>
 8000994:	1d3b      	adds	r3, r7, #4
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	3301      	adds	r3, #1
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	2b00      	cmp	r3, #0
 800099e:	d14b      	bne.n	8000a38 <runCommands+0xe8>
		{
			if (Buf[1] == 0x01)
 80009a0:	1d3b      	adds	r3, r7, #4
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	3301      	adds	r3, #1
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	2b01      	cmp	r3, #1
 80009aa:	d11f      	bne.n	80009ec <runCommands+0x9c>
			{
				#if TEST_RELAY
				HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_SET);
 80009ac:	2201      	movs	r2, #1
 80009ae:	2104      	movs	r1, #4
 80009b0:	48d2      	ldr	r0, [pc, #840]	; (8000cfc <runCommands+0x3ac>)
 80009b2:	f002 fc58 	bl	8003266 <HAL_GPIO_WritePin>
				RelayState = m12;
 80009b6:	4bd2      	ldr	r3, [pc, #840]	; (8000d00 <runCommands+0x3b0>)
 80009b8:	2201      	movs	r2, #1
 80009ba:	701a      	strb	r2, [r3, #0]
				printf("RelayState:12V - %d \n", RelayState);
 80009bc:	4bd0      	ldr	r3, [pc, #832]	; (8000d00 <runCommands+0x3b0>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	4619      	mov	r1, r3
 80009c2:	48d0      	ldr	r0, [pc, #832]	; (8000d04 <runCommands+0x3b4>)
 80009c4:	f009 fe40 	bl	800a648 <iprintf>
				SetAllDAC();
 80009c8:	f7ff fdfe 	bl	80005c8 <SetAllDAC>
				UserTxBufferFS[0] = cmd;
 80009cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009d0:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 80009d4:	701a      	strb	r2, [r3, #0]
				UserTxBufferFS[1] = 0x00; // успешно
 80009d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009da:	2200      	movs	r2, #0
 80009dc:	705a      	strb	r2, [r3, #1]
				CDC_Transmit_FS(UserTxBufferFS, 2);
 80009de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009e2:	2102      	movs	r1, #2
 80009e4:	4618      	mov	r0, r3
 80009e6:	f009 fa11 	bl	8009e0c <CDC_Transmit_FS>
				#endif /* TEST_RELAY */
				return;
 80009ea:	e3b0      	b.n	800114e <runCommands+0x7fe>
			}
			else if (Buf[1] == 0x00)
 80009ec:	1d3b      	adds	r3, r7, #4
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	3301      	adds	r3, #1
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d11f      	bne.n	8000a38 <runCommands+0xe8>
			{
				#if TEST_RELAY
				HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_RESET);
 80009f8:	2200      	movs	r2, #0
 80009fa:	2104      	movs	r1, #4
 80009fc:	48bf      	ldr	r0, [pc, #764]	; (8000cfc <runCommands+0x3ac>)
 80009fe:	f002 fc32 	bl	8003266 <HAL_GPIO_WritePin>
				RelayState = m27;
 8000a02:	4bbf      	ldr	r3, [pc, #764]	; (8000d00 <runCommands+0x3b0>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	701a      	strb	r2, [r3, #0]
				printf("RelayState:27V - %d \n", RelayState);
 8000a08:	4bbd      	ldr	r3, [pc, #756]	; (8000d00 <runCommands+0x3b0>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	48be      	ldr	r0, [pc, #760]	; (8000d08 <runCommands+0x3b8>)
 8000a10:	f009 fe1a 	bl	800a648 <iprintf>
				SetAllDAC();
 8000a14:	f7ff fdd8 	bl	80005c8 <SetAllDAC>

				UserTxBufferFS[0] = cmd;
 8000a18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a1c:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8000a20:	701a      	strb	r2, [r3, #0]
				UserTxBufferFS[1] = 0x00; // успешно
 8000a22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a26:	2200      	movs	r2, #0
 8000a28:	705a      	strb	r2, [r3, #1]
				CDC_Transmit_FS(UserTxBufferFS, 2);
 8000a2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a2e:	2102      	movs	r1, #2
 8000a30:	4618      	mov	r0, r3
 8000a32:	f009 f9eb 	bl	8009e0c <CDC_Transmit_FS>
				#endif /* TEST_RELAY */
				return;
 8000a36:	e38a      	b.n	800114e <runCommands+0x7fe>
			}
		}

		UserTxBufferFS[0] = cmd;
 8000a38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a3c:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8000a40:	701a      	strb	r2, [r3, #0]
		UserTxBufferFS[1] = 0x01; // ошибка
 8000a42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a46:	2201      	movs	r2, #1
 8000a48:	705a      	strb	r2, [r3, #1]
		CDC_Transmit_FS(UserTxBufferFS, 2);
 8000a4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a4e:	2102      	movs	r1, #2
 8000a50:	4618      	mov	r0, r3
 8000a52:	f009 f9db 	bl	8009e0c <CDC_Transmit_FS>
		return;
 8000a56:	e37a      	b.n	800114e <runCommands+0x7fe>

		//--------------------------------------------------------------------------
		
	}
	else if (cmd == 0x02)	// DA:4095
 8000a58:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8000a5c:	2b02      	cmp	r3, #2
 8000a5e:	d13d      	bne.n	8000adc <runCommands+0x18c>
	{
		if (*Len >= 3)
 8000a60:	463b      	mov	r3, r7
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	2b02      	cmp	r3, #2
 8000a68:	d928      	bls.n	8000abc <runCommands+0x16c>
		{
			resValTIM3_PB4(); // обнуление переменной для проведения калиброки
 8000a6a:	f7ff feb1 	bl	80007d0 <resValTIM3_PB4>
			resValTIM4_PB6(); // обнуление переменной для проведения калиброки
 8000a6e:	f7ff fed3 	bl	8000818 <resValTIM4_PB6>
			memcpy(&tVal16, Buf + 1, sizeof(tVal16));
 8000a72:	1d3b      	adds	r3, r7, #4
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	3301      	adds	r3, #1
 8000a78:	881b      	ldrh	r3, [r3, #0]
 8000a7a:	b29a      	uxth	r2, r3
 8000a7c:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8000a80:	801a      	strh	r2, [r3, #0]
			SetDacA(tVal16);
 8000a82:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8000a86:	881b      	ldrh	r3, [r3, #0]
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f7ff fd71 	bl	8000570 <SetDacA>
			//			SetDacA(tVal16);

			printf("DacA: %d\n", tVal16);
 8000a8e:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8000a92:	881b      	ldrh	r3, [r3, #0]
 8000a94:	4619      	mov	r1, r3
 8000a96:	489d      	ldr	r0, [pc, #628]	; (8000d0c <runCommands+0x3bc>)
 8000a98:	f009 fdd6 	bl	800a648 <iprintf>
			UserTxBufferFS[0] = cmd;
 8000a9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aa0:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8000aa4:	701a      	strb	r2, [r3, #0]
			UserTxBufferFS[1] = 0x00; // успешно
 8000aa6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aaa:	2200      	movs	r2, #0
 8000aac:	705a      	strb	r2, [r3, #1]

			CDC_Transmit_FS(UserTxBufferFS, 2);
 8000aae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ab2:	2102      	movs	r1, #2
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f009 f9a9 	bl	8009e0c <CDC_Transmit_FS>
			return;
 8000aba:	e348      	b.n	800114e <runCommands+0x7fe>
		}

		UserTxBufferFS[0] = cmd;
 8000abc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ac0:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8000ac4:	701a      	strb	r2, [r3, #0]
		UserTxBufferFS[1] = 0x01; // ошибка
 8000ac6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aca:	2201      	movs	r2, #1
 8000acc:	705a      	strb	r2, [r3, #1]
		CDC_Transmit_FS(UserTxBufferFS, 2);
 8000ace:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ad2:	2102      	movs	r1, #2
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f009 f999 	bl	8009e0c <CDC_Transmit_FS>
		return;
 8000ada:	e338      	b.n	800114e <runCommands+0x7fe>
		//--------------------------------------------------------------------------
		
	}
	else if (cmd == 0x03)	// DB:4095
 8000adc:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8000ae0:	2b03      	cmp	r3, #3
 8000ae2:	d13d      	bne.n	8000b60 <runCommands+0x210>
	{
		if (*Len >= 3)
 8000ae4:	463b      	mov	r3, r7
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	2b02      	cmp	r3, #2
 8000aec:	d928      	bls.n	8000b40 <runCommands+0x1f0>
		{
			resValTIM3_PB4(); // обнуление переменной для проведения калиброки
 8000aee:	f7ff fe6f 	bl	80007d0 <resValTIM3_PB4>
			resValTIM4_PB6(); // обнуление переменной для проведения калиброки
 8000af2:	f7ff fe91 	bl	8000818 <resValTIM4_PB6>
			memcpy(&tVal16, Buf + 1, sizeof(tVal16));
 8000af6:	1d3b      	adds	r3, r7, #4
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	3301      	adds	r3, #1
 8000afc:	881b      	ldrh	r3, [r3, #0]
 8000afe:	b29a      	uxth	r2, r3
 8000b00:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8000b04:	801a      	strh	r2, [r3, #0]
			SetDacB(tVal16);
 8000b06:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8000b0a:	881b      	ldrh	r3, [r3, #0]
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f7ff fd45 	bl	800059c <SetDacB>

			UserTxBufferFS[0] = cmd;
 8000b12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b16:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8000b1a:	701a      	strb	r2, [r3, #0]
			UserTxBufferFS[1] = 0x00; // успешно
 8000b1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b20:	2200      	movs	r2, #0
 8000b22:	705a      	strb	r2, [r3, #1]

			printf("DacB: %d \n", tVal16);
 8000b24:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8000b28:	881b      	ldrh	r3, [r3, #0]
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	4878      	ldr	r0, [pc, #480]	; (8000d10 <runCommands+0x3c0>)
 8000b2e:	f009 fd8b 	bl	800a648 <iprintf>

			CDC_Transmit_FS(UserTxBufferFS, 2);
 8000b32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b36:	2102      	movs	r1, #2
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f009 f967 	bl	8009e0c <CDC_Transmit_FS>
			return;
 8000b3e:	e306      	b.n	800114e <runCommands+0x7fe>
		}

		UserTxBufferFS[0] = cmd;
 8000b40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b44:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8000b48:	701a      	strb	r2, [r3, #0]
		UserTxBufferFS[1] = 0x01; // ошибка
 8000b4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b4e:	2201      	movs	r2, #1
 8000b50:	705a      	strb	r2, [r3, #1]
		CDC_Transmit_FS(UserTxBufferFS, 2);
 8000b52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b56:	2102      	movs	r1, #2
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f009 f957 	bl	8009e0c <CDC_Transmit_FS>
		return;
 8000b5e:	e2f6      	b.n	800114e <runCommands+0x7fe>
		//--------------------------------------------------------------------------
		
	}
	else if (cmd == 0x04)	// ADC?
 8000b60:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8000b64:	2b04      	cmp	r3, #4
 8000b66:	d119      	bne.n	8000b9c <runCommands+0x24c>
	{
		tVal16 = GetADC();
 8000b68:	f7ff fecc 	bl	8000904 <GetADC>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	461a      	mov	r2, r3
 8000b70:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8000b74:	801a      	strh	r2, [r3, #0]
		UserTxBufferFS[0] = cmd;
 8000b76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b7a:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8000b7e:	701a      	strb	r2, [r3, #0]
		memcpy(UserTxBufferFS + 1, &tVal16, sizeof(tVal16));
 8000b80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b84:	3301      	adds	r3, #1
 8000b86:	f107 0222 	add.w	r2, r7, #34	; 0x22
 8000b8a:	8812      	ldrh	r2, [r2, #0]
 8000b8c:	801a      	strh	r2, [r3, #0]
		CDC_Transmit_FS(UserTxBufferFS, 3);
 8000b8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b92:	2103      	movs	r1, #3
 8000b94:	4618      	mov	r0, r3
 8000b96:	f009 f939 	bl	8009e0c <CDC_Transmit_FS>
		return;
 8000b9a:	e2d8      	b.n	800114e <runCommands+0x7fe>
		//--------------------------------------------------------------------------
		
	}
	else if (cmd == 0x05)	// Relay?DA?DB?
 8000b9c:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8000ba0:	2b05      	cmp	r3, #5
 8000ba2:	d12d      	bne.n	8000c00 <runCommands+0x2b0>
	{
		UserTxBufferFS[0] = cmd;
 8000ba4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ba8:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8000bac:	701a      	strb	r2, [r3, #0]
		#if TEST_RELAY
		UserTxBufferFS[1] = RelayState;
 8000bae:	4b54      	ldr	r3, [pc, #336]	; (8000d00 <runCommands+0x3b0>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bb8:	705a      	strb	r2, [r3, #1]
		#endif /* TEST_RELAY */

		tVal16 = GetDacA();
 8000bba:	f7ff fd17 	bl	80005ec <GetDacA>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8000bc6:	801a      	strh	r2, [r3, #0]
		memcpy(UserTxBufferFS + 2, &tVal16, sizeof(tVal16));
 8000bc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bcc:	3302      	adds	r3, #2
 8000bce:	f107 0222 	add.w	r2, r7, #34	; 0x22
 8000bd2:	8812      	ldrh	r2, [r2, #0]
 8000bd4:	801a      	strh	r2, [r3, #0]

		tVal16 = GetDacB();
 8000bd6:	f7ff fd13 	bl	8000600 <GetDacB>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	461a      	mov	r2, r3
 8000bde:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8000be2:	801a      	strh	r2, [r3, #0]
		memcpy(UserTxBufferFS + 4, &tVal16, sizeof(tVal16));
 8000be4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000be8:	3304      	adds	r3, #4
 8000bea:	f107 0222 	add.w	r2, r7, #34	; 0x22
 8000bee:	8812      	ldrh	r2, [r2, #0]
 8000bf0:	801a      	strh	r2, [r3, #0]

		CDC_Transmit_FS(UserTxBufferFS, 6);
 8000bf2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bf6:	2106      	movs	r1, #6
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f009 f907 	bl	8009e0c <CDC_Transmit_FS>
		return;
 8000bfe:	e2a6      	b.n	800114e <runCommands+0x7fe>
		//--------------------------------------------------------------------------
		
	}
	else if (cmd == 0x06)	// Btn?
 8000c00:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8000c04:	2b06      	cmp	r3, #6
 8000c06:	d120      	bne.n	8000c4a <runCommands+0x2fa>
	{
		UserTxBufferFS[0] = cmd;
 8000c08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c0c:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8000c10:	701a      	strb	r2, [r3, #0]
		UserTxBufferFS[1] = GetBtnRunState();
 8000c12:	f7ff fcff 	bl	8000614 <GetBtnRunState>
 8000c16:	4603      	mov	r3, r0
 8000c18:	461a      	mov	r2, r3
 8000c1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c1e:	705a      	strb	r2, [r3, #1]
		UserTxBufferFS[2] = GetBtnUpState();
 8000c20:	f7ff fd3a 	bl	8000698 <GetBtnUpState>
 8000c24:	4603      	mov	r3, r0
 8000c26:	461a      	mov	r2, r3
 8000c28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c2c:	709a      	strb	r2, [r3, #2]
		UserTxBufferFS[3] = GetBtnDownState();
 8000c2e:	f7ff fd75 	bl	800071c <GetBtnDownState>
 8000c32:	4603      	mov	r3, r0
 8000c34:	461a      	mov	r2, r3
 8000c36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c3a:	70da      	strb	r2, [r3, #3]
		CDC_Transmit_FS(UserTxBufferFS, 4);
 8000c3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c40:	2104      	movs	r1, #4
 8000c42:	4618      	mov	r0, r3
 8000c44:	f009 f8e2 	bl	8009e0c <CDC_Transmit_FS>
		return;
 8000c48:	e281      	b.n	800114e <runCommands+0x7fe>
		//--------------------------------------------------------------------------
		

	// ID?
	} else if (cmd == 0x07) {
 8000c4a:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8000c4e:	2b07      	cmp	r3, #7
 8000c50:	d133      	bne.n	8000cba <runCommands+0x36a>
		char str[] = "prb_v0.3";
 8000c52:	f107 0318 	add.w	r3, r7, #24
 8000c56:	4a2f      	ldr	r2, [pc, #188]	; (8000d14 <runCommands+0x3c4>)
 8000c58:	ca07      	ldmia	r2, {r0, r1, r2}
 8000c5a:	c303      	stmia	r3!, {r0, r1}
 8000c5c:	701a      	strb	r2, [r3, #0]
		UserTxBufferFS[0] = cmd;
 8000c5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c62:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8000c66:	701a      	strb	r2, [r3, #0]
		UserTxBufferFS[1] = strlen(str);
 8000c68:	f107 0318 	add.w	r3, r7, #24
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f7ff fa6d 	bl	800014c <strlen>
 8000c72:	4603      	mov	r3, r0
 8000c74:	b2da      	uxtb	r2, r3
 8000c76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c7a:	705a      	strb	r2, [r3, #1]
		memcpy(UserTxBufferFS + 2, str, strlen(str));
 8000c7c:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8000c80:	3402      	adds	r4, #2
 8000c82:	f107 0318 	add.w	r3, r7, #24
 8000c86:	4618      	mov	r0, r3
 8000c88:	f7ff fa60 	bl	800014c <strlen>
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	f107 0318 	add.w	r3, r7, #24
 8000c92:	4619      	mov	r1, r3
 8000c94:	4620      	mov	r0, r4
 8000c96:	f009 fcc1 	bl	800a61c <memcpy>
		CDC_Transmit_FS(UserTxBufferFS, strlen(str) + 2);
 8000c9a:	f107 0318 	add.w	r3, r7, #24
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f7ff fa54 	bl	800014c <strlen>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	b29b      	uxth	r3, r3
 8000ca8:	3302      	adds	r3, #2
 8000caa:	b29a      	uxth	r2, r3
 8000cac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cb0:	4611      	mov	r1, r2
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f009 f8aa 	bl	8009e0c <CDC_Transmit_FS>
 8000cb8:	e249      	b.n	800114e <runCommands+0x7fe>
	На вход щупа подается семетричная пила с частотой 1кГц с оффестом установленным на ип.
	после компарирования сигнала МК измеряет длительность импульса
	т.к. 1 кГц соотвествет длительности в 500 мс то это означает что мы попапали в полуку офсета.*/
	//--------------------------------------------------------------------------
	}
	else if (cmd == 0x08)	// Калибровка TIM inHL?
 8000cba:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8000cbe:	2b08      	cmp	r3, #8
 8000cc0:	d12a      	bne.n	8000d18 <runCommands+0x3c8>
	{
		EnableTIM3_PB4();
 8000cc2:	f7ff fd6d 	bl	80007a0 <EnableTIM3_PB4>
		uint16_t temp = GetTIM3();
 8000cc6:	f7ff fd77 	bl	80007b8 <GetTIM3>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	461a      	mov	r2, r3
 8000cce:	f107 0316 	add.w	r3, r7, #22
 8000cd2:	801a      	strh	r2, [r3, #0]
		UserTxBufferFS[0] = cmd;
 8000cd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cd8:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8000cdc:	701a      	strb	r2, [r3, #0]
		memcpy(UserTxBufferFS + 1, &temp, sizeof(uint16_t));
 8000cde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ce2:	3301      	adds	r3, #1
 8000ce4:	f107 0216 	add.w	r2, r7, #22
 8000ce8:	8812      	ldrh	r2, [r2, #0]
 8000cea:	801a      	strh	r2, [r3, #0]
		CDC_Transmit_FS(UserTxBufferFS, 1 + sizeof(uint16_t));
 8000cec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cf0:	2103      	movs	r1, #3
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f009 f88a 	bl	8009e0c <CDC_Transmit_FS>
 8000cf8:	e229      	b.n	800114e <runCommands+0x7fe>
 8000cfa:	bf00      	nop
 8000cfc:	40010800 	.word	0x40010800
 8000d00:	20000010 	.word	0x20000010
 8000d04:	0800b8a8 	.word	0x0800b8a8
 8000d08:	0800b8c0 	.word	0x0800b8c0
 8000d0c:	0800b8d8 	.word	0x0800b8d8
 8000d10:	0800b8e4 	.word	0x0800b8e4
 8000d14:	0800b908 	.word	0x0800b908
		return;
	//--------------------------------------------------------------------------
	}
	else if (cmd == 0x09)	// Калибровка TIM inLL?
 8000d18:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8000d1c:	2b09      	cmp	r3, #9
 8000d1e:	d11b      	bne.n	8000d58 <runCommands+0x408>
	{
		EnableTIM4_PB6();
 8000d20:	f7ff fd62 	bl	80007e8 <EnableTIM4_PB6>
		uint16_t temp = GetTIM4();
 8000d24:	f7ff fd6c 	bl	8000800 <GetTIM4>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	461a      	mov	r2, r3
 8000d2c:	f107 0314 	add.w	r3, r7, #20
 8000d30:	801a      	strh	r2, [r3, #0]
		UserTxBufferFS[0] = cmd;
 8000d32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d36:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8000d3a:	701a      	strb	r2, [r3, #0]
		memcpy(UserTxBufferFS + 1, &temp, sizeof(uint16_t));
 8000d3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d40:	3301      	adds	r3, #1
 8000d42:	f107 0214 	add.w	r2, r7, #20
 8000d46:	8812      	ldrh	r2, [r2, #0]
 8000d48:	801a      	strh	r2, [r3, #0]
		CDC_Transmit_FS(UserTxBufferFS, 1 + sizeof(uint16_t));
 8000d4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d4e:	2103      	movs	r1, #3
 8000d50:	4618      	mov	r0, r3
 8000d52:	f009 f85b 	bl	8009e0c <CDC_Transmit_FS>
 8000d56:	e1fa      	b.n	800114e <runCommands+0x7fe>
		return;
	//--------------------------------------------------------------------------
	}
	else if (cmd == 0x0A)	// TODO: Прием калибровочной таблицы [0x0A][1-4][offset][count][data] 	answer: [0x0A]+[1-4]+[offset]+[count]+[status] (0x00 - сработал; 0x01 - не сработал)
 8000d58:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8000d5c:	2b0a      	cmp	r3, #10
 8000d5e:	f040 81ad 	bne.w	80010bc <runCommands+0x76c>
	{
		//Прием калибровочной таблицы [0x0A][1-4][offset][count][data]
		//FIXME: За одну посылку можно получить максимум 64 byte. Нужно организовать пакетную передачу
		uint16_t tOffset, tCount, tData;
		if (*Len >= 2 && Buf[1] >= 0x00 && Buf[1] <= 0x03)
 8000d62:	463b      	mov	r3, r7
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	2b01      	cmp	r3, #1
 8000d6a:	f240 8197 	bls.w	800109c <runCommands+0x74c>
 8000d6e:	1d3b      	adds	r3, r7, #4
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	3301      	adds	r3, #1
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	2b03      	cmp	r3, #3
 8000d78:	f200 8190 	bhi.w	800109c <runCommands+0x74c>
		{
			if 		(Buf[1] == 0x00)	//А_m12
 8000d7c:	1d3b      	adds	r3, r7, #4
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	3301      	adds	r3, #1
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d15f      	bne.n	8000e48 <runCommands+0x4f8>
				----------------------
				...
				u16 Buf[count] = data[n-1]  u8
					Buf[count] = data[n] 	u8
				*/
				memcpy(&tOffset, Buf + 2, sizeof(uint16_t));
 8000d88:	1d3b      	adds	r3, r7, #4
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	3302      	adds	r3, #2
 8000d8e:	881b      	ldrh	r3, [r3, #0]
 8000d90:	b29a      	uxth	r2, r3
 8000d92:	f107 0312 	add.w	r3, r7, #18
 8000d96:	801a      	strh	r2, [r3, #0]
				memcpy(&tCount, Buf + 2 + sizeof(uint16_t), sizeof(uint16_t));
 8000d98:	1d3b      	adds	r3, r7, #4
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	3304      	adds	r3, #4
 8000d9e:	881b      	ldrh	r3, [r3, #0]
 8000da0:	b29a      	uxth	r2, r3
 8000da2:	f107 0310 	add.w	r3, r7, #16
 8000da6:	801a      	strh	r2, [r3, #0]

				for (uint16_t i = 0; i < tCount; i++)
 8000da8:	2300      	movs	r3, #0
 8000daa:	f8a7 322e 	strh.w	r3, [r7, #558]	; 0x22e
 8000dae:	e01f      	b.n	8000df0 <runCommands+0x4a0>
				{
					memcpy(&tData, Buf + 2 + 2 * sizeof(uint16_t) + i * 2, sizeof(uint16_t));
 8000db0:	f8b7 322e 	ldrh.w	r3, [r7, #558]	; 0x22e
 8000db4:	005b      	lsls	r3, r3, #1
 8000db6:	3306      	adds	r3, #6
 8000db8:	1d3a      	adds	r2, r7, #4
 8000dba:	6812      	ldr	r2, [r2, #0]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	881b      	ldrh	r3, [r3, #0]
 8000dc0:	b29a      	uxth	r2, r3
 8000dc2:	f107 030e 	add.w	r3, r7, #14
 8000dc6:	801a      	strh	r2, [r3, #0]
					DevNVRAM.calibration_table.dacValA_m12[i + tOffset] = tData;
 8000dc8:	f8b7 322e 	ldrh.w	r3, [r7, #558]	; 0x22e
 8000dcc:	f107 0212 	add.w	r2, r7, #18
 8000dd0:	8812      	ldrh	r2, [r2, #0]
 8000dd2:	4413      	add	r3, r2
 8000dd4:	f107 020e 	add.w	r2, r7, #14
 8000dd8:	8811      	ldrh	r1, [r2, #0]
 8000dda:	4acf      	ldr	r2, [pc, #828]	; (8001118 <runCommands+0x7c8>)
 8000ddc:	3304      	adds	r3, #4
 8000dde:	005b      	lsls	r3, r3, #1
 8000de0:	4413      	add	r3, r2
 8000de2:	460a      	mov	r2, r1
 8000de4:	809a      	strh	r2, [r3, #4]
				for (uint16_t i = 0; i < tCount; i++)
 8000de6:	f8b7 322e 	ldrh.w	r3, [r7, #558]	; 0x22e
 8000dea:	3301      	adds	r3, #1
 8000dec:	f8a7 322e 	strh.w	r3, [r7, #558]	; 0x22e
 8000df0:	f107 0310 	add.w	r3, r7, #16
 8000df4:	881b      	ldrh	r3, [r3, #0]
 8000df6:	f8b7 222e 	ldrh.w	r2, [r7, #558]	; 0x22e
 8000dfa:	429a      	cmp	r2, r3
 8000dfc:	d3d8      	bcc.n	8000db0 <runCommands+0x460>
				}

				changeTableFlag = true;
 8000dfe:	4bc7      	ldr	r3, [pc, #796]	; (800111c <runCommands+0x7cc>)
 8000e00:	2201      	movs	r2, #1
 8000e02:	701a      	strb	r2, [r3, #0]
					Buf[5] = count u8
				----------------------
				u8	Buf[6] = status u8	(0x00 - сработал; 0x01 - не сработал)
				----------------------
				*/
				UserTxBufferFS[0] = cmd;												  //1			->1
 8000e04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e08:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8000e0c:	701a      	strb	r2, [r3, #0]
				UserTxBufferFS[1] = 0x01;												  //1			->2
 8000e0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e12:	2201      	movs	r2, #1
 8000e14:	705a      	strb	r2, [r3, #1]
				memcpy(UserTxBufferFS + 2, &tOffset, sizeof(uint16_t));					  //2+2			->4
 8000e16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e1a:	3302      	adds	r3, #2
 8000e1c:	f107 0212 	add.w	r2, r7, #18
 8000e20:	8812      	ldrh	r2, [r2, #0]
 8000e22:	801a      	strh	r2, [r3, #0]
				memcpy(UserTxBufferFS + 2 + sizeof(uint16_t), &tCount, sizeof(uint16_t)); //2+2+2		->6
 8000e24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e28:	3304      	adds	r3, #4
 8000e2a:	f107 0210 	add.w	r2, r7, #16
 8000e2e:	8812      	ldrh	r2, [r2, #0]
 8000e30:	801a      	strh	r2, [r3, #0]
				UserTxBufferFS[2 + 2 * sizeof(uint16_t) + 1] = 0x00;					  //2+2*2+1		->7
 8000e32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e36:	2200      	movs	r2, #0
 8000e38:	71da      	strb	r2, [r3, #7]

				CDC_Transmit_FS(UserTxBufferFS, sizeof(UserTxBufferFS[2 + 2 * sizeof(uint16_t) + 1]));
 8000e3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e3e:	2101      	movs	r1, #1
 8000e40:	4618      	mov	r0, r3
 8000e42:	f008 ffe3 	bl	8009e0c <CDC_Transmit_FS>
				return;
 8000e46:	e182      	b.n	800114e <runCommands+0x7fe>
				//--------------------------------------------------------------------------
			}
			//--------------------------------------------------------------------------
			else if (Buf[1] == 0x01)	//B_m12
 8000e48:	1d3b      	adds	r3, r7, #4
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d15c      	bne.n	8000f0e <runCommands+0x5be>
				----------------------
				...
				u16 Buf[count] = data[n-1]  u8
					Buf[count] = data[n] 	u8
				*/
				memcpy(&tOffset, Buf + 2, sizeof(uint16_t));
 8000e54:	1d3b      	adds	r3, r7, #4
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	3302      	adds	r3, #2
 8000e5a:	881b      	ldrh	r3, [r3, #0]
 8000e5c:	b29a      	uxth	r2, r3
 8000e5e:	f107 0312 	add.w	r3, r7, #18
 8000e62:	801a      	strh	r2, [r3, #0]
				memcpy(&tCount, Buf + 2 + sizeof(uint16_t), sizeof(uint16_t));
 8000e64:	1d3b      	adds	r3, r7, #4
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	3304      	adds	r3, #4
 8000e6a:	881b      	ldrh	r3, [r3, #0]
 8000e6c:	b29a      	uxth	r2, r3
 8000e6e:	f107 0310 	add.w	r3, r7, #16
 8000e72:	801a      	strh	r2, [r3, #0]

				for (uint16_t i = 0; i < tCount; i++)
 8000e74:	2300      	movs	r3, #0
 8000e76:	f8a7 322c 	strh.w	r3, [r7, #556]	; 0x22c
 8000e7a:	e01f      	b.n	8000ebc <runCommands+0x56c>
				{
					memcpy(&tData, Buf + 2 + 2 * sizeof(uint16_t) + i * 2, sizeof(uint16_t));
 8000e7c:	f8b7 322c 	ldrh.w	r3, [r7, #556]	; 0x22c
 8000e80:	005b      	lsls	r3, r3, #1
 8000e82:	3306      	adds	r3, #6
 8000e84:	1d3a      	adds	r2, r7, #4
 8000e86:	6812      	ldr	r2, [r2, #0]
 8000e88:	4413      	add	r3, r2
 8000e8a:	881b      	ldrh	r3, [r3, #0]
 8000e8c:	b29a      	uxth	r2, r3
 8000e8e:	f107 030e 	add.w	r3, r7, #14
 8000e92:	801a      	strh	r2, [r3, #0]
					DevNVRAM.calibration_table.dacValB_m12[i + tOffset] = tData;
 8000e94:	f8b7 322c 	ldrh.w	r3, [r7, #556]	; 0x22c
 8000e98:	f107 0212 	add.w	r2, r7, #18
 8000e9c:	8812      	ldrh	r2, [r2, #0]
 8000e9e:	4413      	add	r3, r2
 8000ea0:	f107 020e 	add.w	r2, r7, #14
 8000ea4:	8811      	ldrh	r1, [r2, #0]
 8000ea6:	4a9c      	ldr	r2, [pc, #624]	; (8001118 <runCommands+0x7c8>)
 8000ea8:	335c      	adds	r3, #92	; 0x5c
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	4413      	add	r3, r2
 8000eae:	460a      	mov	r2, r1
 8000eb0:	809a      	strh	r2, [r3, #4]
				for (uint16_t i = 0; i < tCount; i++)
 8000eb2:	f8b7 322c 	ldrh.w	r3, [r7, #556]	; 0x22c
 8000eb6:	3301      	adds	r3, #1
 8000eb8:	f8a7 322c 	strh.w	r3, [r7, #556]	; 0x22c
 8000ebc:	f107 0310 	add.w	r3, r7, #16
 8000ec0:	881b      	ldrh	r3, [r3, #0]
 8000ec2:	f8b7 222c 	ldrh.w	r2, [r7, #556]	; 0x22c
 8000ec6:	429a      	cmp	r2, r3
 8000ec8:	d3d8      	bcc.n	8000e7c <runCommands+0x52c>
					Buf[5] = count u8
				----------------------
				u8	Buf[6] = status u8	(0x00 - сработал; 0x01 - не сработал)
				----------------------
				*/
				UserTxBufferFS[0] = cmd;												  //1			->1
 8000eca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ece:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8000ed2:	701a      	strb	r2, [r3, #0]
				UserTxBufferFS[1] = 0x01;												  //1			->2
 8000ed4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ed8:	2201      	movs	r2, #1
 8000eda:	705a      	strb	r2, [r3, #1]
				memcpy(UserTxBufferFS + 2, &tOffset, sizeof(uint16_t));					  //2+2		->4
 8000edc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ee0:	3302      	adds	r3, #2
 8000ee2:	f107 0212 	add.w	r2, r7, #18
 8000ee6:	8812      	ldrh	r2, [r2, #0]
 8000ee8:	801a      	strh	r2, [r3, #0]
				memcpy(UserTxBufferFS + 2 + sizeof(uint16_t), &tCount, sizeof(uint16_t)); //2+2+2		->6
 8000eea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eee:	3304      	adds	r3, #4
 8000ef0:	f107 0210 	add.w	r2, r7, #16
 8000ef4:	8812      	ldrh	r2, [r2, #0]
 8000ef6:	801a      	strh	r2, [r3, #0]
				UserTxBufferFS[2 + 2 * sizeof(uint16_t) + 1] = 0x00;					  //2+2*2+1	->7
 8000ef8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000efc:	2200      	movs	r2, #0
 8000efe:	71da      	strb	r2, [r3, #7]

				CDC_Transmit_FS(UserTxBufferFS, sizeof(UserTxBufferFS[2 + 2 * sizeof(uint16_t) + 1]));
 8000f00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f04:	2101      	movs	r1, #1
 8000f06:	4618      	mov	r0, r3
 8000f08:	f008 ff80 	bl	8009e0c <CDC_Transmit_FS>
				return;
 8000f0c:	e11f      	b.n	800114e <runCommands+0x7fe>
				//--------------------------------------------------------------------------
			}
			//--------------------------------------------------------------------------
			else if (Buf[1] == 0x02)	//A_m27
 8000f0e:	1d3b      	adds	r3, r7, #4
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	3301      	adds	r3, #1
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	2b02      	cmp	r3, #2
 8000f18:	d15c      	bne.n	8000fd4 <runCommands+0x684>
				----------------------
				...
				u16 Buf[count] = data[n-1]  u8
					Buf[count] = data[n] 	u8
				*/
				memcpy(&tOffset, Buf + 2, sizeof(uint16_t));
 8000f1a:	1d3b      	adds	r3, r7, #4
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	3302      	adds	r3, #2
 8000f20:	881b      	ldrh	r3, [r3, #0]
 8000f22:	b29a      	uxth	r2, r3
 8000f24:	f107 0312 	add.w	r3, r7, #18
 8000f28:	801a      	strh	r2, [r3, #0]
				memcpy(&tCount, Buf + 2 + sizeof(uint16_t), sizeof(uint16_t));
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	3304      	adds	r3, #4
 8000f30:	881b      	ldrh	r3, [r3, #0]
 8000f32:	b29a      	uxth	r2, r3
 8000f34:	f107 0310 	add.w	r3, r7, #16
 8000f38:	801a      	strh	r2, [r3, #0]

				for (uint16_t i = 0; i < tCount; i++)
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	f8a7 322a 	strh.w	r3, [r7, #554]	; 0x22a
 8000f40:	e01f      	b.n	8000f82 <runCommands+0x632>
				{
					memcpy(&tData, Buf + 2 + 2 * sizeof(uint16_t) + i * 2, sizeof(uint16_t));
 8000f42:	f8b7 322a 	ldrh.w	r3, [r7, #554]	; 0x22a
 8000f46:	005b      	lsls	r3, r3, #1
 8000f48:	3306      	adds	r3, #6
 8000f4a:	1d3a      	adds	r2, r7, #4
 8000f4c:	6812      	ldr	r2, [r2, #0]
 8000f4e:	4413      	add	r3, r2
 8000f50:	881b      	ldrh	r3, [r3, #0]
 8000f52:	b29a      	uxth	r2, r3
 8000f54:	f107 030e 	add.w	r3, r7, #14
 8000f58:	801a      	strh	r2, [r3, #0]
					DevNVRAM.calibration_table.dacValA_m27[i + tOffset] = tData;
 8000f5a:	f8b7 322a 	ldrh.w	r3, [r7, #554]	; 0x22a
 8000f5e:	f107 0212 	add.w	r2, r7, #18
 8000f62:	8812      	ldrh	r2, [r2, #0]
 8000f64:	4413      	add	r3, r2
 8000f66:	f107 020e 	add.w	r2, r7, #14
 8000f6a:	8811      	ldrh	r1, [r2, #0]
 8000f6c:	4a6a      	ldr	r2, [pc, #424]	; (8001118 <runCommands+0x7c8>)
 8000f6e:	33b4      	adds	r3, #180	; 0xb4
 8000f70:	005b      	lsls	r3, r3, #1
 8000f72:	4413      	add	r3, r2
 8000f74:	460a      	mov	r2, r1
 8000f76:	809a      	strh	r2, [r3, #4]
				for (uint16_t i = 0; i < tCount; i++)
 8000f78:	f8b7 322a 	ldrh.w	r3, [r7, #554]	; 0x22a
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	f8a7 322a 	strh.w	r3, [r7, #554]	; 0x22a
 8000f82:	f107 0310 	add.w	r3, r7, #16
 8000f86:	881b      	ldrh	r3, [r3, #0]
 8000f88:	f8b7 222a 	ldrh.w	r2, [r7, #554]	; 0x22a
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	d3d8      	bcc.n	8000f42 <runCommands+0x5f2>
					Buf[5] = count u8
				----------------------
				u8	Buf[6] = status u8	(0x00 - сработал; 0x01 - не сработал)
				----------------------
				*/
				UserTxBufferFS[0] = cmd;												  //1			->1
 8000f90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f94:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8000f98:	701a      	strb	r2, [r3, #0]
				UserTxBufferFS[1] = 0x01;												  //1			->2
 8000f9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	705a      	strb	r2, [r3, #1]
				memcpy(UserTxBufferFS + 2, &tOffset, sizeof(uint16_t));					  //2+2		->4
 8000fa2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fa6:	3302      	adds	r3, #2
 8000fa8:	f107 0212 	add.w	r2, r7, #18
 8000fac:	8812      	ldrh	r2, [r2, #0]
 8000fae:	801a      	strh	r2, [r3, #0]
				memcpy(UserTxBufferFS + 2 + sizeof(uint16_t), &tCount, sizeof(uint16_t)); //2+2+2		->6
 8000fb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fb4:	3304      	adds	r3, #4
 8000fb6:	f107 0210 	add.w	r2, r7, #16
 8000fba:	8812      	ldrh	r2, [r2, #0]
 8000fbc:	801a      	strh	r2, [r3, #0]
				UserTxBufferFS[2 + 2 * sizeof(uint16_t) + 1] = 0x00;					  //2+2*2+1	->7
 8000fbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	71da      	strb	r2, [r3, #7]

				CDC_Transmit_FS(UserTxBufferFS, sizeof(UserTxBufferFS[2 + 2 * sizeof(uint16_t) + 1]));
 8000fc6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fca:	2101      	movs	r1, #1
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f008 ff1d 	bl	8009e0c <CDC_Transmit_FS>
				return;
 8000fd2:	e0bc      	b.n	800114e <runCommands+0x7fe>
				//--------------------------------------------------------------------------
			}
			//--------------------------------------------------------------------------
			else if (Buf[1] == 0x03)	//B_m27
 8000fd4:	1d3b      	adds	r3, r7, #4
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	3301      	adds	r3, #1
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b03      	cmp	r3, #3
 8000fde:	d15d      	bne.n	800109c <runCommands+0x74c>
				----------------------
				...
				u16 Buf[count] = data[n-1]  u8
					Buf[count] = data[n] 	u8
				*/
				memcpy(&tOffset, Buf + 2, sizeof(uint16_t));
 8000fe0:	1d3b      	adds	r3, r7, #4
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	3302      	adds	r3, #2
 8000fe6:	881b      	ldrh	r3, [r3, #0]
 8000fe8:	b29a      	uxth	r2, r3
 8000fea:	f107 0312 	add.w	r3, r7, #18
 8000fee:	801a      	strh	r2, [r3, #0]
				memcpy(&tCount, Buf + 2 + sizeof(uint16_t), sizeof(uint16_t));
 8000ff0:	1d3b      	adds	r3, r7, #4
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	3304      	adds	r3, #4
 8000ff6:	881b      	ldrh	r3, [r3, #0]
 8000ff8:	b29a      	uxth	r2, r3
 8000ffa:	f107 0310 	add.w	r3, r7, #16
 8000ffe:	801a      	strh	r2, [r3, #0]

				for (uint16_t i = 0; i < tCount; i++)
 8001000:	2300      	movs	r3, #0
 8001002:	f8a7 3228 	strh.w	r3, [r7, #552]	; 0x228
 8001006:	e020      	b.n	800104a <runCommands+0x6fa>
				{
					memcpy(&tData, Buf + 2 + 2 * sizeof(uint16_t) + i * 2, sizeof(uint16_t));
 8001008:	f8b7 3228 	ldrh.w	r3, [r7, #552]	; 0x228
 800100c:	005b      	lsls	r3, r3, #1
 800100e:	3306      	adds	r3, #6
 8001010:	1d3a      	adds	r2, r7, #4
 8001012:	6812      	ldr	r2, [r2, #0]
 8001014:	4413      	add	r3, r2
 8001016:	881b      	ldrh	r3, [r3, #0]
 8001018:	b29a      	uxth	r2, r3
 800101a:	f107 030e 	add.w	r3, r7, #14
 800101e:	801a      	strh	r2, [r3, #0]
					DevNVRAM.calibration_table.dacValB_m27[i + tOffset] = tData;
 8001020:	f8b7 3228 	ldrh.w	r3, [r7, #552]	; 0x228
 8001024:	f107 0212 	add.w	r2, r7, #18
 8001028:	8812      	ldrh	r2, [r2, #0]
 800102a:	4413      	add	r3, r2
 800102c:	f107 020e 	add.w	r2, r7, #14
 8001030:	8811      	ldrh	r1, [r2, #0]
 8001032:	4a39      	ldr	r2, [pc, #228]	; (8001118 <runCommands+0x7c8>)
 8001034:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	4413      	add	r3, r2
 800103c:	460a      	mov	r2, r1
 800103e:	805a      	strh	r2, [r3, #2]
				for (uint16_t i = 0; i < tCount; i++)
 8001040:	f8b7 3228 	ldrh.w	r3, [r7, #552]	; 0x228
 8001044:	3301      	adds	r3, #1
 8001046:	f8a7 3228 	strh.w	r3, [r7, #552]	; 0x228
 800104a:	f107 0310 	add.w	r3, r7, #16
 800104e:	881b      	ldrh	r3, [r3, #0]
 8001050:	f8b7 2228 	ldrh.w	r2, [r7, #552]	; 0x228
 8001054:	429a      	cmp	r2, r3
 8001056:	d3d7      	bcc.n	8001008 <runCommands+0x6b8>
					Buf[5] = count u8
				----------------------
				u8	Buf[6] = status u8	(0x00 - сработал; 0x01 - не сработал)
				----------------------
				*/
				UserTxBufferFS[0] = cmd;												  //1			->1
 8001058:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800105c:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8001060:	701a      	strb	r2, [r3, #0]
				UserTxBufferFS[1] = 0x01;												  //1			->2
 8001062:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001066:	2201      	movs	r2, #1
 8001068:	705a      	strb	r2, [r3, #1]
				memcpy(UserTxBufferFS + 2, &tOffset, sizeof(uint16_t));					  //2+2		->4
 800106a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800106e:	3302      	adds	r3, #2
 8001070:	f107 0212 	add.w	r2, r7, #18
 8001074:	8812      	ldrh	r2, [r2, #0]
 8001076:	801a      	strh	r2, [r3, #0]
				memcpy(UserTxBufferFS + 2 + sizeof(uint16_t), &tCount, sizeof(uint16_t)); //2+2+2		->6
 8001078:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800107c:	3304      	adds	r3, #4
 800107e:	f107 0210 	add.w	r2, r7, #16
 8001082:	8812      	ldrh	r2, [r2, #0]
 8001084:	801a      	strh	r2, [r3, #0]
				UserTxBufferFS[2 + 2 * sizeof(uint16_t) + 1] = 0x00;					  //2+2*2+1	->7
 8001086:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800108a:	2200      	movs	r2, #0
 800108c:	71da      	strb	r2, [r3, #7]

				CDC_Transmit_FS(UserTxBufferFS, sizeof(UserTxBufferFS[2 + 2 * sizeof(uint16_t) + 1]));
 800108e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001092:	2101      	movs	r1, #1
 8001094:	4618      	mov	r0, r3
 8001096:	f008 feb9 	bl	8009e0c <CDC_Transmit_FS>
				return;
 800109a:	e058      	b.n	800114e <runCommands+0x7fe>
				//--------------------------------------------------------------------------
			}
			//--------------------------------------------------------------------------
		}
		UserTxBufferFS[0] = cmd;
 800109c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010a0:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 80010a4:	701a      	strb	r2, [r3, #0]
		UserTxBufferFS[1] = 0x01; // ошибка
 80010a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010aa:	2201      	movs	r2, #1
 80010ac:	705a      	strb	r2, [r3, #1]
		CDC_Transmit_FS(UserTxBufferFS, 2);
 80010ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010b2:	2102      	movs	r1, #2
 80010b4:	4618      	mov	r0, r3
 80010b6:	f008 fea9 	bl	8009e0c <CDC_Transmit_FS>
		return;
 80010ba:	e048      	b.n	800114e <runCommands+0x7fe>
		//--------------------------------------------------------------------------
	}
	else if (cmd == 0x0B)	// TODO: Отправка CRC 1-4 таблицы [0x0B][1-4][CRC(1-4)]	answer:
 80010bc:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 80010c0:	2b0b      	cmp	r3, #11
 80010c2:	d041      	beq.n	8001148 <runCommands+0x7f8>
	{
		return;
	//--------------------------------------------------------------------------
	}
	else if (cmd == 0x0C)	// TODO: Прием длины калибровочной таблицы [0x0C][Длина][???]
 80010c4:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 80010c8:	2b0c      	cmp	r3, #12
 80010ca:	d03f      	beq.n	800114c <runCommands+0x7fc>
	{
		return;
	//--------------------------------------------------------------------------
	}
	else if (cmd == 0x0D)	// TODO: Запись во флеш калибровочной таблицы [0x0D] data: 1B (0x00 - успешно; 0x01 - ошибка при записи)	answer: 0x0D + 1B status
 80010cc:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 80010d0:	2b0d      	cmp	r3, #13
 80010d2:	d13c      	bne.n	800114e <runCommands+0x7fe>
	{
		if (*Len >= 2 && (Buf[1] == 0x02))
 80010d4:	463b      	mov	r3, r7
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d922      	bls.n	8001124 <runCommands+0x7d4>
 80010de:	1d3b      	adds	r3, r7, #4
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	3301      	adds	r3, #1
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	2b02      	cmp	r3, #2
 80010e8:	d11c      	bne.n	8001124 <runCommands+0x7d4>
		{
			//TODO: Функция записи фо флеш. FIXME: не работает запись фо флеш!
			 changeTableFlag = true;
 80010ea:	4b0c      	ldr	r3, [pc, #48]	; (800111c <runCommands+0x7cc>)
 80010ec:	2201      	movs	r2, #1
 80010ee:	701a      	strb	r2, [r3, #0]
			// writeTableInFlash();
			printf("changeTableFlag = true!");
 80010f0:	480b      	ldr	r0, [pc, #44]	; (8001120 <runCommands+0x7d0>)
 80010f2:	f009 faa9 	bl	800a648 <iprintf>
			UserTxBufferFS[0] = cmd;
 80010f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010fa:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 80010fe:	701a      	strb	r2, [r3, #0]
			UserTxBufferFS[1] = 0x00; // успешно
 8001100:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001104:	2200      	movs	r2, #0
 8001106:	705a      	strb	r2, [r3, #1]
			CDC_Transmit_FS(UserTxBufferFS, 2);
 8001108:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800110c:	2102      	movs	r1, #2
 800110e:	4618      	mov	r0, r3
 8001110:	f008 fe7c 	bl	8009e0c <CDC_Transmit_FS>
			return;
 8001114:	e01b      	b.n	800114e <runCommands+0x7fe>
 8001116:	bf00      	nop
 8001118:	200004f4 	.word	0x200004f4
 800111c:	20000254 	.word	0x20000254
 8001120:	0800b8f0 	.word	0x0800b8f0
		}
 		
		//--------------------------------------------------------------------------
		UserTxBufferFS[0] = cmd;
 8001124:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001128:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 800112c:	701a      	strb	r2, [r3, #0]
		UserTxBufferFS[1] = 0x01; // ошибка
 800112e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001132:	2201      	movs	r2, #1
 8001134:	705a      	strb	r2, [r3, #1]
		CDC_Transmit_FS(UserTxBufferFS, 2);
 8001136:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800113a:	2102      	movs	r1, #2
 800113c:	4618      	mov	r0, r3
 800113e:	f008 fe65 	bl	8009e0c <CDC_Transmit_FS>
		return;
 8001142:	e004      	b.n	800114e <runCommands+0x7fe>
		return;
 8001144:	bf00      	nop
 8001146:	e002      	b.n	800114e <runCommands+0x7fe>
		return;
 8001148:	bf00      	nop
 800114a:	e000      	b.n	800114e <runCommands+0x7fe>
		return;
 800114c:	bf00      	nop
		//--------------------------------------------------------------------------
	}
//-------------------------------------------------------------------------
	
}
 800114e:	f507 770d 	add.w	r7, r7, #564	; 0x234
 8001152:	46bd      	mov	sp, r7
 8001154:	bd90      	pop	{r4, r7, pc}
 8001156:	bf00      	nop

08001158 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b086      	sub	sp, #24
 800115c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800115e:	f000 fe99 	bl	8001e94 <HAL_Init>

  /* USER CODE BEGIN Init */
//--------------------------------------------------------------------------
#if DWT_INIT
	DWT_Init();
 8001162:	f7ff f9d3 	bl	800050c <DWT_Init>
	//--------------------------------------------------------------------------

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001166:	f000 f973 	bl	8001450 <SystemClock_Config>
//-------------------------------------------------------------------------

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800116a:	f000 fb1d 	bl	80017a8 <MX_GPIO_Init>
  MX_SPI1_Init();
 800116e:	f000 fa1f 	bl	80015b0 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 8001172:	f008 fd89 	bl	8009c88 <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 8001176:	f000 f9c9 	bl	800150c <MX_ADC1_Init>
  MX_TIM3_Init();
 800117a:	f000 fa51 	bl	8001620 <MX_TIM3_Init>
  MX_TIM4_Init();
 800117e:	f000 fab1 	bl	80016e4 <MX_TIM4_Init>
  MX_CRC_Init();
 8001182:	f000 fa01 	bl	8001588 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
	//**************************************************************************
#if TEST_UID
	sprintf(buffer, "UID %x-%x-%lx-%lx\n", *idBase0, *idBase1, *idBase2, *idBase3);
 8001186:	4b99      	ldr	r3, [pc, #612]	; (80013ec <main+0x294>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	881b      	ldrh	r3, [r3, #0]
 800118c:	4619      	mov	r1, r3
 800118e:	4b98      	ldr	r3, [pc, #608]	; (80013f0 <main+0x298>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	881b      	ldrh	r3, [r3, #0]
 8001194:	4618      	mov	r0, r3
 8001196:	4b97      	ldr	r3, [pc, #604]	; (80013f4 <main+0x29c>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a96      	ldr	r2, [pc, #600]	; (80013f8 <main+0x2a0>)
 800119e:	6812      	ldr	r2, [r2, #0]
 80011a0:	6812      	ldr	r2, [r2, #0]
 80011a2:	9201      	str	r2, [sp, #4]
 80011a4:	9300      	str	r3, [sp, #0]
 80011a6:	4603      	mov	r3, r0
 80011a8:	460a      	mov	r2, r1
 80011aa:	4994      	ldr	r1, [pc, #592]	; (80013fc <main+0x2a4>)
 80011ac:	4894      	ldr	r0, [pc, #592]	; (8001400 <main+0x2a8>)
 80011ae:	f009 fa63 	bl	800a678 <siprintf>
	printf(buffer);
 80011b2:	4893      	ldr	r0, [pc, #588]	; (8001400 <main+0x2a8>)
 80011b4:	f009 fa48 	bl	800a648 <iprintf>
#endif /* TEST_UID */

	//**************************************************************************
#if TEST_TIM_CAPTURE
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 80011b8:	2100      	movs	r1, #0
 80011ba:	4892      	ldr	r0, [pc, #584]	; (8001404 <main+0x2ac>)
 80011bc:	f004 fc32 	bl	8005a24 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 80011c0:	2104      	movs	r1, #4
 80011c2:	4890      	ldr	r0, [pc, #576]	; (8001404 <main+0x2ac>)
 80011c4:	f004 fc2e 	bl	8005a24 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 80011c8:	2100      	movs	r1, #0
 80011ca:	488f      	ldr	r0, [pc, #572]	; (8001408 <main+0x2b0>)
 80011cc:	f004 fc2a 	bl	8005a24 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_2);
 80011d0:	2104      	movs	r1, #4
 80011d2:	488d      	ldr	r0, [pc, #564]	; (8001408 <main+0x2b0>)
 80011d4:	f004 fc26 	bl	8005a24 <HAL_TIM_IC_Start_IT>
#endif /* TEST_TIM_CAPTURE */
//--------------------------------------------------------------------------
#if TEST_DAC
	SetAllDAC();
 80011d8:	f7ff f9f6 	bl	80005c8 <SetAllDAC>
#endif /* TEST_DAC */
	   //**************************************************************************
#if TEST_ADC
	HAL_ADCEx_Calibration_Start(&hadc1);
 80011dc:	488b      	ldr	r0, [pc, #556]	; (800140c <main+0x2b4>)
 80011de:	f001 faa5 	bl	800272c <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_IT(&hadc1);
 80011e2:	488a      	ldr	r0, [pc, #552]	; (800140c <main+0x2b4>)
 80011e4:	f000 ff90 	bl	8002108 <HAL_ADC_Start_IT>

#endif /* TEST_ADC */
//**************************************************************************
#if TEST_FLASH_TABLE

	flash_fill_calibTable();
 80011e8:	f7ff f8b0 	bl	800034c <flash_fill_calibTable>
	flash_write_calibTable();
 80011ec:	f7ff f8d0 	bl	8000390 <flash_write_calibTable>
    // TODO: Надо по запросе какая версия калиброчной табцы высылать значения дефолтной таблице...
    //--------------------------------------------------------------------------
*/
#endif /* TEST_FLASH_TABLE */

	uint32_t timme = 0; // для таймера в 10 сек
 80011f0:	2300      	movs	r3, #0
 80011f2:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		// Циклически проверяем соотвествует ли информация в памяти массиву настроек?
		if ((HAL_GetTick() - timme) > 10000) // интервал  10сек
 80011f4:	f000 fea6 	bl	8001f44 <HAL_GetTick>
 80011f8:	4602      	mov	r2, r0
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	f242 7210 	movw	r2, #10000	; 0x2710
 8001202:	4293      	cmp	r3, r2
 8001204:	d902      	bls.n	800120c <main+0xb4>
				HAL_Delay(100);
				//--------------------------------------------------------------------------
				printf("flash done");
			}*/
#endif /* TEST_FLASH_TABLE */
			timme = HAL_GetTick();
 8001206:	f000 fe9d 	bl	8001f44 <HAL_GetTick>
 800120a:	60f8      	str	r0, [r7, #12]
		}

//**************************************************************************
#if TEST_READ_BTN //TODO: данная реализация плохо отрабатывает! TODO: Нужно переделать на EXTI+TIM

		uint32_t ms = HAL_GetTick();
 800120c:	f000 fe9a 	bl	8001f44 <HAL_GetTick>
 8001210:	60b8      	str	r0, [r7, #8]
		uint8_t key1_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12); // подставить свой пин //TODO: Проверить работу BACK key!
 8001212:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001216:	487e      	ldr	r0, [pc, #504]	; (8001410 <main+0x2b8>)
 8001218:	f002 f80e 	bl	8003238 <HAL_GPIO_ReadPin>
 800121c:	4603      	mov	r3, r0
 800121e:	71fb      	strb	r3, [r7, #7]

		if (key1_state == 0 && !short_state1 && (ms - time_key1) > 50)
 8001220:	79fb      	ldrb	r3, [r7, #7]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d113      	bne.n	800124e <main+0xf6>
 8001226:	4b7b      	ldr	r3, [pc, #492]	; (8001414 <main+0x2bc>)
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d10f      	bne.n	800124e <main+0xf6>
 800122e:	4b7a      	ldr	r3, [pc, #488]	; (8001418 <main+0x2c0>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	68ba      	ldr	r2, [r7, #8]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	2b32      	cmp	r3, #50	; 0x32
 8001238:	d909      	bls.n	800124e <main+0xf6>
		{
			short_state1 = 1;
 800123a:	4b76      	ldr	r3, [pc, #472]	; (8001414 <main+0x2bc>)
 800123c:	2201      	movs	r2, #1
 800123e:	701a      	strb	r2, [r3, #0]
			long_state1 = 0;
 8001240:	4b76      	ldr	r3, [pc, #472]	; (800141c <main+0x2c4>)
 8001242:	2200      	movs	r2, #0
 8001244:	701a      	strb	r2, [r3, #0]
			time_key1 = ms;
 8001246:	4a74      	ldr	r2, [pc, #464]	; (8001418 <main+0x2c0>)
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	6013      	str	r3, [r2, #0]
 800124c:	e02e      	b.n	80012ac <main+0x154>
		}
		else if (key1_state == 0 && !long_state1 && (ms - time_key1) > KEY_LONG_DELAY)
 800124e:	79fb      	ldrb	r3, [r7, #7]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d111      	bne.n	8001278 <main+0x120>
 8001254:	4b71      	ldr	r3, [pc, #452]	; (800141c <main+0x2c4>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d10d      	bne.n	8001278 <main+0x120>
 800125c:	4b6e      	ldr	r3, [pc, #440]	; (8001418 <main+0x2c0>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	68ba      	ldr	r2, [r7, #8]
 8001262:	1ad3      	subs	r3, r2, r3
 8001264:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001268:	d906      	bls.n	8001278 <main+0x120>
		{
			long_state1 = 1;
 800126a:	4b6c      	ldr	r3, [pc, #432]	; (800141c <main+0x2c4>)
 800126c:	2201      	movs	r2, #1
 800126e:	701a      	strb	r2, [r3, #0]
			// действие на длинное нажатие
			btn1_long_rd = 1;
 8001270:	4b6b      	ldr	r3, [pc, #428]	; (8001420 <main+0x2c8>)
 8001272:	2201      	movs	r2, #1
 8001274:	701a      	strb	r2, [r3, #0]
 8001276:	e019      	b.n	80012ac <main+0x154>
		}
		else if (key1_state == 1 && short_state1 && (ms - time_key1) > 50)
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	2b01      	cmp	r3, #1
 800127c:	d116      	bne.n	80012ac <main+0x154>
 800127e:	4b65      	ldr	r3, [pc, #404]	; (8001414 <main+0x2bc>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d012      	beq.n	80012ac <main+0x154>
 8001286:	4b64      	ldr	r3, [pc, #400]	; (8001418 <main+0x2c0>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	68ba      	ldr	r2, [r7, #8]
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	2b32      	cmp	r3, #50	; 0x32
 8001290:	d90c      	bls.n	80012ac <main+0x154>
		{
			short_state1 = 0;
 8001292:	4b60      	ldr	r3, [pc, #384]	; (8001414 <main+0x2bc>)
 8001294:	2200      	movs	r2, #0
 8001296:	701a      	strb	r2, [r3, #0]
			time_key1 = ms;
 8001298:	4a5f      	ldr	r2, [pc, #380]	; (8001418 <main+0x2c0>)
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	6013      	str	r3, [r2, #0]

			if (!long_state1)
 800129e:	4b5f      	ldr	r3, [pc, #380]	; (800141c <main+0x2c4>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d102      	bne.n	80012ac <main+0x154>
			{
				// действие на короткое нажатие
				btn1_short_rd = 1;
 80012a6:	4b5f      	ldr	r3, [pc, #380]	; (8001424 <main+0x2cc>)
 80012a8:	2201      	movs	r2, #1
 80012aa:	701a      	strb	r2, [r3, #0]
			}
		}
		uint8_t key2_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13); // подставить свой пин
 80012ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012b0:	4857      	ldr	r0, [pc, #348]	; (8001410 <main+0x2b8>)
 80012b2:	f001 ffc1 	bl	8003238 <HAL_GPIO_ReadPin>
 80012b6:	4603      	mov	r3, r0
 80012b8:	71bb      	strb	r3, [r7, #6]

		if (key2_state == 0 && !short_state2 && (ms - time_key2) > 50)
 80012ba:	79bb      	ldrb	r3, [r7, #6]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d113      	bne.n	80012e8 <main+0x190>
 80012c0:	4b59      	ldr	r3, [pc, #356]	; (8001428 <main+0x2d0>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d10f      	bne.n	80012e8 <main+0x190>
 80012c8:	4b58      	ldr	r3, [pc, #352]	; (800142c <main+0x2d4>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	68ba      	ldr	r2, [r7, #8]
 80012ce:	1ad3      	subs	r3, r2, r3
 80012d0:	2b32      	cmp	r3, #50	; 0x32
 80012d2:	d909      	bls.n	80012e8 <main+0x190>
		{
			short_state2 = 1;
 80012d4:	4b54      	ldr	r3, [pc, #336]	; (8001428 <main+0x2d0>)
 80012d6:	2201      	movs	r2, #1
 80012d8:	701a      	strb	r2, [r3, #0]
			long_state2 = 0;
 80012da:	4b55      	ldr	r3, [pc, #340]	; (8001430 <main+0x2d8>)
 80012dc:	2200      	movs	r2, #0
 80012de:	701a      	strb	r2, [r3, #0]
			time_key2 = ms;
 80012e0:	4a52      	ldr	r2, [pc, #328]	; (800142c <main+0x2d4>)
 80012e2:	68bb      	ldr	r3, [r7, #8]
 80012e4:	6013      	str	r3, [r2, #0]
 80012e6:	e02e      	b.n	8001346 <main+0x1ee>
		}
		else if (key2_state == 0 && !long_state2 && (ms - time_key2) > KEY_LONG_DELAY)
 80012e8:	79bb      	ldrb	r3, [r7, #6]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d111      	bne.n	8001312 <main+0x1ba>
 80012ee:	4b50      	ldr	r3, [pc, #320]	; (8001430 <main+0x2d8>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d10d      	bne.n	8001312 <main+0x1ba>
 80012f6:	4b4d      	ldr	r3, [pc, #308]	; (800142c <main+0x2d4>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	68ba      	ldr	r2, [r7, #8]
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001302:	d906      	bls.n	8001312 <main+0x1ba>
		{
			long_state2 = 1;
 8001304:	4b4a      	ldr	r3, [pc, #296]	; (8001430 <main+0x2d8>)
 8001306:	2201      	movs	r2, #1
 8001308:	701a      	strb	r2, [r3, #0]

			// действие на длинное нажатие
			btn2_long_rd = 1;
 800130a:	4b4a      	ldr	r3, [pc, #296]	; (8001434 <main+0x2dc>)
 800130c:	2201      	movs	r2, #1
 800130e:	701a      	strb	r2, [r3, #0]
 8001310:	e019      	b.n	8001346 <main+0x1ee>
		}
		else if (key2_state == 1 && short_state2 && (ms - time_key2) > 50)
 8001312:	79bb      	ldrb	r3, [r7, #6]
 8001314:	2b01      	cmp	r3, #1
 8001316:	d116      	bne.n	8001346 <main+0x1ee>
 8001318:	4b43      	ldr	r3, [pc, #268]	; (8001428 <main+0x2d0>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d012      	beq.n	8001346 <main+0x1ee>
 8001320:	4b42      	ldr	r3, [pc, #264]	; (800142c <main+0x2d4>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	68ba      	ldr	r2, [r7, #8]
 8001326:	1ad3      	subs	r3, r2, r3
 8001328:	2b32      	cmp	r3, #50	; 0x32
 800132a:	d90c      	bls.n	8001346 <main+0x1ee>
		{
			short_state2 = 0;
 800132c:	4b3e      	ldr	r3, [pc, #248]	; (8001428 <main+0x2d0>)
 800132e:	2200      	movs	r2, #0
 8001330:	701a      	strb	r2, [r3, #0]
			time_key2 = ms;
 8001332:	4a3e      	ldr	r2, [pc, #248]	; (800142c <main+0x2d4>)
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	6013      	str	r3, [r2, #0]

			if (!long_state2)
 8001338:	4b3d      	ldr	r3, [pc, #244]	; (8001430 <main+0x2d8>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d102      	bne.n	8001346 <main+0x1ee>
			{
				// действие на короткое нажатие
				btn2_short_rd = 1;
 8001340:	4b3d      	ldr	r3, [pc, #244]	; (8001438 <main+0x2e0>)
 8001342:	2201      	movs	r2, #1
 8001344:	701a      	strb	r2, [r3, #0]
			}
		}

		uint8_t key3_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14); // подставить свой пин
 8001346:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800134a:	4831      	ldr	r0, [pc, #196]	; (8001410 <main+0x2b8>)
 800134c:	f001 ff74 	bl	8003238 <HAL_GPIO_ReadPin>
 8001350:	4603      	mov	r3, r0
 8001352:	717b      	strb	r3, [r7, #5]
		if (key3_state == 0 && !short_state3 && (ms - time_key3) > 50)
 8001354:	797b      	ldrb	r3, [r7, #5]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d113      	bne.n	8001382 <main+0x22a>
 800135a:	4b38      	ldr	r3, [pc, #224]	; (800143c <main+0x2e4>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d10f      	bne.n	8001382 <main+0x22a>
 8001362:	4b37      	ldr	r3, [pc, #220]	; (8001440 <main+0x2e8>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	68ba      	ldr	r2, [r7, #8]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	2b32      	cmp	r3, #50	; 0x32
 800136c:	d909      	bls.n	8001382 <main+0x22a>
		{
			short_state3 = 1;
 800136e:	4b33      	ldr	r3, [pc, #204]	; (800143c <main+0x2e4>)
 8001370:	2201      	movs	r2, #1
 8001372:	701a      	strb	r2, [r3, #0]
			long_state3 = 0;
 8001374:	4b33      	ldr	r3, [pc, #204]	; (8001444 <main+0x2ec>)
 8001376:	2200      	movs	r2, #0
 8001378:	701a      	strb	r2, [r3, #0]
			time_key3 = ms;
 800137a:	4a31      	ldr	r2, [pc, #196]	; (8001440 <main+0x2e8>)
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	6013      	str	r3, [r2, #0]
 8001380:	e032      	b.n	80013e8 <main+0x290>
		}
		else if (key3_state == 0 && !long_state3 && (ms - time_key3) > KEY_LONG_DELAY)
 8001382:	797b      	ldrb	r3, [r7, #5]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d111      	bne.n	80013ac <main+0x254>
 8001388:	4b2e      	ldr	r3, [pc, #184]	; (8001444 <main+0x2ec>)
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d10d      	bne.n	80013ac <main+0x254>
 8001390:	4b2b      	ldr	r3, [pc, #172]	; (8001440 <main+0x2e8>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	68ba      	ldr	r2, [r7, #8]
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800139c:	d906      	bls.n	80013ac <main+0x254>
		{
			long_state3 = 1;
 800139e:	4b29      	ldr	r3, [pc, #164]	; (8001444 <main+0x2ec>)
 80013a0:	2201      	movs	r2, #1
 80013a2:	701a      	strb	r2, [r3, #0]
			// действие на длинное нажатие
			btn3_long_rd = 1;
 80013a4:	4b28      	ldr	r3, [pc, #160]	; (8001448 <main+0x2f0>)
 80013a6:	2201      	movs	r2, #1
 80013a8:	701a      	strb	r2, [r3, #0]
 80013aa:	e01d      	b.n	80013e8 <main+0x290>
		}
		else if (key3_state == 1 && short_state3 && (ms - time_key3) > 50)
 80013ac:	797b      	ldrb	r3, [r7, #5]
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	f47f af20 	bne.w	80011f4 <main+0x9c>
 80013b4:	4b21      	ldr	r3, [pc, #132]	; (800143c <main+0x2e4>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	f43f af1b 	beq.w	80011f4 <main+0x9c>
 80013be:	4b20      	ldr	r3, [pc, #128]	; (8001440 <main+0x2e8>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	68ba      	ldr	r2, [r7, #8]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	2b32      	cmp	r3, #50	; 0x32
 80013c8:	f67f af14 	bls.w	80011f4 <main+0x9c>
		{
			short_state3 = 0;
 80013cc:	4b1b      	ldr	r3, [pc, #108]	; (800143c <main+0x2e4>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	701a      	strb	r2, [r3, #0]
			time_key3 = ms;
 80013d2:	4a1b      	ldr	r2, [pc, #108]	; (8001440 <main+0x2e8>)
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	6013      	str	r3, [r2, #0]

			if (!long_state3)
 80013d8:	4b1a      	ldr	r3, [pc, #104]	; (8001444 <main+0x2ec>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	f47f af09 	bne.w	80011f4 <main+0x9c>
			{
				// действие на короткое нажатие
				btn3_short_rd = 1;
 80013e2:	4b1a      	ldr	r3, [pc, #104]	; (800144c <main+0x2f4>)
 80013e4:	2201      	movs	r2, #1
 80013e6:	701a      	strb	r2, [r3, #0]
	{
 80013e8:	e704      	b.n	80011f4 <main+0x9c>
 80013ea:	bf00      	nop
 80013ec:	20000000 	.word	0x20000000
 80013f0:	20000004 	.word	0x20000004
 80013f4:	20000008 	.word	0x20000008
 80013f8:	2000000c 	.word	0x2000000c
 80013fc:	0800b914 	.word	0x0800b914
 8001400:	20000214 	.word	0x20000214
 8001404:	200008fc 	.word	0x200008fc
 8001408:	200004ac 	.word	0x200004ac
 800140c:	20000944 	.word	0x20000944
 8001410:	40010c00 	.word	0x40010c00
 8001414:	2000025a 	.word	0x2000025a
 8001418:	2000025c 	.word	0x2000025c
 800141c:	2000025b 	.word	0x2000025b
 8001420:	20000260 	.word	0x20000260
 8001424:	20000261 	.word	0x20000261
 8001428:	20000262 	.word	0x20000262
 800142c:	20000264 	.word	0x20000264
 8001430:	20000263 	.word	0x20000263
 8001434:	20000268 	.word	0x20000268
 8001438:	20000269 	.word	0x20000269
 800143c:	2000026a 	.word	0x2000026a
 8001440:	2000026c 	.word	0x2000026c
 8001444:	2000026b 	.word	0x2000026b
 8001448:	20000270 	.word	0x20000270
 800144c:	20000271 	.word	0x20000271

08001450 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b094      	sub	sp, #80	; 0x50
 8001454:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001456:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800145a:	2228      	movs	r2, #40	; 0x28
 800145c:	2100      	movs	r1, #0
 800145e:	4618      	mov	r0, r3
 8001460:	f009 f8ea 	bl	800a638 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001464:	f107 0314 	add.w	r3, r7, #20
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
 800146c:	605a      	str	r2, [r3, #4]
 800146e:	609a      	str	r2, [r3, #8]
 8001470:	60da      	str	r2, [r3, #12]
 8001472:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001474:	1d3b      	adds	r3, r7, #4
 8001476:	2200      	movs	r2, #0
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	605a      	str	r2, [r3, #4]
 800147c:	609a      	str	r2, [r3, #8]
 800147e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001480:	2301      	movs	r3, #1
 8001482:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001484:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001488:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800148a:	2300      	movs	r3, #0
 800148c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800148e:	2301      	movs	r3, #1
 8001490:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001492:	2302      	movs	r3, #2
 8001494:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001496:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800149a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800149c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80014a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014a6:	4618      	mov	r0, r3
 80014a8:	f003 fa86 	bl	80049b8 <HAL_RCC_OscConfig>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80014b2:	f000 fa51 	bl	8001958 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014b6:	230f      	movs	r3, #15
 80014b8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014ba:	2302      	movs	r3, #2
 80014bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014be:	2300      	movs	r3, #0
 80014c0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014c6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014c8:	2300      	movs	r3, #0
 80014ca:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014cc:	f107 0314 	add.w	r3, r7, #20
 80014d0:	2102      	movs	r1, #2
 80014d2:	4618      	mov	r0, r3
 80014d4:	f003 fcf0 	bl	8004eb8 <HAL_RCC_ClockConfig>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80014de:	f000 fa3b 	bl	8001958 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 80014e2:	2312      	movs	r3, #18
 80014e4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80014e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014ea:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80014ec:	2300      	movs	r3, #0
 80014ee:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014f0:	1d3b      	adds	r3, r7, #4
 80014f2:	4618      	mov	r0, r3
 80014f4:	f003 fe66 	bl	80051c4 <HAL_RCCEx_PeriphCLKConfig>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80014fe:	f000 fa2b 	bl	8001958 <Error_Handler>
  }
}
 8001502:	bf00      	nop
 8001504:	3750      	adds	r7, #80	; 0x50
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
	...

0800150c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001512:	1d3b      	adds	r3, r7, #4
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
 8001518:	605a      	str	r2, [r3, #4]
 800151a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800151c:	4b18      	ldr	r3, [pc, #96]	; (8001580 <MX_ADC1_Init+0x74>)
 800151e:	4a19      	ldr	r2, [pc, #100]	; (8001584 <MX_ADC1_Init+0x78>)
 8001520:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001522:	4b17      	ldr	r3, [pc, #92]	; (8001580 <MX_ADC1_Init+0x74>)
 8001524:	2200      	movs	r2, #0
 8001526:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001528:	4b15      	ldr	r3, [pc, #84]	; (8001580 <MX_ADC1_Init+0x74>)
 800152a:	2201      	movs	r2, #1
 800152c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800152e:	4b14      	ldr	r3, [pc, #80]	; (8001580 <MX_ADC1_Init+0x74>)
 8001530:	2200      	movs	r2, #0
 8001532:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001534:	4b12      	ldr	r3, [pc, #72]	; (8001580 <MX_ADC1_Init+0x74>)
 8001536:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800153a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800153c:	4b10      	ldr	r3, [pc, #64]	; (8001580 <MX_ADC1_Init+0x74>)
 800153e:	2200      	movs	r2, #0
 8001540:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001542:	4b0f      	ldr	r3, [pc, #60]	; (8001580 <MX_ADC1_Init+0x74>)
 8001544:	2201      	movs	r2, #1
 8001546:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001548:	480d      	ldr	r0, [pc, #52]	; (8001580 <MX_ADC1_Init+0x74>)
 800154a:	f000 fd05 	bl	8001f58 <HAL_ADC_Init>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001554:	f000 fa00 	bl	8001958 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001558:	2303      	movs	r3, #3
 800155a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800155c:	2301      	movs	r3, #1
 800155e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8001560:	2302      	movs	r3, #2
 8001562:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001564:	1d3b      	adds	r3, r7, #4
 8001566:	4619      	mov	r1, r3
 8001568:	4805      	ldr	r0, [pc, #20]	; (8001580 <MX_ADC1_Init+0x74>)
 800156a:	f000 ff5b 	bl	8002424 <HAL_ADC_ConfigChannel>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001574:	f000 f9f0 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001578:	bf00      	nop
 800157a:	3710      	adds	r7, #16
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	20000944 	.word	0x20000944
 8001584:	40012400 	.word	0x40012400

08001588 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800158c:	4b06      	ldr	r3, [pc, #24]	; (80015a8 <MX_CRC_Init+0x20>)
 800158e:	4a07      	ldr	r2, [pc, #28]	; (80015ac <MX_CRC_Init+0x24>)
 8001590:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001592:	4805      	ldr	r0, [pc, #20]	; (80015a8 <MX_CRC_Init+0x20>)
 8001594:	f001 fa7d 	bl	8002a92 <HAL_CRC_Init>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800159e:	f000 f9db 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	200008f4 	.word	0x200008f4
 80015ac:	40023000 	.word	0x40023000

080015b0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80015b4:	4b18      	ldr	r3, [pc, #96]	; (8001618 <MX_SPI1_Init+0x68>)
 80015b6:	4a19      	ldr	r2, [pc, #100]	; (800161c <MX_SPI1_Init+0x6c>)
 80015b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015ba:	4b17      	ldr	r3, [pc, #92]	; (8001618 <MX_SPI1_Init+0x68>)
 80015bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015c2:	4b15      	ldr	r3, [pc, #84]	; (8001618 <MX_SPI1_Init+0x68>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80015c8:	4b13      	ldr	r3, [pc, #76]	; (8001618 <MX_SPI1_Init+0x68>)
 80015ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80015ce:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015d0:	4b11      	ldr	r3, [pc, #68]	; (8001618 <MX_SPI1_Init+0x68>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015d6:	4b10      	ldr	r3, [pc, #64]	; (8001618 <MX_SPI1_Init+0x68>)
 80015d8:	2200      	movs	r2, #0
 80015da:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015dc:	4b0e      	ldr	r3, [pc, #56]	; (8001618 <MX_SPI1_Init+0x68>)
 80015de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015e2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80015e4:	4b0c      	ldr	r3, [pc, #48]	; (8001618 <MX_SPI1_Init+0x68>)
 80015e6:	2208      	movs	r2, #8
 80015e8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015ea:	4b0b      	ldr	r3, [pc, #44]	; (8001618 <MX_SPI1_Init+0x68>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015f0:	4b09      	ldr	r3, [pc, #36]	; (8001618 <MX_SPI1_Init+0x68>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015f6:	4b08      	ldr	r3, [pc, #32]	; (8001618 <MX_SPI1_Init+0x68>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80015fc:	4b06      	ldr	r3, [pc, #24]	; (8001618 <MX_SPI1_Init+0x68>)
 80015fe:	220a      	movs	r2, #10
 8001600:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001602:	4805      	ldr	r0, [pc, #20]	; (8001618 <MX_SPI1_Init+0x68>)
 8001604:	f003 ff58 	bl	80054b8 <HAL_SPI_Init>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800160e:	f000 f9a3 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	20000974 	.word	0x20000974
 800161c:	40013000 	.word	0x40013000

08001620 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b086      	sub	sp, #24
 8001624:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001626:	f107 0310 	add.w	r3, r7, #16
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001630:	463b      	mov	r3, r7
 8001632:	2200      	movs	r2, #0
 8001634:	601a      	str	r2, [r3, #0]
 8001636:	605a      	str	r2, [r3, #4]
 8001638:	609a      	str	r2, [r3, #8]
 800163a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800163c:	4b27      	ldr	r3, [pc, #156]	; (80016dc <MX_TIM3_Init+0xbc>)
 800163e:	4a28      	ldr	r2, [pc, #160]	; (80016e0 <MX_TIM3_Init+0xc0>)
 8001640:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8001642:	4b26      	ldr	r3, [pc, #152]	; (80016dc <MX_TIM3_Init+0xbc>)
 8001644:	2247      	movs	r2, #71	; 0x47
 8001646:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001648:	4b24      	ldr	r3, [pc, #144]	; (80016dc <MX_TIM3_Init+0xbc>)
 800164a:	2200      	movs	r2, #0
 800164c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65000-1;
 800164e:	4b23      	ldr	r3, [pc, #140]	; (80016dc <MX_TIM3_Init+0xbc>)
 8001650:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8001654:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001656:	4b21      	ldr	r3, [pc, #132]	; (80016dc <MX_TIM3_Init+0xbc>)
 8001658:	2200      	movs	r2, #0
 800165a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800165c:	4b1f      	ldr	r3, [pc, #124]	; (80016dc <MX_TIM3_Init+0xbc>)
 800165e:	2200      	movs	r2, #0
 8001660:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001662:	481e      	ldr	r0, [pc, #120]	; (80016dc <MX_TIM3_Init+0xbc>)
 8001664:	f004 f98e 	bl	8005984 <HAL_TIM_IC_Init>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800166e:	f000 f973 	bl	8001958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001672:	2300      	movs	r3, #0
 8001674:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001676:	2300      	movs	r3, #0
 8001678:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800167a:	f107 0310 	add.w	r3, r7, #16
 800167e:	4619      	mov	r1, r3
 8001680:	4816      	ldr	r0, [pc, #88]	; (80016dc <MX_TIM3_Init+0xbc>)
 8001682:	f004 fe6d 	bl	8006360 <HAL_TIMEx_MasterConfigSynchronization>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800168c:	f000 f964 	bl	8001958 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001690:	2300      	movs	r3, #0
 8001692:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001694:	2301      	movs	r3, #1
 8001696:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001698:	2300      	movs	r3, #0
 800169a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800169c:	2300      	movs	r3, #0
 800169e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80016a0:	463b      	mov	r3, r7
 80016a2:	2200      	movs	r2, #0
 80016a4:	4619      	mov	r1, r3
 80016a6:	480d      	ldr	r0, [pc, #52]	; (80016dc <MX_TIM3_Init+0xbc>)
 80016a8:	f004 fbca 	bl	8005e40 <HAL_TIM_IC_ConfigChannel>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80016b2:	f000 f951 	bl	8001958 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80016b6:	2302      	movs	r3, #2
 80016b8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80016ba:	2302      	movs	r3, #2
 80016bc:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80016be:	463b      	mov	r3, r7
 80016c0:	2204      	movs	r2, #4
 80016c2:	4619      	mov	r1, r3
 80016c4:	4805      	ldr	r0, [pc, #20]	; (80016dc <MX_TIM3_Init+0xbc>)
 80016c6:	f004 fbbb 	bl	8005e40 <HAL_TIM_IC_ConfigChannel>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 80016d0:	f000 f942 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80016d4:	bf00      	nop
 80016d6:	3718      	adds	r7, #24
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	200008fc 	.word	0x200008fc
 80016e0:	40000400 	.word	0x40000400

080016e4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016ea:	f107 0310 	add.w	r3, r7, #16
 80016ee:	2200      	movs	r2, #0
 80016f0:	601a      	str	r2, [r3, #0]
 80016f2:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80016f4:	463b      	mov	r3, r7
 80016f6:	2200      	movs	r2, #0
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	605a      	str	r2, [r3, #4]
 80016fc:	609a      	str	r2, [r3, #8]
 80016fe:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001700:	4b27      	ldr	r3, [pc, #156]	; (80017a0 <MX_TIM4_Init+0xbc>)
 8001702:	4a28      	ldr	r2, [pc, #160]	; (80017a4 <MX_TIM4_Init+0xc0>)
 8001704:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 8001706:	4b26      	ldr	r3, [pc, #152]	; (80017a0 <MX_TIM4_Init+0xbc>)
 8001708:	2247      	movs	r2, #71	; 0x47
 800170a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800170c:	4b24      	ldr	r3, [pc, #144]	; (80017a0 <MX_TIM4_Init+0xbc>)
 800170e:	2200      	movs	r2, #0
 8001710:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65000-1;
 8001712:	4b23      	ldr	r3, [pc, #140]	; (80017a0 <MX_TIM4_Init+0xbc>)
 8001714:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8001718:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800171a:	4b21      	ldr	r3, [pc, #132]	; (80017a0 <MX_TIM4_Init+0xbc>)
 800171c:	2200      	movs	r2, #0
 800171e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001720:	4b1f      	ldr	r3, [pc, #124]	; (80017a0 <MX_TIM4_Init+0xbc>)
 8001722:	2200      	movs	r2, #0
 8001724:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001726:	481e      	ldr	r0, [pc, #120]	; (80017a0 <MX_TIM4_Init+0xbc>)
 8001728:	f004 f92c 	bl	8005984 <HAL_TIM_IC_Init>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001732:	f000 f911 	bl	8001958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001736:	2300      	movs	r3, #0
 8001738:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800173a:	2300      	movs	r3, #0
 800173c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800173e:	f107 0310 	add.w	r3, r7, #16
 8001742:	4619      	mov	r1, r3
 8001744:	4816      	ldr	r0, [pc, #88]	; (80017a0 <MX_TIM4_Init+0xbc>)
 8001746:	f004 fe0b 	bl	8006360 <HAL_TIMEx_MasterConfigSynchronization>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001750:	f000 f902 	bl	8001958 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001754:	2300      	movs	r3, #0
 8001756:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001758:	2301      	movs	r3, #1
 800175a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800175c:	2300      	movs	r3, #0
 800175e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001760:	2300      	movs	r3, #0
 8001762:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001764:	463b      	mov	r3, r7
 8001766:	2200      	movs	r2, #0
 8001768:	4619      	mov	r1, r3
 800176a:	480d      	ldr	r0, [pc, #52]	; (80017a0 <MX_TIM4_Init+0xbc>)
 800176c:	f004 fb68 	bl	8005e40 <HAL_TIM_IC_ConfigChannel>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8001776:	f000 f8ef 	bl	8001958 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800177a:	2302      	movs	r3, #2
 800177c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800177e:	2302      	movs	r3, #2
 8001780:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001782:	463b      	mov	r3, r7
 8001784:	2204      	movs	r2, #4
 8001786:	4619      	mov	r1, r3
 8001788:	4805      	ldr	r0, [pc, #20]	; (80017a0 <MX_TIM4_Init+0xbc>)
 800178a:	f004 fb59 	bl	8005e40 <HAL_TIM_IC_ConfigChannel>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8001794:	f000 f8e0 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001798:	bf00      	nop
 800179a:	3718      	adds	r7, #24
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	200004ac 	.word	0x200004ac
 80017a4:	40000800 	.word	0x40000800

080017a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b08a      	sub	sp, #40	; 0x28
 80017ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ae:	f107 0314 	add.w	r3, r7, #20
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	605a      	str	r2, [r3, #4]
 80017b8:	609a      	str	r2, [r3, #8]
 80017ba:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017bc:	4b62      	ldr	r3, [pc, #392]	; (8001948 <MX_GPIO_Init+0x1a0>)
 80017be:	699b      	ldr	r3, [r3, #24]
 80017c0:	4a61      	ldr	r2, [pc, #388]	; (8001948 <MX_GPIO_Init+0x1a0>)
 80017c2:	f043 0310 	orr.w	r3, r3, #16
 80017c6:	6193      	str	r3, [r2, #24]
 80017c8:	4b5f      	ldr	r3, [pc, #380]	; (8001948 <MX_GPIO_Init+0x1a0>)
 80017ca:	699b      	ldr	r3, [r3, #24]
 80017cc:	f003 0310 	and.w	r3, r3, #16
 80017d0:	613b      	str	r3, [r7, #16]
 80017d2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017d4:	4b5c      	ldr	r3, [pc, #368]	; (8001948 <MX_GPIO_Init+0x1a0>)
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	4a5b      	ldr	r2, [pc, #364]	; (8001948 <MX_GPIO_Init+0x1a0>)
 80017da:	f043 0320 	orr.w	r3, r3, #32
 80017de:	6193      	str	r3, [r2, #24]
 80017e0:	4b59      	ldr	r3, [pc, #356]	; (8001948 <MX_GPIO_Init+0x1a0>)
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	f003 0320 	and.w	r3, r3, #32
 80017e8:	60fb      	str	r3, [r7, #12]
 80017ea:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ec:	4b56      	ldr	r3, [pc, #344]	; (8001948 <MX_GPIO_Init+0x1a0>)
 80017ee:	699b      	ldr	r3, [r3, #24]
 80017f0:	4a55      	ldr	r2, [pc, #340]	; (8001948 <MX_GPIO_Init+0x1a0>)
 80017f2:	f043 0304 	orr.w	r3, r3, #4
 80017f6:	6193      	str	r3, [r2, #24]
 80017f8:	4b53      	ldr	r3, [pc, #332]	; (8001948 <MX_GPIO_Init+0x1a0>)
 80017fa:	699b      	ldr	r3, [r3, #24]
 80017fc:	f003 0304 	and.w	r3, r3, #4
 8001800:	60bb      	str	r3, [r7, #8]
 8001802:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001804:	4b50      	ldr	r3, [pc, #320]	; (8001948 <MX_GPIO_Init+0x1a0>)
 8001806:	699b      	ldr	r3, [r3, #24]
 8001808:	4a4f      	ldr	r2, [pc, #316]	; (8001948 <MX_GPIO_Init+0x1a0>)
 800180a:	f043 0308 	orr.w	r3, r3, #8
 800180e:	6193      	str	r3, [r2, #24]
 8001810:	4b4d      	ldr	r3, [pc, #308]	; (8001948 <MX_GPIO_Init+0x1a0>)
 8001812:	699b      	ldr	r3, [r3, #24]
 8001814:	f003 0308 	and.w	r3, r3, #8
 8001818:	607b      	str	r3, [r7, #4]
 800181a:	687b      	ldr	r3, [r7, #4]


  // reset USB DP (D+)
  // инициализируем пин DP как выход
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800181c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001820:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001822:	2301      	movs	r3, #1
 8001824:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001826:	2302      	movs	r3, #2
 8001828:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800182a:	f107 0314 	add.w	r3, r7, #20
 800182e:	4619      	mov	r1, r3
 8001830:	4846      	ldr	r0, [pc, #280]	; (800194c <MX_GPIO_Init+0x1a4>)
 8001832:	f001 fb7d 	bl	8002f30 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET); // прижимаем DP к "земле"
 8001836:	2200      	movs	r2, #0
 8001838:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800183c:	4843      	ldr	r0, [pc, #268]	; (800194c <MX_GPIO_Init+0x1a4>)
 800183e:	f001 fd12 	bl	8003266 <HAL_GPIO_WritePin>
  for(uint16_t i = 0; i < 10000; i++) {}; // немного ждём
 8001842:	2300      	movs	r3, #0
 8001844:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001846:	e002      	b.n	800184e <MX_GPIO_Init+0xa6>
 8001848:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800184a:	3301      	adds	r3, #1
 800184c:	84fb      	strh	r3, [r7, #38]	; 0x26
 800184e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001850:	f242 720f 	movw	r2, #9999	; 0x270f
 8001854:	4293      	cmp	r3, r2
 8001856:	d9f7      	bls.n	8001848 <MX_GPIO_Init+0xa0>

  // переинициализируем пин для работы с USB
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001858:	2300      	movs	r3, #0
 800185a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185c:	2300      	movs	r3, #0
 800185e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001860:	f107 0314 	add.w	r3, r7, #20
 8001864:	4619      	mov	r1, r3
 8001866:	4839      	ldr	r0, [pc, #228]	; (800194c <MX_GPIO_Init+0x1a4>)
 8001868:	f001 fb62 	bl	8002f30 <HAL_GPIO_Init>
  for(uint16_t i = 0; i < 10000; i++) {}; // немного ждём
 800186c:	2300      	movs	r3, #0
 800186e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001870:	e002      	b.n	8001878 <MX_GPIO_Init+0xd0>
 8001872:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001874:	3301      	adds	r3, #1
 8001876:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001878:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800187a:	f242 720f 	movw	r2, #9999	; 0x270f
 800187e:	4293      	cmp	r3, r2
 8001880:	d9f7      	bls.n	8001872 <MX_GPIO_Init+0xca>


  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001882:	2200      	movs	r2, #0
 8001884:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001888:	4831      	ldr	r0, [pc, #196]	; (8001950 <MX_GPIO_Init+0x1a8>)
 800188a:	f001 fcec 	bl	8003266 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AD5312_LDAC_Pin|AD5312_SYNC_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 800188e:	2200      	movs	r2, #0
 8001890:	f240 4112 	movw	r1, #1042	; 0x412
 8001894:	482d      	ldr	r0, [pc, #180]	; (800194c <MX_GPIO_Init+0x1a4>)
 8001896:	f001 fce6 	bl	8003266 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_SET);
 800189a:	2201      	movs	r2, #1
 800189c:	2104      	movs	r1, #4
 800189e:	482b      	ldr	r0, [pc, #172]	; (800194c <MX_GPIO_Init+0x1a4>)
 80018a0:	f001 fce1 	bl	8003266 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 80018a4:	2200      	movs	r2, #0
 80018a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018aa:	482a      	ldr	r0, [pc, #168]	; (8001954 <MX_GPIO_Init+0x1ac>)
 80018ac:	f001 fcdb 	bl	8003266 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80018b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b6:	2301      	movs	r3, #1
 80018b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ba:	2300      	movs	r3, #0
 80018bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018be:	2302      	movs	r3, #2
 80018c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018c2:	f107 0314 	add.w	r3, r7, #20
 80018c6:	4619      	mov	r1, r3
 80018c8:	4821      	ldr	r0, [pc, #132]	; (8001950 <MX_GPIO_Init+0x1a8>)
 80018ca:	f001 fb31 	bl	8002f30 <HAL_GPIO_Init>

  /*Configure GPIO pins : AD5312_LDAC_Pin Relay_Pin AD5312_SYNC_Pin PA10 */
  GPIO_InitStruct.Pin = AD5312_LDAC_Pin|Relay_Pin|AD5312_SYNC_Pin|GPIO_PIN_10;
 80018ce:	f240 4316 	movw	r3, #1046	; 0x416
 80018d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d4:	2301      	movs	r3, #1
 80018d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d8:	2300      	movs	r3, #0
 80018da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018dc:	2302      	movs	r3, #2
 80018de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e0:	f107 0314 	add.w	r3, r7, #20
 80018e4:	4619      	mov	r1, r3
 80018e6:	4819      	ldr	r0, [pc, #100]	; (800194c <MX_GPIO_Init+0x1a4>)
 80018e8:	f001 fb22 	bl	8002f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80018ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018f2:	2300      	movs	r3, #0
 80018f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018f6:	2301      	movs	r3, #1
 80018f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018fa:	f107 0314 	add.w	r3, r7, #20
 80018fe:	4619      	mov	r1, r3
 8001900:	4814      	ldr	r0, [pc, #80]	; (8001954 <MX_GPIO_Init+0x1ac>)
 8001902:	f001 fb15 	bl	8002f30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001906:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800190a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800190c:	2300      	movs	r3, #0
 800190e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001910:	2300      	movs	r3, #0
 8001912:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001914:	f107 0314 	add.w	r3, r7, #20
 8001918:	4619      	mov	r1, r3
 800191a:	480e      	ldr	r0, [pc, #56]	; (8001954 <MX_GPIO_Init+0x1ac>)
 800191c:	f001 fb08 	bl	8002f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001920:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001924:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001926:	2301      	movs	r3, #1
 8001928:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800192a:	2301      	movs	r3, #1
 800192c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192e:	2302      	movs	r3, #2
 8001930:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001932:	f107 0314 	add.w	r3, r7, #20
 8001936:	4619      	mov	r1, r3
 8001938:	4806      	ldr	r0, [pc, #24]	; (8001954 <MX_GPIO_Init+0x1ac>)
 800193a:	f001 faf9 	bl	8002f30 <HAL_GPIO_Init>

}
 800193e:	bf00      	nop
 8001940:	3728      	adds	r7, #40	; 0x28
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	40021000 	.word	0x40021000
 800194c:	40010800 	.word	0x40010800
 8001950:	40011000 	.word	0x40011000
 8001954:	40010c00 	.word	0x40010c00

08001958 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800195c:	bf00      	nop
 800195e:	46bd      	mov	sp, r7
 8001960:	bc80      	pop	{r7}
 8001962:	4770      	bx	lr

08001964 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001964:	b480      	push	{r7}
 8001966:	b085      	sub	sp, #20
 8001968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800196a:	4b15      	ldr	r3, [pc, #84]	; (80019c0 <HAL_MspInit+0x5c>)
 800196c:	699b      	ldr	r3, [r3, #24]
 800196e:	4a14      	ldr	r2, [pc, #80]	; (80019c0 <HAL_MspInit+0x5c>)
 8001970:	f043 0301 	orr.w	r3, r3, #1
 8001974:	6193      	str	r3, [r2, #24]
 8001976:	4b12      	ldr	r3, [pc, #72]	; (80019c0 <HAL_MspInit+0x5c>)
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	60bb      	str	r3, [r7, #8]
 8001980:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001982:	4b0f      	ldr	r3, [pc, #60]	; (80019c0 <HAL_MspInit+0x5c>)
 8001984:	69db      	ldr	r3, [r3, #28]
 8001986:	4a0e      	ldr	r2, [pc, #56]	; (80019c0 <HAL_MspInit+0x5c>)
 8001988:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800198c:	61d3      	str	r3, [r2, #28]
 800198e:	4b0c      	ldr	r3, [pc, #48]	; (80019c0 <HAL_MspInit+0x5c>)
 8001990:	69db      	ldr	r3, [r3, #28]
 8001992:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001996:	607b      	str	r3, [r7, #4]
 8001998:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800199a:	4b0a      	ldr	r3, [pc, #40]	; (80019c4 <HAL_MspInit+0x60>)
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	60fb      	str	r3, [r7, #12]
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80019a6:	60fb      	str	r3, [r7, #12]
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80019ae:	60fb      	str	r3, [r7, #12]
 80019b0:	4a04      	ldr	r2, [pc, #16]	; (80019c4 <HAL_MspInit+0x60>)
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019b6:	bf00      	nop
 80019b8:	3714      	adds	r7, #20
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bc80      	pop	{r7}
 80019be:	4770      	bx	lr
 80019c0:	40021000 	.word	0x40021000
 80019c4:	40010000 	.word	0x40010000

080019c8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b088      	sub	sp, #32
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d0:	f107 0310 	add.w	r3, r7, #16
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a18      	ldr	r2, [pc, #96]	; (8001a44 <HAL_ADC_MspInit+0x7c>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d129      	bne.n	8001a3c <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019e8:	4b17      	ldr	r3, [pc, #92]	; (8001a48 <HAL_ADC_MspInit+0x80>)
 80019ea:	699b      	ldr	r3, [r3, #24]
 80019ec:	4a16      	ldr	r2, [pc, #88]	; (8001a48 <HAL_ADC_MspInit+0x80>)
 80019ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019f2:	6193      	str	r3, [r2, #24]
 80019f4:	4b14      	ldr	r3, [pc, #80]	; (8001a48 <HAL_ADC_MspInit+0x80>)
 80019f6:	699b      	ldr	r3, [r3, #24]
 80019f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019fc:	60fb      	str	r3, [r7, #12]
 80019fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a00:	4b11      	ldr	r3, [pc, #68]	; (8001a48 <HAL_ADC_MspInit+0x80>)
 8001a02:	699b      	ldr	r3, [r3, #24]
 8001a04:	4a10      	ldr	r2, [pc, #64]	; (8001a48 <HAL_ADC_MspInit+0x80>)
 8001a06:	f043 0304 	orr.w	r3, r3, #4
 8001a0a:	6193      	str	r3, [r2, #24]
 8001a0c:	4b0e      	ldr	r3, [pc, #56]	; (8001a48 <HAL_ADC_MspInit+0x80>)
 8001a0e:	699b      	ldr	r3, [r3, #24]
 8001a10:	f003 0304 	and.w	r3, r3, #4
 8001a14:	60bb      	str	r3, [r7, #8]
 8001a16:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a18:	2308      	movs	r3, #8
 8001a1a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a20:	f107 0310 	add.w	r3, r7, #16
 8001a24:	4619      	mov	r1, r3
 8001a26:	4809      	ldr	r0, [pc, #36]	; (8001a4c <HAL_ADC_MspInit+0x84>)
 8001a28:	f001 fa82 	bl	8002f30 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	2100      	movs	r1, #0
 8001a30:	2012      	movs	r0, #18
 8001a32:	f000 fff8 	bl	8002a26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001a36:	2012      	movs	r0, #18
 8001a38:	f001 f811 	bl	8002a5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a3c:	bf00      	nop
 8001a3e:	3720      	adds	r7, #32
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40012400 	.word	0x40012400
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	40010800 	.word	0x40010800

08001a50 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a09      	ldr	r2, [pc, #36]	; (8001a84 <HAL_CRC_MspInit+0x34>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d10b      	bne.n	8001a7a <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001a62:	4b09      	ldr	r3, [pc, #36]	; (8001a88 <HAL_CRC_MspInit+0x38>)
 8001a64:	695b      	ldr	r3, [r3, #20]
 8001a66:	4a08      	ldr	r2, [pc, #32]	; (8001a88 <HAL_CRC_MspInit+0x38>)
 8001a68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a6c:	6153      	str	r3, [r2, #20]
 8001a6e:	4b06      	ldr	r3, [pc, #24]	; (8001a88 <HAL_CRC_MspInit+0x38>)
 8001a70:	695b      	ldr	r3, [r3, #20]
 8001a72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a76:	60fb      	str	r3, [r7, #12]
 8001a78:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001a7a:	bf00      	nop
 8001a7c:	3714      	adds	r7, #20
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bc80      	pop	{r7}
 8001a82:	4770      	bx	lr
 8001a84:	40023000 	.word	0x40023000
 8001a88:	40021000 	.word	0x40021000

08001a8c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b088      	sub	sp, #32
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a94:	f107 0310 	add.w	r3, r7, #16
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	605a      	str	r2, [r3, #4]
 8001a9e:	609a      	str	r2, [r3, #8]
 8001aa0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a15      	ldr	r2, [pc, #84]	; (8001afc <HAL_SPI_MspInit+0x70>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d123      	bne.n	8001af4 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001aac:	4b14      	ldr	r3, [pc, #80]	; (8001b00 <HAL_SPI_MspInit+0x74>)
 8001aae:	699b      	ldr	r3, [r3, #24]
 8001ab0:	4a13      	ldr	r2, [pc, #76]	; (8001b00 <HAL_SPI_MspInit+0x74>)
 8001ab2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ab6:	6193      	str	r3, [r2, #24]
 8001ab8:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <HAL_SPI_MspInit+0x74>)
 8001aba:	699b      	ldr	r3, [r3, #24]
 8001abc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ac0:	60fb      	str	r3, [r7, #12]
 8001ac2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac4:	4b0e      	ldr	r3, [pc, #56]	; (8001b00 <HAL_SPI_MspInit+0x74>)
 8001ac6:	699b      	ldr	r3, [r3, #24]
 8001ac8:	4a0d      	ldr	r2, [pc, #52]	; (8001b00 <HAL_SPI_MspInit+0x74>)
 8001aca:	f043 0304 	orr.w	r3, r3, #4
 8001ace:	6193      	str	r3, [r2, #24]
 8001ad0:	4b0b      	ldr	r3, [pc, #44]	; (8001b00 <HAL_SPI_MspInit+0x74>)
 8001ad2:	699b      	ldr	r3, [r3, #24]
 8001ad4:	f003 0304 	and.w	r3, r3, #4
 8001ad8:	60bb      	str	r3, [r7, #8]
 8001ada:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = AD5312_SCLK_Pin|AD5312_DIN_Pin;
 8001adc:	23a0      	movs	r3, #160	; 0xa0
 8001ade:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae8:	f107 0310 	add.w	r3, r7, #16
 8001aec:	4619      	mov	r1, r3
 8001aee:	4805      	ldr	r0, [pc, #20]	; (8001b04 <HAL_SPI_MspInit+0x78>)
 8001af0:	f001 fa1e 	bl	8002f30 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001af4:	bf00      	nop
 8001af6:	3720      	adds	r7, #32
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40013000 	.word	0x40013000
 8001b00:	40021000 	.word	0x40021000
 8001b04:	40010800 	.word	0x40010800

08001b08 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08c      	sub	sp, #48	; 0x30
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b10:	f107 031c 	add.w	r3, r7, #28
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
  if(htim_ic->Instance==TIM3)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a3b      	ldr	r2, [pc, #236]	; (8001c10 <HAL_TIM_IC_MspInit+0x108>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d13e      	bne.n	8001ba6 <HAL_TIM_IC_MspInit+0x9e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b28:	4b3a      	ldr	r3, [pc, #232]	; (8001c14 <HAL_TIM_IC_MspInit+0x10c>)
 8001b2a:	69db      	ldr	r3, [r3, #28]
 8001b2c:	4a39      	ldr	r2, [pc, #228]	; (8001c14 <HAL_TIM_IC_MspInit+0x10c>)
 8001b2e:	f043 0302 	orr.w	r3, r3, #2
 8001b32:	61d3      	str	r3, [r2, #28]
 8001b34:	4b37      	ldr	r3, [pc, #220]	; (8001c14 <HAL_TIM_IC_MspInit+0x10c>)
 8001b36:	69db      	ldr	r3, [r3, #28]
 8001b38:	f003 0302 	and.w	r3, r3, #2
 8001b3c:	61bb      	str	r3, [r7, #24]
 8001b3e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b40:	4b34      	ldr	r3, [pc, #208]	; (8001c14 <HAL_TIM_IC_MspInit+0x10c>)
 8001b42:	699b      	ldr	r3, [r3, #24]
 8001b44:	4a33      	ldr	r2, [pc, #204]	; (8001c14 <HAL_TIM_IC_MspInit+0x10c>)
 8001b46:	f043 0308 	orr.w	r3, r3, #8
 8001b4a:	6193      	str	r3, [r2, #24]
 8001b4c:	4b31      	ldr	r3, [pc, #196]	; (8001c14 <HAL_TIM_IC_MspInit+0x10c>)
 8001b4e:	699b      	ldr	r3, [r3, #24]
 8001b50:	f003 0308 	and.w	r3, r3, #8
 8001b54:	617b      	str	r3, [r7, #20]
 8001b56:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001b58:	2310      	movs	r3, #16
 8001b5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b60:	2300      	movs	r3, #0
 8001b62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b64:	f107 031c 	add.w	r3, r7, #28
 8001b68:	4619      	mov	r1, r3
 8001b6a:	482b      	ldr	r0, [pc, #172]	; (8001c18 <HAL_TIM_IC_MspInit+0x110>)
 8001b6c:	f001 f9e0 	bl	8002f30 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8001b70:	4b2a      	ldr	r3, [pc, #168]	; (8001c1c <HAL_TIM_IC_MspInit+0x114>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b78:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b80:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001b84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b88:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b8e:	4a23      	ldr	r2, [pc, #140]	; (8001c1c <HAL_TIM_IC_MspInit+0x114>)
 8001b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b92:	6053      	str	r3, [r2, #4]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001b94:	2200      	movs	r2, #0
 8001b96:	2100      	movs	r1, #0
 8001b98:	201d      	movs	r0, #29
 8001b9a:	f000 ff44 	bl	8002a26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001b9e:	201d      	movs	r0, #29
 8001ba0:	f000 ff5d 	bl	8002a5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001ba4:	e030      	b.n	8001c08 <HAL_TIM_IC_MspInit+0x100>
  else if(htim_ic->Instance==TIM4)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a1d      	ldr	r2, [pc, #116]	; (8001c20 <HAL_TIM_IC_MspInit+0x118>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d12b      	bne.n	8001c08 <HAL_TIM_IC_MspInit+0x100>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001bb0:	4b18      	ldr	r3, [pc, #96]	; (8001c14 <HAL_TIM_IC_MspInit+0x10c>)
 8001bb2:	69db      	ldr	r3, [r3, #28]
 8001bb4:	4a17      	ldr	r2, [pc, #92]	; (8001c14 <HAL_TIM_IC_MspInit+0x10c>)
 8001bb6:	f043 0304 	orr.w	r3, r3, #4
 8001bba:	61d3      	str	r3, [r2, #28]
 8001bbc:	4b15      	ldr	r3, [pc, #84]	; (8001c14 <HAL_TIM_IC_MspInit+0x10c>)
 8001bbe:	69db      	ldr	r3, [r3, #28]
 8001bc0:	f003 0304 	and.w	r3, r3, #4
 8001bc4:	613b      	str	r3, [r7, #16]
 8001bc6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bc8:	4b12      	ldr	r3, [pc, #72]	; (8001c14 <HAL_TIM_IC_MspInit+0x10c>)
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	4a11      	ldr	r2, [pc, #68]	; (8001c14 <HAL_TIM_IC_MspInit+0x10c>)
 8001bce:	f043 0308 	orr.w	r3, r3, #8
 8001bd2:	6193      	str	r3, [r2, #24]
 8001bd4:	4b0f      	ldr	r3, [pc, #60]	; (8001c14 <HAL_TIM_IC_MspInit+0x10c>)
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	f003 0308 	and.w	r3, r3, #8
 8001bdc:	60fb      	str	r3, [r7, #12]
 8001bde:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001be0:	2340      	movs	r3, #64	; 0x40
 8001be2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001be4:	2300      	movs	r3, #0
 8001be6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be8:	2300      	movs	r3, #0
 8001bea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bec:	f107 031c 	add.w	r3, r7, #28
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	4809      	ldr	r0, [pc, #36]	; (8001c18 <HAL_TIM_IC_MspInit+0x110>)
 8001bf4:	f001 f99c 	bl	8002f30 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	2100      	movs	r1, #0
 8001bfc:	201e      	movs	r0, #30
 8001bfe:	f000 ff12 	bl	8002a26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001c02:	201e      	movs	r0, #30
 8001c04:	f000 ff2b 	bl	8002a5e <HAL_NVIC_EnableIRQ>
}
 8001c08:	bf00      	nop
 8001c0a:	3730      	adds	r7, #48	; 0x30
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	40000400 	.word	0x40000400
 8001c14:	40021000 	.word	0x40021000
 8001c18:	40010c00 	.word	0x40010c00
 8001c1c:	40010000 	.word	0x40010000
 8001c20:	40000800 	.word	0x40000800

08001c24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001c28:	bf00      	nop
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bc80      	pop	{r7}
 8001c2e:	4770      	bx	lr

08001c30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	  printf("HardFault_IRQn");
 8001c34:	4806      	ldr	r0, [pc, #24]	; (8001c50 <HardFault_Handler+0x20>)
 8001c36:	f008 fd07 	bl	800a648 <iprintf>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  printf("HardFault_IRQn");
 8001c3a:	4805      	ldr	r0, [pc, #20]	; (8001c50 <HardFault_Handler+0x20>)
 8001c3c:	f008 fd04 	bl	800a648 <iprintf>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001c40:	2200      	movs	r2, #0
 8001c42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c46:	4803      	ldr	r0, [pc, #12]	; (8001c54 <HardFault_Handler+0x24>)
 8001c48:	f001 fb0d 	bl	8003266 <HAL_GPIO_WritePin>
	  printf("HardFault_IRQn");
 8001c4c:	e7f5      	b.n	8001c3a <HardFault_Handler+0xa>
 8001c4e:	bf00      	nop
 8001c50:	0800b928 	.word	0x0800b928
 8001c54:	40011000 	.word	0x40011000

08001c58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c5c:	e7fe      	b.n	8001c5c <MemManage_Handler+0x4>

08001c5e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c62:	e7fe      	b.n	8001c62 <BusFault_Handler+0x4>

08001c64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c68:	e7fe      	b.n	8001c68 <UsageFault_Handler+0x4>

08001c6a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c6a:	b480      	push	{r7}
 8001c6c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c6e:	bf00      	nop
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bc80      	pop	{r7}
 8001c74:	4770      	bx	lr

08001c76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c76:	b480      	push	{r7}
 8001c78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c7a:	bf00      	nop
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bc80      	pop	{r7}
 8001c80:	4770      	bx	lr

08001c82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c82:	b480      	push	{r7}
 8001c84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c86:	bf00      	nop
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bc80      	pop	{r7}
 8001c8c:	4770      	bx	lr

08001c8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c92:	f000 f945 	bl	8001f20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
	...

08001c9c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001ca0:	4802      	ldr	r0, [pc, #8]	; (8001cac <ADC1_2_IRQHandler+0x10>)
 8001ca2:	f000 faf3 	bl	800228c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001ca6:	bf00      	nop
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	20000944 	.word	0x20000944

08001cb0 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001cb4:	4802      	ldr	r0, [pc, #8]	; (8001cc0 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001cb6:	f001 fc1f 	bl	80034f8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001cba:	bf00      	nop
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	200012b4 	.word	0x200012b4

08001cc4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001cc8:	4802      	ldr	r0, [pc, #8]	; (8001cd4 <TIM3_IRQHandler+0x10>)
 8001cca:	f003 ffb1 	bl	8005c30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	200008fc 	.word	0x200008fc

08001cd8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001cdc:	4802      	ldr	r0, [pc, #8]	; (8001ce8 <TIM4_IRQHandler+0x10>)
 8001cde:	f003 ffa7 	bl	8005c30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	200004ac 	.word	0x200004ac

08001cec <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b086      	sub	sp, #24
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	617b      	str	r3, [r7, #20]
 8001cfc:	e00a      	b.n	8001d14 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001cfe:	f3af 8000 	nop.w
 8001d02:	4601      	mov	r1, r0
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	1c5a      	adds	r2, r3, #1
 8001d08:	60ba      	str	r2, [r7, #8]
 8001d0a:	b2ca      	uxtb	r2, r1
 8001d0c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	3301      	adds	r3, #1
 8001d12:	617b      	str	r3, [r7, #20]
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	dbf0      	blt.n	8001cfe <_read+0x12>
	}

return len;
 8001d1c:	687b      	ldr	r3, [r7, #4]
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3718      	adds	r7, #24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001d26:	b480      	push	{r7}
 8001d28:	b083      	sub	sp, #12
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	6078      	str	r0, [r7, #4]
	return -1;
 8001d2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bc80      	pop	{r7}
 8001d3a:	4770      	bx	lr

08001d3c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d4c:	605a      	str	r2, [r3, #4]
	return 0;
 8001d4e:	2300      	movs	r3, #0
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	370c      	adds	r7, #12
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bc80      	pop	{r7}
 8001d58:	4770      	bx	lr

08001d5a <_isatty>:

int _isatty(int file)
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	b083      	sub	sp, #12
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
	return 1;
 8001d62:	2301      	movs	r3, #1
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bc80      	pop	{r7}
 8001d6c:	4770      	bx	lr

08001d6e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	b085      	sub	sp, #20
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	60f8      	str	r0, [r7, #12]
 8001d76:	60b9      	str	r1, [r7, #8]
 8001d78:	607a      	str	r2, [r7, #4]
	return 0;
 8001d7a:	2300      	movs	r3, #0
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3714      	adds	r7, #20
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bc80      	pop	{r7}
 8001d84:	4770      	bx	lr
	...

08001d88 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001d90:	4b11      	ldr	r3, [pc, #68]	; (8001dd8 <_sbrk+0x50>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d102      	bne.n	8001d9e <_sbrk+0x16>
		heap_end = &end;
 8001d98:	4b0f      	ldr	r3, [pc, #60]	; (8001dd8 <_sbrk+0x50>)
 8001d9a:	4a10      	ldr	r2, [pc, #64]	; (8001ddc <_sbrk+0x54>)
 8001d9c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001d9e:	4b0e      	ldr	r3, [pc, #56]	; (8001dd8 <_sbrk+0x50>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001da4:	4b0c      	ldr	r3, [pc, #48]	; (8001dd8 <_sbrk+0x50>)
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4413      	add	r3, r2
 8001dac:	466a      	mov	r2, sp
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d907      	bls.n	8001dc2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001db2:	f008 fc09 	bl	800a5c8 <__errno>
 8001db6:	4603      	mov	r3, r0
 8001db8:	220c      	movs	r2, #12
 8001dba:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001dbc:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc0:	e006      	b.n	8001dd0 <_sbrk+0x48>
	}

	heap_end += incr;
 8001dc2:	4b05      	ldr	r3, [pc, #20]	; (8001dd8 <_sbrk+0x50>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4413      	add	r3, r2
 8001dca:	4a03      	ldr	r2, [pc, #12]	; (8001dd8 <_sbrk+0x50>)
 8001dcc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001dce:	68fb      	ldr	r3, [r7, #12]
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3710      	adds	r7, #16
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	2000027c 	.word	0x2000027c
 8001ddc:	200015b0 	.word	0x200015b0

08001de0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001de4:	4b15      	ldr	r3, [pc, #84]	; (8001e3c <SystemInit+0x5c>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a14      	ldr	r2, [pc, #80]	; (8001e3c <SystemInit+0x5c>)
 8001dea:	f043 0301 	orr.w	r3, r3, #1
 8001dee:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001df0:	4b12      	ldr	r3, [pc, #72]	; (8001e3c <SystemInit+0x5c>)
 8001df2:	685a      	ldr	r2, [r3, #4]
 8001df4:	4911      	ldr	r1, [pc, #68]	; (8001e3c <SystemInit+0x5c>)
 8001df6:	4b12      	ldr	r3, [pc, #72]	; (8001e40 <SystemInit+0x60>)
 8001df8:	4013      	ands	r3, r2
 8001dfa:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001dfc:	4b0f      	ldr	r3, [pc, #60]	; (8001e3c <SystemInit+0x5c>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a0e      	ldr	r2, [pc, #56]	; (8001e3c <SystemInit+0x5c>)
 8001e02:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001e06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e0a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001e0c:	4b0b      	ldr	r3, [pc, #44]	; (8001e3c <SystemInit+0x5c>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a0a      	ldr	r2, [pc, #40]	; (8001e3c <SystemInit+0x5c>)
 8001e12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e16:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001e18:	4b08      	ldr	r3, [pc, #32]	; (8001e3c <SystemInit+0x5c>)
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	4a07      	ldr	r2, [pc, #28]	; (8001e3c <SystemInit+0x5c>)
 8001e1e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001e22:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001e24:	4b05      	ldr	r3, [pc, #20]	; (8001e3c <SystemInit+0x5c>)
 8001e26:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001e2a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001e2c:	4b05      	ldr	r3, [pc, #20]	; (8001e44 <SystemInit+0x64>)
 8001e2e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e32:	609a      	str	r2, [r3, #8]
#endif 
}
 8001e34:	bf00      	nop
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bc80      	pop	{r7}
 8001e3a:	4770      	bx	lr
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	f8ff0000 	.word	0xf8ff0000
 8001e44:	e000ed00 	.word	0xe000ed00

08001e48 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001e48:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001e4a:	e003      	b.n	8001e54 <LoopCopyDataInit>

08001e4c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001e4c:	4b0b      	ldr	r3, [pc, #44]	; (8001e7c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001e4e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001e50:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001e52:	3104      	adds	r1, #4

08001e54 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001e54:	480a      	ldr	r0, [pc, #40]	; (8001e80 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001e56:	4b0b      	ldr	r3, [pc, #44]	; (8001e84 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001e58:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001e5a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001e5c:	d3f6      	bcc.n	8001e4c <CopyDataInit>
  ldr r2, =_sbss
 8001e5e:	4a0a      	ldr	r2, [pc, #40]	; (8001e88 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001e60:	e002      	b.n	8001e68 <LoopFillZerobss>

08001e62 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001e62:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001e64:	f842 3b04 	str.w	r3, [r2], #4

08001e68 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001e68:	4b08      	ldr	r3, [pc, #32]	; (8001e8c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001e6a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001e6c:	d3f9      	bcc.n	8001e62 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e6e:	f7ff ffb7 	bl	8001de0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e72:	f008 fbaf 	bl	800a5d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e76:	f7ff f96f 	bl	8001158 <main>
  bx lr
 8001e7a:	4770      	bx	lr
  ldr r3, =_sidata
 8001e7c:	0800ba58 	.word	0x0800ba58
  ldr r0, =_sdata
 8001e80:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001e84:	200001f4 	.word	0x200001f4
  ldr r2, =_sbss
 8001e88:	200001f8 	.word	0x200001f8
  ldr r3, = _ebss
 8001e8c:	200015b0 	.word	0x200015b0

08001e90 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e90:	e7fe      	b.n	8001e90 <CAN1_RX1_IRQHandler>
	...

08001e94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e98:	4b08      	ldr	r3, [pc, #32]	; (8001ebc <HAL_Init+0x28>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a07      	ldr	r2, [pc, #28]	; (8001ebc <HAL_Init+0x28>)
 8001e9e:	f043 0310 	orr.w	r3, r3, #16
 8001ea2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ea4:	2003      	movs	r0, #3
 8001ea6:	f000 fdb3 	bl	8002a10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001eaa:	2000      	movs	r0, #0
 8001eac:	f000 f808 	bl	8001ec0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001eb0:	f7ff fd58 	bl	8001964 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001eb4:	2300      	movs	r3, #0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40022000 	.word	0x40022000

08001ec0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ec8:	4b12      	ldr	r3, [pc, #72]	; (8001f14 <HAL_InitTick+0x54>)
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	4b12      	ldr	r3, [pc, #72]	; (8001f18 <HAL_InitTick+0x58>)
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ed6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f000 fdcb 	bl	8002a7a <HAL_SYSTICK_Config>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e00e      	b.n	8001f0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2b0f      	cmp	r3, #15
 8001ef2:	d80a      	bhi.n	8001f0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	6879      	ldr	r1, [r7, #4]
 8001ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8001efc:	f000 fd93 	bl	8002a26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f00:	4a06      	ldr	r2, [pc, #24]	; (8001f1c <HAL_InitTick+0x5c>)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f06:	2300      	movs	r3, #0
 8001f08:	e000      	b.n	8001f0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3708      	adds	r7, #8
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	20000014 	.word	0x20000014
 8001f18:	2000001c 	.word	0x2000001c
 8001f1c:	20000018 	.word	0x20000018

08001f20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f24:	4b05      	ldr	r3, [pc, #20]	; (8001f3c <HAL_IncTick+0x1c>)
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	461a      	mov	r2, r3
 8001f2a:	4b05      	ldr	r3, [pc, #20]	; (8001f40 <HAL_IncTick+0x20>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4413      	add	r3, r2
 8001f30:	4a03      	ldr	r2, [pc, #12]	; (8001f40 <HAL_IncTick+0x20>)
 8001f32:	6013      	str	r3, [r2, #0]
}
 8001f34:	bf00      	nop
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bc80      	pop	{r7}
 8001f3a:	4770      	bx	lr
 8001f3c:	2000001c 	.word	0x2000001c
 8001f40:	200009cc 	.word	0x200009cc

08001f44 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  return uwTick;
 8001f48:	4b02      	ldr	r3, [pc, #8]	; (8001f54 <HAL_GetTick+0x10>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bc80      	pop	{r7}
 8001f52:	4770      	bx	lr
 8001f54:	200009cc 	.word	0x200009cc

08001f58 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b086      	sub	sp, #24
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f60:	2300      	movs	r3, #0
 8001f62:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001f64:	2300      	movs	r3, #0
 8001f66:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d101      	bne.n	8001f7a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e0be      	b.n	80020f8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d109      	bne.n	8001f9c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2200      	movs	r2, #0
 8001f92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f96:	6878      	ldr	r0, [r7, #4]
 8001f98:	f7ff fd16 	bl	80019c8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001f9c:	6878      	ldr	r0, [r7, #4]
 8001f9e:	f000 fb8b 	bl	80026b8 <ADC_ConversionStop_Disable>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001faa:	f003 0310 	and.w	r3, r3, #16
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	f040 8099 	bne.w	80020e6 <HAL_ADC_Init+0x18e>
 8001fb4:	7dfb      	ldrb	r3, [r7, #23]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	f040 8095 	bne.w	80020e6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001fc4:	f023 0302 	bic.w	r3, r3, #2
 8001fc8:	f043 0202 	orr.w	r2, r3, #2
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fd8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	7b1b      	ldrb	r3, [r3, #12]
 8001fde:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001fe0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fe2:	68ba      	ldr	r2, [r7, #8]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ff0:	d003      	beq.n	8001ffa <HAL_ADC_Init+0xa2>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d102      	bne.n	8002000 <HAL_ADC_Init+0xa8>
 8001ffa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ffe:	e000      	b.n	8002002 <HAL_ADC_Init+0xaa>
 8002000:	2300      	movs	r3, #0
 8002002:	693a      	ldr	r2, [r7, #16]
 8002004:	4313      	orrs	r3, r2
 8002006:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	7d1b      	ldrb	r3, [r3, #20]
 800200c:	2b01      	cmp	r3, #1
 800200e:	d119      	bne.n	8002044 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	7b1b      	ldrb	r3, [r3, #12]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d109      	bne.n	800202c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	699b      	ldr	r3, [r3, #24]
 800201c:	3b01      	subs	r3, #1
 800201e:	035a      	lsls	r2, r3, #13
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	4313      	orrs	r3, r2
 8002024:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002028:	613b      	str	r3, [r7, #16]
 800202a:	e00b      	b.n	8002044 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002030:	f043 0220 	orr.w	r2, r3, #32
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800203c:	f043 0201 	orr.w	r2, r3, #1
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	693a      	ldr	r2, [r7, #16]
 8002054:	430a      	orrs	r2, r1
 8002056:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	689a      	ldr	r2, [r3, #8]
 800205e:	4b28      	ldr	r3, [pc, #160]	; (8002100 <HAL_ADC_Init+0x1a8>)
 8002060:	4013      	ands	r3, r2
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	6812      	ldr	r2, [r2, #0]
 8002066:	68b9      	ldr	r1, [r7, #8]
 8002068:	430b      	orrs	r3, r1
 800206a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002074:	d003      	beq.n	800207e <HAL_ADC_Init+0x126>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	2b01      	cmp	r3, #1
 800207c:	d104      	bne.n	8002088 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	691b      	ldr	r3, [r3, #16]
 8002082:	3b01      	subs	r3, #1
 8002084:	051b      	lsls	r3, r3, #20
 8002086:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800208e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	68fa      	ldr	r2, [r7, #12]
 8002098:	430a      	orrs	r2, r1
 800209a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	689a      	ldr	r2, [r3, #8]
 80020a2:	4b18      	ldr	r3, [pc, #96]	; (8002104 <HAL_ADC_Init+0x1ac>)
 80020a4:	4013      	ands	r3, r2
 80020a6:	68ba      	ldr	r2, [r7, #8]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d10b      	bne.n	80020c4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2200      	movs	r2, #0
 80020b0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020b6:	f023 0303 	bic.w	r3, r3, #3
 80020ba:	f043 0201 	orr.w	r2, r3, #1
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020c2:	e018      	b.n	80020f6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020c8:	f023 0312 	bic.w	r3, r3, #18
 80020cc:	f043 0210 	orr.w	r2, r3, #16
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020d8:	f043 0201 	orr.w	r2, r3, #1
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020e4:	e007      	b.n	80020f6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ea:	f043 0210 	orr.w	r2, r3, #16
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80020f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3718      	adds	r7, #24
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	ffe1f7fd 	.word	0xffe1f7fd
 8002104:	ff1f0efe 	.word	0xff1f0efe

08002108 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002110:	2300      	movs	r3, #0
 8002112:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800211a:	2b01      	cmp	r3, #1
 800211c:	d101      	bne.n	8002122 <HAL_ADC_Start_IT+0x1a>
 800211e:	2302      	movs	r3, #2
 8002120:	e0a0      	b.n	8002264 <HAL_ADC_Start_IT+0x15c>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2201      	movs	r2, #1
 8002126:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f000 fa72 	bl	8002614 <ADC_Enable>
 8002130:	4603      	mov	r3, r0
 8002132:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002134:	7bfb      	ldrb	r3, [r7, #15]
 8002136:	2b00      	cmp	r3, #0
 8002138:	f040 808f 	bne.w	800225a <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002140:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002144:	f023 0301 	bic.w	r3, r3, #1
 8002148:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a45      	ldr	r2, [pc, #276]	; (800226c <HAL_ADC_Start_IT+0x164>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d105      	bne.n	8002166 <HAL_ADC_Start_IT+0x5e>
 800215a:	4b45      	ldr	r3, [pc, #276]	; (8002270 <HAL_ADC_Start_IT+0x168>)
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d115      	bne.n	8002192 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800216a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800217c:	2b00      	cmp	r3, #0
 800217e:	d026      	beq.n	80021ce <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002184:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002188:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002190:	e01d      	b.n	80021ce <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002196:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a33      	ldr	r2, [pc, #204]	; (8002270 <HAL_ADC_Start_IT+0x168>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d004      	beq.n	80021b2 <HAL_ADC_Start_IT+0xaa>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a2f      	ldr	r2, [pc, #188]	; (800226c <HAL_ADC_Start_IT+0x164>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d10d      	bne.n	80021ce <HAL_ADC_Start_IT+0xc6>
 80021b2:	4b2f      	ldr	r3, [pc, #188]	; (8002270 <HAL_ADC_Start_IT+0x168>)
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d007      	beq.n	80021ce <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80021c6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d006      	beq.n	80021e8 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021de:	f023 0206 	bic.w	r2, r3, #6
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80021e6:	e002      	b.n	80021ee <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2200      	movs	r2, #0
 80021f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f06f 0202 	mvn.w	r2, #2
 80021fe:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	685a      	ldr	r2, [r3, #4]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f042 0220 	orr.w	r2, r2, #32
 800220e:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800221a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800221e:	d113      	bne.n	8002248 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002224:	4a11      	ldr	r2, [pc, #68]	; (800226c <HAL_ADC_Start_IT+0x164>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d105      	bne.n	8002236 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800222a:	4b11      	ldr	r3, [pc, #68]	; (8002270 <HAL_ADC_Start_IT+0x168>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002232:	2b00      	cmp	r3, #0
 8002234:	d108      	bne.n	8002248 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	689a      	ldr	r2, [r3, #8]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002244:	609a      	str	r2, [r3, #8]
 8002246:	e00c      	b.n	8002262 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	689a      	ldr	r2, [r3, #8]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002256:	609a      	str	r2, [r3, #8]
 8002258:	e003      	b.n	8002262 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002262:	7bfb      	ldrb	r3, [r7, #15]
}
 8002264:	4618      	mov	r0, r3
 8002266:	3710      	adds	r7, #16
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40012800 	.word	0x40012800
 8002270:	40012400 	.word	0x40012400

08002274 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002282:	4618      	mov	r0, r3
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	bc80      	pop	{r7}
 800228a:	4770      	bx	lr

0800228c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f003 0320 	and.w	r3, r3, #32
 800229e:	2b20      	cmp	r3, #32
 80022a0:	d140      	bne.n	8002324 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0302 	and.w	r3, r3, #2
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d139      	bne.n	8002324 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022b4:	f003 0310 	and.w	r3, r3, #16
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d105      	bne.n	80022c8 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022c0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80022d2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80022d6:	d11d      	bne.n	8002314 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d119      	bne.n	8002314 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	685a      	ldr	r2, [r3, #4]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f022 0220 	bic.w	r2, r2, #32
 80022ee:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002300:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002304:	2b00      	cmp	r3, #0
 8002306:	d105      	bne.n	8002314 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800230c:	f043 0201 	orr.w	r2, r3, #1
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f7fe fb01 	bl	800091c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f06f 0212 	mvn.w	r2, #18
 8002322:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800232e:	2b80      	cmp	r3, #128	; 0x80
 8002330:	d14f      	bne.n	80023d2 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0304 	and.w	r3, r3, #4
 800233c:	2b04      	cmp	r3, #4
 800233e:	d148      	bne.n	80023d2 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002344:	f003 0310 	and.w	r3, r3, #16
 8002348:	2b00      	cmp	r3, #0
 800234a:	d105      	bne.n	8002358 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002350:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8002362:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8002366:	d012      	beq.n	800238e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002372:	2b00      	cmp	r3, #0
 8002374:	d125      	bne.n	80023c2 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002380:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002384:	d11d      	bne.n	80023c2 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800238a:	2b00      	cmp	r3, #0
 800238c:	d119      	bne.n	80023c2 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	685a      	ldr	r2, [r3, #4]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800239c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d105      	bne.n	80023c2 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ba:	f043 0201 	orr.w	r2, r3, #1
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f000 fa4e 	bl	8002864 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f06f 020c 	mvn.w	r2, #12
 80023d0:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023dc:	2b40      	cmp	r3, #64	; 0x40
 80023de:	d114      	bne.n	800240a <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d10d      	bne.n	800240a <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f000 f809 	bl	8002412 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f06f 0201 	mvn.w	r2, #1
 8002408:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800240a:	bf00      	nop
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}

08002412 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002412:	b480      	push	{r7}
 8002414:	b083      	sub	sp, #12
 8002416:	af00      	add	r7, sp, #0
 8002418:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800241a:	bf00      	nop
 800241c:	370c      	adds	r7, #12
 800241e:	46bd      	mov	sp, r7
 8002420:	bc80      	pop	{r7}
 8002422:	4770      	bx	lr

08002424 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002424:	b480      	push	{r7}
 8002426:	b085      	sub	sp, #20
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800242e:	2300      	movs	r3, #0
 8002430:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002432:	2300      	movs	r3, #0
 8002434:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800243c:	2b01      	cmp	r3, #1
 800243e:	d101      	bne.n	8002444 <HAL_ADC_ConfigChannel+0x20>
 8002440:	2302      	movs	r3, #2
 8002442:	e0dc      	b.n	80025fe <HAL_ADC_ConfigChannel+0x1da>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2201      	movs	r2, #1
 8002448:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	2b06      	cmp	r3, #6
 8002452:	d81c      	bhi.n	800248e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685a      	ldr	r2, [r3, #4]
 800245e:	4613      	mov	r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	4413      	add	r3, r2
 8002464:	3b05      	subs	r3, #5
 8002466:	221f      	movs	r2, #31
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	43db      	mvns	r3, r3
 800246e:	4019      	ands	r1, r3
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	6818      	ldr	r0, [r3, #0]
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685a      	ldr	r2, [r3, #4]
 8002478:	4613      	mov	r3, r2
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	4413      	add	r3, r2
 800247e:	3b05      	subs	r3, #5
 8002480:	fa00 f203 	lsl.w	r2, r0, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	430a      	orrs	r2, r1
 800248a:	635a      	str	r2, [r3, #52]	; 0x34
 800248c:	e03c      	b.n	8002508 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	2b0c      	cmp	r3, #12
 8002494:	d81c      	bhi.n	80024d0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	685a      	ldr	r2, [r3, #4]
 80024a0:	4613      	mov	r3, r2
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	4413      	add	r3, r2
 80024a6:	3b23      	subs	r3, #35	; 0x23
 80024a8:	221f      	movs	r2, #31
 80024aa:	fa02 f303 	lsl.w	r3, r2, r3
 80024ae:	43db      	mvns	r3, r3
 80024b0:	4019      	ands	r1, r3
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	6818      	ldr	r0, [r3, #0]
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	685a      	ldr	r2, [r3, #4]
 80024ba:	4613      	mov	r3, r2
 80024bc:	009b      	lsls	r3, r3, #2
 80024be:	4413      	add	r3, r2
 80024c0:	3b23      	subs	r3, #35	; 0x23
 80024c2:	fa00 f203 	lsl.w	r2, r0, r3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	430a      	orrs	r2, r1
 80024cc:	631a      	str	r2, [r3, #48]	; 0x30
 80024ce:	e01b      	b.n	8002508 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685a      	ldr	r2, [r3, #4]
 80024da:	4613      	mov	r3, r2
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	4413      	add	r3, r2
 80024e0:	3b41      	subs	r3, #65	; 0x41
 80024e2:	221f      	movs	r2, #31
 80024e4:	fa02 f303 	lsl.w	r3, r2, r3
 80024e8:	43db      	mvns	r3, r3
 80024ea:	4019      	ands	r1, r3
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	6818      	ldr	r0, [r3, #0]
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	685a      	ldr	r2, [r3, #4]
 80024f4:	4613      	mov	r3, r2
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	4413      	add	r3, r2
 80024fa:	3b41      	subs	r3, #65	; 0x41
 80024fc:	fa00 f203 	lsl.w	r2, r0, r3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	430a      	orrs	r2, r1
 8002506:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	2b09      	cmp	r3, #9
 800250e:	d91c      	bls.n	800254a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	68d9      	ldr	r1, [r3, #12]
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	4613      	mov	r3, r2
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	4413      	add	r3, r2
 8002520:	3b1e      	subs	r3, #30
 8002522:	2207      	movs	r2, #7
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	43db      	mvns	r3, r3
 800252a:	4019      	ands	r1, r3
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	6898      	ldr	r0, [r3, #8]
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	4613      	mov	r3, r2
 8002536:	005b      	lsls	r3, r3, #1
 8002538:	4413      	add	r3, r2
 800253a:	3b1e      	subs	r3, #30
 800253c:	fa00 f203 	lsl.w	r2, r0, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	430a      	orrs	r2, r1
 8002546:	60da      	str	r2, [r3, #12]
 8002548:	e019      	b.n	800257e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	6919      	ldr	r1, [r3, #16]
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	4613      	mov	r3, r2
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	4413      	add	r3, r2
 800255a:	2207      	movs	r2, #7
 800255c:	fa02 f303 	lsl.w	r3, r2, r3
 8002560:	43db      	mvns	r3, r3
 8002562:	4019      	ands	r1, r3
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	6898      	ldr	r0, [r3, #8]
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	4613      	mov	r3, r2
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	4413      	add	r3, r2
 8002572:	fa00 f203 	lsl.w	r2, r0, r3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	430a      	orrs	r2, r1
 800257c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	2b10      	cmp	r3, #16
 8002584:	d003      	beq.n	800258e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800258a:	2b11      	cmp	r3, #17
 800258c:	d132      	bne.n	80025f4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a1d      	ldr	r2, [pc, #116]	; (8002608 <HAL_ADC_ConfigChannel+0x1e4>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d125      	bne.n	80025e4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d126      	bne.n	80025f4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	689a      	ldr	r2, [r3, #8]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80025b4:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2b10      	cmp	r3, #16
 80025bc:	d11a      	bne.n	80025f4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025be:	4b13      	ldr	r3, [pc, #76]	; (800260c <HAL_ADC_ConfigChannel+0x1e8>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a13      	ldr	r2, [pc, #76]	; (8002610 <HAL_ADC_ConfigChannel+0x1ec>)
 80025c4:	fba2 2303 	umull	r2, r3, r2, r3
 80025c8:	0c9a      	lsrs	r2, r3, #18
 80025ca:	4613      	mov	r3, r2
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	4413      	add	r3, r2
 80025d0:	005b      	lsls	r3, r3, #1
 80025d2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025d4:	e002      	b.n	80025dc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	3b01      	subs	r3, #1
 80025da:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1f9      	bne.n	80025d6 <HAL_ADC_ConfigChannel+0x1b2>
 80025e2:	e007      	b.n	80025f4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025e8:	f043 0220 	orr.w	r2, r3, #32
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2200      	movs	r2, #0
 80025f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80025fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3714      	adds	r7, #20
 8002602:	46bd      	mov	sp, r7
 8002604:	bc80      	pop	{r7}
 8002606:	4770      	bx	lr
 8002608:	40012400 	.word	0x40012400
 800260c:	20000014 	.word	0x20000014
 8002610:	431bde83 	.word	0x431bde83

08002614 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800261c:	2300      	movs	r3, #0
 800261e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002620:	2300      	movs	r3, #0
 8002622:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f003 0301 	and.w	r3, r3, #1
 800262e:	2b01      	cmp	r3, #1
 8002630:	d039      	beq.n	80026a6 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	689a      	ldr	r2, [r3, #8]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f042 0201 	orr.w	r2, r2, #1
 8002640:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002642:	4b1b      	ldr	r3, [pc, #108]	; (80026b0 <ADC_Enable+0x9c>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a1b      	ldr	r2, [pc, #108]	; (80026b4 <ADC_Enable+0xa0>)
 8002648:	fba2 2303 	umull	r2, r3, r2, r3
 800264c:	0c9b      	lsrs	r3, r3, #18
 800264e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002650:	e002      	b.n	8002658 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	3b01      	subs	r3, #1
 8002656:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d1f9      	bne.n	8002652 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800265e:	f7ff fc71 	bl	8001f44 <HAL_GetTick>
 8002662:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002664:	e018      	b.n	8002698 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002666:	f7ff fc6d 	bl	8001f44 <HAL_GetTick>
 800266a:	4602      	mov	r2, r0
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	2b02      	cmp	r3, #2
 8002672:	d911      	bls.n	8002698 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002678:	f043 0210 	orr.w	r2, r3, #16
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002684:	f043 0201 	orr.w	r2, r3, #1
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e007      	b.n	80026a8 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	f003 0301 	and.w	r3, r3, #1
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d1df      	bne.n	8002666 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80026a6:	2300      	movs	r3, #0
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3710      	adds	r7, #16
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	20000014 	.word	0x20000014
 80026b4:	431bde83 	.word	0x431bde83

080026b8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80026c0:	2300      	movs	r3, #0
 80026c2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f003 0301 	and.w	r3, r3, #1
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d127      	bne.n	8002722 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	689a      	ldr	r2, [r3, #8]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f022 0201 	bic.w	r2, r2, #1
 80026e0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80026e2:	f7ff fc2f 	bl	8001f44 <HAL_GetTick>
 80026e6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80026e8:	e014      	b.n	8002714 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80026ea:	f7ff fc2b 	bl	8001f44 <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	2b02      	cmp	r3, #2
 80026f6:	d90d      	bls.n	8002714 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026fc:	f043 0210 	orr.w	r2, r3, #16
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002708:	f043 0201 	orr.w	r2, r3, #1
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e007      	b.n	8002724 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	f003 0301 	and.w	r3, r3, #1
 800271e:	2b01      	cmp	r3, #1
 8002720:	d0e3      	beq.n	80026ea <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002722:	2300      	movs	r3, #0
}
 8002724:	4618      	mov	r0, r3
 8002726:	3710      	adds	r7, #16
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}

0800272c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 800272c:	b590      	push	{r4, r7, lr}
 800272e:	b087      	sub	sp, #28
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002734:	2300      	movs	r3, #0
 8002736:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002738:	2300      	movs	r3, #0
 800273a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002742:	2b01      	cmp	r3, #1
 8002744:	d101      	bne.n	800274a <HAL_ADCEx_Calibration_Start+0x1e>
 8002746:	2302      	movs	r3, #2
 8002748:	e086      	b.n	8002858 <HAL_ADCEx_Calibration_Start+0x12c>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2201      	movs	r2, #1
 800274e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f7ff ffb0 	bl	80026b8 <ADC_ConversionStop_Disable>
 8002758:	4603      	mov	r3, r0
 800275a:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800275c:	7dfb      	ldrb	r3, [r7, #23]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d175      	bne.n	800284e <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002766:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800276a:	f023 0302 	bic.w	r3, r3, #2
 800276e:	f043 0202 	orr.w	r2, r3, #2
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002776:	4b3a      	ldr	r3, [pc, #232]	; (8002860 <HAL_ADCEx_Calibration_Start+0x134>)
 8002778:	681c      	ldr	r4, [r3, #0]
 800277a:	2002      	movs	r0, #2
 800277c:	f002 fdd8 	bl	8005330 <HAL_RCCEx_GetPeriphCLKFreq>
 8002780:	4603      	mov	r3, r0
 8002782:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002786:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002788:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800278a:	e002      	b.n	8002792 <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	3b01      	subs	r3, #1
 8002790:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d1f9      	bne.n	800278c <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f7ff ff3b 	bl	8002614 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	689a      	ldr	r2, [r3, #8]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f042 0208 	orr.w	r2, r2, #8
 80027ac:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80027ae:	f7ff fbc9 	bl	8001f44 <HAL_GetTick>
 80027b2:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80027b4:	e014      	b.n	80027e0 <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80027b6:	f7ff fbc5 	bl	8001f44 <HAL_GetTick>
 80027ba:	4602      	mov	r2, r0
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	2b0a      	cmp	r3, #10
 80027c2:	d90d      	bls.n	80027e0 <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c8:	f023 0312 	bic.w	r3, r3, #18
 80027cc:	f043 0210 	orr.w	r2, r3, #16
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e03b      	b.n	8002858 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	f003 0308 	and.w	r3, r3, #8
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d1e3      	bne.n	80027b6 <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	689a      	ldr	r2, [r3, #8]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f042 0204 	orr.w	r2, r2, #4
 80027fc:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80027fe:	f7ff fba1 	bl	8001f44 <HAL_GetTick>
 8002802:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002804:	e014      	b.n	8002830 <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002806:	f7ff fb9d 	bl	8001f44 <HAL_GetTick>
 800280a:	4602      	mov	r2, r0
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	1ad3      	subs	r3, r2, r3
 8002810:	2b0a      	cmp	r3, #10
 8002812:	d90d      	bls.n	8002830 <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002818:	f023 0312 	bic.w	r3, r3, #18
 800281c:	f043 0210 	orr.w	r2, r3, #16
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2200      	movs	r2, #0
 8002828:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e013      	b.n	8002858 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	f003 0304 	and.w	r3, r3, #4
 800283a:	2b00      	cmp	r3, #0
 800283c:	d1e3      	bne.n	8002806 <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002842:	f023 0303 	bic.w	r3, r3, #3
 8002846:	f043 0201 	orr.w	r2, r3, #1
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002856:	7dfb      	ldrb	r3, [r7, #23]
}
 8002858:	4618      	mov	r0, r3
 800285a:	371c      	adds	r7, #28
 800285c:	46bd      	mov	sp, r7
 800285e:	bd90      	pop	{r4, r7, pc}
 8002860:	20000014 	.word	0x20000014

08002864 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800286c:	bf00      	nop
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	bc80      	pop	{r7}
 8002874:	4770      	bx	lr
	...

08002878 <__NVIC_SetPriorityGrouping>:
{
 8002878:	b480      	push	{r7}
 800287a:	b085      	sub	sp, #20
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f003 0307 	and.w	r3, r3, #7
 8002886:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002888:	4b0c      	ldr	r3, [pc, #48]	; (80028bc <__NVIC_SetPriorityGrouping+0x44>)
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800288e:	68ba      	ldr	r2, [r7, #8]
 8002890:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002894:	4013      	ands	r3, r2
 8002896:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028aa:	4a04      	ldr	r2, [pc, #16]	; (80028bc <__NVIC_SetPriorityGrouping+0x44>)
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	60d3      	str	r3, [r2, #12]
}
 80028b0:	bf00      	nop
 80028b2:	3714      	adds	r7, #20
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bc80      	pop	{r7}
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	e000ed00 	.word	0xe000ed00

080028c0 <__NVIC_GetPriorityGrouping>:
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028c4:	4b04      	ldr	r3, [pc, #16]	; (80028d8 <__NVIC_GetPriorityGrouping+0x18>)
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	0a1b      	lsrs	r3, r3, #8
 80028ca:	f003 0307 	and.w	r3, r3, #7
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bc80      	pop	{r7}
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	e000ed00 	.word	0xe000ed00

080028dc <__NVIC_EnableIRQ>:
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	4603      	mov	r3, r0
 80028e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	db0b      	blt.n	8002906 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028ee:	79fb      	ldrb	r3, [r7, #7]
 80028f0:	f003 021f 	and.w	r2, r3, #31
 80028f4:	4906      	ldr	r1, [pc, #24]	; (8002910 <__NVIC_EnableIRQ+0x34>)
 80028f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fa:	095b      	lsrs	r3, r3, #5
 80028fc:	2001      	movs	r0, #1
 80028fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002906:	bf00      	nop
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	bc80      	pop	{r7}
 800290e:	4770      	bx	lr
 8002910:	e000e100 	.word	0xe000e100

08002914 <__NVIC_SetPriority>:
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	4603      	mov	r3, r0
 800291c:	6039      	str	r1, [r7, #0]
 800291e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002920:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002924:	2b00      	cmp	r3, #0
 8002926:	db0a      	blt.n	800293e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	b2da      	uxtb	r2, r3
 800292c:	490c      	ldr	r1, [pc, #48]	; (8002960 <__NVIC_SetPriority+0x4c>)
 800292e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002932:	0112      	lsls	r2, r2, #4
 8002934:	b2d2      	uxtb	r2, r2
 8002936:	440b      	add	r3, r1
 8002938:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800293c:	e00a      	b.n	8002954 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	b2da      	uxtb	r2, r3
 8002942:	4908      	ldr	r1, [pc, #32]	; (8002964 <__NVIC_SetPriority+0x50>)
 8002944:	79fb      	ldrb	r3, [r7, #7]
 8002946:	f003 030f 	and.w	r3, r3, #15
 800294a:	3b04      	subs	r3, #4
 800294c:	0112      	lsls	r2, r2, #4
 800294e:	b2d2      	uxtb	r2, r2
 8002950:	440b      	add	r3, r1
 8002952:	761a      	strb	r2, [r3, #24]
}
 8002954:	bf00      	nop
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	bc80      	pop	{r7}
 800295c:	4770      	bx	lr
 800295e:	bf00      	nop
 8002960:	e000e100 	.word	0xe000e100
 8002964:	e000ed00 	.word	0xe000ed00

08002968 <NVIC_EncodePriority>:
{
 8002968:	b480      	push	{r7}
 800296a:	b089      	sub	sp, #36	; 0x24
 800296c:	af00      	add	r7, sp, #0
 800296e:	60f8      	str	r0, [r7, #12]
 8002970:	60b9      	str	r1, [r7, #8]
 8002972:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	f003 0307 	and.w	r3, r3, #7
 800297a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	f1c3 0307 	rsb	r3, r3, #7
 8002982:	2b04      	cmp	r3, #4
 8002984:	bf28      	it	cs
 8002986:	2304      	movcs	r3, #4
 8002988:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	3304      	adds	r3, #4
 800298e:	2b06      	cmp	r3, #6
 8002990:	d902      	bls.n	8002998 <NVIC_EncodePriority+0x30>
 8002992:	69fb      	ldr	r3, [r7, #28]
 8002994:	3b03      	subs	r3, #3
 8002996:	e000      	b.n	800299a <NVIC_EncodePriority+0x32>
 8002998:	2300      	movs	r3, #0
 800299a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800299c:	f04f 32ff 	mov.w	r2, #4294967295
 80029a0:	69bb      	ldr	r3, [r7, #24]
 80029a2:	fa02 f303 	lsl.w	r3, r2, r3
 80029a6:	43da      	mvns	r2, r3
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	401a      	ands	r2, r3
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029b0:	f04f 31ff 	mov.w	r1, #4294967295
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	fa01 f303 	lsl.w	r3, r1, r3
 80029ba:	43d9      	mvns	r1, r3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029c0:	4313      	orrs	r3, r2
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3724      	adds	r7, #36	; 0x24
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bc80      	pop	{r7}
 80029ca:	4770      	bx	lr

080029cc <SysTick_Config>:
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	3b01      	subs	r3, #1
 80029d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029dc:	d301      	bcc.n	80029e2 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80029de:	2301      	movs	r3, #1
 80029e0:	e00f      	b.n	8002a02 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029e2:	4a0a      	ldr	r2, [pc, #40]	; (8002a0c <SysTick_Config+0x40>)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	3b01      	subs	r3, #1
 80029e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029ea:	210f      	movs	r1, #15
 80029ec:	f04f 30ff 	mov.w	r0, #4294967295
 80029f0:	f7ff ff90 	bl	8002914 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029f4:	4b05      	ldr	r3, [pc, #20]	; (8002a0c <SysTick_Config+0x40>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029fa:	4b04      	ldr	r3, [pc, #16]	; (8002a0c <SysTick_Config+0x40>)
 80029fc:	2207      	movs	r2, #7
 80029fe:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002a00:	2300      	movs	r3, #0
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3708      	adds	r7, #8
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	e000e010 	.word	0xe000e010

08002a10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f7ff ff2d 	bl	8002878 <__NVIC_SetPriorityGrouping>
}
 8002a1e:	bf00      	nop
 8002a20:	3708      	adds	r7, #8
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a26:	b580      	push	{r7, lr}
 8002a28:	b086      	sub	sp, #24
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	60b9      	str	r1, [r7, #8]
 8002a30:	607a      	str	r2, [r7, #4]
 8002a32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a34:	2300      	movs	r3, #0
 8002a36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a38:	f7ff ff42 	bl	80028c0 <__NVIC_GetPriorityGrouping>
 8002a3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	68b9      	ldr	r1, [r7, #8]
 8002a42:	6978      	ldr	r0, [r7, #20]
 8002a44:	f7ff ff90 	bl	8002968 <NVIC_EncodePriority>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a4e:	4611      	mov	r1, r2
 8002a50:	4618      	mov	r0, r3
 8002a52:	f7ff ff5f 	bl	8002914 <__NVIC_SetPriority>
}
 8002a56:	bf00      	nop
 8002a58:	3718      	adds	r7, #24
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}

08002a5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a5e:	b580      	push	{r7, lr}
 8002a60:	b082      	sub	sp, #8
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	4603      	mov	r3, r0
 8002a66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff ff35 	bl	80028dc <__NVIC_EnableIRQ>
}
 8002a72:	bf00      	nop
 8002a74:	3708      	adds	r7, #8
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}

08002a7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a7a:	b580      	push	{r7, lr}
 8002a7c:	b082      	sub	sp, #8
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f7ff ffa2 	bl	80029cc <SysTick_Config>
 8002a88:	4603      	mov	r3, r0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3708      	adds	r7, #8
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}

08002a92 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b082      	sub	sp, #8
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d101      	bne.n	8002aa4 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e00e      	b.n	8002ac2 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	795b      	ldrb	r3, [r3, #5]
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d105      	bne.n	8002aba <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f7fe ffcb 	bl	8001a50 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2201      	movs	r2, #1
 8002abe:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}

08002aca <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8002aca:	b480      	push	{r7}
 8002acc:	b087      	sub	sp, #28
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	60f8      	str	r0, [r7, #12]
 8002ad2:	60b9      	str	r1, [r7, #8]
 8002ad4:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2202      	movs	r2, #2
 8002ade:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	689a      	ldr	r2, [r3, #8]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f042 0201 	orr.w	r2, r2, #1
 8002aee:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8002af0:	2300      	movs	r3, #0
 8002af2:	617b      	str	r3, [r7, #20]
 8002af4:	e00a      	b.n	8002b0c <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	009b      	lsls	r3, r3, #2
 8002afa:	68ba      	ldr	r2, [r7, #8]
 8002afc:	441a      	add	r2, r3
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	6812      	ldr	r2, [r2, #0]
 8002b04:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	3301      	adds	r3, #1
 8002b0a:	617b      	str	r3, [r7, #20]
 8002b0c:	697a      	ldr	r2, [r7, #20]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d3f0      	bcc.n	8002af6 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8002b22:	693b      	ldr	r3, [r7, #16]
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	371c      	adds	r7, #28
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bc80      	pop	{r7}
 8002b2c:	4770      	bx	lr
	...

08002b30 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002b30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b32:	b087      	sub	sp, #28
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	60f8      	str	r0, [r7, #12]
 8002b38:	60b9      	str	r1, [r7, #8]
 8002b3a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002b42:	2300      	movs	r3, #0
 8002b44:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002b46:	2300      	movs	r3, #0
 8002b48:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002b4a:	4b2f      	ldr	r3, [pc, #188]	; (8002c08 <HAL_FLASH_Program+0xd8>)
 8002b4c:	7e1b      	ldrb	r3, [r3, #24]
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d101      	bne.n	8002b56 <HAL_FLASH_Program+0x26>
 8002b52:	2302      	movs	r3, #2
 8002b54:	e054      	b.n	8002c00 <HAL_FLASH_Program+0xd0>
 8002b56:	4b2c      	ldr	r3, [pc, #176]	; (8002c08 <HAL_FLASH_Program+0xd8>)
 8002b58:	2201      	movs	r2, #1
 8002b5a:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002b5c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002b60:	f000 f8a8 	bl	8002cb4 <FLASH_WaitForLastOperation>
 8002b64:	4603      	mov	r3, r0
 8002b66:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002b68:	7dfb      	ldrb	r3, [r7, #23]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d144      	bne.n	8002bf8 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d102      	bne.n	8002b7a <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002b74:	2301      	movs	r3, #1
 8002b76:	757b      	strb	r3, [r7, #21]
 8002b78:	e007      	b.n	8002b8a <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d102      	bne.n	8002b86 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002b80:	2302      	movs	r3, #2
 8002b82:	757b      	strb	r3, [r7, #21]
 8002b84:	e001      	b.n	8002b8a <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002b86:	2304      	movs	r3, #4
 8002b88:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	75bb      	strb	r3, [r7, #22]
 8002b8e:	e02d      	b.n	8002bec <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002b90:	7dbb      	ldrb	r3, [r7, #22]
 8002b92:	005a      	lsls	r2, r3, #1
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	eb02 0c03 	add.w	ip, r2, r3
 8002b9a:	7dbb      	ldrb	r3, [r7, #22]
 8002b9c:	0119      	lsls	r1, r3, #4
 8002b9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002ba2:	f1c1 0620 	rsb	r6, r1, #32
 8002ba6:	f1a1 0020 	sub.w	r0, r1, #32
 8002baa:	fa22 f401 	lsr.w	r4, r2, r1
 8002bae:	fa03 f606 	lsl.w	r6, r3, r6
 8002bb2:	4334      	orrs	r4, r6
 8002bb4:	fa23 f000 	lsr.w	r0, r3, r0
 8002bb8:	4304      	orrs	r4, r0
 8002bba:	fa23 f501 	lsr.w	r5, r3, r1
 8002bbe:	b2a3      	uxth	r3, r4
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	4660      	mov	r0, ip
 8002bc4:	f000 f85a 	bl	8002c7c <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002bc8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002bcc:	f000 f872 	bl	8002cb4 <FLASH_WaitForLastOperation>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002bd4:	4b0d      	ldr	r3, [pc, #52]	; (8002c0c <HAL_FLASH_Program+0xdc>)
 8002bd6:	691b      	ldr	r3, [r3, #16]
 8002bd8:	4a0c      	ldr	r2, [pc, #48]	; (8002c0c <HAL_FLASH_Program+0xdc>)
 8002bda:	f023 0301 	bic.w	r3, r3, #1
 8002bde:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002be0:	7dfb      	ldrb	r3, [r7, #23]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d107      	bne.n	8002bf6 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002be6:	7dbb      	ldrb	r3, [r7, #22]
 8002be8:	3301      	adds	r3, #1
 8002bea:	75bb      	strb	r3, [r7, #22]
 8002bec:	7dba      	ldrb	r2, [r7, #22]
 8002bee:	7d7b      	ldrb	r3, [r7, #21]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d3cd      	bcc.n	8002b90 <HAL_FLASH_Program+0x60>
 8002bf4:	e000      	b.n	8002bf8 <HAL_FLASH_Program+0xc8>
      {
        break;
 8002bf6:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002bf8:	4b03      	ldr	r3, [pc, #12]	; (8002c08 <HAL_FLASH_Program+0xd8>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	761a      	strb	r2, [r3, #24]

  return status;
 8002bfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	371c      	adds	r7, #28
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c08:	200009d0 	.word	0x200009d0
 8002c0c:	40022000 	.word	0x40022000

08002c10 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002c16:	2300      	movs	r3, #0
 8002c18:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002c1a:	4b0d      	ldr	r3, [pc, #52]	; (8002c50 <HAL_FLASH_Unlock+0x40>)
 8002c1c:	691b      	ldr	r3, [r3, #16]
 8002c1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d00d      	beq.n	8002c42 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002c26:	4b0a      	ldr	r3, [pc, #40]	; (8002c50 <HAL_FLASH_Unlock+0x40>)
 8002c28:	4a0a      	ldr	r2, [pc, #40]	; (8002c54 <HAL_FLASH_Unlock+0x44>)
 8002c2a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002c2c:	4b08      	ldr	r3, [pc, #32]	; (8002c50 <HAL_FLASH_Unlock+0x40>)
 8002c2e:	4a0a      	ldr	r2, [pc, #40]	; (8002c58 <HAL_FLASH_Unlock+0x48>)
 8002c30:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002c32:	4b07      	ldr	r3, [pc, #28]	; (8002c50 <HAL_FLASH_Unlock+0x40>)
 8002c34:	691b      	ldr	r3, [r3, #16]
 8002c36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8002c42:	79fb      	ldrb	r3, [r7, #7]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	370c      	adds	r7, #12
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bc80      	pop	{r7}
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	40022000 	.word	0x40022000
 8002c54:	45670123 	.word	0x45670123
 8002c58:	cdef89ab 	.word	0xcdef89ab

08002c5c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002c60:	4b05      	ldr	r3, [pc, #20]	; (8002c78 <HAL_FLASH_Lock+0x1c>)
 8002c62:	691b      	ldr	r3, [r3, #16]
 8002c64:	4a04      	ldr	r2, [pc, #16]	; (8002c78 <HAL_FLASH_Lock+0x1c>)
 8002c66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c6a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bc80      	pop	{r7}
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	40022000 	.word	0x40022000

08002c7c <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	460b      	mov	r3, r1
 8002c86:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002c88:	4b08      	ldr	r3, [pc, #32]	; (8002cac <FLASH_Program_HalfWord+0x30>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002c8e:	4b08      	ldr	r3, [pc, #32]	; (8002cb0 <FLASH_Program_HalfWord+0x34>)
 8002c90:	691b      	ldr	r3, [r3, #16]
 8002c92:	4a07      	ldr	r2, [pc, #28]	; (8002cb0 <FLASH_Program_HalfWord+0x34>)
 8002c94:	f043 0301 	orr.w	r3, r3, #1
 8002c98:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	887a      	ldrh	r2, [r7, #2]
 8002c9e:	801a      	strh	r2, [r3, #0]
}
 8002ca0:	bf00      	nop
 8002ca2:	370c      	adds	r7, #12
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bc80      	pop	{r7}
 8002ca8:	4770      	bx	lr
 8002caa:	bf00      	nop
 8002cac:	200009d0 	.word	0x200009d0
 8002cb0:	40022000 	.word	0x40022000

08002cb4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002cbc:	f7ff f942 	bl	8001f44 <HAL_GetTick>
 8002cc0:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002cc2:	e010      	b.n	8002ce6 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cca:	d00c      	beq.n	8002ce6 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d007      	beq.n	8002ce2 <FLASH_WaitForLastOperation+0x2e>
 8002cd2:	f7ff f937 	bl	8001f44 <HAL_GetTick>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d201      	bcs.n	8002ce6 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e025      	b.n	8002d32 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002ce6:	4b15      	ldr	r3, [pc, #84]	; (8002d3c <FLASH_WaitForLastOperation+0x88>)
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	f003 0301 	and.w	r3, r3, #1
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d1e8      	bne.n	8002cc4 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002cf2:	4b12      	ldr	r3, [pc, #72]	; (8002d3c <FLASH_WaitForLastOperation+0x88>)
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	f003 0320 	and.w	r3, r3, #32
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d002      	beq.n	8002d04 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002cfe:	4b0f      	ldr	r3, [pc, #60]	; (8002d3c <FLASH_WaitForLastOperation+0x88>)
 8002d00:	2220      	movs	r2, #32
 8002d02:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002d04:	4b0d      	ldr	r3, [pc, #52]	; (8002d3c <FLASH_WaitForLastOperation+0x88>)
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	f003 0310 	and.w	r3, r3, #16
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d10b      	bne.n	8002d28 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002d10:	4b0a      	ldr	r3, [pc, #40]	; (8002d3c <FLASH_WaitForLastOperation+0x88>)
 8002d12:	69db      	ldr	r3, [r3, #28]
 8002d14:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d105      	bne.n	8002d28 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002d1c:	4b07      	ldr	r3, [pc, #28]	; (8002d3c <FLASH_WaitForLastOperation+0x88>)
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d003      	beq.n	8002d30 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002d28:	f000 f80a 	bl	8002d40 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e000      	b.n	8002d32 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002d30:	2300      	movs	r3, #0
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3710      	adds	r7, #16
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	40022000 	.word	0x40022000

08002d40 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002d46:	2300      	movs	r3, #0
 8002d48:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002d4a:	4b23      	ldr	r3, [pc, #140]	; (8002dd8 <FLASH_SetErrorCode+0x98>)
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	f003 0310 	and.w	r3, r3, #16
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d009      	beq.n	8002d6a <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002d56:	4b21      	ldr	r3, [pc, #132]	; (8002ddc <FLASH_SetErrorCode+0x9c>)
 8002d58:	69db      	ldr	r3, [r3, #28]
 8002d5a:	f043 0302 	orr.w	r3, r3, #2
 8002d5e:	4a1f      	ldr	r2, [pc, #124]	; (8002ddc <FLASH_SetErrorCode+0x9c>)
 8002d60:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f043 0310 	orr.w	r3, r3, #16
 8002d68:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002d6a:	4b1b      	ldr	r3, [pc, #108]	; (8002dd8 <FLASH_SetErrorCode+0x98>)
 8002d6c:	68db      	ldr	r3, [r3, #12]
 8002d6e:	f003 0304 	and.w	r3, r3, #4
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d009      	beq.n	8002d8a <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002d76:	4b19      	ldr	r3, [pc, #100]	; (8002ddc <FLASH_SetErrorCode+0x9c>)
 8002d78:	69db      	ldr	r3, [r3, #28]
 8002d7a:	f043 0301 	orr.w	r3, r3, #1
 8002d7e:	4a17      	ldr	r2, [pc, #92]	; (8002ddc <FLASH_SetErrorCode+0x9c>)
 8002d80:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	f043 0304 	orr.w	r3, r3, #4
 8002d88:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002d8a:	4b13      	ldr	r3, [pc, #76]	; (8002dd8 <FLASH_SetErrorCode+0x98>)
 8002d8c:	69db      	ldr	r3, [r3, #28]
 8002d8e:	f003 0301 	and.w	r3, r3, #1
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d00b      	beq.n	8002dae <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002d96:	4b11      	ldr	r3, [pc, #68]	; (8002ddc <FLASH_SetErrorCode+0x9c>)
 8002d98:	69db      	ldr	r3, [r3, #28]
 8002d9a:	f043 0304 	orr.w	r3, r3, #4
 8002d9e:	4a0f      	ldr	r2, [pc, #60]	; (8002ddc <FLASH_SetErrorCode+0x9c>)
 8002da0:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002da2:	4b0d      	ldr	r3, [pc, #52]	; (8002dd8 <FLASH_SetErrorCode+0x98>)
 8002da4:	69db      	ldr	r3, [r3, #28]
 8002da6:	4a0c      	ldr	r2, [pc, #48]	; (8002dd8 <FLASH_SetErrorCode+0x98>)
 8002da8:	f023 0301 	bic.w	r3, r3, #1
 8002dac:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f240 1201 	movw	r2, #257	; 0x101
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d106      	bne.n	8002dc6 <FLASH_SetErrorCode+0x86>
 8002db8:	4b07      	ldr	r3, [pc, #28]	; (8002dd8 <FLASH_SetErrorCode+0x98>)
 8002dba:	69db      	ldr	r3, [r3, #28]
 8002dbc:	4a06      	ldr	r2, [pc, #24]	; (8002dd8 <FLASH_SetErrorCode+0x98>)
 8002dbe:	f023 0301 	bic.w	r3, r3, #1
 8002dc2:	61d3      	str	r3, [r2, #28]
}  
 8002dc4:	e002      	b.n	8002dcc <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002dc6:	4a04      	ldr	r2, [pc, #16]	; (8002dd8 <FLASH_SetErrorCode+0x98>)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	60d3      	str	r3, [r2, #12]
}  
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bc80      	pop	{r7}
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop
 8002dd8:	40022000 	.word	0x40022000
 8002ddc:	200009d0 	.word	0x200009d0

08002de0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8002dee:	2300      	movs	r3, #0
 8002df0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002df2:	4b2f      	ldr	r3, [pc, #188]	; (8002eb0 <HAL_FLASHEx_Erase+0xd0>)
 8002df4:	7e1b      	ldrb	r3, [r3, #24]
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d101      	bne.n	8002dfe <HAL_FLASHEx_Erase+0x1e>
 8002dfa:	2302      	movs	r3, #2
 8002dfc:	e053      	b.n	8002ea6 <HAL_FLASHEx_Erase+0xc6>
 8002dfe:	4b2c      	ldr	r3, [pc, #176]	; (8002eb0 <HAL_FLASHEx_Erase+0xd0>)
 8002e00:	2201      	movs	r2, #1
 8002e02:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d116      	bne.n	8002e3a <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002e0c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002e10:	f7ff ff50 	bl	8002cb4 <FLASH_WaitForLastOperation>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d141      	bne.n	8002e9e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8002e1a:	2001      	movs	r0, #1
 8002e1c:	f000 f84c 	bl	8002eb8 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002e20:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002e24:	f7ff ff46 	bl	8002cb4 <FLASH_WaitForLastOperation>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002e2c:	4b21      	ldr	r3, [pc, #132]	; (8002eb4 <HAL_FLASHEx_Erase+0xd4>)
 8002e2e:	691b      	ldr	r3, [r3, #16]
 8002e30:	4a20      	ldr	r2, [pc, #128]	; (8002eb4 <HAL_FLASHEx_Erase+0xd4>)
 8002e32:	f023 0304 	bic.w	r3, r3, #4
 8002e36:	6113      	str	r3, [r2, #16]
 8002e38:	e031      	b.n	8002e9e <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002e3a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002e3e:	f7ff ff39 	bl	8002cb4 <FLASH_WaitForLastOperation>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d12a      	bne.n	8002e9e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	f04f 32ff 	mov.w	r2, #4294967295
 8002e4e:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	60bb      	str	r3, [r7, #8]
 8002e56:	e019      	b.n	8002e8c <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8002e58:	68b8      	ldr	r0, [r7, #8]
 8002e5a:	f000 f849 	bl	8002ef0 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002e5e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002e62:	f7ff ff27 	bl	8002cb4 <FLASH_WaitForLastOperation>
 8002e66:	4603      	mov	r3, r0
 8002e68:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002e6a:	4b12      	ldr	r3, [pc, #72]	; (8002eb4 <HAL_FLASHEx_Erase+0xd4>)
 8002e6c:	691b      	ldr	r3, [r3, #16]
 8002e6e:	4a11      	ldr	r2, [pc, #68]	; (8002eb4 <HAL_FLASHEx_Erase+0xd4>)
 8002e70:	f023 0302 	bic.w	r3, r3, #2
 8002e74:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8002e76:	7bfb      	ldrb	r3, [r7, #15]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d003      	beq.n	8002e84 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	68ba      	ldr	r2, [r7, #8]
 8002e80:	601a      	str	r2, [r3, #0]
            break;
 8002e82:	e00c      	b.n	8002e9e <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002e8a:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	029a      	lsls	r2, r3, #10
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8002e98:	68ba      	ldr	r2, [r7, #8]
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	d3dc      	bcc.n	8002e58 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002e9e:	4b04      	ldr	r3, [pc, #16]	; (8002eb0 <HAL_FLASHEx_Erase+0xd0>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	761a      	strb	r2, [r3, #24]

  return status;
 8002ea4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3710      	adds	r7, #16
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	200009d0 	.word	0x200009d0
 8002eb4:	40022000 	.word	0x40022000

08002eb8 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002ec0:	4b09      	ldr	r3, [pc, #36]	; (8002ee8 <FLASH_MassErase+0x30>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8002ec6:	4b09      	ldr	r3, [pc, #36]	; (8002eec <FLASH_MassErase+0x34>)
 8002ec8:	691b      	ldr	r3, [r3, #16]
 8002eca:	4a08      	ldr	r2, [pc, #32]	; (8002eec <FLASH_MassErase+0x34>)
 8002ecc:	f043 0304 	orr.w	r3, r3, #4
 8002ed0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002ed2:	4b06      	ldr	r3, [pc, #24]	; (8002eec <FLASH_MassErase+0x34>)
 8002ed4:	691b      	ldr	r3, [r3, #16]
 8002ed6:	4a05      	ldr	r2, [pc, #20]	; (8002eec <FLASH_MassErase+0x34>)
 8002ed8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002edc:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002ede:	bf00      	nop
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bc80      	pop	{r7}
 8002ee6:	4770      	bx	lr
 8002ee8:	200009d0 	.word	0x200009d0
 8002eec:	40022000 	.word	0x40022000

08002ef0 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002ef8:	4b0b      	ldr	r3, [pc, #44]	; (8002f28 <FLASH_PageErase+0x38>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002efe:	4b0b      	ldr	r3, [pc, #44]	; (8002f2c <FLASH_PageErase+0x3c>)
 8002f00:	691b      	ldr	r3, [r3, #16]
 8002f02:	4a0a      	ldr	r2, [pc, #40]	; (8002f2c <FLASH_PageErase+0x3c>)
 8002f04:	f043 0302 	orr.w	r3, r3, #2
 8002f08:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8002f0a:	4a08      	ldr	r2, [pc, #32]	; (8002f2c <FLASH_PageErase+0x3c>)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002f10:	4b06      	ldr	r3, [pc, #24]	; (8002f2c <FLASH_PageErase+0x3c>)
 8002f12:	691b      	ldr	r3, [r3, #16]
 8002f14:	4a05      	ldr	r2, [pc, #20]	; (8002f2c <FLASH_PageErase+0x3c>)
 8002f16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f1a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002f1c:	bf00      	nop
 8002f1e:	370c      	adds	r7, #12
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bc80      	pop	{r7}
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	200009d0 	.word	0x200009d0
 8002f2c:	40022000 	.word	0x40022000

08002f30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b08b      	sub	sp, #44	; 0x2c
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f42:	e169      	b.n	8003218 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002f44:	2201      	movs	r2, #1
 8002f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f48:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	69fa      	ldr	r2, [r7, #28]
 8002f54:	4013      	ands	r3, r2
 8002f56:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002f58:	69ba      	ldr	r2, [r7, #24]
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	f040 8158 	bne.w	8003212 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	4a9a      	ldr	r2, [pc, #616]	; (80031d0 <HAL_GPIO_Init+0x2a0>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d05e      	beq.n	800302a <HAL_GPIO_Init+0xfa>
 8002f6c:	4a98      	ldr	r2, [pc, #608]	; (80031d0 <HAL_GPIO_Init+0x2a0>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d875      	bhi.n	800305e <HAL_GPIO_Init+0x12e>
 8002f72:	4a98      	ldr	r2, [pc, #608]	; (80031d4 <HAL_GPIO_Init+0x2a4>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d058      	beq.n	800302a <HAL_GPIO_Init+0xfa>
 8002f78:	4a96      	ldr	r2, [pc, #600]	; (80031d4 <HAL_GPIO_Init+0x2a4>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d86f      	bhi.n	800305e <HAL_GPIO_Init+0x12e>
 8002f7e:	4a96      	ldr	r2, [pc, #600]	; (80031d8 <HAL_GPIO_Init+0x2a8>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d052      	beq.n	800302a <HAL_GPIO_Init+0xfa>
 8002f84:	4a94      	ldr	r2, [pc, #592]	; (80031d8 <HAL_GPIO_Init+0x2a8>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d869      	bhi.n	800305e <HAL_GPIO_Init+0x12e>
 8002f8a:	4a94      	ldr	r2, [pc, #592]	; (80031dc <HAL_GPIO_Init+0x2ac>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d04c      	beq.n	800302a <HAL_GPIO_Init+0xfa>
 8002f90:	4a92      	ldr	r2, [pc, #584]	; (80031dc <HAL_GPIO_Init+0x2ac>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d863      	bhi.n	800305e <HAL_GPIO_Init+0x12e>
 8002f96:	4a92      	ldr	r2, [pc, #584]	; (80031e0 <HAL_GPIO_Init+0x2b0>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d046      	beq.n	800302a <HAL_GPIO_Init+0xfa>
 8002f9c:	4a90      	ldr	r2, [pc, #576]	; (80031e0 <HAL_GPIO_Init+0x2b0>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d85d      	bhi.n	800305e <HAL_GPIO_Init+0x12e>
 8002fa2:	2b12      	cmp	r3, #18
 8002fa4:	d82a      	bhi.n	8002ffc <HAL_GPIO_Init+0xcc>
 8002fa6:	2b12      	cmp	r3, #18
 8002fa8:	d859      	bhi.n	800305e <HAL_GPIO_Init+0x12e>
 8002faa:	a201      	add	r2, pc, #4	; (adr r2, 8002fb0 <HAL_GPIO_Init+0x80>)
 8002fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fb0:	0800302b 	.word	0x0800302b
 8002fb4:	08003005 	.word	0x08003005
 8002fb8:	08003017 	.word	0x08003017
 8002fbc:	08003059 	.word	0x08003059
 8002fc0:	0800305f 	.word	0x0800305f
 8002fc4:	0800305f 	.word	0x0800305f
 8002fc8:	0800305f 	.word	0x0800305f
 8002fcc:	0800305f 	.word	0x0800305f
 8002fd0:	0800305f 	.word	0x0800305f
 8002fd4:	0800305f 	.word	0x0800305f
 8002fd8:	0800305f 	.word	0x0800305f
 8002fdc:	0800305f 	.word	0x0800305f
 8002fe0:	0800305f 	.word	0x0800305f
 8002fe4:	0800305f 	.word	0x0800305f
 8002fe8:	0800305f 	.word	0x0800305f
 8002fec:	0800305f 	.word	0x0800305f
 8002ff0:	0800305f 	.word	0x0800305f
 8002ff4:	0800300d 	.word	0x0800300d
 8002ff8:	08003021 	.word	0x08003021
 8002ffc:	4a79      	ldr	r2, [pc, #484]	; (80031e4 <HAL_GPIO_Init+0x2b4>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d013      	beq.n	800302a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003002:	e02c      	b.n	800305e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	623b      	str	r3, [r7, #32]
          break;
 800300a:	e029      	b.n	8003060 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	3304      	adds	r3, #4
 8003012:	623b      	str	r3, [r7, #32]
          break;
 8003014:	e024      	b.n	8003060 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	68db      	ldr	r3, [r3, #12]
 800301a:	3308      	adds	r3, #8
 800301c:	623b      	str	r3, [r7, #32]
          break;
 800301e:	e01f      	b.n	8003060 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	330c      	adds	r3, #12
 8003026:	623b      	str	r3, [r7, #32]
          break;
 8003028:	e01a      	b.n	8003060 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d102      	bne.n	8003038 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003032:	2304      	movs	r3, #4
 8003034:	623b      	str	r3, [r7, #32]
          break;
 8003036:	e013      	b.n	8003060 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	2b01      	cmp	r3, #1
 800303e:	d105      	bne.n	800304c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003040:	2308      	movs	r3, #8
 8003042:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	69fa      	ldr	r2, [r7, #28]
 8003048:	611a      	str	r2, [r3, #16]
          break;
 800304a:	e009      	b.n	8003060 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800304c:	2308      	movs	r3, #8
 800304e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	69fa      	ldr	r2, [r7, #28]
 8003054:	615a      	str	r2, [r3, #20]
          break;
 8003056:	e003      	b.n	8003060 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003058:	2300      	movs	r3, #0
 800305a:	623b      	str	r3, [r7, #32]
          break;
 800305c:	e000      	b.n	8003060 <HAL_GPIO_Init+0x130>
          break;
 800305e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	2bff      	cmp	r3, #255	; 0xff
 8003064:	d801      	bhi.n	800306a <HAL_GPIO_Init+0x13a>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	e001      	b.n	800306e <HAL_GPIO_Init+0x13e>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	3304      	adds	r3, #4
 800306e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003070:	69bb      	ldr	r3, [r7, #24]
 8003072:	2bff      	cmp	r3, #255	; 0xff
 8003074:	d802      	bhi.n	800307c <HAL_GPIO_Init+0x14c>
 8003076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	e002      	b.n	8003082 <HAL_GPIO_Init+0x152>
 800307c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307e:	3b08      	subs	r3, #8
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	210f      	movs	r1, #15
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	fa01 f303 	lsl.w	r3, r1, r3
 8003090:	43db      	mvns	r3, r3
 8003092:	401a      	ands	r2, r3
 8003094:	6a39      	ldr	r1, [r7, #32]
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	fa01 f303 	lsl.w	r3, r1, r3
 800309c:	431a      	orrs	r2, r3
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	f000 80b1 	beq.w	8003212 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80030b0:	4b4d      	ldr	r3, [pc, #308]	; (80031e8 <HAL_GPIO_Init+0x2b8>)
 80030b2:	699b      	ldr	r3, [r3, #24]
 80030b4:	4a4c      	ldr	r2, [pc, #304]	; (80031e8 <HAL_GPIO_Init+0x2b8>)
 80030b6:	f043 0301 	orr.w	r3, r3, #1
 80030ba:	6193      	str	r3, [r2, #24]
 80030bc:	4b4a      	ldr	r3, [pc, #296]	; (80031e8 <HAL_GPIO_Init+0x2b8>)
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	f003 0301 	and.w	r3, r3, #1
 80030c4:	60bb      	str	r3, [r7, #8]
 80030c6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80030c8:	4a48      	ldr	r2, [pc, #288]	; (80031ec <HAL_GPIO_Init+0x2bc>)
 80030ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030cc:	089b      	lsrs	r3, r3, #2
 80030ce:	3302      	adds	r3, #2
 80030d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030d4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80030d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d8:	f003 0303 	and.w	r3, r3, #3
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	220f      	movs	r2, #15
 80030e0:	fa02 f303 	lsl.w	r3, r2, r3
 80030e4:	43db      	mvns	r3, r3
 80030e6:	68fa      	ldr	r2, [r7, #12]
 80030e8:	4013      	ands	r3, r2
 80030ea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	4a40      	ldr	r2, [pc, #256]	; (80031f0 <HAL_GPIO_Init+0x2c0>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d013      	beq.n	800311c <HAL_GPIO_Init+0x1ec>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	4a3f      	ldr	r2, [pc, #252]	; (80031f4 <HAL_GPIO_Init+0x2c4>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d00d      	beq.n	8003118 <HAL_GPIO_Init+0x1e8>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	4a3e      	ldr	r2, [pc, #248]	; (80031f8 <HAL_GPIO_Init+0x2c8>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d007      	beq.n	8003114 <HAL_GPIO_Init+0x1e4>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	4a3d      	ldr	r2, [pc, #244]	; (80031fc <HAL_GPIO_Init+0x2cc>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d101      	bne.n	8003110 <HAL_GPIO_Init+0x1e0>
 800310c:	2303      	movs	r3, #3
 800310e:	e006      	b.n	800311e <HAL_GPIO_Init+0x1ee>
 8003110:	2304      	movs	r3, #4
 8003112:	e004      	b.n	800311e <HAL_GPIO_Init+0x1ee>
 8003114:	2302      	movs	r3, #2
 8003116:	e002      	b.n	800311e <HAL_GPIO_Init+0x1ee>
 8003118:	2301      	movs	r3, #1
 800311a:	e000      	b.n	800311e <HAL_GPIO_Init+0x1ee>
 800311c:	2300      	movs	r3, #0
 800311e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003120:	f002 0203 	and.w	r2, r2, #3
 8003124:	0092      	lsls	r2, r2, #2
 8003126:	4093      	lsls	r3, r2
 8003128:	68fa      	ldr	r2, [r7, #12]
 800312a:	4313      	orrs	r3, r2
 800312c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800312e:	492f      	ldr	r1, [pc, #188]	; (80031ec <HAL_GPIO_Init+0x2bc>)
 8003130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003132:	089b      	lsrs	r3, r3, #2
 8003134:	3302      	adds	r3, #2
 8003136:	68fa      	ldr	r2, [r7, #12]
 8003138:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003144:	2b00      	cmp	r3, #0
 8003146:	d006      	beq.n	8003156 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003148:	4b2d      	ldr	r3, [pc, #180]	; (8003200 <HAL_GPIO_Init+0x2d0>)
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	492c      	ldr	r1, [pc, #176]	; (8003200 <HAL_GPIO_Init+0x2d0>)
 800314e:	69bb      	ldr	r3, [r7, #24]
 8003150:	4313      	orrs	r3, r2
 8003152:	600b      	str	r3, [r1, #0]
 8003154:	e006      	b.n	8003164 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003156:	4b2a      	ldr	r3, [pc, #168]	; (8003200 <HAL_GPIO_Init+0x2d0>)
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	43db      	mvns	r3, r3
 800315e:	4928      	ldr	r1, [pc, #160]	; (8003200 <HAL_GPIO_Init+0x2d0>)
 8003160:	4013      	ands	r3, r2
 8003162:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800316c:	2b00      	cmp	r3, #0
 800316e:	d006      	beq.n	800317e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003170:	4b23      	ldr	r3, [pc, #140]	; (8003200 <HAL_GPIO_Init+0x2d0>)
 8003172:	685a      	ldr	r2, [r3, #4]
 8003174:	4922      	ldr	r1, [pc, #136]	; (8003200 <HAL_GPIO_Init+0x2d0>)
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	4313      	orrs	r3, r2
 800317a:	604b      	str	r3, [r1, #4]
 800317c:	e006      	b.n	800318c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800317e:	4b20      	ldr	r3, [pc, #128]	; (8003200 <HAL_GPIO_Init+0x2d0>)
 8003180:	685a      	ldr	r2, [r3, #4]
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	43db      	mvns	r3, r3
 8003186:	491e      	ldr	r1, [pc, #120]	; (8003200 <HAL_GPIO_Init+0x2d0>)
 8003188:	4013      	ands	r3, r2
 800318a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003194:	2b00      	cmp	r3, #0
 8003196:	d006      	beq.n	80031a6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003198:	4b19      	ldr	r3, [pc, #100]	; (8003200 <HAL_GPIO_Init+0x2d0>)
 800319a:	689a      	ldr	r2, [r3, #8]
 800319c:	4918      	ldr	r1, [pc, #96]	; (8003200 <HAL_GPIO_Init+0x2d0>)
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	4313      	orrs	r3, r2
 80031a2:	608b      	str	r3, [r1, #8]
 80031a4:	e006      	b.n	80031b4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80031a6:	4b16      	ldr	r3, [pc, #88]	; (8003200 <HAL_GPIO_Init+0x2d0>)
 80031a8:	689a      	ldr	r2, [r3, #8]
 80031aa:	69bb      	ldr	r3, [r7, #24]
 80031ac:	43db      	mvns	r3, r3
 80031ae:	4914      	ldr	r1, [pc, #80]	; (8003200 <HAL_GPIO_Init+0x2d0>)
 80031b0:	4013      	ands	r3, r2
 80031b2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d021      	beq.n	8003204 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80031c0:	4b0f      	ldr	r3, [pc, #60]	; (8003200 <HAL_GPIO_Init+0x2d0>)
 80031c2:	68da      	ldr	r2, [r3, #12]
 80031c4:	490e      	ldr	r1, [pc, #56]	; (8003200 <HAL_GPIO_Init+0x2d0>)
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	60cb      	str	r3, [r1, #12]
 80031cc:	e021      	b.n	8003212 <HAL_GPIO_Init+0x2e2>
 80031ce:	bf00      	nop
 80031d0:	10320000 	.word	0x10320000
 80031d4:	10310000 	.word	0x10310000
 80031d8:	10220000 	.word	0x10220000
 80031dc:	10210000 	.word	0x10210000
 80031e0:	10120000 	.word	0x10120000
 80031e4:	10110000 	.word	0x10110000
 80031e8:	40021000 	.word	0x40021000
 80031ec:	40010000 	.word	0x40010000
 80031f0:	40010800 	.word	0x40010800
 80031f4:	40010c00 	.word	0x40010c00
 80031f8:	40011000 	.word	0x40011000
 80031fc:	40011400 	.word	0x40011400
 8003200:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003204:	4b0b      	ldr	r3, [pc, #44]	; (8003234 <HAL_GPIO_Init+0x304>)
 8003206:	68da      	ldr	r2, [r3, #12]
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	43db      	mvns	r3, r3
 800320c:	4909      	ldr	r1, [pc, #36]	; (8003234 <HAL_GPIO_Init+0x304>)
 800320e:	4013      	ands	r3, r2
 8003210:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003214:	3301      	adds	r3, #1
 8003216:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800321e:	fa22 f303 	lsr.w	r3, r2, r3
 8003222:	2b00      	cmp	r3, #0
 8003224:	f47f ae8e 	bne.w	8002f44 <HAL_GPIO_Init+0x14>
  }
}
 8003228:	bf00      	nop
 800322a:	bf00      	nop
 800322c:	372c      	adds	r7, #44	; 0x2c
 800322e:	46bd      	mov	sp, r7
 8003230:	bc80      	pop	{r7}
 8003232:	4770      	bx	lr
 8003234:	40010400 	.word	0x40010400

08003238 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003238:	b480      	push	{r7}
 800323a:	b085      	sub	sp, #20
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	460b      	mov	r3, r1
 8003242:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	689a      	ldr	r2, [r3, #8]
 8003248:	887b      	ldrh	r3, [r7, #2]
 800324a:	4013      	ands	r3, r2
 800324c:	2b00      	cmp	r3, #0
 800324e:	d002      	beq.n	8003256 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003250:	2301      	movs	r3, #1
 8003252:	73fb      	strb	r3, [r7, #15]
 8003254:	e001      	b.n	800325a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003256:	2300      	movs	r3, #0
 8003258:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800325a:	7bfb      	ldrb	r3, [r7, #15]
}
 800325c:	4618      	mov	r0, r3
 800325e:	3714      	adds	r7, #20
 8003260:	46bd      	mov	sp, r7
 8003262:	bc80      	pop	{r7}
 8003264:	4770      	bx	lr

08003266 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003266:	b480      	push	{r7}
 8003268:	b083      	sub	sp, #12
 800326a:	af00      	add	r7, sp, #0
 800326c:	6078      	str	r0, [r7, #4]
 800326e:	460b      	mov	r3, r1
 8003270:	807b      	strh	r3, [r7, #2]
 8003272:	4613      	mov	r3, r2
 8003274:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003276:	787b      	ldrb	r3, [r7, #1]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d003      	beq.n	8003284 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800327c:	887a      	ldrh	r2, [r7, #2]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003282:	e003      	b.n	800328c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003284:	887b      	ldrh	r3, [r7, #2]
 8003286:	041a      	lsls	r2, r3, #16
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	611a      	str	r2, [r3, #16]
}
 800328c:	bf00      	nop
 800328e:	370c      	adds	r7, #12
 8003290:	46bd      	mov	sp, r7
 8003292:	bc80      	pop	{r7}
 8003294:	4770      	bx	lr

08003296 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003296:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003298:	b08b      	sub	sp, #44	; 0x2c
 800329a:	af06      	add	r7, sp, #24
 800329c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d101      	bne.n	80032a8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e0fd      	b.n	80034a4 <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d106      	bne.n	80032c2 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80032bc:	6878      	ldr	r0, [r7, #4]
 80032be:	f006 fed9 	bl	800a074 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2203      	movs	r2, #3
 80032c6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f003 f8dc 	bl	800648c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	603b      	str	r3, [r7, #0]
 80032da:	687e      	ldr	r6, [r7, #4]
 80032dc:	466d      	mov	r5, sp
 80032de:	f106 0410 	add.w	r4, r6, #16
 80032e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80032e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80032e6:	6823      	ldr	r3, [r4, #0]
 80032e8:	602b      	str	r3, [r5, #0]
 80032ea:	1d33      	adds	r3, r6, #4
 80032ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 80032ee:	6838      	ldr	r0, [r7, #0]
 80032f0:	f003 f8a6 	bl	8006440 <USB_CoreInit>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d005      	beq.n	8003306 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2202      	movs	r2, #2
 80032fe:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e0ce      	b.n	80034a4 <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2100      	movs	r1, #0
 800330c:	4618      	mov	r0, r3
 800330e:	f003 f8d7 	bl	80064c0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003312:	2300      	movs	r3, #0
 8003314:	73fb      	strb	r3, [r7, #15]
 8003316:	e04c      	b.n	80033b2 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003318:	7bfb      	ldrb	r3, [r7, #15]
 800331a:	6879      	ldr	r1, [r7, #4]
 800331c:	1c5a      	adds	r2, r3, #1
 800331e:	4613      	mov	r3, r2
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	4413      	add	r3, r2
 8003324:	00db      	lsls	r3, r3, #3
 8003326:	440b      	add	r3, r1
 8003328:	3301      	adds	r3, #1
 800332a:	2201      	movs	r2, #1
 800332c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800332e:	7bfb      	ldrb	r3, [r7, #15]
 8003330:	6879      	ldr	r1, [r7, #4]
 8003332:	1c5a      	adds	r2, r3, #1
 8003334:	4613      	mov	r3, r2
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	4413      	add	r3, r2
 800333a:	00db      	lsls	r3, r3, #3
 800333c:	440b      	add	r3, r1
 800333e:	7bfa      	ldrb	r2, [r7, #15]
 8003340:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003342:	7bfa      	ldrb	r2, [r7, #15]
 8003344:	7bfb      	ldrb	r3, [r7, #15]
 8003346:	b298      	uxth	r0, r3
 8003348:	6879      	ldr	r1, [r7, #4]
 800334a:	4613      	mov	r3, r2
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	4413      	add	r3, r2
 8003350:	00db      	lsls	r3, r3, #3
 8003352:	440b      	add	r3, r1
 8003354:	3336      	adds	r3, #54	; 0x36
 8003356:	4602      	mov	r2, r0
 8003358:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800335a:	7bfb      	ldrb	r3, [r7, #15]
 800335c:	6879      	ldr	r1, [r7, #4]
 800335e:	1c5a      	adds	r2, r3, #1
 8003360:	4613      	mov	r3, r2
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	4413      	add	r3, r2
 8003366:	00db      	lsls	r3, r3, #3
 8003368:	440b      	add	r3, r1
 800336a:	3303      	adds	r3, #3
 800336c:	2200      	movs	r2, #0
 800336e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003370:	7bfa      	ldrb	r2, [r7, #15]
 8003372:	6879      	ldr	r1, [r7, #4]
 8003374:	4613      	mov	r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	4413      	add	r3, r2
 800337a:	00db      	lsls	r3, r3, #3
 800337c:	440b      	add	r3, r1
 800337e:	3338      	adds	r3, #56	; 0x38
 8003380:	2200      	movs	r2, #0
 8003382:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003384:	7bfa      	ldrb	r2, [r7, #15]
 8003386:	6879      	ldr	r1, [r7, #4]
 8003388:	4613      	mov	r3, r2
 800338a:	009b      	lsls	r3, r3, #2
 800338c:	4413      	add	r3, r2
 800338e:	00db      	lsls	r3, r3, #3
 8003390:	440b      	add	r3, r1
 8003392:	333c      	adds	r3, #60	; 0x3c
 8003394:	2200      	movs	r2, #0
 8003396:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003398:	7bfa      	ldrb	r2, [r7, #15]
 800339a:	6879      	ldr	r1, [r7, #4]
 800339c:	4613      	mov	r3, r2
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	4413      	add	r3, r2
 80033a2:	00db      	lsls	r3, r3, #3
 80033a4:	440b      	add	r3, r1
 80033a6:	3340      	adds	r3, #64	; 0x40
 80033a8:	2200      	movs	r2, #0
 80033aa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033ac:	7bfb      	ldrb	r3, [r7, #15]
 80033ae:	3301      	adds	r3, #1
 80033b0:	73fb      	strb	r3, [r7, #15]
 80033b2:	7bfa      	ldrb	r2, [r7, #15]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d3ad      	bcc.n	8003318 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033bc:	2300      	movs	r3, #0
 80033be:	73fb      	strb	r3, [r7, #15]
 80033c0:	e044      	b.n	800344c <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80033c2:	7bfa      	ldrb	r2, [r7, #15]
 80033c4:	6879      	ldr	r1, [r7, #4]
 80033c6:	4613      	mov	r3, r2
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	4413      	add	r3, r2
 80033cc:	00db      	lsls	r3, r3, #3
 80033ce:	440b      	add	r3, r1
 80033d0:	f203 1369 	addw	r3, r3, #361	; 0x169
 80033d4:	2200      	movs	r2, #0
 80033d6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80033d8:	7bfa      	ldrb	r2, [r7, #15]
 80033da:	6879      	ldr	r1, [r7, #4]
 80033dc:	4613      	mov	r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	4413      	add	r3, r2
 80033e2:	00db      	lsls	r3, r3, #3
 80033e4:	440b      	add	r3, r1
 80033e6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80033ea:	7bfa      	ldrb	r2, [r7, #15]
 80033ec:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80033ee:	7bfa      	ldrb	r2, [r7, #15]
 80033f0:	6879      	ldr	r1, [r7, #4]
 80033f2:	4613      	mov	r3, r2
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	4413      	add	r3, r2
 80033f8:	00db      	lsls	r3, r3, #3
 80033fa:	440b      	add	r3, r1
 80033fc:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8003400:	2200      	movs	r2, #0
 8003402:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003404:	7bfa      	ldrb	r2, [r7, #15]
 8003406:	6879      	ldr	r1, [r7, #4]
 8003408:	4613      	mov	r3, r2
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	4413      	add	r3, r2
 800340e:	00db      	lsls	r3, r3, #3
 8003410:	440b      	add	r3, r1
 8003412:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8003416:	2200      	movs	r2, #0
 8003418:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800341a:	7bfa      	ldrb	r2, [r7, #15]
 800341c:	6879      	ldr	r1, [r7, #4]
 800341e:	4613      	mov	r3, r2
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	4413      	add	r3, r2
 8003424:	00db      	lsls	r3, r3, #3
 8003426:	440b      	add	r3, r1
 8003428:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800342c:	2200      	movs	r2, #0
 800342e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003430:	7bfa      	ldrb	r2, [r7, #15]
 8003432:	6879      	ldr	r1, [r7, #4]
 8003434:	4613      	mov	r3, r2
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	4413      	add	r3, r2
 800343a:	00db      	lsls	r3, r3, #3
 800343c:	440b      	add	r3, r1
 800343e:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003442:	2200      	movs	r2, #0
 8003444:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003446:	7bfb      	ldrb	r3, [r7, #15]
 8003448:	3301      	adds	r3, #1
 800344a:	73fb      	strb	r3, [r7, #15]
 800344c:	7bfa      	ldrb	r2, [r7, #15]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	429a      	cmp	r2, r3
 8003454:	d3b5      	bcc.n	80033c2 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	603b      	str	r3, [r7, #0]
 800345c:	687e      	ldr	r6, [r7, #4]
 800345e:	466d      	mov	r5, sp
 8003460:	f106 0410 	add.w	r4, r6, #16
 8003464:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003466:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003468:	6823      	ldr	r3, [r4, #0]
 800346a:	602b      	str	r3, [r5, #0]
 800346c:	1d33      	adds	r3, r6, #4
 800346e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003470:	6838      	ldr	r0, [r7, #0]
 8003472:	f003 f831 	bl	80064d8 <USB_DevInit>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d005      	beq.n	8003488 <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2202      	movs	r2, #2
 8003480:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e00d      	b.n	80034a4 <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4618      	mov	r0, r3
 800349e:	f004 ffcb 	bl	8008438 <USB_DevDisconnect>

  return HAL_OK;
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3714      	adds	r7, #20
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080034ac <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d101      	bne.n	80034c2 <HAL_PCD_Start+0x16>
 80034be:	2302      	movs	r3, #2
 80034c0:	e016      	b.n	80034f0 <HAL_PCD_Start+0x44>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2201      	movs	r2, #1
 80034c6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4618      	mov	r0, r3
 80034d0:	f002 ffc6 	bl	8006460 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80034d4:	2101      	movs	r1, #1
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f007 f83f 	bl	800a55a <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4618      	mov	r0, r3
 80034e2:	f004 ff9f 	bl	8008424 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80034ee:	2300      	movs	r3, #0
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	3708      	adds	r7, #8
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}

080034f8 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b088      	sub	sp, #32
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4618      	mov	r0, r3
 8003506:	f004 ffa1 	bl	800844c <USB_ReadInterrupts>
 800350a:	4603      	mov	r3, r0
 800350c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003510:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003514:	d102      	bne.n	800351c <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f000 fb61 	bl	8003bde <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4618      	mov	r0, r3
 8003522:	f004 ff93 	bl	800844c <USB_ReadInterrupts>
 8003526:	4603      	mov	r3, r0
 8003528:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800352c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003530:	d112      	bne.n	8003558 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800353a:	b29a      	uxth	r2, r3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003544:	b292      	uxth	r2, r2
 8003546:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f006 fe0d 	bl	800a16a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003550:	2100      	movs	r1, #0
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f000 f925 	bl	80037a2 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4618      	mov	r0, r3
 800355e:	f004 ff75 	bl	800844c <USB_ReadInterrupts>
 8003562:	4603      	mov	r3, r0
 8003564:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003568:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800356c:	d10b      	bne.n	8003586 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003576:	b29a      	uxth	r2, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003580:	b292      	uxth	r2, r2
 8003582:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4618      	mov	r0, r3
 800358c:	f004 ff5e 	bl	800844c <USB_ReadInterrupts>
 8003590:	4603      	mov	r3, r0
 8003592:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003596:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800359a:	d10b      	bne.n	80035b4 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80035a4:	b29a      	uxth	r2, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035ae:	b292      	uxth	r2, r2
 80035b0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4618      	mov	r0, r3
 80035ba:	f004 ff47 	bl	800844c <USB_ReadInterrupts>
 80035be:	4603      	mov	r3, r0
 80035c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035c8:	d126      	bne.n	8003618 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f022 0204 	bic.w	r2, r2, #4
 80035dc:	b292      	uxth	r2, r2
 80035de:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80035ea:	b29a      	uxth	r2, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f022 0208 	bic.w	r2, r2, #8
 80035f4:	b292      	uxth	r2, r2
 80035f6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f006 fdee 	bl	800a1dc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003608:	b29a      	uxth	r2, r3
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003612:	b292      	uxth	r2, r2
 8003614:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4618      	mov	r0, r3
 800361e:	f004 ff15 	bl	800844c <USB_ReadInterrupts>
 8003622:	4603      	mov	r3, r0
 8003624:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003628:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800362c:	f040 8084 	bne.w	8003738 <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8003630:	2300      	movs	r3, #0
 8003632:	77fb      	strb	r3, [r7, #31]
 8003634:	e011      	b.n	800365a <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	461a      	mov	r2, r3
 800363c:	7ffb      	ldrb	r3, [r7, #31]
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	441a      	add	r2, r3
 8003642:	7ffb      	ldrb	r3, [r7, #31]
 8003644:	8812      	ldrh	r2, [r2, #0]
 8003646:	b292      	uxth	r2, r2
 8003648:	005b      	lsls	r3, r3, #1
 800364a:	f107 0120 	add.w	r1, r7, #32
 800364e:	440b      	add	r3, r1
 8003650:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8003654:	7ffb      	ldrb	r3, [r7, #31]
 8003656:	3301      	adds	r3, #1
 8003658:	77fb      	strb	r3, [r7, #31]
 800365a:	7ffb      	ldrb	r3, [r7, #31]
 800365c:	2b07      	cmp	r3, #7
 800365e:	d9ea      	bls.n	8003636 <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003668:	b29a      	uxth	r2, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f042 0201 	orr.w	r2, r2, #1
 8003672:	b292      	uxth	r2, r2
 8003674:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003680:	b29a      	uxth	r2, r3
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f022 0201 	bic.w	r2, r2, #1
 800368a:	b292      	uxth	r2, r2
 800368c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8003690:	bf00      	nop
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800369a:	b29b      	uxth	r3, r3
 800369c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d0f6      	beq.n	8003692 <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80036ac:	b29a      	uxth	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036b6:	b292      	uxth	r2, r2
 80036b8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 80036bc:	2300      	movs	r3, #0
 80036be:	77fb      	strb	r3, [r7, #31]
 80036c0:	e010      	b.n	80036e4 <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 80036c2:	7ffb      	ldrb	r3, [r7, #31]
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	6812      	ldr	r2, [r2, #0]
 80036c8:	4611      	mov	r1, r2
 80036ca:	7ffa      	ldrb	r2, [r7, #31]
 80036cc:	0092      	lsls	r2, r2, #2
 80036ce:	440a      	add	r2, r1
 80036d0:	005b      	lsls	r3, r3, #1
 80036d2:	f107 0120 	add.w	r1, r7, #32
 80036d6:	440b      	add	r3, r1
 80036d8:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80036dc:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 80036de:	7ffb      	ldrb	r3, [r7, #31]
 80036e0:	3301      	adds	r3, #1
 80036e2:	77fb      	strb	r3, [r7, #31]
 80036e4:	7ffb      	ldrb	r3, [r7, #31]
 80036e6:	2b07      	cmp	r3, #7
 80036e8:	d9eb      	bls.n	80036c2 <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80036f2:	b29a      	uxth	r2, r3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f042 0208 	orr.w	r2, r2, #8
 80036fc:	b292      	uxth	r2, r2
 80036fe:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800370a:	b29a      	uxth	r2, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003714:	b292      	uxth	r2, r2
 8003716:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003722:	b29a      	uxth	r2, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f042 0204 	orr.w	r2, r2, #4
 800372c:	b292      	uxth	r2, r2
 800372e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f006 fd38 	bl	800a1a8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4618      	mov	r0, r3
 800373e:	f004 fe85 	bl	800844c <USB_ReadInterrupts>
 8003742:	4603      	mov	r3, r0
 8003744:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003748:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800374c:	d10e      	bne.n	800376c <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003756:	b29a      	uxth	r2, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003760:	b292      	uxth	r2, r2
 8003762:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f006 fcf1 	bl	800a14e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4618      	mov	r0, r3
 8003772:	f004 fe6b 	bl	800844c <USB_ReadInterrupts>
 8003776:	4603      	mov	r3, r0
 8003778:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800377c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003780:	d10b      	bne.n	800379a <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800378a:	b29a      	uxth	r2, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003794:	b292      	uxth	r2, r2
 8003796:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 800379a:	bf00      	nop
 800379c:	3720      	adds	r7, #32
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}

080037a2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80037a2:	b580      	push	{r7, lr}
 80037a4:	b082      	sub	sp, #8
 80037a6:	af00      	add	r7, sp, #0
 80037a8:	6078      	str	r0, [r7, #4]
 80037aa:	460b      	mov	r3, r1
 80037ac:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d101      	bne.n	80037bc <HAL_PCD_SetAddress+0x1a>
 80037b8:	2302      	movs	r3, #2
 80037ba:	e013      	b.n	80037e4 <HAL_PCD_SetAddress+0x42>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	78fa      	ldrb	r2, [r7, #3]
 80037c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	78fa      	ldrb	r2, [r7, #3]
 80037d2:	4611      	mov	r1, r2
 80037d4:	4618      	mov	r0, r3
 80037d6:	f004 fe12 	bl	80083fe <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80037e2:	2300      	movs	r3, #0
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3708      	adds	r7, #8
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}

080037ec <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	4608      	mov	r0, r1
 80037f6:	4611      	mov	r1, r2
 80037f8:	461a      	mov	r2, r3
 80037fa:	4603      	mov	r3, r0
 80037fc:	70fb      	strb	r3, [r7, #3]
 80037fe:	460b      	mov	r3, r1
 8003800:	803b      	strh	r3, [r7, #0]
 8003802:	4613      	mov	r3, r2
 8003804:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003806:	2300      	movs	r3, #0
 8003808:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800380a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800380e:	2b00      	cmp	r3, #0
 8003810:	da0e      	bge.n	8003830 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003812:	78fb      	ldrb	r3, [r7, #3]
 8003814:	f003 0307 	and.w	r3, r3, #7
 8003818:	1c5a      	adds	r2, r3, #1
 800381a:	4613      	mov	r3, r2
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	4413      	add	r3, r2
 8003820:	00db      	lsls	r3, r3, #3
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	4413      	add	r3, r2
 8003826:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2201      	movs	r2, #1
 800382c:	705a      	strb	r2, [r3, #1]
 800382e:	e00e      	b.n	800384e <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003830:	78fb      	ldrb	r3, [r7, #3]
 8003832:	f003 0207 	and.w	r2, r3, #7
 8003836:	4613      	mov	r3, r2
 8003838:	009b      	lsls	r3, r3, #2
 800383a:	4413      	add	r3, r2
 800383c:	00db      	lsls	r3, r3, #3
 800383e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	4413      	add	r3, r2
 8003846:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2200      	movs	r2, #0
 800384c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800384e:	78fb      	ldrb	r3, [r7, #3]
 8003850:	f003 0307 	and.w	r3, r3, #7
 8003854:	b2da      	uxtb	r2, r3
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800385a:	883a      	ldrh	r2, [r7, #0]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	78ba      	ldrb	r2, [r7, #2]
 8003864:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	785b      	ldrb	r3, [r3, #1]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d004      	beq.n	8003878 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	b29a      	uxth	r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003878:	78bb      	ldrb	r3, [r7, #2]
 800387a:	2b02      	cmp	r3, #2
 800387c:	d102      	bne.n	8003884 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2200      	movs	r2, #0
 8003882:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800388a:	2b01      	cmp	r3, #1
 800388c:	d101      	bne.n	8003892 <HAL_PCD_EP_Open+0xa6>
 800388e:	2302      	movs	r3, #2
 8003890:	e00e      	b.n	80038b0 <HAL_PCD_EP_Open+0xc4>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2201      	movs	r2, #1
 8003896:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	68f9      	ldr	r1, [r7, #12]
 80038a0:	4618      	mov	r0, r3
 80038a2:	f002 fe39 	bl	8006518 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80038ae:	7afb      	ldrb	r3, [r7, #11]
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3710      	adds	r7, #16
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}

080038b8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
 80038c0:	460b      	mov	r3, r1
 80038c2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80038c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	da0e      	bge.n	80038ea <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80038cc:	78fb      	ldrb	r3, [r7, #3]
 80038ce:	f003 0307 	and.w	r3, r3, #7
 80038d2:	1c5a      	adds	r2, r3, #1
 80038d4:	4613      	mov	r3, r2
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	4413      	add	r3, r2
 80038da:	00db      	lsls	r3, r3, #3
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	4413      	add	r3, r2
 80038e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2201      	movs	r2, #1
 80038e6:	705a      	strb	r2, [r3, #1]
 80038e8:	e00e      	b.n	8003908 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80038ea:	78fb      	ldrb	r3, [r7, #3]
 80038ec:	f003 0207 	and.w	r2, r3, #7
 80038f0:	4613      	mov	r3, r2
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	4413      	add	r3, r2
 80038f6:	00db      	lsls	r3, r3, #3
 80038f8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	4413      	add	r3, r2
 8003900:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2200      	movs	r2, #0
 8003906:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003908:	78fb      	ldrb	r3, [r7, #3]
 800390a:	f003 0307 	and.w	r3, r3, #7
 800390e:	b2da      	uxtb	r2, r3
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800391a:	2b01      	cmp	r3, #1
 800391c:	d101      	bne.n	8003922 <HAL_PCD_EP_Close+0x6a>
 800391e:	2302      	movs	r3, #2
 8003920:	e00e      	b.n	8003940 <HAL_PCD_EP_Close+0x88>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2201      	movs	r2, #1
 8003926:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	68f9      	ldr	r1, [r7, #12]
 8003930:	4618      	mov	r0, r3
 8003932:	f003 f95b 	bl	8006bec <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 800393e:	2300      	movs	r3, #0
}
 8003940:	4618      	mov	r0, r3
 8003942:	3710      	adds	r7, #16
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}

08003948 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b086      	sub	sp, #24
 800394c:	af00      	add	r7, sp, #0
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	607a      	str	r2, [r7, #4]
 8003952:	603b      	str	r3, [r7, #0]
 8003954:	460b      	mov	r3, r1
 8003956:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003958:	7afb      	ldrb	r3, [r7, #11]
 800395a:	f003 0207 	and.w	r2, r3, #7
 800395e:	4613      	mov	r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	4413      	add	r3, r2
 8003964:	00db      	lsls	r3, r3, #3
 8003966:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800396a:	68fa      	ldr	r2, [r7, #12]
 800396c:	4413      	add	r3, r2
 800396e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	683a      	ldr	r2, [r7, #0]
 800397a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	2200      	movs	r2, #0
 8003980:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	2200      	movs	r2, #0
 8003986:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003988:	7afb      	ldrb	r3, [r7, #11]
 800398a:	f003 0307 	and.w	r3, r3, #7
 800398e:	b2da      	uxtb	r2, r3
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003994:	7afb      	ldrb	r3, [r7, #11]
 8003996:	f003 0307 	and.w	r3, r3, #7
 800399a:	2b00      	cmp	r3, #0
 800399c:	d106      	bne.n	80039ac <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	6979      	ldr	r1, [r7, #20]
 80039a4:	4618      	mov	r0, r3
 80039a6:	f003 fb0d 	bl	8006fc4 <USB_EPStartXfer>
 80039aa:	e005      	b.n	80039b8 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	6979      	ldr	r1, [r7, #20]
 80039b2:	4618      	mov	r0, r3
 80039b4:	f003 fb06 	bl	8006fc4 <USB_EPStartXfer>
  }

  return HAL_OK;
 80039b8:	2300      	movs	r3, #0
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3718      	adds	r7, #24
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}

080039c2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80039c2:	b480      	push	{r7}
 80039c4:	b083      	sub	sp, #12
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
 80039ca:	460b      	mov	r3, r1
 80039cc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80039ce:	78fb      	ldrb	r3, [r7, #3]
 80039d0:	f003 0207 	and.w	r2, r3, #7
 80039d4:	6879      	ldr	r1, [r7, #4]
 80039d6:	4613      	mov	r3, r2
 80039d8:	009b      	lsls	r3, r3, #2
 80039da:	4413      	add	r3, r2
 80039dc:	00db      	lsls	r3, r3, #3
 80039de:	440b      	add	r3, r1
 80039e0:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80039e4:	681b      	ldr	r3, [r3, #0]
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	370c      	adds	r7, #12
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bc80      	pop	{r7}
 80039ee:	4770      	bx	lr

080039f0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b086      	sub	sp, #24
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	60f8      	str	r0, [r7, #12]
 80039f8:	607a      	str	r2, [r7, #4]
 80039fa:	603b      	str	r3, [r7, #0]
 80039fc:	460b      	mov	r3, r1
 80039fe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a00:	7afb      	ldrb	r3, [r7, #11]
 8003a02:	f003 0307 	and.w	r3, r3, #7
 8003a06:	1c5a      	adds	r2, r3, #1
 8003a08:	4613      	mov	r3, r2
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	4413      	add	r3, r2
 8003a0e:	00db      	lsls	r3, r3, #3
 8003a10:	68fa      	ldr	r2, [r7, #12]
 8003a12:	4413      	add	r3, r2
 8003a14:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	687a      	ldr	r2, [r7, #4]
 8003a1a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	683a      	ldr	r2, [r7, #0]
 8003a20:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	2201      	movs	r2, #1
 8003a26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	683a      	ldr	r2, [r7, #0]
 8003a2e:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	2200      	movs	r2, #0
 8003a34:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a3c:	7afb      	ldrb	r3, [r7, #11]
 8003a3e:	f003 0307 	and.w	r3, r3, #7
 8003a42:	b2da      	uxtb	r2, r3
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003a48:	7afb      	ldrb	r3, [r7, #11]
 8003a4a:	f003 0307 	and.w	r3, r3, #7
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d106      	bne.n	8003a60 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	6979      	ldr	r1, [r7, #20]
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f003 fab3 	bl	8006fc4 <USB_EPStartXfer>
 8003a5e:	e005      	b.n	8003a6c <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	6979      	ldr	r1, [r7, #20]
 8003a66:	4618      	mov	r0, r3
 8003a68:	f003 faac 	bl	8006fc4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3718      	adds	r7, #24
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}

08003a76 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a76:	b580      	push	{r7, lr}
 8003a78:	b084      	sub	sp, #16
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	6078      	str	r0, [r7, #4]
 8003a7e:	460b      	mov	r3, r1
 8003a80:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003a82:	78fb      	ldrb	r3, [r7, #3]
 8003a84:	f003 0207 	and.w	r2, r3, #7
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d901      	bls.n	8003a94 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e04c      	b.n	8003b2e <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003a94:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	da0e      	bge.n	8003aba <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a9c:	78fb      	ldrb	r3, [r7, #3]
 8003a9e:	f003 0307 	and.w	r3, r3, #7
 8003aa2:	1c5a      	adds	r2, r3, #1
 8003aa4:	4613      	mov	r3, r2
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	4413      	add	r3, r2
 8003aaa:	00db      	lsls	r3, r3, #3
 8003aac:	687a      	ldr	r2, [r7, #4]
 8003aae:	4413      	add	r3, r2
 8003ab0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	705a      	strb	r2, [r3, #1]
 8003ab8:	e00c      	b.n	8003ad4 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003aba:	78fa      	ldrb	r2, [r7, #3]
 8003abc:	4613      	mov	r3, r2
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	4413      	add	r3, r2
 8003ac2:	00db      	lsls	r3, r3, #3
 8003ac4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	4413      	add	r3, r2
 8003acc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ada:	78fb      	ldrb	r3, [r7, #3]
 8003adc:	f003 0307 	and.w	r3, r3, #7
 8003ae0:	b2da      	uxtb	r2, r3
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d101      	bne.n	8003af4 <HAL_PCD_EP_SetStall+0x7e>
 8003af0:	2302      	movs	r3, #2
 8003af2:	e01c      	b.n	8003b2e <HAL_PCD_EP_SetStall+0xb8>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2201      	movs	r2, #1
 8003af8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	68f9      	ldr	r1, [r7, #12]
 8003b02:	4618      	mov	r0, r3
 8003b04:	f004 fb7e 	bl	8008204 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003b08:	78fb      	ldrb	r3, [r7, #3]
 8003b0a:	f003 0307 	and.w	r3, r3, #7
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d108      	bne.n	8003b24 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	4610      	mov	r0, r2
 8003b20:	f004 fca3 	bl	800846a <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3710      	adds	r7, #16
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}

08003b36 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b36:	b580      	push	{r7, lr}
 8003b38:	b084      	sub	sp, #16
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	6078      	str	r0, [r7, #4]
 8003b3e:	460b      	mov	r3, r1
 8003b40:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003b42:	78fb      	ldrb	r3, [r7, #3]
 8003b44:	f003 020f 	and.w	r2, r3, #15
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d901      	bls.n	8003b54 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e040      	b.n	8003bd6 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003b54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	da0e      	bge.n	8003b7a <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b5c:	78fb      	ldrb	r3, [r7, #3]
 8003b5e:	f003 0307 	and.w	r3, r3, #7
 8003b62:	1c5a      	adds	r2, r3, #1
 8003b64:	4613      	mov	r3, r2
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	4413      	add	r3, r2
 8003b6a:	00db      	lsls	r3, r3, #3
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	4413      	add	r3, r2
 8003b70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2201      	movs	r2, #1
 8003b76:	705a      	strb	r2, [r3, #1]
 8003b78:	e00e      	b.n	8003b98 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b7a:	78fb      	ldrb	r3, [r7, #3]
 8003b7c:	f003 0207 	and.w	r2, r3, #7
 8003b80:	4613      	mov	r3, r2
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	4413      	add	r3, r2
 8003b86:	00db      	lsls	r3, r3, #3
 8003b88:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003b8c:	687a      	ldr	r2, [r7, #4]
 8003b8e:	4413      	add	r3, r2
 8003b90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2200      	movs	r2, #0
 8003b96:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b9e:	78fb      	ldrb	r3, [r7, #3]
 8003ba0:	f003 0307 	and.w	r3, r3, #7
 8003ba4:	b2da      	uxtb	r2, r3
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d101      	bne.n	8003bb8 <HAL_PCD_EP_ClrStall+0x82>
 8003bb4:	2302      	movs	r3, #2
 8003bb6:	e00e      	b.n	8003bd6 <HAL_PCD_EP_ClrStall+0xa0>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	68f9      	ldr	r1, [r7, #12]
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f004 fb6c 	bl	80082a4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003bd4:	2300      	movs	r3, #0
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3710      	adds	r7, #16
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}

08003bde <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003bde:	b580      	push	{r7, lr}
 8003be0:	b08e      	sub	sp, #56	; 0x38
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003be6:	e2df      	b.n	80041a8 <PCD_EP_ISR_Handler+0x5ca>
  {
    wIstr = hpcd->Instance->ISTR;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003bf0:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003bf2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	f003 030f 	and.w	r3, r3, #15
 8003bfa:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8003bfe:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	f040 8158 	bne.w	8003eb8 <PCD_EP_ISR_Handler+0x2da>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003c08:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003c0a:	f003 0310 	and.w	r3, r3, #16
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d152      	bne.n	8003cb8 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	881b      	ldrh	r3, [r3, #0]
 8003c18:	b29b      	uxth	r3, r3
 8003c1a:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003c1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c22:	81fb      	strh	r3, [r7, #14]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	89fb      	ldrh	r3, [r7, #14]
 8003c2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c32:	b29b      	uxth	r3, r3
 8003c34:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	3328      	adds	r3, #40	; 0x28
 8003c3a:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	461a      	mov	r2, r3
 8003c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4a:	781b      	ldrb	r3, [r3, #0]
 8003c4c:	00db      	lsls	r3, r3, #3
 8003c4e:	4413      	add	r3, r2
 8003c50:	3302      	adds	r3, #2
 8003c52:	005b      	lsls	r3, r3, #1
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	6812      	ldr	r2, [r2, #0]
 8003c58:	4413      	add	r3, r2
 8003c5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003c5e:	881b      	ldrh	r3, [r3, #0]
 8003c60:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c66:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6a:	695a      	ldr	r2, [r3, #20]
 8003c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6e:	69db      	ldr	r3, [r3, #28]
 8003c70:	441a      	add	r2, r3
 8003c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c74:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003c76:	2100      	movs	r1, #0
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f006 fa4e 	bl	800a11a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	f000 828e 	beq.w	80041a8 <PCD_EP_ISR_Handler+0x5ca>
 8003c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c8e:	699b      	ldr	r3, [r3, #24]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	f040 8289 	bne.w	80041a8 <PCD_EP_ISR_Handler+0x5ca>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003ca2:	b2da      	uxtb	r2, r3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	b292      	uxth	r2, r2
 8003caa:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003cb6:	e277      	b.n	80041a8 <PCD_EP_ISR_Handler+0x5ca>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003cbe:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	881b      	ldrh	r3, [r3, #0]
 8003cc6:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003cc8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003cca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d034      	beq.n	8003d3c <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	461a      	mov	r2, r3
 8003cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	00db      	lsls	r3, r3, #3
 8003ce4:	4413      	add	r3, r2
 8003ce6:	3306      	adds	r3, #6
 8003ce8:	005b      	lsls	r3, r3, #1
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	6812      	ldr	r2, [r2, #0]
 8003cee:	4413      	add	r3, r2
 8003cf0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003cf4:	881b      	ldrh	r3, [r3, #0]
 8003cf6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cfc:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6818      	ldr	r0, [r3, #0]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8003d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d0a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d0e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	f004 fbfa 	bl	800850a <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	881b      	ldrh	r3, [r3, #0]
 8003d1c:	b29a      	uxth	r2, r3
 8003d1e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003d22:	4013      	ands	r3, r2
 8003d24:	823b      	strh	r3, [r7, #16]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	8a3a      	ldrh	r2, [r7, #16]
 8003d2c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003d30:	b292      	uxth	r2, r2
 8003d32:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f006 f9c3 	bl	800a0c0 <HAL_PCD_SetupStageCallback>
 8003d3a:	e235      	b.n	80041a8 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003d3c:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	f280 8231 	bge.w	80041a8 <PCD_EP_ISR_Handler+0x5ca>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	881b      	ldrh	r3, [r3, #0]
 8003d4c:	b29a      	uxth	r2, r3
 8003d4e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003d52:	4013      	ands	r3, r2
 8003d54:	83bb      	strh	r3, [r7, #28]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	8bba      	ldrh	r2, [r7, #28]
 8003d5c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003d60:	b292      	uxth	r2, r2
 8003d62:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	461a      	mov	r2, r3
 8003d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	00db      	lsls	r3, r3, #3
 8003d76:	4413      	add	r3, r2
 8003d78:	3306      	adds	r3, #6
 8003d7a:	005b      	lsls	r3, r3, #1
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	6812      	ldr	r2, [r2, #0]
 8003d80:	4413      	add	r3, r2
 8003d82:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003d86:	881b      	ldrh	r3, [r3, #0]
 8003d88:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d8e:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d92:	69db      	ldr	r3, [r3, #28]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d019      	beq.n	8003dcc <PCD_EP_ISR_Handler+0x1ee>
 8003d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9a:	695b      	ldr	r3, [r3, #20]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d015      	beq.n	8003dcc <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6818      	ldr	r0, [r3, #0]
 8003da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da6:	6959      	ldr	r1, [r3, #20]
 8003da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003daa:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dae:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003db0:	b29b      	uxth	r3, r3
 8003db2:	f004 fbaa 	bl	800850a <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db8:	695a      	ldr	r2, [r3, #20]
 8003dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dbc:	69db      	ldr	r3, [r3, #28]
 8003dbe:	441a      	add	r2, r3
 8003dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc2:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003dc4:	2100      	movs	r1, #0
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f006 f98c 	bl	800a0e4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	61bb      	str	r3, [r7, #24]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	461a      	mov	r2, r3
 8003dde:	69bb      	ldr	r3, [r7, #24]
 8003de0:	4413      	add	r3, r2
 8003de2:	61bb      	str	r3, [r7, #24]
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003dea:	617b      	str	r3, [r7, #20]
 8003dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dee:	691b      	ldr	r3, [r3, #16]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d112      	bne.n	8003e1a <PCD_EP_ISR_Handler+0x23c>
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	881b      	ldrh	r3, [r3, #0]
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003dfe:	b29a      	uxth	r2, r3
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	801a      	strh	r2, [r3, #0]
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	881b      	ldrh	r3, [r3, #0]
 8003e08:	b29b      	uxth	r3, r3
 8003e0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e12:	b29a      	uxth	r2, r3
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	801a      	strh	r2, [r3, #0]
 8003e18:	e02f      	b.n	8003e7a <PCD_EP_ISR_Handler+0x29c>
 8003e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e1c:	691b      	ldr	r3, [r3, #16]
 8003e1e:	2b3e      	cmp	r3, #62	; 0x3e
 8003e20:	d813      	bhi.n	8003e4a <PCD_EP_ISR_Handler+0x26c>
 8003e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e24:	691b      	ldr	r3, [r3, #16]
 8003e26:	085b      	lsrs	r3, r3, #1
 8003e28:	633b      	str	r3, [r7, #48]	; 0x30
 8003e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2c:	691b      	ldr	r3, [r3, #16]
 8003e2e:	f003 0301 	and.w	r3, r3, #1
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d002      	beq.n	8003e3c <PCD_EP_ISR_Handler+0x25e>
 8003e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e38:	3301      	adds	r3, #1
 8003e3a:	633b      	str	r3, [r7, #48]	; 0x30
 8003e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	029b      	lsls	r3, r3, #10
 8003e42:	b29a      	uxth	r2, r3
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	801a      	strh	r2, [r3, #0]
 8003e48:	e017      	b.n	8003e7a <PCD_EP_ISR_Handler+0x29c>
 8003e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e4c:	691b      	ldr	r3, [r3, #16]
 8003e4e:	095b      	lsrs	r3, r3, #5
 8003e50:	633b      	str	r3, [r7, #48]	; 0x30
 8003e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e54:	691b      	ldr	r3, [r3, #16]
 8003e56:	f003 031f 	and.w	r3, r3, #31
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d102      	bne.n	8003e64 <PCD_EP_ISR_Handler+0x286>
 8003e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e60:	3b01      	subs	r3, #1
 8003e62:	633b      	str	r3, [r7, #48]	; 0x30
 8003e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	029b      	lsls	r3, r3, #10
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	881b      	ldrh	r3, [r3, #0]
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003e86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e8a:	827b      	strh	r3, [r7, #18]
 8003e8c:	8a7b      	ldrh	r3, [r7, #18]
 8003e8e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003e92:	827b      	strh	r3, [r7, #18]
 8003e94:	8a7b      	ldrh	r3, [r7, #18]
 8003e96:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003e9a:	827b      	strh	r3, [r7, #18]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	8a7b      	ldrh	r3, [r7, #18]
 8003ea2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003ea6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003eaa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003eae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	8013      	strh	r3, [r2, #0]
 8003eb6:	e177      	b.n	80041a8 <PCD_EP_ISR_Handler+0x5ca>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	4413      	add	r3, r2
 8003ec6:	881b      	ldrh	r3, [r3, #0]
 8003ec8:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003eca:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	f280 80ea 	bge.w	80040a8 <PCD_EP_ISR_Handler+0x4ca>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	461a      	mov	r2, r3
 8003eda:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	4413      	add	r3, r2
 8003ee2:	881b      	ldrh	r3, [r3, #0]
 8003ee4:	b29a      	uxth	r2, r3
 8003ee6:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003eea:	4013      	ands	r3, r2
 8003eec:	853b      	strh	r3, [r7, #40]	; 0x28
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	4413      	add	r3, r2
 8003efc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003efe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003f02:	b292      	uxth	r2, r2
 8003f04:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003f06:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8003f0a:	4613      	mov	r3, r2
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	4413      	add	r3, r2
 8003f10:	00db      	lsls	r3, r3, #3
 8003f12:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	4413      	add	r3, r2
 8003f1a:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f1e:	7b1b      	ldrb	r3, [r3, #12]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d122      	bne.n	8003f6a <PCD_EP_ISR_Handler+0x38c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	461a      	mov	r2, r3
 8003f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f32:	781b      	ldrb	r3, [r3, #0]
 8003f34:	00db      	lsls	r3, r3, #3
 8003f36:	4413      	add	r3, r2
 8003f38:	3306      	adds	r3, #6
 8003f3a:	005b      	lsls	r3, r3, #1
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	6812      	ldr	r2, [r2, #0]
 8003f40:	4413      	add	r3, r2
 8003f42:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f46:	881b      	ldrh	r3, [r3, #0]
 8003f48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f4c:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8003f4e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	f000 8087 	beq.w	8004064 <PCD_EP_ISR_Handler+0x486>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6818      	ldr	r0, [r3, #0]
 8003f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f5c:	6959      	ldr	r1, [r3, #20]
 8003f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f60:	88da      	ldrh	r2, [r3, #6]
 8003f62:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003f64:	f004 fad1 	bl	800850a <USB_ReadPMA>
 8003f68:	e07c      	b.n	8004064 <PCD_EP_ISR_Handler+0x486>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f6c:	78db      	ldrb	r3, [r3, #3]
 8003f6e:	2b02      	cmp	r3, #2
 8003f70:	d108      	bne.n	8003f84 <PCD_EP_ISR_Handler+0x3a6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003f72:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003f74:	461a      	mov	r2, r3
 8003f76:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f000 f923 	bl	80041c4 <HAL_PCD_EP_DB_Receive>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	86fb      	strh	r3, [r7, #54]	; 0x36
 8003f82:	e06f      	b.n	8004064 <PCD_EP_ISR_Handler+0x486>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	461a      	mov	r2, r3
 8003f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f8c:	781b      	ldrb	r3, [r3, #0]
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	4413      	add	r3, r2
 8003f92:	881b      	ldrh	r3, [r3, #0]
 8003f94:	b29b      	uxth	r3, r3
 8003f96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f9e:	847b      	strh	r3, [r7, #34]	; 0x22
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	461a      	mov	r2, r3
 8003fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	441a      	add	r2, r3
 8003fae:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003fb0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003fb4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003fb8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003fbc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	461a      	mov	r2, r3
 8003fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fcc:	781b      	ldrb	r3, [r3, #0]
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	4413      	add	r3, r2
 8003fd2:	881b      	ldrh	r3, [r3, #0]
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d021      	beq.n	8004022 <PCD_EP_ISR_Handler+0x444>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	461a      	mov	r2, r3
 8003fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fec:	781b      	ldrb	r3, [r3, #0]
 8003fee:	00db      	lsls	r3, r3, #3
 8003ff0:	4413      	add	r3, r2
 8003ff2:	3302      	adds	r3, #2
 8003ff4:	005b      	lsls	r3, r3, #1
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	6812      	ldr	r2, [r2, #0]
 8003ffa:	4413      	add	r3, r2
 8003ffc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004000:	881b      	ldrh	r3, [r3, #0]
 8004002:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004006:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8004008:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800400a:	2b00      	cmp	r3, #0
 800400c:	d02a      	beq.n	8004064 <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6818      	ldr	r0, [r3, #0]
 8004012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004014:	6959      	ldr	r1, [r3, #20]
 8004016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004018:	891a      	ldrh	r2, [r3, #8]
 800401a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800401c:	f004 fa75 	bl	800850a <USB_ReadPMA>
 8004020:	e020      	b.n	8004064 <PCD_EP_ISR_Handler+0x486>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800402a:	b29b      	uxth	r3, r3
 800402c:	461a      	mov	r2, r3
 800402e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004030:	781b      	ldrb	r3, [r3, #0]
 8004032:	00db      	lsls	r3, r3, #3
 8004034:	4413      	add	r3, r2
 8004036:	3306      	adds	r3, #6
 8004038:	005b      	lsls	r3, r3, #1
 800403a:	687a      	ldr	r2, [r7, #4]
 800403c:	6812      	ldr	r2, [r2, #0]
 800403e:	4413      	add	r3, r2
 8004040:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004044:	881b      	ldrh	r3, [r3, #0]
 8004046:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800404a:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 800404c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800404e:	2b00      	cmp	r3, #0
 8004050:	d008      	beq.n	8004064 <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6818      	ldr	r0, [r3, #0]
 8004056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004058:	6959      	ldr	r1, [r3, #20]
 800405a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800405c:	895a      	ldrh	r2, [r3, #10]
 800405e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004060:	f004 fa53 	bl	800850a <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8004064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004066:	69da      	ldr	r2, [r3, #28]
 8004068:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800406a:	441a      	add	r2, r3
 800406c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800406e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8004070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004072:	695a      	ldr	r2, [r3, #20]
 8004074:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004076:	441a      	add	r2, r3
 8004078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800407a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800407c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800407e:	699b      	ldr	r3, [r3, #24]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d004      	beq.n	800408e <PCD_EP_ISR_Handler+0x4b0>
 8004084:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8004086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	429a      	cmp	r2, r3
 800408c:	d206      	bcs.n	800409c <PCD_EP_ISR_Handler+0x4be>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800408e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004090:	781b      	ldrb	r3, [r3, #0]
 8004092:	4619      	mov	r1, r3
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f006 f825 	bl	800a0e4 <HAL_PCD_DataOutStageCallback>
 800409a:	e005      	b.n	80040a8 <PCD_EP_ISR_Handler+0x4ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80040a2:	4618      	mov	r0, r3
 80040a4:	f002 ff8e 	bl	8006fc4 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80040a8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80040aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d07a      	beq.n	80041a8 <PCD_EP_ISR_Handler+0x5ca>
      {
        ep = &hpcd->IN_ep[epindex];
 80040b2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80040b6:	1c5a      	adds	r2, r3, #1
 80040b8:	4613      	mov	r3, r2
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	4413      	add	r3, r2
 80040be:	00db      	lsls	r3, r3, #3
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	4413      	add	r3, r2
 80040c4:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	461a      	mov	r2, r3
 80040cc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80040d0:	009b      	lsls	r3, r3, #2
 80040d2:	4413      	add	r3, r2
 80040d4:	881b      	ldrh	r3, [r3, #0]
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80040dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040e0:	843b      	strh	r3, [r7, #32]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	461a      	mov	r2, r3
 80040e8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	441a      	add	r2, r3
 80040f0:	8c3b      	ldrh	r3, [r7, #32]
 80040f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80040f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 80040fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004100:	78db      	ldrb	r3, [r3, #3]
 8004102:	2b02      	cmp	r3, #2
 8004104:	d108      	bne.n	8004118 <PCD_EP_ISR_Handler+0x53a>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8004106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004108:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 800410a:	2b02      	cmp	r3, #2
 800410c:	d146      	bne.n	800419c <PCD_EP_ISR_Handler+0x5be>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 800410e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004110:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004114:	2b00      	cmp	r3, #0
 8004116:	d141      	bne.n	800419c <PCD_EP_ISR_Handler+0x5be>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004120:	b29b      	uxth	r3, r3
 8004122:	461a      	mov	r2, r3
 8004124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004126:	781b      	ldrb	r3, [r3, #0]
 8004128:	00db      	lsls	r3, r3, #3
 800412a:	4413      	add	r3, r2
 800412c:	3302      	adds	r3, #2
 800412e:	005b      	lsls	r3, r3, #1
 8004130:	687a      	ldr	r2, [r7, #4]
 8004132:	6812      	ldr	r2, [r2, #0]
 8004134:	4413      	add	r3, r2
 8004136:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800413a:	881b      	ldrh	r3, [r3, #0]
 800413c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004140:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 8004142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004144:	699a      	ldr	r2, [r3, #24]
 8004146:	8bfb      	ldrh	r3, [r7, #30]
 8004148:	429a      	cmp	r2, r3
 800414a:	d906      	bls.n	800415a <PCD_EP_ISR_Handler+0x57c>
          {
            ep->xfer_len -= TxByteNbre;
 800414c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414e:	699a      	ldr	r2, [r3, #24]
 8004150:	8bfb      	ldrh	r3, [r7, #30]
 8004152:	1ad2      	subs	r2, r2, r3
 8004154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004156:	619a      	str	r2, [r3, #24]
 8004158:	e002      	b.n	8004160 <PCD_EP_ISR_Handler+0x582>
          }
          else
          {
            ep->xfer_len = 0U;
 800415a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800415c:	2200      	movs	r2, #0
 800415e:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8004160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004162:	699b      	ldr	r3, [r3, #24]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d106      	bne.n	8004176 <PCD_EP_ISR_Handler+0x598>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416a:	781b      	ldrb	r3, [r3, #0]
 800416c:	4619      	mov	r1, r3
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f005 ffd3 	bl	800a11a <HAL_PCD_DataInStageCallback>
 8004174:	e018      	b.n	80041a8 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8004176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004178:	695a      	ldr	r2, [r3, #20]
 800417a:	8bfb      	ldrh	r3, [r7, #30]
 800417c:	441a      	add	r2, r3
 800417e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004180:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8004182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004184:	69da      	ldr	r2, [r3, #28]
 8004186:	8bfb      	ldrh	r3, [r7, #30]
 8004188:	441a      	add	r2, r3
 800418a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418c:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004194:	4618      	mov	r0, r3
 8004196:	f002 ff15 	bl	8006fc4 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 800419a:	e005      	b.n	80041a8 <PCD_EP_ISR_Handler+0x5ca>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800419c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800419e:	461a      	mov	r2, r3
 80041a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f000 f91b 	bl	80043de <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80041b0:	b29b      	uxth	r3, r3
 80041b2:	b21b      	sxth	r3, r3
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	f6ff ad17 	blt.w	8003be8 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80041ba:	2300      	movs	r3, #0
}
 80041bc:	4618      	mov	r0, r3
 80041be:	3738      	adds	r7, #56	; 0x38
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}

080041c4 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b088      	sub	sp, #32
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	60b9      	str	r1, [r7, #8]
 80041ce:	4613      	mov	r3, r2
 80041d0:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80041d2:	88fb      	ldrh	r3, [r7, #6]
 80041d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d07e      	beq.n	80042da <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	461a      	mov	r2, r3
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	781b      	ldrb	r3, [r3, #0]
 80041ec:	00db      	lsls	r3, r3, #3
 80041ee:	4413      	add	r3, r2
 80041f0:	3302      	adds	r3, #2
 80041f2:	005b      	lsls	r3, r3, #1
 80041f4:	68fa      	ldr	r2, [r7, #12]
 80041f6:	6812      	ldr	r2, [r2, #0]
 80041f8:	4413      	add	r3, r2
 80041fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80041fe:	881b      	ldrh	r3, [r3, #0]
 8004200:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004204:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	699a      	ldr	r2, [r3, #24]
 800420a:	8b7b      	ldrh	r3, [r7, #26]
 800420c:	429a      	cmp	r2, r3
 800420e:	d306      	bcc.n	800421e <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	699a      	ldr	r2, [r3, #24]
 8004214:	8b7b      	ldrh	r3, [r7, #26]
 8004216:	1ad2      	subs	r2, r2, r3
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	619a      	str	r2, [r3, #24]
 800421c:	e002      	b.n	8004224 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	2200      	movs	r2, #0
 8004222:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	699b      	ldr	r3, [r3, #24]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d123      	bne.n	8004274 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	461a      	mov	r2, r3
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	781b      	ldrb	r3, [r3, #0]
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	4413      	add	r3, r2
 800423a:	881b      	ldrh	r3, [r3, #0]
 800423c:	b29b      	uxth	r3, r3
 800423e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004242:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004246:	833b      	strh	r3, [r7, #24]
 8004248:	8b3b      	ldrh	r3, [r7, #24]
 800424a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800424e:	833b      	strh	r3, [r7, #24]
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	461a      	mov	r2, r3
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	441a      	add	r2, r3
 800425e:	8b3b      	ldrh	r3, [r7, #24]
 8004260:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004264:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004268:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800426c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004270:	b29b      	uxth	r3, r3
 8004272:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004274:	88fb      	ldrh	r3, [r7, #6]
 8004276:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800427a:	2b00      	cmp	r3, #0
 800427c:	d01f      	beq.n	80042be <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	461a      	mov	r2, r3
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	781b      	ldrb	r3, [r3, #0]
 8004288:	009b      	lsls	r3, r3, #2
 800428a:	4413      	add	r3, r2
 800428c:	881b      	ldrh	r3, [r3, #0]
 800428e:	b29b      	uxth	r3, r3
 8004290:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004294:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004298:	82fb      	strh	r3, [r7, #22]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	461a      	mov	r2, r3
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	781b      	ldrb	r3, [r3, #0]
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	441a      	add	r2, r3
 80042a8:	8afb      	ldrh	r3, [r7, #22]
 80042aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80042ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80042b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042b6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80042ba:	b29b      	uxth	r3, r3
 80042bc:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80042be:	8b7b      	ldrh	r3, [r7, #26]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	f000 8087 	beq.w	80043d4 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6818      	ldr	r0, [r3, #0]
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	6959      	ldr	r1, [r3, #20]
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	891a      	ldrh	r2, [r3, #8]
 80042d2:	8b7b      	ldrh	r3, [r7, #26]
 80042d4:	f004 f919 	bl	800850a <USB_ReadPMA>
 80042d8:	e07c      	b.n	80043d4 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	461a      	mov	r2, r3
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	781b      	ldrb	r3, [r3, #0]
 80042ea:	00db      	lsls	r3, r3, #3
 80042ec:	4413      	add	r3, r2
 80042ee:	3306      	adds	r3, #6
 80042f0:	005b      	lsls	r3, r3, #1
 80042f2:	68fa      	ldr	r2, [r7, #12]
 80042f4:	6812      	ldr	r2, [r2, #0]
 80042f6:	4413      	add	r3, r2
 80042f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80042fc:	881b      	ldrh	r3, [r3, #0]
 80042fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004302:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	699a      	ldr	r2, [r3, #24]
 8004308:	8b7b      	ldrh	r3, [r7, #26]
 800430a:	429a      	cmp	r2, r3
 800430c:	d306      	bcc.n	800431c <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	699a      	ldr	r2, [r3, #24]
 8004312:	8b7b      	ldrh	r3, [r7, #26]
 8004314:	1ad2      	subs	r2, r2, r3
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	619a      	str	r2, [r3, #24]
 800431a:	e002      	b.n	8004322 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	2200      	movs	r2, #0
 8004320:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	699b      	ldr	r3, [r3, #24]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d123      	bne.n	8004372 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	461a      	mov	r2, r3
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	781b      	ldrb	r3, [r3, #0]
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	4413      	add	r3, r2
 8004338:	881b      	ldrh	r3, [r3, #0]
 800433a:	b29b      	uxth	r3, r3
 800433c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004340:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004344:	83fb      	strh	r3, [r7, #30]
 8004346:	8bfb      	ldrh	r3, [r7, #30]
 8004348:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800434c:	83fb      	strh	r3, [r7, #30]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	461a      	mov	r2, r3
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	781b      	ldrb	r3, [r3, #0]
 8004358:	009b      	lsls	r3, r3, #2
 800435a:	441a      	add	r2, r3
 800435c:	8bfb      	ldrh	r3, [r7, #30]
 800435e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004362:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004366:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800436a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800436e:	b29b      	uxth	r3, r3
 8004370:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8004372:	88fb      	ldrh	r3, [r7, #6]
 8004374:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004378:	2b00      	cmp	r3, #0
 800437a:	d11f      	bne.n	80043bc <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	461a      	mov	r2, r3
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	781b      	ldrb	r3, [r3, #0]
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	4413      	add	r3, r2
 800438a:	881b      	ldrh	r3, [r3, #0]
 800438c:	b29b      	uxth	r3, r3
 800438e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004392:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004396:	83bb      	strh	r3, [r7, #28]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	461a      	mov	r2, r3
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	781b      	ldrb	r3, [r3, #0]
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	441a      	add	r2, r3
 80043a6:	8bbb      	ldrh	r3, [r7, #28]
 80043a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80043ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80043b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80043b4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80043bc:	8b7b      	ldrh	r3, [r7, #26]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d008      	beq.n	80043d4 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	6818      	ldr	r0, [r3, #0]
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	6959      	ldr	r1, [r3, #20]
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	895a      	ldrh	r2, [r3, #10]
 80043ce:	8b7b      	ldrh	r3, [r7, #26]
 80043d0:	f004 f89b 	bl	800850a <USB_ReadPMA>
    }
  }

  return count;
 80043d4:	8b7b      	ldrh	r3, [r7, #26]
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3720      	adds	r7, #32
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}

080043de <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80043de:	b580      	push	{r7, lr}
 80043e0:	b094      	sub	sp, #80	; 0x50
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	60f8      	str	r0, [r7, #12]
 80043e6:	60b9      	str	r1, [r7, #8]
 80043e8:	4613      	mov	r3, r2
 80043ea:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80043ec:	88fb      	ldrh	r3, [r7, #6]
 80043ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	f000 8138 	beq.w	8004668 <HAL_PCD_EP_DB_Transmit+0x28a>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004400:	b29b      	uxth	r3, r3
 8004402:	461a      	mov	r2, r3
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	781b      	ldrb	r3, [r3, #0]
 8004408:	00db      	lsls	r3, r3, #3
 800440a:	4413      	add	r3, r2
 800440c:	3302      	adds	r3, #2
 800440e:	005b      	lsls	r3, r3, #1
 8004410:	68fa      	ldr	r2, [r7, #12]
 8004412:	6812      	ldr	r2, [r2, #0]
 8004414:	4413      	add	r3, r2
 8004416:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800441a:	881b      	ldrh	r3, [r3, #0]
 800441c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004420:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    if (ep->xfer_len > TxByteNbre)
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	699a      	ldr	r2, [r3, #24]
 8004428:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800442c:	429a      	cmp	r2, r3
 800442e:	d907      	bls.n	8004440 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	699a      	ldr	r2, [r3, #24]
 8004434:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004438:	1ad2      	subs	r2, r2, r3
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	619a      	str	r2, [r3, #24]
 800443e:	e002      	b.n	8004446 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	2200      	movs	r2, #0
 8004444:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d12c      	bne.n	80044a8 <HAL_PCD_EP_DB_Transmit+0xca>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	4619      	mov	r1, r3
 8004454:	68f8      	ldr	r0, [r7, #12]
 8004456:	f005 fe60 	bl	800a11a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800445a:	88fb      	ldrh	r3, [r7, #6]
 800445c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004460:	2b00      	cmp	r3, #0
 8004462:	f000 823a 	beq.w	80048da <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	461a      	mov	r2, r3
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	781b      	ldrb	r3, [r3, #0]
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	4413      	add	r3, r2
 8004474:	881b      	ldrh	r3, [r3, #0]
 8004476:	b29b      	uxth	r3, r3
 8004478:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800447c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004480:	82fb      	strh	r3, [r7, #22]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	461a      	mov	r2, r3
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	781b      	ldrb	r3, [r3, #0]
 800448c:	009b      	lsls	r3, r3, #2
 800448e:	441a      	add	r2, r3
 8004490:	8afb      	ldrh	r3, [r7, #22]
 8004492:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004496:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800449a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800449e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	8013      	strh	r3, [r2, #0]
 80044a6:	e218      	b.n	80048da <HAL_PCD_EP_DB_Transmit+0x4fc>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80044a8:	88fb      	ldrh	r3, [r7, #6]
 80044aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d01f      	beq.n	80044f2 <HAL_PCD_EP_DB_Transmit+0x114>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	461a      	mov	r2, r3
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	781b      	ldrb	r3, [r3, #0]
 80044bc:	009b      	lsls	r3, r3, #2
 80044be:	4413      	add	r3, r2
 80044c0:	881b      	ldrh	r3, [r3, #0]
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044cc:	857b      	strh	r3, [r7, #42]	; 0x2a
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	461a      	mov	r2, r3
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	009b      	lsls	r3, r3, #2
 80044da:	441a      	add	r2, r3
 80044dc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80044de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80044e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80044e6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80044ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044ee:	b29b      	uxth	r3, r3
 80044f0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	f040 81ee 	bne.w	80048da <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        ep->xfer_buff += TxByteNbre;
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	695a      	ldr	r2, [r3, #20]
 8004502:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004506:	441a      	add	r2, r3
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	69da      	ldr	r2, [r3, #28]
 8004510:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004514:	441a      	add	r2, r3
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	6a1a      	ldr	r2, [r3, #32]
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	429a      	cmp	r2, r3
 8004524:	d309      	bcc.n	800453a <HAL_PCD_EP_DB_Transmit+0x15c>
        {
          len = ep->maxpacket;
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	691b      	ldr	r3, [r3, #16]
 800452a:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db -= len;
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	6a1a      	ldr	r2, [r3, #32]
 8004530:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004532:	1ad2      	subs	r2, r2, r3
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	621a      	str	r2, [r3, #32]
 8004538:	e015      	b.n	8004566 <HAL_PCD_EP_DB_Transmit+0x188>
        }
        else if (ep->xfer_len_db == 0U)
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	6a1b      	ldr	r3, [r3, #32]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d107      	bne.n	8004552 <HAL_PCD_EP_DB_Transmit+0x174>
        {
          len = TxByteNbre;
 8004542:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004546:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_fill_db = 0U;
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	2200      	movs	r2, #0
 800454c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004550:	e009      	b.n	8004566 <HAL_PCD_EP_DB_Transmit+0x188>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	2200      	movs	r2, #0
 8004556:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	6a1b      	ldr	r3, [r3, #32]
 800455e:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db = 0U;
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	2200      	movs	r2, #0
 8004564:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	785b      	ldrb	r3, [r3, #1]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d155      	bne.n	800461a <HAL_PCD_EP_DB_Transmit+0x23c>
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	61fb      	str	r3, [r7, #28]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800457c:	b29b      	uxth	r3, r3
 800457e:	461a      	mov	r2, r3
 8004580:	69fb      	ldr	r3, [r7, #28]
 8004582:	4413      	add	r3, r2
 8004584:	61fb      	str	r3, [r7, #28]
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	011a      	lsls	r2, r3, #4
 800458c:	69fb      	ldr	r3, [r7, #28]
 800458e:	4413      	add	r3, r2
 8004590:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004594:	61bb      	str	r3, [r7, #24]
 8004596:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004598:	2b00      	cmp	r3, #0
 800459a:	d112      	bne.n	80045c2 <HAL_PCD_EP_DB_Transmit+0x1e4>
 800459c:	69bb      	ldr	r3, [r7, #24]
 800459e:	881b      	ldrh	r3, [r3, #0]
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80045a6:	b29a      	uxth	r2, r3
 80045a8:	69bb      	ldr	r3, [r7, #24]
 80045aa:	801a      	strh	r2, [r3, #0]
 80045ac:	69bb      	ldr	r3, [r7, #24]
 80045ae:	881b      	ldrh	r3, [r3, #0]
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80045b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80045ba:	b29a      	uxth	r2, r3
 80045bc:	69bb      	ldr	r3, [r7, #24]
 80045be:	801a      	strh	r2, [r3, #0]
 80045c0:	e047      	b.n	8004652 <HAL_PCD_EP_DB_Transmit+0x274>
 80045c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80045c4:	2b3e      	cmp	r3, #62	; 0x3e
 80045c6:	d811      	bhi.n	80045ec <HAL_PCD_EP_DB_Transmit+0x20e>
 80045c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80045ca:	085b      	lsrs	r3, r3, #1
 80045cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80045d0:	f003 0301 	and.w	r3, r3, #1
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d002      	beq.n	80045de <HAL_PCD_EP_DB_Transmit+0x200>
 80045d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045da:	3301      	adds	r3, #1
 80045dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045e0:	b29b      	uxth	r3, r3
 80045e2:	029b      	lsls	r3, r3, #10
 80045e4:	b29a      	uxth	r2, r3
 80045e6:	69bb      	ldr	r3, [r7, #24]
 80045e8:	801a      	strh	r2, [r3, #0]
 80045ea:	e032      	b.n	8004652 <HAL_PCD_EP_DB_Transmit+0x274>
 80045ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80045ee:	095b      	lsrs	r3, r3, #5
 80045f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80045f4:	f003 031f 	and.w	r3, r3, #31
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d102      	bne.n	8004602 <HAL_PCD_EP_DB_Transmit+0x224>
 80045fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045fe:	3b01      	subs	r3, #1
 8004600:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004604:	b29b      	uxth	r3, r3
 8004606:	029b      	lsls	r3, r3, #10
 8004608:	b29b      	uxth	r3, r3
 800460a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800460e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004612:	b29a      	uxth	r2, r3
 8004614:	69bb      	ldr	r3, [r7, #24]
 8004616:	801a      	strh	r2, [r3, #0]
 8004618:	e01b      	b.n	8004652 <HAL_PCD_EP_DB_Transmit+0x274>
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	785b      	ldrb	r3, [r3, #1]
 800461e:	2b01      	cmp	r3, #1
 8004620:	d117      	bne.n	8004652 <HAL_PCD_EP_DB_Transmit+0x274>
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	627b      	str	r3, [r7, #36]	; 0x24
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004630:	b29b      	uxth	r3, r3
 8004632:	461a      	mov	r2, r3
 8004634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004636:	4413      	add	r3, r2
 8004638:	627b      	str	r3, [r7, #36]	; 0x24
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	781b      	ldrb	r3, [r3, #0]
 800463e:	011a      	lsls	r2, r3, #4
 8004640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004642:	4413      	add	r3, r2
 8004644:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004648:	623b      	str	r3, [r7, #32]
 800464a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800464c:	b29a      	uxth	r2, r3
 800464e:	6a3b      	ldr	r3, [r7, #32]
 8004650:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6818      	ldr	r0, [r3, #0]
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	6959      	ldr	r1, [r3, #20]
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	891a      	ldrh	r2, [r3, #8]
 800465e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004660:	b29b      	uxth	r3, r3
 8004662:	f003 ff0d 	bl	8008480 <USB_WritePMA>
 8004666:	e138      	b.n	80048da <HAL_PCD_EP_DB_Transmit+0x4fc>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004670:	b29b      	uxth	r3, r3
 8004672:	461a      	mov	r2, r3
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	781b      	ldrb	r3, [r3, #0]
 8004678:	00db      	lsls	r3, r3, #3
 800467a:	4413      	add	r3, r2
 800467c:	3306      	adds	r3, #6
 800467e:	005b      	lsls	r3, r3, #1
 8004680:	68fa      	ldr	r2, [r7, #12]
 8004682:	6812      	ldr	r2, [r2, #0]
 8004684:	4413      	add	r3, r2
 8004686:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800468a:	881b      	ldrh	r3, [r3, #0]
 800468c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004690:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    if (ep->xfer_len >= TxByteNbre)
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	699a      	ldr	r2, [r3, #24]
 8004698:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800469c:	429a      	cmp	r2, r3
 800469e:	d307      	bcc.n	80046b0 <HAL_PCD_EP_DB_Transmit+0x2d2>
    {
      ep->xfer_len -= TxByteNbre;
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	699a      	ldr	r2, [r3, #24]
 80046a4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80046a8:	1ad2      	subs	r2, r2, r3
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	619a      	str	r2, [r3, #24]
 80046ae:	e002      	b.n	80046b6 <HAL_PCD_EP_DB_Transmit+0x2d8>
    }
    else
    {
      ep->xfer_len = 0U;
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	2200      	movs	r2, #0
 80046b4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	699b      	ldr	r3, [r3, #24]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d12e      	bne.n	800471c <HAL_PCD_EP_DB_Transmit+0x33e>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	4619      	mov	r1, r3
 80046c4:	68f8      	ldr	r0, [r7, #12]
 80046c6:	f005 fd28 	bl	800a11a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80046ca:	88fb      	ldrh	r3, [r7, #6]
 80046cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	f040 8102 	bne.w	80048da <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	461a      	mov	r2, r3
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	4413      	add	r3, r2
 80046e4:	881b      	ldrh	r3, [r3, #0]
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046f0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	461a      	mov	r2, r3
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	781b      	ldrb	r3, [r3, #0]
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	441a      	add	r2, r3
 8004702:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004706:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800470a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800470e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004712:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004716:	b29b      	uxth	r3, r3
 8004718:	8013      	strh	r3, [r2, #0]
 800471a:	e0de      	b.n	80048da <HAL_PCD_EP_DB_Transmit+0x4fc>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800471c:	88fb      	ldrh	r3, [r7, #6]
 800471e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d11f      	bne.n	8004766 <HAL_PCD_EP_DB_Transmit+0x388>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	461a      	mov	r2, r3
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	781b      	ldrb	r3, [r3, #0]
 8004730:	009b      	lsls	r3, r3, #2
 8004732:	4413      	add	r3, r2
 8004734:	881b      	ldrh	r3, [r3, #0]
 8004736:	b29b      	uxth	r3, r3
 8004738:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800473c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004740:	867b      	strh	r3, [r7, #50]	; 0x32
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	461a      	mov	r2, r3
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	781b      	ldrb	r3, [r3, #0]
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	441a      	add	r2, r3
 8004750:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8004752:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004756:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800475a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800475e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004762:	b29b      	uxth	r3, r3
 8004764:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800476c:	2b01      	cmp	r3, #1
 800476e:	f040 80b4 	bne.w	80048da <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        ep->xfer_buff += TxByteNbre;
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	695a      	ldr	r2, [r3, #20]
 8004776:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800477a:	441a      	add	r2, r3
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	69da      	ldr	r2, [r3, #28]
 8004784:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004788:	441a      	add	r2, r3
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	6a1a      	ldr	r2, [r3, #32]
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	691b      	ldr	r3, [r3, #16]
 8004796:	429a      	cmp	r2, r3
 8004798:	d309      	bcc.n	80047ae <HAL_PCD_EP_DB_Transmit+0x3d0>
        {
          len = ep->maxpacket;
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	691b      	ldr	r3, [r3, #16]
 800479e:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db -= len;
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	6a1a      	ldr	r2, [r3, #32]
 80047a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047a6:	1ad2      	subs	r2, r2, r3
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	621a      	str	r2, [r3, #32]
 80047ac:	e015      	b.n	80047da <HAL_PCD_EP_DB_Transmit+0x3fc>
        }
        else if (ep->xfer_len_db == 0U)
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	6a1b      	ldr	r3, [r3, #32]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d107      	bne.n	80047c6 <HAL_PCD_EP_DB_Transmit+0x3e8>
        {
          len = TxByteNbre;
 80047b6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80047ba:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_fill_db = 0U;
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	2200      	movs	r2, #0
 80047c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80047c4:	e009      	b.n	80047da <HAL_PCD_EP_DB_Transmit+0x3fc>
        }
        else
        {
          len = ep->xfer_len_db;
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	6a1b      	ldr	r3, [r3, #32]
 80047ca:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db = 0U;
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	2200      	movs	r2, #0
 80047d0:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	2200      	movs	r2, #0
 80047d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	643b      	str	r3, [r7, #64]	; 0x40
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	785b      	ldrb	r3, [r3, #1]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d155      	bne.n	8004894 <HAL_PCD_EP_DB_Transmit+0x4b6>
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	63bb      	str	r3, [r7, #56]	; 0x38
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80047f6:	b29b      	uxth	r3, r3
 80047f8:	461a      	mov	r2, r3
 80047fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047fc:	4413      	add	r3, r2
 80047fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	781b      	ldrb	r3, [r3, #0]
 8004804:	011a      	lsls	r2, r3, #4
 8004806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004808:	4413      	add	r3, r2
 800480a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800480e:	637b      	str	r3, [r7, #52]	; 0x34
 8004810:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004812:	2b00      	cmp	r3, #0
 8004814:	d112      	bne.n	800483c <HAL_PCD_EP_DB_Transmit+0x45e>
 8004816:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004818:	881b      	ldrh	r3, [r3, #0]
 800481a:	b29b      	uxth	r3, r3
 800481c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004820:	b29a      	uxth	r2, r3
 8004822:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004824:	801a      	strh	r2, [r3, #0]
 8004826:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004828:	881b      	ldrh	r3, [r3, #0]
 800482a:	b29b      	uxth	r3, r3
 800482c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004830:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004834:	b29a      	uxth	r2, r3
 8004836:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004838:	801a      	strh	r2, [r3, #0]
 800483a:	e044      	b.n	80048c6 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800483c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800483e:	2b3e      	cmp	r3, #62	; 0x3e
 8004840:	d811      	bhi.n	8004866 <HAL_PCD_EP_DB_Transmit+0x488>
 8004842:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004844:	085b      	lsrs	r3, r3, #1
 8004846:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004848:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800484a:	f003 0301 	and.w	r3, r3, #1
 800484e:	2b00      	cmp	r3, #0
 8004850:	d002      	beq.n	8004858 <HAL_PCD_EP_DB_Transmit+0x47a>
 8004852:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004854:	3301      	adds	r3, #1
 8004856:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004858:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800485a:	b29b      	uxth	r3, r3
 800485c:	029b      	lsls	r3, r3, #10
 800485e:	b29a      	uxth	r2, r3
 8004860:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004862:	801a      	strh	r2, [r3, #0]
 8004864:	e02f      	b.n	80048c6 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004866:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004868:	095b      	lsrs	r3, r3, #5
 800486a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800486c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800486e:	f003 031f 	and.w	r3, r3, #31
 8004872:	2b00      	cmp	r3, #0
 8004874:	d102      	bne.n	800487c <HAL_PCD_EP_DB_Transmit+0x49e>
 8004876:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004878:	3b01      	subs	r3, #1
 800487a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800487c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800487e:	b29b      	uxth	r3, r3
 8004880:	029b      	lsls	r3, r3, #10
 8004882:	b29b      	uxth	r3, r3
 8004884:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004888:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800488c:	b29a      	uxth	r2, r3
 800488e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004890:	801a      	strh	r2, [r3, #0]
 8004892:	e018      	b.n	80048c6 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	785b      	ldrb	r3, [r3, #1]
 8004898:	2b01      	cmp	r3, #1
 800489a:	d114      	bne.n	80048c6 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	461a      	mov	r2, r3
 80048a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80048aa:	4413      	add	r3, r2
 80048ac:	643b      	str	r3, [r7, #64]	; 0x40
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	781b      	ldrb	r3, [r3, #0]
 80048b2:	011a      	lsls	r2, r3, #4
 80048b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80048b6:	4413      	add	r3, r2
 80048b8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80048bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80048be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048c0:	b29a      	uxth	r2, r3
 80048c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048c4:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6818      	ldr	r0, [r3, #0]
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	6959      	ldr	r1, [r3, #20]
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	895a      	ldrh	r2, [r3, #10]
 80048d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	f003 fdd3 	bl	8008480 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	461a      	mov	r2, r3
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	781b      	ldrb	r3, [r3, #0]
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	4413      	add	r3, r2
 80048e8:	881b      	ldrh	r3, [r3, #0]
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048f4:	82bb      	strh	r3, [r7, #20]
 80048f6:	8abb      	ldrh	r3, [r7, #20]
 80048f8:	f083 0310 	eor.w	r3, r3, #16
 80048fc:	82bb      	strh	r3, [r7, #20]
 80048fe:	8abb      	ldrh	r3, [r7, #20]
 8004900:	f083 0320 	eor.w	r3, r3, #32
 8004904:	82bb      	strh	r3, [r7, #20]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	461a      	mov	r2, r3
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	781b      	ldrb	r3, [r3, #0]
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	441a      	add	r2, r3
 8004914:	8abb      	ldrh	r3, [r7, #20]
 8004916:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800491a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800491e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004922:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004926:	b29b      	uxth	r3, r3
 8004928:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800492a:	2300      	movs	r3, #0
}
 800492c:	4618      	mov	r0, r3
 800492e:	3750      	adds	r7, #80	; 0x50
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}

08004934 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004934:	b480      	push	{r7}
 8004936:	b087      	sub	sp, #28
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	607b      	str	r3, [r7, #4]
 800493e:	460b      	mov	r3, r1
 8004940:	817b      	strh	r3, [r7, #10]
 8004942:	4613      	mov	r3, r2
 8004944:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004946:	897b      	ldrh	r3, [r7, #10]
 8004948:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800494c:	b29b      	uxth	r3, r3
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00b      	beq.n	800496a <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004952:	897b      	ldrh	r3, [r7, #10]
 8004954:	f003 0307 	and.w	r3, r3, #7
 8004958:	1c5a      	adds	r2, r3, #1
 800495a:	4613      	mov	r3, r2
 800495c:	009b      	lsls	r3, r3, #2
 800495e:	4413      	add	r3, r2
 8004960:	00db      	lsls	r3, r3, #3
 8004962:	68fa      	ldr	r2, [r7, #12]
 8004964:	4413      	add	r3, r2
 8004966:	617b      	str	r3, [r7, #20]
 8004968:	e009      	b.n	800497e <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800496a:	897a      	ldrh	r2, [r7, #10]
 800496c:	4613      	mov	r3, r2
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	4413      	add	r3, r2
 8004972:	00db      	lsls	r3, r3, #3
 8004974:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004978:	68fa      	ldr	r2, [r7, #12]
 800497a:	4413      	add	r3, r2
 800497c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800497e:	893b      	ldrh	r3, [r7, #8]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d107      	bne.n	8004994 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	2200      	movs	r2, #0
 8004988:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	b29a      	uxth	r2, r3
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	80da      	strh	r2, [r3, #6]
 8004992:	e00b      	b.n	80049ac <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	2201      	movs	r2, #1
 8004998:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	b29a      	uxth	r2, r3
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	0c1b      	lsrs	r3, r3, #16
 80049a6:	b29a      	uxth	r2, r3
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80049ac:	2300      	movs	r3, #0
}
 80049ae:	4618      	mov	r0, r3
 80049b0:	371c      	adds	r7, #28
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bc80      	pop	{r7}
 80049b6:	4770      	bx	lr

080049b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b086      	sub	sp, #24
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d101      	bne.n	80049ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e26c      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 0301 	and.w	r3, r3, #1
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	f000 8087 	beq.w	8004ae6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80049d8:	4b92      	ldr	r3, [pc, #584]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	f003 030c 	and.w	r3, r3, #12
 80049e0:	2b04      	cmp	r3, #4
 80049e2:	d00c      	beq.n	80049fe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80049e4:	4b8f      	ldr	r3, [pc, #572]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	f003 030c 	and.w	r3, r3, #12
 80049ec:	2b08      	cmp	r3, #8
 80049ee:	d112      	bne.n	8004a16 <HAL_RCC_OscConfig+0x5e>
 80049f0:	4b8c      	ldr	r3, [pc, #560]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049fc:	d10b      	bne.n	8004a16 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049fe:	4b89      	ldr	r3, [pc, #548]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d06c      	beq.n	8004ae4 <HAL_RCC_OscConfig+0x12c>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d168      	bne.n	8004ae4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e246      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a1e:	d106      	bne.n	8004a2e <HAL_RCC_OscConfig+0x76>
 8004a20:	4b80      	ldr	r3, [pc, #512]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a7f      	ldr	r2, [pc, #508]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004a26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a2a:	6013      	str	r3, [r2, #0]
 8004a2c:	e02e      	b.n	8004a8c <HAL_RCC_OscConfig+0xd4>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d10c      	bne.n	8004a50 <HAL_RCC_OscConfig+0x98>
 8004a36:	4b7b      	ldr	r3, [pc, #492]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a7a      	ldr	r2, [pc, #488]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004a3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a40:	6013      	str	r3, [r2, #0]
 8004a42:	4b78      	ldr	r3, [pc, #480]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a77      	ldr	r2, [pc, #476]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004a48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a4c:	6013      	str	r3, [r2, #0]
 8004a4e:	e01d      	b.n	8004a8c <HAL_RCC_OscConfig+0xd4>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a58:	d10c      	bne.n	8004a74 <HAL_RCC_OscConfig+0xbc>
 8004a5a:	4b72      	ldr	r3, [pc, #456]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a71      	ldr	r2, [pc, #452]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004a60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a64:	6013      	str	r3, [r2, #0]
 8004a66:	4b6f      	ldr	r3, [pc, #444]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a6e      	ldr	r2, [pc, #440]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004a6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a70:	6013      	str	r3, [r2, #0]
 8004a72:	e00b      	b.n	8004a8c <HAL_RCC_OscConfig+0xd4>
 8004a74:	4b6b      	ldr	r3, [pc, #428]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a6a      	ldr	r2, [pc, #424]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004a7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a7e:	6013      	str	r3, [r2, #0]
 8004a80:	4b68      	ldr	r3, [pc, #416]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a67      	ldr	r2, [pc, #412]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004a86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a8a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d013      	beq.n	8004abc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a94:	f7fd fa56 	bl	8001f44 <HAL_GetTick>
 8004a98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a9a:	e008      	b.n	8004aae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a9c:	f7fd fa52 	bl	8001f44 <HAL_GetTick>
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	1ad3      	subs	r3, r2, r3
 8004aa6:	2b64      	cmp	r3, #100	; 0x64
 8004aa8:	d901      	bls.n	8004aae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004aaa:	2303      	movs	r3, #3
 8004aac:	e1fa      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aae:	4b5d      	ldr	r3, [pc, #372]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d0f0      	beq.n	8004a9c <HAL_RCC_OscConfig+0xe4>
 8004aba:	e014      	b.n	8004ae6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004abc:	f7fd fa42 	bl	8001f44 <HAL_GetTick>
 8004ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ac2:	e008      	b.n	8004ad6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ac4:	f7fd fa3e 	bl	8001f44 <HAL_GetTick>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	2b64      	cmp	r3, #100	; 0x64
 8004ad0:	d901      	bls.n	8004ad6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e1e6      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ad6:	4b53      	ldr	r3, [pc, #332]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d1f0      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x10c>
 8004ae2:	e000      	b.n	8004ae6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ae4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0302 	and.w	r3, r3, #2
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d063      	beq.n	8004bba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004af2:	4b4c      	ldr	r3, [pc, #304]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	f003 030c 	and.w	r3, r3, #12
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d00b      	beq.n	8004b16 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004afe:	4b49      	ldr	r3, [pc, #292]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	f003 030c 	and.w	r3, r3, #12
 8004b06:	2b08      	cmp	r3, #8
 8004b08:	d11c      	bne.n	8004b44 <HAL_RCC_OscConfig+0x18c>
 8004b0a:	4b46      	ldr	r3, [pc, #280]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d116      	bne.n	8004b44 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b16:	4b43      	ldr	r3, [pc, #268]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0302 	and.w	r3, r3, #2
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d005      	beq.n	8004b2e <HAL_RCC_OscConfig+0x176>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	691b      	ldr	r3, [r3, #16]
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d001      	beq.n	8004b2e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e1ba      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b2e:	4b3d      	ldr	r3, [pc, #244]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	695b      	ldr	r3, [r3, #20]
 8004b3a:	00db      	lsls	r3, r3, #3
 8004b3c:	4939      	ldr	r1, [pc, #228]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b42:	e03a      	b.n	8004bba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	691b      	ldr	r3, [r3, #16]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d020      	beq.n	8004b8e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b4c:	4b36      	ldr	r3, [pc, #216]	; (8004c28 <HAL_RCC_OscConfig+0x270>)
 8004b4e:	2201      	movs	r2, #1
 8004b50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b52:	f7fd f9f7 	bl	8001f44 <HAL_GetTick>
 8004b56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b58:	e008      	b.n	8004b6c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b5a:	f7fd f9f3 	bl	8001f44 <HAL_GetTick>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	1ad3      	subs	r3, r2, r3
 8004b64:	2b02      	cmp	r3, #2
 8004b66:	d901      	bls.n	8004b6c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004b68:	2303      	movs	r3, #3
 8004b6a:	e19b      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b6c:	4b2d      	ldr	r3, [pc, #180]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 0302 	and.w	r3, r3, #2
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d0f0      	beq.n	8004b5a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b78:	4b2a      	ldr	r3, [pc, #168]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	695b      	ldr	r3, [r3, #20]
 8004b84:	00db      	lsls	r3, r3, #3
 8004b86:	4927      	ldr	r1, [pc, #156]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	600b      	str	r3, [r1, #0]
 8004b8c:	e015      	b.n	8004bba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b8e:	4b26      	ldr	r3, [pc, #152]	; (8004c28 <HAL_RCC_OscConfig+0x270>)
 8004b90:	2200      	movs	r2, #0
 8004b92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b94:	f7fd f9d6 	bl	8001f44 <HAL_GetTick>
 8004b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b9a:	e008      	b.n	8004bae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b9c:	f7fd f9d2 	bl	8001f44 <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	d901      	bls.n	8004bae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004baa:	2303      	movs	r3, #3
 8004bac:	e17a      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bae:	4b1d      	ldr	r3, [pc, #116]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0302 	and.w	r3, r3, #2
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1f0      	bne.n	8004b9c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 0308 	and.w	r3, r3, #8
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d03a      	beq.n	8004c3c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	699b      	ldr	r3, [r3, #24]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d019      	beq.n	8004c02 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bce:	4b17      	ldr	r3, [pc, #92]	; (8004c2c <HAL_RCC_OscConfig+0x274>)
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bd4:	f7fd f9b6 	bl	8001f44 <HAL_GetTick>
 8004bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bda:	e008      	b.n	8004bee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bdc:	f7fd f9b2 	bl	8001f44 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d901      	bls.n	8004bee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e15a      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bee:	4b0d      	ldr	r3, [pc, #52]	; (8004c24 <HAL_RCC_OscConfig+0x26c>)
 8004bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf2:	f003 0302 	and.w	r3, r3, #2
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d0f0      	beq.n	8004bdc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004bfa:	2001      	movs	r0, #1
 8004bfc:	f000 fac4 	bl	8005188 <RCC_Delay>
 8004c00:	e01c      	b.n	8004c3c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c02:	4b0a      	ldr	r3, [pc, #40]	; (8004c2c <HAL_RCC_OscConfig+0x274>)
 8004c04:	2200      	movs	r2, #0
 8004c06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c08:	f7fd f99c 	bl	8001f44 <HAL_GetTick>
 8004c0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c0e:	e00f      	b.n	8004c30 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c10:	f7fd f998 	bl	8001f44 <HAL_GetTick>
 8004c14:	4602      	mov	r2, r0
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	2b02      	cmp	r3, #2
 8004c1c:	d908      	bls.n	8004c30 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e140      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4ec>
 8004c22:	bf00      	nop
 8004c24:	40021000 	.word	0x40021000
 8004c28:	42420000 	.word	0x42420000
 8004c2c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c30:	4b9e      	ldr	r3, [pc, #632]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c34:	f003 0302 	and.w	r3, r3, #2
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d1e9      	bne.n	8004c10 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f003 0304 	and.w	r3, r3, #4
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	f000 80a6 	beq.w	8004d96 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c4e:	4b97      	ldr	r3, [pc, #604]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004c50:	69db      	ldr	r3, [r3, #28]
 8004c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d10d      	bne.n	8004c76 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c5a:	4b94      	ldr	r3, [pc, #592]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004c5c:	69db      	ldr	r3, [r3, #28]
 8004c5e:	4a93      	ldr	r2, [pc, #588]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004c60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c64:	61d3      	str	r3, [r2, #28]
 8004c66:	4b91      	ldr	r3, [pc, #580]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004c68:	69db      	ldr	r3, [r3, #28]
 8004c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c6e:	60bb      	str	r3, [r7, #8]
 8004c70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c72:	2301      	movs	r3, #1
 8004c74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c76:	4b8e      	ldr	r3, [pc, #568]	; (8004eb0 <HAL_RCC_OscConfig+0x4f8>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d118      	bne.n	8004cb4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c82:	4b8b      	ldr	r3, [pc, #556]	; (8004eb0 <HAL_RCC_OscConfig+0x4f8>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a8a      	ldr	r2, [pc, #552]	; (8004eb0 <HAL_RCC_OscConfig+0x4f8>)
 8004c88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c8e:	f7fd f959 	bl	8001f44 <HAL_GetTick>
 8004c92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c94:	e008      	b.n	8004ca8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c96:	f7fd f955 	bl	8001f44 <HAL_GetTick>
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	1ad3      	subs	r3, r2, r3
 8004ca0:	2b64      	cmp	r3, #100	; 0x64
 8004ca2:	d901      	bls.n	8004ca8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004ca4:	2303      	movs	r3, #3
 8004ca6:	e0fd      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ca8:	4b81      	ldr	r3, [pc, #516]	; (8004eb0 <HAL_RCC_OscConfig+0x4f8>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d0f0      	beq.n	8004c96 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d106      	bne.n	8004cca <HAL_RCC_OscConfig+0x312>
 8004cbc:	4b7b      	ldr	r3, [pc, #492]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004cbe:	6a1b      	ldr	r3, [r3, #32]
 8004cc0:	4a7a      	ldr	r2, [pc, #488]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004cc2:	f043 0301 	orr.w	r3, r3, #1
 8004cc6:	6213      	str	r3, [r2, #32]
 8004cc8:	e02d      	b.n	8004d26 <HAL_RCC_OscConfig+0x36e>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d10c      	bne.n	8004cec <HAL_RCC_OscConfig+0x334>
 8004cd2:	4b76      	ldr	r3, [pc, #472]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004cd4:	6a1b      	ldr	r3, [r3, #32]
 8004cd6:	4a75      	ldr	r2, [pc, #468]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004cd8:	f023 0301 	bic.w	r3, r3, #1
 8004cdc:	6213      	str	r3, [r2, #32]
 8004cde:	4b73      	ldr	r3, [pc, #460]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004ce0:	6a1b      	ldr	r3, [r3, #32]
 8004ce2:	4a72      	ldr	r2, [pc, #456]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004ce4:	f023 0304 	bic.w	r3, r3, #4
 8004ce8:	6213      	str	r3, [r2, #32]
 8004cea:	e01c      	b.n	8004d26 <HAL_RCC_OscConfig+0x36e>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	68db      	ldr	r3, [r3, #12]
 8004cf0:	2b05      	cmp	r3, #5
 8004cf2:	d10c      	bne.n	8004d0e <HAL_RCC_OscConfig+0x356>
 8004cf4:	4b6d      	ldr	r3, [pc, #436]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004cf6:	6a1b      	ldr	r3, [r3, #32]
 8004cf8:	4a6c      	ldr	r2, [pc, #432]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004cfa:	f043 0304 	orr.w	r3, r3, #4
 8004cfe:	6213      	str	r3, [r2, #32]
 8004d00:	4b6a      	ldr	r3, [pc, #424]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004d02:	6a1b      	ldr	r3, [r3, #32]
 8004d04:	4a69      	ldr	r2, [pc, #420]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004d06:	f043 0301 	orr.w	r3, r3, #1
 8004d0a:	6213      	str	r3, [r2, #32]
 8004d0c:	e00b      	b.n	8004d26 <HAL_RCC_OscConfig+0x36e>
 8004d0e:	4b67      	ldr	r3, [pc, #412]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004d10:	6a1b      	ldr	r3, [r3, #32]
 8004d12:	4a66      	ldr	r2, [pc, #408]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004d14:	f023 0301 	bic.w	r3, r3, #1
 8004d18:	6213      	str	r3, [r2, #32]
 8004d1a:	4b64      	ldr	r3, [pc, #400]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004d1c:	6a1b      	ldr	r3, [r3, #32]
 8004d1e:	4a63      	ldr	r2, [pc, #396]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004d20:	f023 0304 	bic.w	r3, r3, #4
 8004d24:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d015      	beq.n	8004d5a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d2e:	f7fd f909 	bl	8001f44 <HAL_GetTick>
 8004d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d34:	e00a      	b.n	8004d4c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d36:	f7fd f905 	bl	8001f44 <HAL_GetTick>
 8004d3a:	4602      	mov	r2, r0
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	1ad3      	subs	r3, r2, r3
 8004d40:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d901      	bls.n	8004d4c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004d48:	2303      	movs	r3, #3
 8004d4a:	e0ab      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d4c:	4b57      	ldr	r3, [pc, #348]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004d4e:	6a1b      	ldr	r3, [r3, #32]
 8004d50:	f003 0302 	and.w	r3, r3, #2
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d0ee      	beq.n	8004d36 <HAL_RCC_OscConfig+0x37e>
 8004d58:	e014      	b.n	8004d84 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d5a:	f7fd f8f3 	bl	8001f44 <HAL_GetTick>
 8004d5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d60:	e00a      	b.n	8004d78 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d62:	f7fd f8ef 	bl	8001f44 <HAL_GetTick>
 8004d66:	4602      	mov	r2, r0
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	1ad3      	subs	r3, r2, r3
 8004d6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d901      	bls.n	8004d78 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004d74:	2303      	movs	r3, #3
 8004d76:	e095      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d78:	4b4c      	ldr	r3, [pc, #304]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004d7a:	6a1b      	ldr	r3, [r3, #32]
 8004d7c:	f003 0302 	and.w	r3, r3, #2
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d1ee      	bne.n	8004d62 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004d84:	7dfb      	ldrb	r3, [r7, #23]
 8004d86:	2b01      	cmp	r3, #1
 8004d88:	d105      	bne.n	8004d96 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d8a:	4b48      	ldr	r3, [pc, #288]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004d8c:	69db      	ldr	r3, [r3, #28]
 8004d8e:	4a47      	ldr	r2, [pc, #284]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004d90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d94:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	69db      	ldr	r3, [r3, #28]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	f000 8081 	beq.w	8004ea2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004da0:	4b42      	ldr	r3, [pc, #264]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	f003 030c 	and.w	r3, r3, #12
 8004da8:	2b08      	cmp	r3, #8
 8004daa:	d061      	beq.n	8004e70 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	69db      	ldr	r3, [r3, #28]
 8004db0:	2b02      	cmp	r3, #2
 8004db2:	d146      	bne.n	8004e42 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004db4:	4b3f      	ldr	r3, [pc, #252]	; (8004eb4 <HAL_RCC_OscConfig+0x4fc>)
 8004db6:	2200      	movs	r2, #0
 8004db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dba:	f7fd f8c3 	bl	8001f44 <HAL_GetTick>
 8004dbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004dc0:	e008      	b.n	8004dd4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dc2:	f7fd f8bf 	bl	8001f44 <HAL_GetTick>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	1ad3      	subs	r3, r2, r3
 8004dcc:	2b02      	cmp	r3, #2
 8004dce:	d901      	bls.n	8004dd4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004dd0:	2303      	movs	r3, #3
 8004dd2:	e067      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004dd4:	4b35      	ldr	r3, [pc, #212]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d1f0      	bne.n	8004dc2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6a1b      	ldr	r3, [r3, #32]
 8004de4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004de8:	d108      	bne.n	8004dfc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004dea:	4b30      	ldr	r3, [pc, #192]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	492d      	ldr	r1, [pc, #180]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004dfc:	4b2b      	ldr	r3, [pc, #172]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a19      	ldr	r1, [r3, #32]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e0c:	430b      	orrs	r3, r1
 8004e0e:	4927      	ldr	r1, [pc, #156]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004e10:	4313      	orrs	r3, r2
 8004e12:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e14:	4b27      	ldr	r3, [pc, #156]	; (8004eb4 <HAL_RCC_OscConfig+0x4fc>)
 8004e16:	2201      	movs	r2, #1
 8004e18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e1a:	f7fd f893 	bl	8001f44 <HAL_GetTick>
 8004e1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e20:	e008      	b.n	8004e34 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e22:	f7fd f88f 	bl	8001f44 <HAL_GetTick>
 8004e26:	4602      	mov	r2, r0
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	1ad3      	subs	r3, r2, r3
 8004e2c:	2b02      	cmp	r3, #2
 8004e2e:	d901      	bls.n	8004e34 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004e30:	2303      	movs	r3, #3
 8004e32:	e037      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e34:	4b1d      	ldr	r3, [pc, #116]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d0f0      	beq.n	8004e22 <HAL_RCC_OscConfig+0x46a>
 8004e40:	e02f      	b.n	8004ea2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e42:	4b1c      	ldr	r3, [pc, #112]	; (8004eb4 <HAL_RCC_OscConfig+0x4fc>)
 8004e44:	2200      	movs	r2, #0
 8004e46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e48:	f7fd f87c 	bl	8001f44 <HAL_GetTick>
 8004e4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e4e:	e008      	b.n	8004e62 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e50:	f7fd f878 	bl	8001f44 <HAL_GetTick>
 8004e54:	4602      	mov	r2, r0
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	1ad3      	subs	r3, r2, r3
 8004e5a:	2b02      	cmp	r3, #2
 8004e5c:	d901      	bls.n	8004e62 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	e020      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e62:	4b12      	ldr	r3, [pc, #72]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d1f0      	bne.n	8004e50 <HAL_RCC_OscConfig+0x498>
 8004e6e:	e018      	b.n	8004ea2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	69db      	ldr	r3, [r3, #28]
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d101      	bne.n	8004e7c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e013      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004e7c:	4b0b      	ldr	r3, [pc, #44]	; (8004eac <HAL_RCC_OscConfig+0x4f4>)
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6a1b      	ldr	r3, [r3, #32]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d106      	bne.n	8004e9e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d001      	beq.n	8004ea2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e000      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004ea2:	2300      	movs	r3, #0
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3718      	adds	r7, #24
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}
 8004eac:	40021000 	.word	0x40021000
 8004eb0:	40007000 	.word	0x40007000
 8004eb4:	42420060 	.word	0x42420060

08004eb8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d101      	bne.n	8004ecc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e0d0      	b.n	800506e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ecc:	4b6a      	ldr	r3, [pc, #424]	; (8005078 <HAL_RCC_ClockConfig+0x1c0>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f003 0307 	and.w	r3, r3, #7
 8004ed4:	683a      	ldr	r2, [r7, #0]
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d910      	bls.n	8004efc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eda:	4b67      	ldr	r3, [pc, #412]	; (8005078 <HAL_RCC_ClockConfig+0x1c0>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f023 0207 	bic.w	r2, r3, #7
 8004ee2:	4965      	ldr	r1, [pc, #404]	; (8005078 <HAL_RCC_ClockConfig+0x1c0>)
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eea:	4b63      	ldr	r3, [pc, #396]	; (8005078 <HAL_RCC_ClockConfig+0x1c0>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 0307 	and.w	r3, r3, #7
 8004ef2:	683a      	ldr	r2, [r7, #0]
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d001      	beq.n	8004efc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e0b8      	b.n	800506e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f003 0302 	and.w	r3, r3, #2
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d020      	beq.n	8004f4a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0304 	and.w	r3, r3, #4
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d005      	beq.n	8004f20 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f14:	4b59      	ldr	r3, [pc, #356]	; (800507c <HAL_RCC_ClockConfig+0x1c4>)
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	4a58      	ldr	r2, [pc, #352]	; (800507c <HAL_RCC_ClockConfig+0x1c4>)
 8004f1a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004f1e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f003 0308 	and.w	r3, r3, #8
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d005      	beq.n	8004f38 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f2c:	4b53      	ldr	r3, [pc, #332]	; (800507c <HAL_RCC_ClockConfig+0x1c4>)
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	4a52      	ldr	r2, [pc, #328]	; (800507c <HAL_RCC_ClockConfig+0x1c4>)
 8004f32:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004f36:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f38:	4b50      	ldr	r3, [pc, #320]	; (800507c <HAL_RCC_ClockConfig+0x1c4>)
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	494d      	ldr	r1, [pc, #308]	; (800507c <HAL_RCC_ClockConfig+0x1c4>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 0301 	and.w	r3, r3, #1
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d040      	beq.n	8004fd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d107      	bne.n	8004f6e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f5e:	4b47      	ldr	r3, [pc, #284]	; (800507c <HAL_RCC_ClockConfig+0x1c4>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d115      	bne.n	8004f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e07f      	b.n	800506e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	2b02      	cmp	r3, #2
 8004f74:	d107      	bne.n	8004f86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f76:	4b41      	ldr	r3, [pc, #260]	; (800507c <HAL_RCC_ClockConfig+0x1c4>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d109      	bne.n	8004f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e073      	b.n	800506e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f86:	4b3d      	ldr	r3, [pc, #244]	; (800507c <HAL_RCC_ClockConfig+0x1c4>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 0302 	and.w	r3, r3, #2
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d101      	bne.n	8004f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e06b      	b.n	800506e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f96:	4b39      	ldr	r3, [pc, #228]	; (800507c <HAL_RCC_ClockConfig+0x1c4>)
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	f023 0203 	bic.w	r2, r3, #3
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	4936      	ldr	r1, [pc, #216]	; (800507c <HAL_RCC_ClockConfig+0x1c4>)
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fa8:	f7fc ffcc 	bl	8001f44 <HAL_GetTick>
 8004fac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fae:	e00a      	b.n	8004fc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fb0:	f7fc ffc8 	bl	8001f44 <HAL_GetTick>
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	1ad3      	subs	r3, r2, r3
 8004fba:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d901      	bls.n	8004fc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	e053      	b.n	800506e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fc6:	4b2d      	ldr	r3, [pc, #180]	; (800507c <HAL_RCC_ClockConfig+0x1c4>)
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	f003 020c 	and.w	r2, r3, #12
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d1eb      	bne.n	8004fb0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004fd8:	4b27      	ldr	r3, [pc, #156]	; (8005078 <HAL_RCC_ClockConfig+0x1c0>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f003 0307 	and.w	r3, r3, #7
 8004fe0:	683a      	ldr	r2, [r7, #0]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d210      	bcs.n	8005008 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fe6:	4b24      	ldr	r3, [pc, #144]	; (8005078 <HAL_RCC_ClockConfig+0x1c0>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f023 0207 	bic.w	r2, r3, #7
 8004fee:	4922      	ldr	r1, [pc, #136]	; (8005078 <HAL_RCC_ClockConfig+0x1c0>)
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ff6:	4b20      	ldr	r3, [pc, #128]	; (8005078 <HAL_RCC_ClockConfig+0x1c0>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f003 0307 	and.w	r3, r3, #7
 8004ffe:	683a      	ldr	r2, [r7, #0]
 8005000:	429a      	cmp	r2, r3
 8005002:	d001      	beq.n	8005008 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	e032      	b.n	800506e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 0304 	and.w	r3, r3, #4
 8005010:	2b00      	cmp	r3, #0
 8005012:	d008      	beq.n	8005026 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005014:	4b19      	ldr	r3, [pc, #100]	; (800507c <HAL_RCC_ClockConfig+0x1c4>)
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	4916      	ldr	r1, [pc, #88]	; (800507c <HAL_RCC_ClockConfig+0x1c4>)
 8005022:	4313      	orrs	r3, r2
 8005024:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f003 0308 	and.w	r3, r3, #8
 800502e:	2b00      	cmp	r3, #0
 8005030:	d009      	beq.n	8005046 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005032:	4b12      	ldr	r3, [pc, #72]	; (800507c <HAL_RCC_ClockConfig+0x1c4>)
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	691b      	ldr	r3, [r3, #16]
 800503e:	00db      	lsls	r3, r3, #3
 8005040:	490e      	ldr	r1, [pc, #56]	; (800507c <HAL_RCC_ClockConfig+0x1c4>)
 8005042:	4313      	orrs	r3, r2
 8005044:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005046:	f000 f821 	bl	800508c <HAL_RCC_GetSysClockFreq>
 800504a:	4602      	mov	r2, r0
 800504c:	4b0b      	ldr	r3, [pc, #44]	; (800507c <HAL_RCC_ClockConfig+0x1c4>)
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	091b      	lsrs	r3, r3, #4
 8005052:	f003 030f 	and.w	r3, r3, #15
 8005056:	490a      	ldr	r1, [pc, #40]	; (8005080 <HAL_RCC_ClockConfig+0x1c8>)
 8005058:	5ccb      	ldrb	r3, [r1, r3]
 800505a:	fa22 f303 	lsr.w	r3, r2, r3
 800505e:	4a09      	ldr	r2, [pc, #36]	; (8005084 <HAL_RCC_ClockConfig+0x1cc>)
 8005060:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005062:	4b09      	ldr	r3, [pc, #36]	; (8005088 <HAL_RCC_ClockConfig+0x1d0>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4618      	mov	r0, r3
 8005068:	f7fc ff2a 	bl	8001ec0 <HAL_InitTick>

  return HAL_OK;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3710      	adds	r7, #16
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop
 8005078:	40022000 	.word	0x40022000
 800507c:	40021000 	.word	0x40021000
 8005080:	0800b9a0 	.word	0x0800b9a0
 8005084:	20000014 	.word	0x20000014
 8005088:	20000018 	.word	0x20000018

0800508c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800508c:	b490      	push	{r4, r7}
 800508e:	b08a      	sub	sp, #40	; 0x28
 8005090:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005092:	4b2a      	ldr	r3, [pc, #168]	; (800513c <HAL_RCC_GetSysClockFreq+0xb0>)
 8005094:	1d3c      	adds	r4, r7, #4
 8005096:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005098:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800509c:	f240 2301 	movw	r3, #513	; 0x201
 80050a0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80050a2:	2300      	movs	r3, #0
 80050a4:	61fb      	str	r3, [r7, #28]
 80050a6:	2300      	movs	r3, #0
 80050a8:	61bb      	str	r3, [r7, #24]
 80050aa:	2300      	movs	r3, #0
 80050ac:	627b      	str	r3, [r7, #36]	; 0x24
 80050ae:	2300      	movs	r3, #0
 80050b0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80050b2:	2300      	movs	r3, #0
 80050b4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80050b6:	4b22      	ldr	r3, [pc, #136]	; (8005140 <HAL_RCC_GetSysClockFreq+0xb4>)
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80050bc:	69fb      	ldr	r3, [r7, #28]
 80050be:	f003 030c 	and.w	r3, r3, #12
 80050c2:	2b04      	cmp	r3, #4
 80050c4:	d002      	beq.n	80050cc <HAL_RCC_GetSysClockFreq+0x40>
 80050c6:	2b08      	cmp	r3, #8
 80050c8:	d003      	beq.n	80050d2 <HAL_RCC_GetSysClockFreq+0x46>
 80050ca:	e02d      	b.n	8005128 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80050cc:	4b1d      	ldr	r3, [pc, #116]	; (8005144 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050ce:	623b      	str	r3, [r7, #32]
      break;
 80050d0:	e02d      	b.n	800512e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80050d2:	69fb      	ldr	r3, [r7, #28]
 80050d4:	0c9b      	lsrs	r3, r3, #18
 80050d6:	f003 030f 	and.w	r3, r3, #15
 80050da:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80050de:	4413      	add	r3, r2
 80050e0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80050e4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d013      	beq.n	8005118 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80050f0:	4b13      	ldr	r3, [pc, #76]	; (8005140 <HAL_RCC_GetSysClockFreq+0xb4>)
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	0c5b      	lsrs	r3, r3, #17
 80050f6:	f003 0301 	and.w	r3, r3, #1
 80050fa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80050fe:	4413      	add	r3, r2
 8005100:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005104:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	4a0e      	ldr	r2, [pc, #56]	; (8005144 <HAL_RCC_GetSysClockFreq+0xb8>)
 800510a:	fb02 f203 	mul.w	r2, r2, r3
 800510e:	69bb      	ldr	r3, [r7, #24]
 8005110:	fbb2 f3f3 	udiv	r3, r2, r3
 8005114:	627b      	str	r3, [r7, #36]	; 0x24
 8005116:	e004      	b.n	8005122 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	4a0b      	ldr	r2, [pc, #44]	; (8005148 <HAL_RCC_GetSysClockFreq+0xbc>)
 800511c:	fb02 f303 	mul.w	r3, r2, r3
 8005120:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005124:	623b      	str	r3, [r7, #32]
      break;
 8005126:	e002      	b.n	800512e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005128:	4b06      	ldr	r3, [pc, #24]	; (8005144 <HAL_RCC_GetSysClockFreq+0xb8>)
 800512a:	623b      	str	r3, [r7, #32]
      break;
 800512c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800512e:	6a3b      	ldr	r3, [r7, #32]
}
 8005130:	4618      	mov	r0, r3
 8005132:	3728      	adds	r7, #40	; 0x28
 8005134:	46bd      	mov	sp, r7
 8005136:	bc90      	pop	{r4, r7}
 8005138:	4770      	bx	lr
 800513a:	bf00      	nop
 800513c:	0800b938 	.word	0x0800b938
 8005140:	40021000 	.word	0x40021000
 8005144:	007a1200 	.word	0x007a1200
 8005148:	003d0900 	.word	0x003d0900

0800514c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800514c:	b480      	push	{r7}
 800514e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005150:	4b02      	ldr	r3, [pc, #8]	; (800515c <HAL_RCC_GetHCLKFreq+0x10>)
 8005152:	681b      	ldr	r3, [r3, #0]
}
 8005154:	4618      	mov	r0, r3
 8005156:	46bd      	mov	sp, r7
 8005158:	bc80      	pop	{r7}
 800515a:	4770      	bx	lr
 800515c:	20000014 	.word	0x20000014

08005160 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005164:	f7ff fff2 	bl	800514c <HAL_RCC_GetHCLKFreq>
 8005168:	4602      	mov	r2, r0
 800516a:	4b05      	ldr	r3, [pc, #20]	; (8005180 <HAL_RCC_GetPCLK2Freq+0x20>)
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	0adb      	lsrs	r3, r3, #11
 8005170:	f003 0307 	and.w	r3, r3, #7
 8005174:	4903      	ldr	r1, [pc, #12]	; (8005184 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005176:	5ccb      	ldrb	r3, [r1, r3]
 8005178:	fa22 f303 	lsr.w	r3, r2, r3
}
 800517c:	4618      	mov	r0, r3
 800517e:	bd80      	pop	{r7, pc}
 8005180:	40021000 	.word	0x40021000
 8005184:	0800b9b0 	.word	0x0800b9b0

08005188 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005188:	b480      	push	{r7}
 800518a:	b085      	sub	sp, #20
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005190:	4b0a      	ldr	r3, [pc, #40]	; (80051bc <RCC_Delay+0x34>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a0a      	ldr	r2, [pc, #40]	; (80051c0 <RCC_Delay+0x38>)
 8005196:	fba2 2303 	umull	r2, r3, r2, r3
 800519a:	0a5b      	lsrs	r3, r3, #9
 800519c:	687a      	ldr	r2, [r7, #4]
 800519e:	fb02 f303 	mul.w	r3, r2, r3
 80051a2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80051a4:	bf00      	nop
  }
  while (Delay --);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	1e5a      	subs	r2, r3, #1
 80051aa:	60fa      	str	r2, [r7, #12]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d1f9      	bne.n	80051a4 <RCC_Delay+0x1c>
}
 80051b0:	bf00      	nop
 80051b2:	bf00      	nop
 80051b4:	3714      	adds	r7, #20
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bc80      	pop	{r7}
 80051ba:	4770      	bx	lr
 80051bc:	20000014 	.word	0x20000014
 80051c0:	10624dd3 	.word	0x10624dd3

080051c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b086      	sub	sp, #24
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80051cc:	2300      	movs	r3, #0
 80051ce:	613b      	str	r3, [r7, #16]
 80051d0:	2300      	movs	r3, #0
 80051d2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0301 	and.w	r3, r3, #1
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d07d      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80051e0:	2300      	movs	r3, #0
 80051e2:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051e4:	4b4f      	ldr	r3, [pc, #316]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051e6:	69db      	ldr	r3, [r3, #28]
 80051e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d10d      	bne.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051f0:	4b4c      	ldr	r3, [pc, #304]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051f2:	69db      	ldr	r3, [r3, #28]
 80051f4:	4a4b      	ldr	r2, [pc, #300]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051fa:	61d3      	str	r3, [r2, #28]
 80051fc:	4b49      	ldr	r3, [pc, #292]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051fe:	69db      	ldr	r3, [r3, #28]
 8005200:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005204:	60bb      	str	r3, [r7, #8]
 8005206:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005208:	2301      	movs	r3, #1
 800520a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800520c:	4b46      	ldr	r3, [pc, #280]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005214:	2b00      	cmp	r3, #0
 8005216:	d118      	bne.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005218:	4b43      	ldr	r3, [pc, #268]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a42      	ldr	r2, [pc, #264]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800521e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005222:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005224:	f7fc fe8e 	bl	8001f44 <HAL_GetTick>
 8005228:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800522a:	e008      	b.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800522c:	f7fc fe8a 	bl	8001f44 <HAL_GetTick>
 8005230:	4602      	mov	r2, r0
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	1ad3      	subs	r3, r2, r3
 8005236:	2b64      	cmp	r3, #100	; 0x64
 8005238:	d901      	bls.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800523a:	2303      	movs	r3, #3
 800523c:	e06d      	b.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800523e:	4b3a      	ldr	r3, [pc, #232]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005246:	2b00      	cmp	r3, #0
 8005248:	d0f0      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800524a:	4b36      	ldr	r3, [pc, #216]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800524c:	6a1b      	ldr	r3, [r3, #32]
 800524e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005252:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d02e      	beq.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005262:	68fa      	ldr	r2, [r7, #12]
 8005264:	429a      	cmp	r2, r3
 8005266:	d027      	beq.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005268:	4b2e      	ldr	r3, [pc, #184]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800526a:	6a1b      	ldr	r3, [r3, #32]
 800526c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005270:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005272:	4b2e      	ldr	r3, [pc, #184]	; (800532c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005274:	2201      	movs	r2, #1
 8005276:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005278:	4b2c      	ldr	r3, [pc, #176]	; (800532c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800527a:	2200      	movs	r2, #0
 800527c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800527e:	4a29      	ldr	r2, [pc, #164]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	f003 0301 	and.w	r3, r3, #1
 800528a:	2b00      	cmp	r3, #0
 800528c:	d014      	beq.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800528e:	f7fc fe59 	bl	8001f44 <HAL_GetTick>
 8005292:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005294:	e00a      	b.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005296:	f7fc fe55 	bl	8001f44 <HAL_GetTick>
 800529a:	4602      	mov	r2, r0
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	1ad3      	subs	r3, r2, r3
 80052a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d901      	bls.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80052a8:	2303      	movs	r3, #3
 80052aa:	e036      	b.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052ac:	4b1d      	ldr	r3, [pc, #116]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052ae:	6a1b      	ldr	r3, [r3, #32]
 80052b0:	f003 0302 	and.w	r3, r3, #2
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d0ee      	beq.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052b8:	4b1a      	ldr	r3, [pc, #104]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052ba:	6a1b      	ldr	r3, [r3, #32]
 80052bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	4917      	ldr	r1, [pc, #92]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052c6:	4313      	orrs	r3, r2
 80052c8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80052ca:	7dfb      	ldrb	r3, [r7, #23]
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d105      	bne.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052d0:	4b14      	ldr	r3, [pc, #80]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052d2:	69db      	ldr	r3, [r3, #28]
 80052d4:	4a13      	ldr	r2, [pc, #76]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052da:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f003 0302 	and.w	r3, r3, #2
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d008      	beq.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80052e8:	4b0e      	ldr	r3, [pc, #56]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	490b      	ldr	r1, [pc, #44]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052f6:	4313      	orrs	r3, r2
 80052f8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0310 	and.w	r3, r3, #16
 8005302:	2b00      	cmp	r3, #0
 8005304:	d008      	beq.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005306:	4b07      	ldr	r3, [pc, #28]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	68db      	ldr	r3, [r3, #12]
 8005312:	4904      	ldr	r1, [pc, #16]	; (8005324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005314:	4313      	orrs	r3, r2
 8005316:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005318:	2300      	movs	r3, #0
}
 800531a:	4618      	mov	r0, r3
 800531c:	3718      	adds	r7, #24
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}
 8005322:	bf00      	nop
 8005324:	40021000 	.word	0x40021000
 8005328:	40007000 	.word	0x40007000
 800532c:	42420440 	.word	0x42420440

08005330 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005330:	b590      	push	{r4, r7, lr}
 8005332:	b08d      	sub	sp, #52	; 0x34
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005338:	4b5a      	ldr	r3, [pc, #360]	; (80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 800533a:	f107 040c 	add.w	r4, r7, #12
 800533e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005340:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005344:	f240 2301 	movw	r3, #513	; 0x201
 8005348:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800534a:	2300      	movs	r3, #0
 800534c:	627b      	str	r3, [r7, #36]	; 0x24
 800534e:	2300      	movs	r3, #0
 8005350:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005352:	2300      	movs	r3, #0
 8005354:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005356:	2300      	movs	r3, #0
 8005358:	61fb      	str	r3, [r7, #28]
 800535a:	2300      	movs	r3, #0
 800535c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2b10      	cmp	r3, #16
 8005362:	d00a      	beq.n	800537a <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2b10      	cmp	r3, #16
 8005368:	f200 8091 	bhi.w	800548e <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2b01      	cmp	r3, #1
 8005370:	d04c      	beq.n	800540c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2b02      	cmp	r3, #2
 8005376:	d07c      	beq.n	8005472 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005378:	e089      	b.n	800548e <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 800537a:	4b4b      	ldr	r3, [pc, #300]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005380:	4b49      	ldr	r3, [pc, #292]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005388:	2b00      	cmp	r3, #0
 800538a:	f000 8082 	beq.w	8005492 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800538e:	69fb      	ldr	r3, [r7, #28]
 8005390:	0c9b      	lsrs	r3, r3, #18
 8005392:	f003 030f 	and.w	r3, r3, #15
 8005396:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800539a:	4413      	add	r3, r2
 800539c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80053a0:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d018      	beq.n	80053de <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80053ac:	4b3e      	ldr	r3, [pc, #248]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	0c5b      	lsrs	r3, r3, #17
 80053b2:	f003 0301 	and.w	r3, r3, #1
 80053b6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80053ba:	4413      	add	r3, r2
 80053bc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80053c0:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80053c2:	69fb      	ldr	r3, [r7, #28]
 80053c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d00d      	beq.n	80053e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80053cc:	4a37      	ldr	r2, [pc, #220]	; (80054ac <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 80053ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80053d4:	6a3b      	ldr	r3, [r7, #32]
 80053d6:	fb02 f303 	mul.w	r3, r2, r3
 80053da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80053dc:	e004      	b.n	80053e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80053de:	6a3b      	ldr	r3, [r7, #32]
 80053e0:	4a33      	ldr	r2, [pc, #204]	; (80054b0 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 80053e2:	fb02 f303 	mul.w	r3, r2, r3
 80053e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80053e8:	4b2f      	ldr	r3, [pc, #188]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053f4:	d102      	bne.n	80053fc <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 80053f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053f8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80053fa:	e04a      	b.n	8005492 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 80053fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053fe:	005b      	lsls	r3, r3, #1
 8005400:	4a2c      	ldr	r2, [pc, #176]	; (80054b4 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 8005402:	fba2 2303 	umull	r2, r3, r2, r3
 8005406:	085b      	lsrs	r3, r3, #1
 8005408:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800540a:	e042      	b.n	8005492 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 800540c:	4b26      	ldr	r3, [pc, #152]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800540e:	6a1b      	ldr	r3, [r3, #32]
 8005410:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005412:	69fb      	ldr	r3, [r7, #28]
 8005414:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005418:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800541c:	d108      	bne.n	8005430 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800541e:	69fb      	ldr	r3, [r7, #28]
 8005420:	f003 0302 	and.w	r3, r3, #2
 8005424:	2b00      	cmp	r3, #0
 8005426:	d003      	beq.n	8005430 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8005428:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800542c:	62bb      	str	r3, [r7, #40]	; 0x28
 800542e:	e01f      	b.n	8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005430:	69fb      	ldr	r3, [r7, #28]
 8005432:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005436:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800543a:	d109      	bne.n	8005450 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 800543c:	4b1a      	ldr	r3, [pc, #104]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800543e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005440:	f003 0302 	and.w	r3, r3, #2
 8005444:	2b00      	cmp	r3, #0
 8005446:	d003      	beq.n	8005450 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8005448:	f649 4340 	movw	r3, #40000	; 0x9c40
 800544c:	62bb      	str	r3, [r7, #40]	; 0x28
 800544e:	e00f      	b.n	8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005450:	69fb      	ldr	r3, [r7, #28]
 8005452:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005456:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800545a:	d11c      	bne.n	8005496 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 800545c:	4b12      	ldr	r3, [pc, #72]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005464:	2b00      	cmp	r3, #0
 8005466:	d016      	beq.n	8005496 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8005468:	f24f 4324 	movw	r3, #62500	; 0xf424
 800546c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800546e:	e012      	b.n	8005496 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8005470:	e011      	b.n	8005496 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005472:	f7ff fe75 	bl	8005160 <HAL_RCC_GetPCLK2Freq>
 8005476:	4602      	mov	r2, r0
 8005478:	4b0b      	ldr	r3, [pc, #44]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	0b9b      	lsrs	r3, r3, #14
 800547e:	f003 0303 	and.w	r3, r3, #3
 8005482:	3301      	adds	r3, #1
 8005484:	005b      	lsls	r3, r3, #1
 8005486:	fbb2 f3f3 	udiv	r3, r2, r3
 800548a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800548c:	e004      	b.n	8005498 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 800548e:	bf00      	nop
 8005490:	e002      	b.n	8005498 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8005492:	bf00      	nop
 8005494:	e000      	b.n	8005498 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8005496:	bf00      	nop
    }
  }
  return (frequency);
 8005498:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800549a:	4618      	mov	r0, r3
 800549c:	3734      	adds	r7, #52	; 0x34
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd90      	pop	{r4, r7, pc}
 80054a2:	bf00      	nop
 80054a4:	0800b948 	.word	0x0800b948
 80054a8:	40021000 	.word	0x40021000
 80054ac:	007a1200 	.word	0x007a1200
 80054b0:	003d0900 	.word	0x003d0900
 80054b4:	aaaaaaab 	.word	0xaaaaaaab

080054b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b082      	sub	sp, #8
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d101      	bne.n	80054ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e076      	b.n	80055b8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d108      	bne.n	80054e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054da:	d009      	beq.n	80054f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2200      	movs	r2, #0
 80054e0:	61da      	str	r2, [r3, #28]
 80054e2:	e005      	b.n	80054f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2200      	movs	r2, #0
 80054e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2200      	movs	r2, #0
 80054f4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d106      	bne.n	8005510 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2200      	movs	r2, #0
 8005506:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f7fc fabe 	bl	8001a8c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2202      	movs	r2, #2
 8005514:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005526:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005538:	431a      	orrs	r2, r3
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	68db      	ldr	r3, [r3, #12]
 800553e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005542:	431a      	orrs	r2, r3
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	691b      	ldr	r3, [r3, #16]
 8005548:	f003 0302 	and.w	r3, r3, #2
 800554c:	431a      	orrs	r2, r3
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	695b      	ldr	r3, [r3, #20]
 8005552:	f003 0301 	and.w	r3, r3, #1
 8005556:	431a      	orrs	r2, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005560:	431a      	orrs	r2, r3
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	69db      	ldr	r3, [r3, #28]
 8005566:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800556a:	431a      	orrs	r2, r3
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6a1b      	ldr	r3, [r3, #32]
 8005570:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005574:	ea42 0103 	orr.w	r1, r2, r3
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800557c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	430a      	orrs	r2, r1
 8005586:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	699b      	ldr	r3, [r3, #24]
 800558c:	0c1a      	lsrs	r2, r3, #16
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f002 0204 	and.w	r2, r2, #4
 8005596:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	69da      	ldr	r2, [r3, #28]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80055a6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2201      	movs	r2, #1
 80055b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80055b6:	2300      	movs	r3, #0
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3708      	adds	r7, #8
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}

080055c0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b088      	sub	sp, #32
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	60b9      	str	r1, [r7, #8]
 80055ca:	603b      	str	r3, [r7, #0]
 80055cc:	4613      	mov	r3, r2
 80055ce:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80055d0:	2300      	movs	r3, #0
 80055d2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80055da:	2b01      	cmp	r3, #1
 80055dc:	d101      	bne.n	80055e2 <HAL_SPI_Transmit+0x22>
 80055de:	2302      	movs	r3, #2
 80055e0:	e126      	b.n	8005830 <HAL_SPI_Transmit+0x270>
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2201      	movs	r2, #1
 80055e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80055ea:	f7fc fcab 	bl	8001f44 <HAL_GetTick>
 80055ee:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80055f0:	88fb      	ldrh	r3, [r7, #6]
 80055f2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d002      	beq.n	8005606 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005600:	2302      	movs	r3, #2
 8005602:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005604:	e10b      	b.n	800581e <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d002      	beq.n	8005612 <HAL_SPI_Transmit+0x52>
 800560c:	88fb      	ldrh	r3, [r7, #6]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d102      	bne.n	8005618 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005616:	e102      	b.n	800581e <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2203      	movs	r2, #3
 800561c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2200      	movs	r2, #0
 8005624:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	68ba      	ldr	r2, [r7, #8]
 800562a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	88fa      	ldrh	r2, [r7, #6]
 8005630:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	88fa      	ldrh	r2, [r7, #6]
 8005636:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2200      	movs	r2, #0
 800563c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2200      	movs	r2, #0
 8005642:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2200      	movs	r2, #0
 8005648:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2200      	movs	r2, #0
 800564e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2200      	movs	r2, #0
 8005654:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800565e:	d10f      	bne.n	8005680 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800566e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800567e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800568a:	2b40      	cmp	r3, #64	; 0x40
 800568c:	d007      	beq.n	800569e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800569c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	68db      	ldr	r3, [r3, #12]
 80056a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056a6:	d14b      	bne.n	8005740 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d002      	beq.n	80056b6 <HAL_SPI_Transmit+0xf6>
 80056b0:	8afb      	ldrh	r3, [r7, #22]
 80056b2:	2b01      	cmp	r3, #1
 80056b4:	d13e      	bne.n	8005734 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ba:	881a      	ldrh	r2, [r3, #0]
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056c6:	1c9a      	adds	r2, r3, #2
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	3b01      	subs	r3, #1
 80056d4:	b29a      	uxth	r2, r3
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80056da:	e02b      	b.n	8005734 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	f003 0302 	and.w	r3, r3, #2
 80056e6:	2b02      	cmp	r3, #2
 80056e8:	d112      	bne.n	8005710 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ee:	881a      	ldrh	r2, [r3, #0]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056fa:	1c9a      	adds	r2, r3, #2
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005704:	b29b      	uxth	r3, r3
 8005706:	3b01      	subs	r3, #1
 8005708:	b29a      	uxth	r2, r3
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	86da      	strh	r2, [r3, #54]	; 0x36
 800570e:	e011      	b.n	8005734 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005710:	f7fc fc18 	bl	8001f44 <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	683a      	ldr	r2, [r7, #0]
 800571c:	429a      	cmp	r2, r3
 800571e:	d803      	bhi.n	8005728 <HAL_SPI_Transmit+0x168>
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005726:	d102      	bne.n	800572e <HAL_SPI_Transmit+0x16e>
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d102      	bne.n	8005734 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800572e:	2303      	movs	r3, #3
 8005730:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005732:	e074      	b.n	800581e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005738:	b29b      	uxth	r3, r3
 800573a:	2b00      	cmp	r3, #0
 800573c:	d1ce      	bne.n	80056dc <HAL_SPI_Transmit+0x11c>
 800573e:	e04c      	b.n	80057da <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d002      	beq.n	800574e <HAL_SPI_Transmit+0x18e>
 8005748:	8afb      	ldrh	r3, [r7, #22]
 800574a:	2b01      	cmp	r3, #1
 800574c:	d140      	bne.n	80057d0 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	330c      	adds	r3, #12
 8005758:	7812      	ldrb	r2, [r2, #0]
 800575a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005760:	1c5a      	adds	r2, r3, #1
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800576a:	b29b      	uxth	r3, r3
 800576c:	3b01      	subs	r3, #1
 800576e:	b29a      	uxth	r2, r3
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005774:	e02c      	b.n	80057d0 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	f003 0302 	and.w	r3, r3, #2
 8005780:	2b02      	cmp	r3, #2
 8005782:	d113      	bne.n	80057ac <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	330c      	adds	r3, #12
 800578e:	7812      	ldrb	r2, [r2, #0]
 8005790:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005796:	1c5a      	adds	r2, r3, #1
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057a0:	b29b      	uxth	r3, r3
 80057a2:	3b01      	subs	r3, #1
 80057a4:	b29a      	uxth	r2, r3
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	86da      	strh	r2, [r3, #54]	; 0x36
 80057aa:	e011      	b.n	80057d0 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80057ac:	f7fc fbca 	bl	8001f44 <HAL_GetTick>
 80057b0:	4602      	mov	r2, r0
 80057b2:	69bb      	ldr	r3, [r7, #24]
 80057b4:	1ad3      	subs	r3, r2, r3
 80057b6:	683a      	ldr	r2, [r7, #0]
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d803      	bhi.n	80057c4 <HAL_SPI_Transmit+0x204>
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057c2:	d102      	bne.n	80057ca <HAL_SPI_Transmit+0x20a>
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d102      	bne.n	80057d0 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80057ca:	2303      	movs	r3, #3
 80057cc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80057ce:	e026      	b.n	800581e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d1cd      	bne.n	8005776 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80057da:	69ba      	ldr	r2, [r7, #24]
 80057dc:	6839      	ldr	r1, [r7, #0]
 80057de:	68f8      	ldr	r0, [r7, #12]
 80057e0:	f000 f8b2 	bl	8005948 <SPI_EndRxTxTransaction>
 80057e4:	4603      	mov	r3, r0
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d002      	beq.n	80057f0 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2220      	movs	r2, #32
 80057ee:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d10a      	bne.n	800580e <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80057f8:	2300      	movs	r3, #0
 80057fa:	613b      	str	r3, [r7, #16]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	613b      	str	r3, [r7, #16]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	613b      	str	r3, [r7, #16]
 800580c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005812:	2b00      	cmp	r3, #0
 8005814:	d002      	beq.n	800581c <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	77fb      	strb	r3, [r7, #31]
 800581a:	e000      	b.n	800581e <HAL_SPI_Transmit+0x25e>
  }

error:
 800581c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2201      	movs	r2, #1
 8005822:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2200      	movs	r2, #0
 800582a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800582e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005830:	4618      	mov	r0, r3
 8005832:	3720      	adds	r7, #32
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}

08005838 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b088      	sub	sp, #32
 800583c:	af00      	add	r7, sp, #0
 800583e:	60f8      	str	r0, [r7, #12]
 8005840:	60b9      	str	r1, [r7, #8]
 8005842:	603b      	str	r3, [r7, #0]
 8005844:	4613      	mov	r3, r2
 8005846:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005848:	f7fc fb7c 	bl	8001f44 <HAL_GetTick>
 800584c:	4602      	mov	r2, r0
 800584e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005850:	1a9b      	subs	r3, r3, r2
 8005852:	683a      	ldr	r2, [r7, #0]
 8005854:	4413      	add	r3, r2
 8005856:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005858:	f7fc fb74 	bl	8001f44 <HAL_GetTick>
 800585c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800585e:	4b39      	ldr	r3, [pc, #228]	; (8005944 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	015b      	lsls	r3, r3, #5
 8005864:	0d1b      	lsrs	r3, r3, #20
 8005866:	69fa      	ldr	r2, [r7, #28]
 8005868:	fb02 f303 	mul.w	r3, r2, r3
 800586c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800586e:	e054      	b.n	800591a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005876:	d050      	beq.n	800591a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005878:	f7fc fb64 	bl	8001f44 <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	69fa      	ldr	r2, [r7, #28]
 8005884:	429a      	cmp	r2, r3
 8005886:	d902      	bls.n	800588e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d13d      	bne.n	800590a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	685a      	ldr	r2, [r3, #4]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800589c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058a6:	d111      	bne.n	80058cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058b0:	d004      	beq.n	80058bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058ba:	d107      	bne.n	80058cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058d4:	d10f      	bne.n	80058f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80058e4:	601a      	str	r2, [r3, #0]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80058f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2201      	movs	r2, #1
 80058fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2200      	movs	r2, #0
 8005902:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005906:	2303      	movs	r3, #3
 8005908:	e017      	b.n	800593a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d101      	bne.n	8005914 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005910:	2300      	movs	r3, #0
 8005912:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	3b01      	subs	r3, #1
 8005918:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	689a      	ldr	r2, [r3, #8]
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	4013      	ands	r3, r2
 8005924:	68ba      	ldr	r2, [r7, #8]
 8005926:	429a      	cmp	r2, r3
 8005928:	bf0c      	ite	eq
 800592a:	2301      	moveq	r3, #1
 800592c:	2300      	movne	r3, #0
 800592e:	b2db      	uxtb	r3, r3
 8005930:	461a      	mov	r2, r3
 8005932:	79fb      	ldrb	r3, [r7, #7]
 8005934:	429a      	cmp	r2, r3
 8005936:	d19b      	bne.n	8005870 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005938:	2300      	movs	r3, #0
}
 800593a:	4618      	mov	r0, r3
 800593c:	3720      	adds	r7, #32
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	bf00      	nop
 8005944:	20000014 	.word	0x20000014

08005948 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b086      	sub	sp, #24
 800594c:	af02      	add	r7, sp, #8
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	9300      	str	r3, [sp, #0]
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	2200      	movs	r2, #0
 800595c:	2180      	movs	r1, #128	; 0x80
 800595e:	68f8      	ldr	r0, [r7, #12]
 8005960:	f7ff ff6a 	bl	8005838 <SPI_WaitFlagStateUntilTimeout>
 8005964:	4603      	mov	r3, r0
 8005966:	2b00      	cmp	r3, #0
 8005968:	d007      	beq.n	800597a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800596e:	f043 0220 	orr.w	r2, r3, #32
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005976:	2303      	movs	r3, #3
 8005978:	e000      	b.n	800597c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800597a:	2300      	movs	r3, #0
}
 800597c:	4618      	mov	r0, r3
 800597e:	3710      	adds	r7, #16
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}

08005984 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b082      	sub	sp, #8
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d101      	bne.n	8005996 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	e041      	b.n	8005a1a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800599c:	b2db      	uxtb	r3, r3
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d106      	bne.n	80059b0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f7fc f8ac 	bl	8001b08 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2202      	movs	r2, #2
 80059b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	3304      	adds	r3, #4
 80059c0:	4619      	mov	r1, r3
 80059c2:	4610      	mov	r0, r2
 80059c4:	f000 fb38 	bl	8006038 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2201      	movs	r2, #1
 80059d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2201      	movs	r2, #1
 80059dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2201      	movs	r2, #1
 80059e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2201      	movs	r2, #1
 80059ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2201      	movs	r2, #1
 80059f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2201      	movs	r2, #1
 80059fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2201      	movs	r2, #1
 8005a04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2201      	movs	r2, #1
 8005a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a18:	2300      	movs	r3, #0
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3708      	adds	r7, #8
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}
	...

08005a24 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
 8005a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d104      	bne.n	8005a3e <HAL_TIM_IC_Start_IT+0x1a>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	e013      	b.n	8005a66 <HAL_TIM_IC_Start_IT+0x42>
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	2b04      	cmp	r3, #4
 8005a42:	d104      	bne.n	8005a4e <HAL_TIM_IC_Start_IT+0x2a>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005a4a:	b2db      	uxtb	r3, r3
 8005a4c:	e00b      	b.n	8005a66 <HAL_TIM_IC_Start_IT+0x42>
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	2b08      	cmp	r3, #8
 8005a52:	d104      	bne.n	8005a5e <HAL_TIM_IC_Start_IT+0x3a>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005a5a:	b2db      	uxtb	r3, r3
 8005a5c:	e003      	b.n	8005a66 <HAL_TIM_IC_Start_IT+0x42>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d104      	bne.n	8005a78 <HAL_TIM_IC_Start_IT+0x54>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	e013      	b.n	8005aa0 <HAL_TIM_IC_Start_IT+0x7c>
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	2b04      	cmp	r3, #4
 8005a7c:	d104      	bne.n	8005a88 <HAL_TIM_IC_Start_IT+0x64>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	e00b      	b.n	8005aa0 <HAL_TIM_IC_Start_IT+0x7c>
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	2b08      	cmp	r3, #8
 8005a8c:	d104      	bne.n	8005a98 <HAL_TIM_IC_Start_IT+0x74>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005a94:	b2db      	uxtb	r3, r3
 8005a96:	e003      	b.n	8005aa0 <HAL_TIM_IC_Start_IT+0x7c>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005a9e:	b2db      	uxtb	r3, r3
 8005aa0:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005aa2:	7bfb      	ldrb	r3, [r7, #15]
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d102      	bne.n	8005aae <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005aa8:	7bbb      	ldrb	r3, [r7, #14]
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	d001      	beq.n	8005ab2 <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e0b3      	b.n	8005c1a <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d104      	bne.n	8005ac2 <HAL_TIM_IC_Start_IT+0x9e>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2202      	movs	r2, #2
 8005abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ac0:	e013      	b.n	8005aea <HAL_TIM_IC_Start_IT+0xc6>
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	2b04      	cmp	r3, #4
 8005ac6:	d104      	bne.n	8005ad2 <HAL_TIM_IC_Start_IT+0xae>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2202      	movs	r2, #2
 8005acc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ad0:	e00b      	b.n	8005aea <HAL_TIM_IC_Start_IT+0xc6>
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	2b08      	cmp	r3, #8
 8005ad6:	d104      	bne.n	8005ae2 <HAL_TIM_IC_Start_IT+0xbe>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2202      	movs	r2, #2
 8005adc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ae0:	e003      	b.n	8005aea <HAL_TIM_IC_Start_IT+0xc6>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2202      	movs	r2, #2
 8005ae6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d104      	bne.n	8005afa <HAL_TIM_IC_Start_IT+0xd6>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2202      	movs	r2, #2
 8005af4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005af8:	e013      	b.n	8005b22 <HAL_TIM_IC_Start_IT+0xfe>
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	2b04      	cmp	r3, #4
 8005afe:	d104      	bne.n	8005b0a <HAL_TIM_IC_Start_IT+0xe6>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2202      	movs	r2, #2
 8005b04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005b08:	e00b      	b.n	8005b22 <HAL_TIM_IC_Start_IT+0xfe>
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	2b08      	cmp	r3, #8
 8005b0e:	d104      	bne.n	8005b1a <HAL_TIM_IC_Start_IT+0xf6>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2202      	movs	r2, #2
 8005b14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b18:	e003      	b.n	8005b22 <HAL_TIM_IC_Start_IT+0xfe>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2202      	movs	r2, #2
 8005b1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	2b0c      	cmp	r3, #12
 8005b26:	d841      	bhi.n	8005bac <HAL_TIM_IC_Start_IT+0x188>
 8005b28:	a201      	add	r2, pc, #4	; (adr r2, 8005b30 <HAL_TIM_IC_Start_IT+0x10c>)
 8005b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b2e:	bf00      	nop
 8005b30:	08005b65 	.word	0x08005b65
 8005b34:	08005bad 	.word	0x08005bad
 8005b38:	08005bad 	.word	0x08005bad
 8005b3c:	08005bad 	.word	0x08005bad
 8005b40:	08005b77 	.word	0x08005b77
 8005b44:	08005bad 	.word	0x08005bad
 8005b48:	08005bad 	.word	0x08005bad
 8005b4c:	08005bad 	.word	0x08005bad
 8005b50:	08005b89 	.word	0x08005b89
 8005b54:	08005bad 	.word	0x08005bad
 8005b58:	08005bad 	.word	0x08005bad
 8005b5c:	08005bad 	.word	0x08005bad
 8005b60:	08005b9b 	.word	0x08005b9b
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	68da      	ldr	r2, [r3, #12]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f042 0202 	orr.w	r2, r2, #2
 8005b72:	60da      	str	r2, [r3, #12]
      break;
 8005b74:	e01b      	b.n	8005bae <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	68da      	ldr	r2, [r3, #12]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f042 0204 	orr.w	r2, r2, #4
 8005b84:	60da      	str	r2, [r3, #12]
      break;
 8005b86:	e012      	b.n	8005bae <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	68da      	ldr	r2, [r3, #12]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f042 0208 	orr.w	r2, r2, #8
 8005b96:	60da      	str	r2, [r3, #12]
      break;
 8005b98:	e009      	b.n	8005bae <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	68da      	ldr	r2, [r3, #12]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f042 0210 	orr.w	r2, r2, #16
 8005ba8:	60da      	str	r2, [r3, #12]
      break;
 8005baa:	e000      	b.n	8005bae <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8005bac:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	6839      	ldr	r1, [r7, #0]
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f000 fbad 	bl	8006316 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a18      	ldr	r2, [pc, #96]	; (8005c24 <HAL_TIM_IC_Start_IT+0x200>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d00e      	beq.n	8005be4 <HAL_TIM_IC_Start_IT+0x1c0>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bce:	d009      	beq.n	8005be4 <HAL_TIM_IC_Start_IT+0x1c0>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a14      	ldr	r2, [pc, #80]	; (8005c28 <HAL_TIM_IC_Start_IT+0x204>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d004      	beq.n	8005be4 <HAL_TIM_IC_Start_IT+0x1c0>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a13      	ldr	r2, [pc, #76]	; (8005c2c <HAL_TIM_IC_Start_IT+0x208>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d111      	bne.n	8005c08 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	f003 0307 	and.w	r3, r3, #7
 8005bee:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	2b06      	cmp	r3, #6
 8005bf4:	d010      	beq.n	8005c18 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f042 0201 	orr.w	r2, r2, #1
 8005c04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c06:	e007      	b.n	8005c18 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681a      	ldr	r2, [r3, #0]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f042 0201 	orr.w	r2, r2, #1
 8005c16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c18:	2300      	movs	r3, #0
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3710      	adds	r7, #16
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}
 8005c22:	bf00      	nop
 8005c24:	40012c00 	.word	0x40012c00
 8005c28:	40000400 	.word	0x40000400
 8005c2c:	40000800 	.word	0x40000800

08005c30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b082      	sub	sp, #8
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	691b      	ldr	r3, [r3, #16]
 8005c3e:	f003 0302 	and.w	r3, r3, #2
 8005c42:	2b02      	cmp	r3, #2
 8005c44:	d122      	bne.n	8005c8c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	68db      	ldr	r3, [r3, #12]
 8005c4c:	f003 0302 	and.w	r3, r3, #2
 8005c50:	2b02      	cmp	r3, #2
 8005c52:	d11b      	bne.n	8005c8c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f06f 0202 	mvn.w	r2, #2
 8005c5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2201      	movs	r2, #1
 8005c62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	699b      	ldr	r3, [r3, #24]
 8005c6a:	f003 0303 	and.w	r3, r3, #3
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d003      	beq.n	8005c7a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f7fa fddc 	bl	8000830 <HAL_TIM_IC_CaptureCallback>
 8005c78:	e005      	b.n	8005c86 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f000 f9c1 	bl	8006002 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c80:	6878      	ldr	r0, [r7, #4]
 8005c82:	f000 f9c7 	bl	8006014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	691b      	ldr	r3, [r3, #16]
 8005c92:	f003 0304 	and.w	r3, r3, #4
 8005c96:	2b04      	cmp	r3, #4
 8005c98:	d122      	bne.n	8005ce0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	f003 0304 	and.w	r3, r3, #4
 8005ca4:	2b04      	cmp	r3, #4
 8005ca6:	d11b      	bne.n	8005ce0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f06f 0204 	mvn.w	r2, #4
 8005cb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2202      	movs	r2, #2
 8005cb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	699b      	ldr	r3, [r3, #24]
 8005cbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d003      	beq.n	8005cce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f7fa fdb2 	bl	8000830 <HAL_TIM_IC_CaptureCallback>
 8005ccc:	e005      	b.n	8005cda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 f997 	bl	8006002 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cd4:	6878      	ldr	r0, [r7, #4]
 8005cd6:	f000 f99d 	bl	8006014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	691b      	ldr	r3, [r3, #16]
 8005ce6:	f003 0308 	and.w	r3, r3, #8
 8005cea:	2b08      	cmp	r3, #8
 8005cec:	d122      	bne.n	8005d34 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	68db      	ldr	r3, [r3, #12]
 8005cf4:	f003 0308 	and.w	r3, r3, #8
 8005cf8:	2b08      	cmp	r3, #8
 8005cfa:	d11b      	bne.n	8005d34 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f06f 0208 	mvn.w	r2, #8
 8005d04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2204      	movs	r2, #4
 8005d0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	69db      	ldr	r3, [r3, #28]
 8005d12:	f003 0303 	and.w	r3, r3, #3
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d003      	beq.n	8005d22 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f7fa fd88 	bl	8000830 <HAL_TIM_IC_CaptureCallback>
 8005d20:	e005      	b.n	8005d2e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f000 f96d 	bl	8006002 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d28:	6878      	ldr	r0, [r7, #4]
 8005d2a:	f000 f973 	bl	8006014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	691b      	ldr	r3, [r3, #16]
 8005d3a:	f003 0310 	and.w	r3, r3, #16
 8005d3e:	2b10      	cmp	r3, #16
 8005d40:	d122      	bne.n	8005d88 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	68db      	ldr	r3, [r3, #12]
 8005d48:	f003 0310 	and.w	r3, r3, #16
 8005d4c:	2b10      	cmp	r3, #16
 8005d4e:	d11b      	bne.n	8005d88 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f06f 0210 	mvn.w	r2, #16
 8005d58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2208      	movs	r2, #8
 8005d5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	69db      	ldr	r3, [r3, #28]
 8005d66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d003      	beq.n	8005d76 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f7fa fd5e 	bl	8000830 <HAL_TIM_IC_CaptureCallback>
 8005d74:	e005      	b.n	8005d82 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f000 f943 	bl	8006002 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	f000 f949 	bl	8006014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2200      	movs	r2, #0
 8005d86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	691b      	ldr	r3, [r3, #16]
 8005d8e:	f003 0301 	and.w	r3, r3, #1
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d10e      	bne.n	8005db4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	f003 0301 	and.w	r3, r3, #1
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d107      	bne.n	8005db4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f06f 0201 	mvn.w	r2, #1
 8005dac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	f000 f91e 	bl	8005ff0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	691b      	ldr	r3, [r3, #16]
 8005dba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dbe:	2b80      	cmp	r3, #128	; 0x80
 8005dc0:	d10e      	bne.n	8005de0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	68db      	ldr	r3, [r3, #12]
 8005dc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dcc:	2b80      	cmp	r3, #128	; 0x80
 8005dce:	d107      	bne.n	8005de0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005dd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f000 fb27 	bl	800642e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dea:	2b40      	cmp	r3, #64	; 0x40
 8005dec:	d10e      	bne.n	8005e0c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005df8:	2b40      	cmp	r3, #64	; 0x40
 8005dfa:	d107      	bne.n	8005e0c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005e04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f000 f90d 	bl	8006026 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	691b      	ldr	r3, [r3, #16]
 8005e12:	f003 0320 	and.w	r3, r3, #32
 8005e16:	2b20      	cmp	r3, #32
 8005e18:	d10e      	bne.n	8005e38 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	68db      	ldr	r3, [r3, #12]
 8005e20:	f003 0320 	and.w	r3, r3, #32
 8005e24:	2b20      	cmp	r3, #32
 8005e26:	d107      	bne.n	8005e38 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f06f 0220 	mvn.w	r2, #32
 8005e30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f000 faf2 	bl	800641c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e38:	bf00      	nop
 8005e3a:	3708      	adds	r7, #8
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	60f8      	str	r0, [r7, #12]
 8005e48:	60b9      	str	r1, [r7, #8]
 8005e4a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	d101      	bne.n	8005e5a <HAL_TIM_IC_ConfigChannel+0x1a>
 8005e56:	2302      	movs	r3, #2
 8005e58:	e082      	b.n	8005f60 <HAL_TIM_IC_ConfigChannel+0x120>
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d11b      	bne.n	8005ea0 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	6818      	ldr	r0, [r3, #0]
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	6819      	ldr	r1, [r3, #0]
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	685a      	ldr	r2, [r3, #4]
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	f000 f940 	bl	80060fc <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	699a      	ldr	r2, [r3, #24]
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f022 020c 	bic.w	r2, r2, #12
 8005e8a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	6999      	ldr	r1, [r3, #24]
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	689a      	ldr	r2, [r3, #8]
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	430a      	orrs	r2, r1
 8005e9c:	619a      	str	r2, [r3, #24]
 8005e9e:	e05a      	b.n	8005f56 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2b04      	cmp	r3, #4
 8005ea4:	d11c      	bne.n	8005ee0 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	6818      	ldr	r0, [r3, #0]
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	6819      	ldr	r1, [r3, #0]
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	685a      	ldr	r2, [r3, #4]
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	68db      	ldr	r3, [r3, #12]
 8005eb6:	f000 f97b 	bl	80061b0 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	699a      	ldr	r2, [r3, #24]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005ec8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	6999      	ldr	r1, [r3, #24]
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	021a      	lsls	r2, r3, #8
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	430a      	orrs	r2, r1
 8005edc:	619a      	str	r2, [r3, #24]
 8005ede:	e03a      	b.n	8005f56 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2b08      	cmp	r3, #8
 8005ee4:	d11b      	bne.n	8005f1e <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	6818      	ldr	r0, [r3, #0]
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	6819      	ldr	r1, [r3, #0]
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	685a      	ldr	r2, [r3, #4]
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	f000 f997 	bl	8006228 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	69da      	ldr	r2, [r3, #28]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f022 020c 	bic.w	r2, r2, #12
 8005f08:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	69d9      	ldr	r1, [r3, #28]
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	689a      	ldr	r2, [r3, #8]
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	430a      	orrs	r2, r1
 8005f1a:	61da      	str	r2, [r3, #28]
 8005f1c:	e01b      	b.n	8005f56 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6818      	ldr	r0, [r3, #0]
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	6819      	ldr	r1, [r3, #0]
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	685a      	ldr	r2, [r3, #4]
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	68db      	ldr	r3, [r3, #12]
 8005f2e:	f000 f9b6 	bl	800629e <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	69da      	ldr	r2, [r3, #28]
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005f40:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	69d9      	ldr	r1, [r3, #28]
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	021a      	lsls	r2, r3, #8
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	430a      	orrs	r2, r1
 8005f54:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f5e:	2300      	movs	r3, #0
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	3710      	adds	r7, #16
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}

08005f68 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b085      	sub	sp, #20
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
 8005f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005f72:	2300      	movs	r3, #0
 8005f74:	60fb      	str	r3, [r7, #12]
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	2b0c      	cmp	r3, #12
 8005f7a:	d831      	bhi.n	8005fe0 <HAL_TIM_ReadCapturedValue+0x78>
 8005f7c:	a201      	add	r2, pc, #4	; (adr r2, 8005f84 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f82:	bf00      	nop
 8005f84:	08005fb9 	.word	0x08005fb9
 8005f88:	08005fe1 	.word	0x08005fe1
 8005f8c:	08005fe1 	.word	0x08005fe1
 8005f90:	08005fe1 	.word	0x08005fe1
 8005f94:	08005fc3 	.word	0x08005fc3
 8005f98:	08005fe1 	.word	0x08005fe1
 8005f9c:	08005fe1 	.word	0x08005fe1
 8005fa0:	08005fe1 	.word	0x08005fe1
 8005fa4:	08005fcd 	.word	0x08005fcd
 8005fa8:	08005fe1 	.word	0x08005fe1
 8005fac:	08005fe1 	.word	0x08005fe1
 8005fb0:	08005fe1 	.word	0x08005fe1
 8005fb4:	08005fd7 	.word	0x08005fd7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fbe:	60fb      	str	r3, [r7, #12]

      break;
 8005fc0:	e00f      	b.n	8005fe2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fc8:	60fb      	str	r3, [r7, #12]

      break;
 8005fca:	e00a      	b.n	8005fe2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fd2:	60fb      	str	r3, [r7, #12]

      break;
 8005fd4:	e005      	b.n	8005fe2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fdc:	60fb      	str	r3, [r7, #12]

      break;
 8005fde:	e000      	b.n	8005fe2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005fe0:	bf00      	nop
  }

  return tmpreg;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3714      	adds	r7, #20
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bc80      	pop	{r7}
 8005fec:	4770      	bx	lr
 8005fee:	bf00      	nop

08005ff0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	b083      	sub	sp, #12
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005ff8:	bf00      	nop
 8005ffa:	370c      	adds	r7, #12
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bc80      	pop	{r7}
 8006000:	4770      	bx	lr

08006002 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006002:	b480      	push	{r7}
 8006004:	b083      	sub	sp, #12
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800600a:	bf00      	nop
 800600c:	370c      	adds	r7, #12
 800600e:	46bd      	mov	sp, r7
 8006010:	bc80      	pop	{r7}
 8006012:	4770      	bx	lr

08006014 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800601c:	bf00      	nop
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	bc80      	pop	{r7}
 8006024:	4770      	bx	lr

08006026 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006026:	b480      	push	{r7}
 8006028:	b083      	sub	sp, #12
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800602e:	bf00      	nop
 8006030:	370c      	adds	r7, #12
 8006032:	46bd      	mov	sp, r7
 8006034:	bc80      	pop	{r7}
 8006036:	4770      	bx	lr

08006038 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006038:	b480      	push	{r7}
 800603a:	b085      	sub	sp, #20
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
 8006040:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	4a29      	ldr	r2, [pc, #164]	; (80060f0 <TIM_Base_SetConfig+0xb8>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d00b      	beq.n	8006068 <TIM_Base_SetConfig+0x30>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006056:	d007      	beq.n	8006068 <TIM_Base_SetConfig+0x30>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	4a26      	ldr	r2, [pc, #152]	; (80060f4 <TIM_Base_SetConfig+0xbc>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d003      	beq.n	8006068 <TIM_Base_SetConfig+0x30>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	4a25      	ldr	r2, [pc, #148]	; (80060f8 <TIM_Base_SetConfig+0xc0>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d108      	bne.n	800607a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800606e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	68fa      	ldr	r2, [r7, #12]
 8006076:	4313      	orrs	r3, r2
 8006078:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4a1c      	ldr	r2, [pc, #112]	; (80060f0 <TIM_Base_SetConfig+0xb8>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d00b      	beq.n	800609a <TIM_Base_SetConfig+0x62>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006088:	d007      	beq.n	800609a <TIM_Base_SetConfig+0x62>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a19      	ldr	r2, [pc, #100]	; (80060f4 <TIM_Base_SetConfig+0xbc>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d003      	beq.n	800609a <TIM_Base_SetConfig+0x62>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a18      	ldr	r2, [pc, #96]	; (80060f8 <TIM_Base_SetConfig+0xc0>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d108      	bne.n	80060ac <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	68db      	ldr	r3, [r3, #12]
 80060a6:	68fa      	ldr	r2, [r7, #12]
 80060a8:	4313      	orrs	r3, r2
 80060aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	695b      	ldr	r3, [r3, #20]
 80060b6:	4313      	orrs	r3, r2
 80060b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	68fa      	ldr	r2, [r7, #12]
 80060be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	689a      	ldr	r2, [r3, #8]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	4a07      	ldr	r2, [pc, #28]	; (80060f0 <TIM_Base_SetConfig+0xb8>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d103      	bne.n	80060e0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	691a      	ldr	r2, [r3, #16]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2201      	movs	r2, #1
 80060e4:	615a      	str	r2, [r3, #20]
}
 80060e6:	bf00      	nop
 80060e8:	3714      	adds	r7, #20
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bc80      	pop	{r7}
 80060ee:	4770      	bx	lr
 80060f0:	40012c00 	.word	0x40012c00
 80060f4:	40000400 	.word	0x40000400
 80060f8:	40000800 	.word	0x40000800

080060fc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b087      	sub	sp, #28
 8006100:	af00      	add	r7, sp, #0
 8006102:	60f8      	str	r0, [r7, #12]
 8006104:	60b9      	str	r1, [r7, #8]
 8006106:	607a      	str	r2, [r7, #4]
 8006108:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	6a1b      	ldr	r3, [r3, #32]
 800610e:	f023 0201 	bic.w	r2, r3, #1
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	699b      	ldr	r3, [r3, #24]
 800611a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	6a1b      	ldr	r3, [r3, #32]
 8006120:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	4a1f      	ldr	r2, [pc, #124]	; (80061a4 <TIM_TI1_SetConfig+0xa8>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d00b      	beq.n	8006142 <TIM_TI1_SetConfig+0x46>
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006130:	d007      	beq.n	8006142 <TIM_TI1_SetConfig+0x46>
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	4a1c      	ldr	r2, [pc, #112]	; (80061a8 <TIM_TI1_SetConfig+0xac>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d003      	beq.n	8006142 <TIM_TI1_SetConfig+0x46>
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	4a1b      	ldr	r2, [pc, #108]	; (80061ac <TIM_TI1_SetConfig+0xb0>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d101      	bne.n	8006146 <TIM_TI1_SetConfig+0x4a>
 8006142:	2301      	movs	r3, #1
 8006144:	e000      	b.n	8006148 <TIM_TI1_SetConfig+0x4c>
 8006146:	2300      	movs	r3, #0
 8006148:	2b00      	cmp	r3, #0
 800614a:	d008      	beq.n	800615e <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	f023 0303 	bic.w	r3, r3, #3
 8006152:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006154:	697a      	ldr	r2, [r7, #20]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	4313      	orrs	r3, r2
 800615a:	617b      	str	r3, [r7, #20]
 800615c:	e003      	b.n	8006166 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	f043 0301 	orr.w	r3, r3, #1
 8006164:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800616c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	011b      	lsls	r3, r3, #4
 8006172:	b2db      	uxtb	r3, r3
 8006174:	697a      	ldr	r2, [r7, #20]
 8006176:	4313      	orrs	r3, r2
 8006178:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	f023 030a 	bic.w	r3, r3, #10
 8006180:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	f003 030a 	and.w	r3, r3, #10
 8006188:	693a      	ldr	r2, [r7, #16]
 800618a:	4313      	orrs	r3, r2
 800618c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	697a      	ldr	r2, [r7, #20]
 8006192:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	693a      	ldr	r2, [r7, #16]
 8006198:	621a      	str	r2, [r3, #32]
}
 800619a:	bf00      	nop
 800619c:	371c      	adds	r7, #28
 800619e:	46bd      	mov	sp, r7
 80061a0:	bc80      	pop	{r7}
 80061a2:	4770      	bx	lr
 80061a4:	40012c00 	.word	0x40012c00
 80061a8:	40000400 	.word	0x40000400
 80061ac:	40000800 	.word	0x40000800

080061b0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b087      	sub	sp, #28
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	60b9      	str	r1, [r7, #8]
 80061ba:	607a      	str	r2, [r7, #4]
 80061bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	6a1b      	ldr	r3, [r3, #32]
 80061c2:	f023 0210 	bic.w	r2, r3, #16
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	699b      	ldr	r3, [r3, #24]
 80061ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	6a1b      	ldr	r3, [r3, #32]
 80061d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	021b      	lsls	r3, r3, #8
 80061e2:	697a      	ldr	r2, [r7, #20]
 80061e4:	4313      	orrs	r3, r2
 80061e6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80061ee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	031b      	lsls	r3, r3, #12
 80061f4:	b29b      	uxth	r3, r3
 80061f6:	697a      	ldr	r2, [r7, #20]
 80061f8:	4313      	orrs	r3, r2
 80061fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006202:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	011b      	lsls	r3, r3, #4
 8006208:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800620c:	693a      	ldr	r2, [r7, #16]
 800620e:	4313      	orrs	r3, r2
 8006210:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	697a      	ldr	r2, [r7, #20]
 8006216:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	693a      	ldr	r2, [r7, #16]
 800621c:	621a      	str	r2, [r3, #32]
}
 800621e:	bf00      	nop
 8006220:	371c      	adds	r7, #28
 8006222:	46bd      	mov	sp, r7
 8006224:	bc80      	pop	{r7}
 8006226:	4770      	bx	lr

08006228 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006228:	b480      	push	{r7}
 800622a:	b087      	sub	sp, #28
 800622c:	af00      	add	r7, sp, #0
 800622e:	60f8      	str	r0, [r7, #12]
 8006230:	60b9      	str	r1, [r7, #8]
 8006232:	607a      	str	r2, [r7, #4]
 8006234:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	6a1b      	ldr	r3, [r3, #32]
 800623a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	69db      	ldr	r3, [r3, #28]
 8006246:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	6a1b      	ldr	r3, [r3, #32]
 800624c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	f023 0303 	bic.w	r3, r3, #3
 8006254:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006256:	697a      	ldr	r2, [r7, #20]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4313      	orrs	r3, r2
 800625c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006264:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	011b      	lsls	r3, r3, #4
 800626a:	b2db      	uxtb	r3, r3
 800626c:	697a      	ldr	r2, [r7, #20]
 800626e:	4313      	orrs	r3, r2
 8006270:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006278:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	021b      	lsls	r3, r3, #8
 800627e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006282:	693a      	ldr	r2, [r7, #16]
 8006284:	4313      	orrs	r3, r2
 8006286:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	697a      	ldr	r2, [r7, #20]
 800628c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	693a      	ldr	r2, [r7, #16]
 8006292:	621a      	str	r2, [r3, #32]
}
 8006294:	bf00      	nop
 8006296:	371c      	adds	r7, #28
 8006298:	46bd      	mov	sp, r7
 800629a:	bc80      	pop	{r7}
 800629c:	4770      	bx	lr

0800629e <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800629e:	b480      	push	{r7}
 80062a0:	b087      	sub	sp, #28
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	60f8      	str	r0, [r7, #12]
 80062a6:	60b9      	str	r1, [r7, #8]
 80062a8:	607a      	str	r2, [r7, #4]
 80062aa:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	6a1b      	ldr	r3, [r3, #32]
 80062b0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	69db      	ldr	r3, [r3, #28]
 80062bc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	6a1b      	ldr	r3, [r3, #32]
 80062c2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062ca:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	021b      	lsls	r3, r3, #8
 80062d0:	697a      	ldr	r2, [r7, #20]
 80062d2:	4313      	orrs	r3, r2
 80062d4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80062dc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	031b      	lsls	r3, r3, #12
 80062e2:	b29b      	uxth	r3, r3
 80062e4:	697a      	ldr	r2, [r7, #20]
 80062e6:	4313      	orrs	r3, r2
 80062e8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80062ea:	693b      	ldr	r3, [r7, #16]
 80062ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80062f0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	031b      	lsls	r3, r3, #12
 80062f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80062fa:	693a      	ldr	r2, [r7, #16]
 80062fc:	4313      	orrs	r3, r2
 80062fe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	697a      	ldr	r2, [r7, #20]
 8006304:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	693a      	ldr	r2, [r7, #16]
 800630a:	621a      	str	r2, [r3, #32]
}
 800630c:	bf00      	nop
 800630e:	371c      	adds	r7, #28
 8006310:	46bd      	mov	sp, r7
 8006312:	bc80      	pop	{r7}
 8006314:	4770      	bx	lr

08006316 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006316:	b480      	push	{r7}
 8006318:	b087      	sub	sp, #28
 800631a:	af00      	add	r7, sp, #0
 800631c:	60f8      	str	r0, [r7, #12]
 800631e:	60b9      	str	r1, [r7, #8]
 8006320:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	f003 031f 	and.w	r3, r3, #31
 8006328:	2201      	movs	r2, #1
 800632a:	fa02 f303 	lsl.w	r3, r2, r3
 800632e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	6a1a      	ldr	r2, [r3, #32]
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	43db      	mvns	r3, r3
 8006338:	401a      	ands	r2, r3
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	6a1a      	ldr	r2, [r3, #32]
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	f003 031f 	and.w	r3, r3, #31
 8006348:	6879      	ldr	r1, [r7, #4]
 800634a:	fa01 f303 	lsl.w	r3, r1, r3
 800634e:	431a      	orrs	r2, r3
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	621a      	str	r2, [r3, #32]
}
 8006354:	bf00      	nop
 8006356:	371c      	adds	r7, #28
 8006358:	46bd      	mov	sp, r7
 800635a:	bc80      	pop	{r7}
 800635c:	4770      	bx	lr
	...

08006360 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006360:	b480      	push	{r7}
 8006362:	b085      	sub	sp, #20
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
 8006368:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006370:	2b01      	cmp	r3, #1
 8006372:	d101      	bne.n	8006378 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006374:	2302      	movs	r3, #2
 8006376:	e046      	b.n	8006406 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2201      	movs	r2, #1
 800637c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2202      	movs	r2, #2
 8006384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800639e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	68fa      	ldr	r2, [r7, #12]
 80063a6:	4313      	orrs	r3, r2
 80063a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	68fa      	ldr	r2, [r7, #12]
 80063b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a16      	ldr	r2, [pc, #88]	; (8006410 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d00e      	beq.n	80063da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063c4:	d009      	beq.n	80063da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a12      	ldr	r2, [pc, #72]	; (8006414 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d004      	beq.n	80063da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a10      	ldr	r2, [pc, #64]	; (8006418 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d10c      	bne.n	80063f4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	68ba      	ldr	r2, [r7, #8]
 80063e8:	4313      	orrs	r3, r2
 80063ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	68ba      	ldr	r2, [r7, #8]
 80063f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2201      	movs	r2, #1
 80063f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006404:	2300      	movs	r3, #0
}
 8006406:	4618      	mov	r0, r3
 8006408:	3714      	adds	r7, #20
 800640a:	46bd      	mov	sp, r7
 800640c:	bc80      	pop	{r7}
 800640e:	4770      	bx	lr
 8006410:	40012c00 	.word	0x40012c00
 8006414:	40000400 	.word	0x40000400
 8006418:	40000800 	.word	0x40000800

0800641c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800641c:	b480      	push	{r7}
 800641e:	b083      	sub	sp, #12
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006424:	bf00      	nop
 8006426:	370c      	adds	r7, #12
 8006428:	46bd      	mov	sp, r7
 800642a:	bc80      	pop	{r7}
 800642c:	4770      	bx	lr

0800642e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800642e:	b480      	push	{r7}
 8006430:	b083      	sub	sp, #12
 8006432:	af00      	add	r7, sp, #0
 8006434:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006436:	bf00      	nop
 8006438:	370c      	adds	r7, #12
 800643a:	46bd      	mov	sp, r7
 800643c:	bc80      	pop	{r7}
 800643e:	4770      	bx	lr

08006440 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006440:	b084      	sub	sp, #16
 8006442:	b480      	push	{r7}
 8006444:	b083      	sub	sp, #12
 8006446:	af00      	add	r7, sp, #0
 8006448:	6078      	str	r0, [r7, #4]
 800644a:	f107 0014 	add.w	r0, r7, #20
 800644e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006452:	2300      	movs	r3, #0
}
 8006454:	4618      	mov	r0, r3
 8006456:	370c      	adds	r7, #12
 8006458:	46bd      	mov	sp, r7
 800645a:	bc80      	pop	{r7}
 800645c:	b004      	add	sp, #16
 800645e:	4770      	bx	lr

08006460 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006460:	b480      	push	{r7}
 8006462:	b085      	sub	sp, #20
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006470:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006474:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	b29a      	uxth	r2, r3
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006480:	2300      	movs	r3, #0
}
 8006482:	4618      	mov	r0, r3
 8006484:	3714      	adds	r7, #20
 8006486:	46bd      	mov	sp, r7
 8006488:	bc80      	pop	{r7}
 800648a:	4770      	bx	lr

0800648c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800648c:	b480      	push	{r7}
 800648e:	b085      	sub	sp, #20
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006494:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006498:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80064a0:	b29a      	uxth	r2, r3
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	b29b      	uxth	r3, r3
 80064a6:	43db      	mvns	r3, r3
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	4013      	ands	r3, r2
 80064ac:	b29a      	uxth	r2, r3
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80064b4:	2300      	movs	r3, #0
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3714      	adds	r7, #20
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bc80      	pop	{r7}
 80064be:	4770      	bx	lr

080064c0 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b083      	sub	sp, #12
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
 80064c8:	460b      	mov	r3, r1
 80064ca:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80064cc:	2300      	movs	r3, #0
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	370c      	adds	r7, #12
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bc80      	pop	{r7}
 80064d6:	4770      	bx	lr

080064d8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80064d8:	b084      	sub	sp, #16
 80064da:	b480      	push	{r7}
 80064dc:	b083      	sub	sp, #12
 80064de:	af00      	add	r7, sp, #0
 80064e0:	6078      	str	r0, [r7, #4]
 80064e2:	f107 0014 	add.w	r0, r7, #20
 80064e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2201      	movs	r2, #1
 80064ee:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2200      	movs	r2, #0
 80064fe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2200      	movs	r2, #0
 8006506:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800650a:	2300      	movs	r3, #0
}
 800650c:	4618      	mov	r0, r3
 800650e:	370c      	adds	r7, #12
 8006510:	46bd      	mov	sp, r7
 8006512:	bc80      	pop	{r7}
 8006514:	b004      	add	sp, #16
 8006516:	4770      	bx	lr

08006518 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006518:	b480      	push	{r7}
 800651a:	b09b      	sub	sp, #108	; 0x6c
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
 8006520:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006522:	2300      	movs	r3, #0
 8006524:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006528:	687a      	ldr	r2, [r7, #4]
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	781b      	ldrb	r3, [r3, #0]
 800652e:	009b      	lsls	r3, r3, #2
 8006530:	4413      	add	r3, r2
 8006532:	881b      	ldrh	r3, [r3, #0]
 8006534:	b29b      	uxth	r3, r3
 8006536:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800653a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800653e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	78db      	ldrb	r3, [r3, #3]
 8006546:	2b03      	cmp	r3, #3
 8006548:	d81f      	bhi.n	800658a <USB_ActivateEndpoint+0x72>
 800654a:	a201      	add	r2, pc, #4	; (adr r2, 8006550 <USB_ActivateEndpoint+0x38>)
 800654c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006550:	08006561 	.word	0x08006561
 8006554:	0800657d 	.word	0x0800657d
 8006558:	08006593 	.word	0x08006593
 800655c:	0800656f 	.word	0x0800656f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8006560:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006564:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006568:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800656c:	e012      	b.n	8006594 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800656e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006572:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8006576:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800657a:	e00b      	b.n	8006594 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800657c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006580:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006584:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8006588:	e004      	b.n	8006594 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800658a:	2301      	movs	r3, #1
 800658c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8006590:	e000      	b.n	8006594 <USB_ActivateEndpoint+0x7c>
      break;
 8006592:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8006594:	687a      	ldr	r2, [r7, #4]
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	781b      	ldrb	r3, [r3, #0]
 800659a:	009b      	lsls	r3, r3, #2
 800659c:	441a      	add	r2, r3
 800659e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80065a2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80065a6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80065aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80065ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80065b2:	b29b      	uxth	r3, r3
 80065b4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80065b6:	687a      	ldr	r2, [r7, #4]
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	781b      	ldrb	r3, [r3, #0]
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	4413      	add	r3, r2
 80065c0:	881b      	ldrh	r3, [r3, #0]
 80065c2:	b29b      	uxth	r3, r3
 80065c4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80065c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065cc:	b29a      	uxth	r2, r3
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	781b      	ldrb	r3, [r3, #0]
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	4313      	orrs	r3, r2
 80065d6:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80065da:	687a      	ldr	r2, [r7, #4]
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	781b      	ldrb	r3, [r3, #0]
 80065e0:	009b      	lsls	r3, r3, #2
 80065e2:	441a      	add	r2, r3
 80065e4:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80065e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80065ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80065f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80065f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80065f8:	b29b      	uxth	r3, r3
 80065fa:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	7b1b      	ldrb	r3, [r3, #12]
 8006600:	2b00      	cmp	r3, #0
 8006602:	f040 8149 	bne.w	8006898 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	785b      	ldrb	r3, [r3, #1]
 800660a:	2b00      	cmp	r3, #0
 800660c:	f000 8084 	beq.w	8006718 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	617b      	str	r3, [r7, #20]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800661a:	b29b      	uxth	r3, r3
 800661c:	461a      	mov	r2, r3
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	4413      	add	r3, r2
 8006622:	617b      	str	r3, [r7, #20]
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	781b      	ldrb	r3, [r3, #0]
 8006628:	011a      	lsls	r2, r3, #4
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	4413      	add	r3, r2
 800662e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006632:	613b      	str	r3, [r7, #16]
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	88db      	ldrh	r3, [r3, #6]
 8006638:	085b      	lsrs	r3, r3, #1
 800663a:	b29b      	uxth	r3, r3
 800663c:	005b      	lsls	r3, r3, #1
 800663e:	b29a      	uxth	r2, r3
 8006640:	693b      	ldr	r3, [r7, #16]
 8006642:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006644:	687a      	ldr	r2, [r7, #4]
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	781b      	ldrb	r3, [r3, #0]
 800664a:	009b      	lsls	r3, r3, #2
 800664c:	4413      	add	r3, r2
 800664e:	881b      	ldrh	r3, [r3, #0]
 8006650:	81fb      	strh	r3, [r7, #14]
 8006652:	89fb      	ldrh	r3, [r7, #14]
 8006654:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006658:	2b00      	cmp	r3, #0
 800665a:	d01b      	beq.n	8006694 <USB_ActivateEndpoint+0x17c>
 800665c:	687a      	ldr	r2, [r7, #4]
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	781b      	ldrb	r3, [r3, #0]
 8006662:	009b      	lsls	r3, r3, #2
 8006664:	4413      	add	r3, r2
 8006666:	881b      	ldrh	r3, [r3, #0]
 8006668:	b29b      	uxth	r3, r3
 800666a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800666e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006672:	81bb      	strh	r3, [r7, #12]
 8006674:	687a      	ldr	r2, [r7, #4]
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	781b      	ldrb	r3, [r3, #0]
 800667a:	009b      	lsls	r3, r3, #2
 800667c:	441a      	add	r2, r3
 800667e:	89bb      	ldrh	r3, [r7, #12]
 8006680:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006684:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006688:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800668c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006690:	b29b      	uxth	r3, r3
 8006692:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	78db      	ldrb	r3, [r3, #3]
 8006698:	2b01      	cmp	r3, #1
 800669a:	d020      	beq.n	80066de <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800669c:	687a      	ldr	r2, [r7, #4]
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	781b      	ldrb	r3, [r3, #0]
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	4413      	add	r3, r2
 80066a6:	881b      	ldrh	r3, [r3, #0]
 80066a8:	b29b      	uxth	r3, r3
 80066aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066b2:	813b      	strh	r3, [r7, #8]
 80066b4:	893b      	ldrh	r3, [r7, #8]
 80066b6:	f083 0320 	eor.w	r3, r3, #32
 80066ba:	813b      	strh	r3, [r7, #8]
 80066bc:	687a      	ldr	r2, [r7, #4]
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	781b      	ldrb	r3, [r3, #0]
 80066c2:	009b      	lsls	r3, r3, #2
 80066c4:	441a      	add	r2, r3
 80066c6:	893b      	ldrh	r3, [r7, #8]
 80066c8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80066cc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80066d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80066d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066d8:	b29b      	uxth	r3, r3
 80066da:	8013      	strh	r3, [r2, #0]
 80066dc:	e27f      	b.n	8006bde <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80066de:	687a      	ldr	r2, [r7, #4]
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	781b      	ldrb	r3, [r3, #0]
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	4413      	add	r3, r2
 80066e8:	881b      	ldrh	r3, [r3, #0]
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066f4:	817b      	strh	r3, [r7, #10]
 80066f6:	687a      	ldr	r2, [r7, #4]
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	781b      	ldrb	r3, [r3, #0]
 80066fc:	009b      	lsls	r3, r3, #2
 80066fe:	441a      	add	r2, r3
 8006700:	897b      	ldrh	r3, [r7, #10]
 8006702:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006706:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800670a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800670e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006712:	b29b      	uxth	r3, r3
 8006714:	8013      	strh	r3, [r2, #0]
 8006716:	e262      	b.n	8006bde <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006722:	b29b      	uxth	r3, r3
 8006724:	461a      	mov	r2, r3
 8006726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006728:	4413      	add	r3, r2
 800672a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	781b      	ldrb	r3, [r3, #0]
 8006730:	011a      	lsls	r2, r3, #4
 8006732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006734:	4413      	add	r3, r2
 8006736:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800673a:	62bb      	str	r3, [r7, #40]	; 0x28
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	88db      	ldrh	r3, [r3, #6]
 8006740:	085b      	lsrs	r3, r3, #1
 8006742:	b29b      	uxth	r3, r3
 8006744:	005b      	lsls	r3, r3, #1
 8006746:	b29a      	uxth	r2, r3
 8006748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800674a:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	627b      	str	r3, [r7, #36]	; 0x24
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006756:	b29b      	uxth	r3, r3
 8006758:	461a      	mov	r2, r3
 800675a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800675c:	4413      	add	r3, r2
 800675e:	627b      	str	r3, [r7, #36]	; 0x24
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	781b      	ldrb	r3, [r3, #0]
 8006764:	011a      	lsls	r2, r3, #4
 8006766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006768:	4413      	add	r3, r2
 800676a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800676e:	623b      	str	r3, [r7, #32]
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	691b      	ldr	r3, [r3, #16]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d112      	bne.n	800679e <USB_ActivateEndpoint+0x286>
 8006778:	6a3b      	ldr	r3, [r7, #32]
 800677a:	881b      	ldrh	r3, [r3, #0]
 800677c:	b29b      	uxth	r3, r3
 800677e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006782:	b29a      	uxth	r2, r3
 8006784:	6a3b      	ldr	r3, [r7, #32]
 8006786:	801a      	strh	r2, [r3, #0]
 8006788:	6a3b      	ldr	r3, [r7, #32]
 800678a:	881b      	ldrh	r3, [r3, #0]
 800678c:	b29b      	uxth	r3, r3
 800678e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006792:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006796:	b29a      	uxth	r2, r3
 8006798:	6a3b      	ldr	r3, [r7, #32]
 800679a:	801a      	strh	r2, [r3, #0]
 800679c:	e02f      	b.n	80067fe <USB_ActivateEndpoint+0x2e6>
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	691b      	ldr	r3, [r3, #16]
 80067a2:	2b3e      	cmp	r3, #62	; 0x3e
 80067a4:	d813      	bhi.n	80067ce <USB_ActivateEndpoint+0x2b6>
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	691b      	ldr	r3, [r3, #16]
 80067aa:	085b      	lsrs	r3, r3, #1
 80067ac:	663b      	str	r3, [r7, #96]	; 0x60
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	691b      	ldr	r3, [r3, #16]
 80067b2:	f003 0301 	and.w	r3, r3, #1
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d002      	beq.n	80067c0 <USB_ActivateEndpoint+0x2a8>
 80067ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80067bc:	3301      	adds	r3, #1
 80067be:	663b      	str	r3, [r7, #96]	; 0x60
 80067c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80067c2:	b29b      	uxth	r3, r3
 80067c4:	029b      	lsls	r3, r3, #10
 80067c6:	b29a      	uxth	r2, r3
 80067c8:	6a3b      	ldr	r3, [r7, #32]
 80067ca:	801a      	strh	r2, [r3, #0]
 80067cc:	e017      	b.n	80067fe <USB_ActivateEndpoint+0x2e6>
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	691b      	ldr	r3, [r3, #16]
 80067d2:	095b      	lsrs	r3, r3, #5
 80067d4:	663b      	str	r3, [r7, #96]	; 0x60
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	691b      	ldr	r3, [r3, #16]
 80067da:	f003 031f 	and.w	r3, r3, #31
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d102      	bne.n	80067e8 <USB_ActivateEndpoint+0x2d0>
 80067e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80067e4:	3b01      	subs	r3, #1
 80067e6:	663b      	str	r3, [r7, #96]	; 0x60
 80067e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	029b      	lsls	r3, r3, #10
 80067ee:	b29b      	uxth	r3, r3
 80067f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80067f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80067f8:	b29a      	uxth	r2, r3
 80067fa:	6a3b      	ldr	r3, [r7, #32]
 80067fc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80067fe:	687a      	ldr	r2, [r7, #4]
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	781b      	ldrb	r3, [r3, #0]
 8006804:	009b      	lsls	r3, r3, #2
 8006806:	4413      	add	r3, r2
 8006808:	881b      	ldrh	r3, [r3, #0]
 800680a:	83fb      	strh	r3, [r7, #30]
 800680c:	8bfb      	ldrh	r3, [r7, #30]
 800680e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006812:	2b00      	cmp	r3, #0
 8006814:	d01b      	beq.n	800684e <USB_ActivateEndpoint+0x336>
 8006816:	687a      	ldr	r2, [r7, #4]
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	781b      	ldrb	r3, [r3, #0]
 800681c:	009b      	lsls	r3, r3, #2
 800681e:	4413      	add	r3, r2
 8006820:	881b      	ldrh	r3, [r3, #0]
 8006822:	b29b      	uxth	r3, r3
 8006824:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006828:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800682c:	83bb      	strh	r3, [r7, #28]
 800682e:	687a      	ldr	r2, [r7, #4]
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	781b      	ldrb	r3, [r3, #0]
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	441a      	add	r2, r3
 8006838:	8bbb      	ldrh	r3, [r7, #28]
 800683a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800683e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006842:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006846:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800684a:	b29b      	uxth	r3, r3
 800684c:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	781b      	ldrb	r3, [r3, #0]
 8006854:	009b      	lsls	r3, r3, #2
 8006856:	4413      	add	r3, r2
 8006858:	881b      	ldrh	r3, [r3, #0]
 800685a:	b29b      	uxth	r3, r3
 800685c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006860:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006864:	837b      	strh	r3, [r7, #26]
 8006866:	8b7b      	ldrh	r3, [r7, #26]
 8006868:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800686c:	837b      	strh	r3, [r7, #26]
 800686e:	8b7b      	ldrh	r3, [r7, #26]
 8006870:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006874:	837b      	strh	r3, [r7, #26]
 8006876:	687a      	ldr	r2, [r7, #4]
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	781b      	ldrb	r3, [r3, #0]
 800687c:	009b      	lsls	r3, r3, #2
 800687e:	441a      	add	r2, r3
 8006880:	8b7b      	ldrh	r3, [r7, #26]
 8006882:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006886:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800688a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800688e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006892:	b29b      	uxth	r3, r3
 8006894:	8013      	strh	r3, [r2, #0]
 8006896:	e1a2      	b.n	8006bde <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8006898:	687a      	ldr	r2, [r7, #4]
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	781b      	ldrb	r3, [r3, #0]
 800689e:	009b      	lsls	r3, r3, #2
 80068a0:	4413      	add	r3, r2
 80068a2:	881b      	ldrh	r3, [r3, #0]
 80068a4:	b29b      	uxth	r3, r3
 80068a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068ae:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 80068b2:	687a      	ldr	r2, [r7, #4]
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	781b      	ldrb	r3, [r3, #0]
 80068b8:	009b      	lsls	r3, r3, #2
 80068ba:	441a      	add	r2, r3
 80068bc:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80068c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80068c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80068c8:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80068cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068d0:	b29b      	uxth	r3, r3
 80068d2:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	65bb      	str	r3, [r7, #88]	; 0x58
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80068de:	b29b      	uxth	r3, r3
 80068e0:	461a      	mov	r2, r3
 80068e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80068e4:	4413      	add	r3, r2
 80068e6:	65bb      	str	r3, [r7, #88]	; 0x58
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	781b      	ldrb	r3, [r3, #0]
 80068ec:	011a      	lsls	r2, r3, #4
 80068ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80068f0:	4413      	add	r3, r2
 80068f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80068f6:	657b      	str	r3, [r7, #84]	; 0x54
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	891b      	ldrh	r3, [r3, #8]
 80068fc:	085b      	lsrs	r3, r3, #1
 80068fe:	b29b      	uxth	r3, r3
 8006900:	005b      	lsls	r3, r3, #1
 8006902:	b29a      	uxth	r2, r3
 8006904:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006906:	801a      	strh	r2, [r3, #0]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	653b      	str	r3, [r7, #80]	; 0x50
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006912:	b29b      	uxth	r3, r3
 8006914:	461a      	mov	r2, r3
 8006916:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006918:	4413      	add	r3, r2
 800691a:	653b      	str	r3, [r7, #80]	; 0x50
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	781b      	ldrb	r3, [r3, #0]
 8006920:	011a      	lsls	r2, r3, #4
 8006922:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006924:	4413      	add	r3, r2
 8006926:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800692a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	895b      	ldrh	r3, [r3, #10]
 8006930:	085b      	lsrs	r3, r3, #1
 8006932:	b29b      	uxth	r3, r3
 8006934:	005b      	lsls	r3, r3, #1
 8006936:	b29a      	uxth	r2, r3
 8006938:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800693a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	785b      	ldrb	r3, [r3, #1]
 8006940:	2b00      	cmp	r3, #0
 8006942:	f040 8091 	bne.w	8006a68 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006946:	687a      	ldr	r2, [r7, #4]
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	781b      	ldrb	r3, [r3, #0]
 800694c:	009b      	lsls	r3, r3, #2
 800694e:	4413      	add	r3, r2
 8006950:	881b      	ldrh	r3, [r3, #0]
 8006952:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8006954:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8006956:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800695a:	2b00      	cmp	r3, #0
 800695c:	d01b      	beq.n	8006996 <USB_ActivateEndpoint+0x47e>
 800695e:	687a      	ldr	r2, [r7, #4]
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	781b      	ldrb	r3, [r3, #0]
 8006964:	009b      	lsls	r3, r3, #2
 8006966:	4413      	add	r3, r2
 8006968:	881b      	ldrh	r3, [r3, #0]
 800696a:	b29b      	uxth	r3, r3
 800696c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006970:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006974:	877b      	strh	r3, [r7, #58]	; 0x3a
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	781b      	ldrb	r3, [r3, #0]
 800697c:	009b      	lsls	r3, r3, #2
 800697e:	441a      	add	r2, r3
 8006980:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8006982:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006986:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800698a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800698e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006992:	b29b      	uxth	r3, r3
 8006994:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006996:	687a      	ldr	r2, [r7, #4]
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	781b      	ldrb	r3, [r3, #0]
 800699c:	009b      	lsls	r3, r3, #2
 800699e:	4413      	add	r3, r2
 80069a0:	881b      	ldrh	r3, [r3, #0]
 80069a2:	873b      	strh	r3, [r7, #56]	; 0x38
 80069a4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80069a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d01b      	beq.n	80069e6 <USB_ActivateEndpoint+0x4ce>
 80069ae:	687a      	ldr	r2, [r7, #4]
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	781b      	ldrb	r3, [r3, #0]
 80069b4:	009b      	lsls	r3, r3, #2
 80069b6:	4413      	add	r3, r2
 80069b8:	881b      	ldrh	r3, [r3, #0]
 80069ba:	b29b      	uxth	r3, r3
 80069bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069c4:	86fb      	strh	r3, [r7, #54]	; 0x36
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	781b      	ldrb	r3, [r3, #0]
 80069cc:	009b      	lsls	r3, r3, #2
 80069ce:	441a      	add	r2, r3
 80069d0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80069d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80069d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80069da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80069de:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80069e2:	b29b      	uxth	r3, r3
 80069e4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	781b      	ldrb	r3, [r3, #0]
 80069ec:	009b      	lsls	r3, r3, #2
 80069ee:	4413      	add	r3, r2
 80069f0:	881b      	ldrh	r3, [r3, #0]
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069fc:	86bb      	strh	r3, [r7, #52]	; 0x34
 80069fe:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006a00:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006a04:	86bb      	strh	r3, [r7, #52]	; 0x34
 8006a06:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006a08:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006a0c:	86bb      	strh	r3, [r7, #52]	; 0x34
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	781b      	ldrb	r3, [r3, #0]
 8006a14:	009b      	lsls	r3, r3, #2
 8006a16:	441a      	add	r2, r3
 8006a18:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006a1a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006a1e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006a2e:	687a      	ldr	r2, [r7, #4]
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	781b      	ldrb	r3, [r3, #0]
 8006a34:	009b      	lsls	r3, r3, #2
 8006a36:	4413      	add	r3, r2
 8006a38:	881b      	ldrh	r3, [r3, #0]
 8006a3a:	b29b      	uxth	r3, r3
 8006a3c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a44:	867b      	strh	r3, [r7, #50]	; 0x32
 8006a46:	687a      	ldr	r2, [r7, #4]
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	781b      	ldrb	r3, [r3, #0]
 8006a4c:	009b      	lsls	r3, r3, #2
 8006a4e:	441a      	add	r2, r3
 8006a50:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8006a52:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006a56:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a62:	b29b      	uxth	r3, r3
 8006a64:	8013      	strh	r3, [r2, #0]
 8006a66:	e0ba      	b.n	8006bde <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006a68:	687a      	ldr	r2, [r7, #4]
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	4413      	add	r3, r2
 8006a72:	881b      	ldrh	r3, [r3, #0]
 8006a74:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8006a78:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006a7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d01d      	beq.n	8006ac0 <USB_ActivateEndpoint+0x5a8>
 8006a84:	687a      	ldr	r2, [r7, #4]
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	781b      	ldrb	r3, [r3, #0]
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	4413      	add	r3, r2
 8006a8e:	881b      	ldrh	r3, [r3, #0]
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a9a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8006a9e:	687a      	ldr	r2, [r7, #4]
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	781b      	ldrb	r3, [r3, #0]
 8006aa4:	009b      	lsls	r3, r3, #2
 8006aa6:	441a      	add	r2, r3
 8006aa8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006aac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006ab0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006ab4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006ab8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006abc:	b29b      	uxth	r3, r3
 8006abe:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	781b      	ldrb	r3, [r3, #0]
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	4413      	add	r3, r2
 8006aca:	881b      	ldrh	r3, [r3, #0]
 8006acc:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8006ad0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8006ad4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d01d      	beq.n	8006b18 <USB_ActivateEndpoint+0x600>
 8006adc:	687a      	ldr	r2, [r7, #4]
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	781b      	ldrb	r3, [r3, #0]
 8006ae2:	009b      	lsls	r3, r3, #2
 8006ae4:	4413      	add	r3, r2
 8006ae6:	881b      	ldrh	r3, [r3, #0]
 8006ae8:	b29b      	uxth	r3, r3
 8006aea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006aee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006af2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8006af6:	687a      	ldr	r2, [r7, #4]
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	781b      	ldrb	r3, [r3, #0]
 8006afc:	009b      	lsls	r3, r3, #2
 8006afe:	441a      	add	r2, r3
 8006b00:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8006b04:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b08:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b0c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b10:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006b14:	b29b      	uxth	r3, r3
 8006b16:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	78db      	ldrb	r3, [r3, #3]
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d024      	beq.n	8006b6a <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006b20:	687a      	ldr	r2, [r7, #4]
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	781b      	ldrb	r3, [r3, #0]
 8006b26:	009b      	lsls	r3, r3, #2
 8006b28:	4413      	add	r3, r2
 8006b2a:	881b      	ldrh	r3, [r3, #0]
 8006b2c:	b29b      	uxth	r3, r3
 8006b2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b36:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006b3a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006b3e:	f083 0320 	eor.w	r3, r3, #32
 8006b42:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006b46:	687a      	ldr	r2, [r7, #4]
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	781b      	ldrb	r3, [r3, #0]
 8006b4c:	009b      	lsls	r3, r3, #2
 8006b4e:	441a      	add	r2, r3
 8006b50:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006b54:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b58:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b5c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	8013      	strh	r3, [r2, #0]
 8006b68:	e01d      	b.n	8006ba6 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006b6a:	687a      	ldr	r2, [r7, #4]
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	781b      	ldrb	r3, [r3, #0]
 8006b70:	009b      	lsls	r3, r3, #2
 8006b72:	4413      	add	r3, r2
 8006b74:	881b      	ldrh	r3, [r3, #0]
 8006b76:	b29b      	uxth	r3, r3
 8006b78:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b80:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	781b      	ldrb	r3, [r3, #0]
 8006b8a:	009b      	lsls	r3, r3, #2
 8006b8c:	441a      	add	r2, r3
 8006b8e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006b92:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b96:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ba2:	b29b      	uxth	r3, r3
 8006ba4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006ba6:	687a      	ldr	r2, [r7, #4]
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	781b      	ldrb	r3, [r3, #0]
 8006bac:	009b      	lsls	r3, r3, #2
 8006bae:	4413      	add	r3, r2
 8006bb0:	881b      	ldrh	r3, [r3, #0]
 8006bb2:	b29b      	uxth	r3, r3
 8006bb4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006bb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bbc:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8006bbe:	687a      	ldr	r2, [r7, #4]
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	009b      	lsls	r3, r3, #2
 8006bc6:	441a      	add	r2, r3
 8006bc8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8006bca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006bce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006bd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006bd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8006bde:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	376c      	adds	r7, #108	; 0x6c
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bc80      	pop	{r7}
 8006bea:	4770      	bx	lr

08006bec <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b08d      	sub	sp, #52	; 0x34
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
 8006bf4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	7b1b      	ldrb	r3, [r3, #12]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	f040 808e 	bne.w	8006d1c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	785b      	ldrb	r3, [r3, #1]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d044      	beq.n	8006c92 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	781b      	ldrb	r3, [r3, #0]
 8006c0e:	009b      	lsls	r3, r3, #2
 8006c10:	4413      	add	r3, r2
 8006c12:	881b      	ldrh	r3, [r3, #0]
 8006c14:	81bb      	strh	r3, [r7, #12]
 8006c16:	89bb      	ldrh	r3, [r7, #12]
 8006c18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d01b      	beq.n	8006c58 <USB_DeactivateEndpoint+0x6c>
 8006c20:	687a      	ldr	r2, [r7, #4]
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	781b      	ldrb	r3, [r3, #0]
 8006c26:	009b      	lsls	r3, r3, #2
 8006c28:	4413      	add	r3, r2
 8006c2a:	881b      	ldrh	r3, [r3, #0]
 8006c2c:	b29b      	uxth	r3, r3
 8006c2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c36:	817b      	strh	r3, [r7, #10]
 8006c38:	687a      	ldr	r2, [r7, #4]
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	781b      	ldrb	r3, [r3, #0]
 8006c3e:	009b      	lsls	r3, r3, #2
 8006c40:	441a      	add	r2, r3
 8006c42:	897b      	ldrh	r3, [r7, #10]
 8006c44:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c48:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006c4c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c50:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006c54:	b29b      	uxth	r3, r3
 8006c56:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006c58:	687a      	ldr	r2, [r7, #4]
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	781b      	ldrb	r3, [r3, #0]
 8006c5e:	009b      	lsls	r3, r3, #2
 8006c60:	4413      	add	r3, r2
 8006c62:	881b      	ldrh	r3, [r3, #0]
 8006c64:	b29b      	uxth	r3, r3
 8006c66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c6e:	813b      	strh	r3, [r7, #8]
 8006c70:	687a      	ldr	r2, [r7, #4]
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	781b      	ldrb	r3, [r3, #0]
 8006c76:	009b      	lsls	r3, r3, #2
 8006c78:	441a      	add	r2, r3
 8006c7a:	893b      	ldrh	r3, [r7, #8]
 8006c7c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c80:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006c84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	8013      	strh	r3, [r2, #0]
 8006c90:	e192      	b.n	8006fb8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006c92:	687a      	ldr	r2, [r7, #4]
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	781b      	ldrb	r3, [r3, #0]
 8006c98:	009b      	lsls	r3, r3, #2
 8006c9a:	4413      	add	r3, r2
 8006c9c:	881b      	ldrh	r3, [r3, #0]
 8006c9e:	827b      	strh	r3, [r7, #18]
 8006ca0:	8a7b      	ldrh	r3, [r7, #18]
 8006ca2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d01b      	beq.n	8006ce2 <USB_DeactivateEndpoint+0xf6>
 8006caa:	687a      	ldr	r2, [r7, #4]
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	781b      	ldrb	r3, [r3, #0]
 8006cb0:	009b      	lsls	r3, r3, #2
 8006cb2:	4413      	add	r3, r2
 8006cb4:	881b      	ldrh	r3, [r3, #0]
 8006cb6:	b29b      	uxth	r3, r3
 8006cb8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cc0:	823b      	strh	r3, [r7, #16]
 8006cc2:	687a      	ldr	r2, [r7, #4]
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	781b      	ldrb	r3, [r3, #0]
 8006cc8:	009b      	lsls	r3, r3, #2
 8006cca:	441a      	add	r2, r3
 8006ccc:	8a3b      	ldrh	r3, [r7, #16]
 8006cce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006cd2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006cd6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006cda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cde:	b29b      	uxth	r3, r3
 8006ce0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006ce2:	687a      	ldr	r2, [r7, #4]
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	781b      	ldrb	r3, [r3, #0]
 8006ce8:	009b      	lsls	r3, r3, #2
 8006cea:	4413      	add	r3, r2
 8006cec:	881b      	ldrh	r3, [r3, #0]
 8006cee:	b29b      	uxth	r3, r3
 8006cf0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006cf4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cf8:	81fb      	strh	r3, [r7, #14]
 8006cfa:	687a      	ldr	r2, [r7, #4]
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	781b      	ldrb	r3, [r3, #0]
 8006d00:	009b      	lsls	r3, r3, #2
 8006d02:	441a      	add	r2, r3
 8006d04:	89fb      	ldrh	r3, [r7, #14]
 8006d06:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d0a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d16:	b29b      	uxth	r3, r3
 8006d18:	8013      	strh	r3, [r2, #0]
 8006d1a:	e14d      	b.n	8006fb8 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	785b      	ldrb	r3, [r3, #1]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	f040 80a5 	bne.w	8006e70 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006d26:	687a      	ldr	r2, [r7, #4]
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	781b      	ldrb	r3, [r3, #0]
 8006d2c:	009b      	lsls	r3, r3, #2
 8006d2e:	4413      	add	r3, r2
 8006d30:	881b      	ldrh	r3, [r3, #0]
 8006d32:	843b      	strh	r3, [r7, #32]
 8006d34:	8c3b      	ldrh	r3, [r7, #32]
 8006d36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d01b      	beq.n	8006d76 <USB_DeactivateEndpoint+0x18a>
 8006d3e:	687a      	ldr	r2, [r7, #4]
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	781b      	ldrb	r3, [r3, #0]
 8006d44:	009b      	lsls	r3, r3, #2
 8006d46:	4413      	add	r3, r2
 8006d48:	881b      	ldrh	r3, [r3, #0]
 8006d4a:	b29b      	uxth	r3, r3
 8006d4c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d54:	83fb      	strh	r3, [r7, #30]
 8006d56:	687a      	ldr	r2, [r7, #4]
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	781b      	ldrb	r3, [r3, #0]
 8006d5c:	009b      	lsls	r3, r3, #2
 8006d5e:	441a      	add	r2, r3
 8006d60:	8bfb      	ldrh	r3, [r7, #30]
 8006d62:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d66:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d6a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006d6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d72:	b29b      	uxth	r3, r3
 8006d74:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006d76:	687a      	ldr	r2, [r7, #4]
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	781b      	ldrb	r3, [r3, #0]
 8006d7c:	009b      	lsls	r3, r3, #2
 8006d7e:	4413      	add	r3, r2
 8006d80:	881b      	ldrh	r3, [r3, #0]
 8006d82:	83bb      	strh	r3, [r7, #28]
 8006d84:	8bbb      	ldrh	r3, [r7, #28]
 8006d86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d01b      	beq.n	8006dc6 <USB_DeactivateEndpoint+0x1da>
 8006d8e:	687a      	ldr	r2, [r7, #4]
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	781b      	ldrb	r3, [r3, #0]
 8006d94:	009b      	lsls	r3, r3, #2
 8006d96:	4413      	add	r3, r2
 8006d98:	881b      	ldrh	r3, [r3, #0]
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006da0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006da4:	837b      	strh	r3, [r7, #26]
 8006da6:	687a      	ldr	r2, [r7, #4]
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	781b      	ldrb	r3, [r3, #0]
 8006dac:	009b      	lsls	r3, r3, #2
 8006dae:	441a      	add	r2, r3
 8006db0:	8b7b      	ldrh	r3, [r7, #26]
 8006db2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006db6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006dba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006dbe:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006dc6:	687a      	ldr	r2, [r7, #4]
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	781b      	ldrb	r3, [r3, #0]
 8006dcc:	009b      	lsls	r3, r3, #2
 8006dce:	4413      	add	r3, r2
 8006dd0:	881b      	ldrh	r3, [r3, #0]
 8006dd2:	b29b      	uxth	r3, r3
 8006dd4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006dd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ddc:	833b      	strh	r3, [r7, #24]
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	781b      	ldrb	r3, [r3, #0]
 8006de4:	009b      	lsls	r3, r3, #2
 8006de6:	441a      	add	r2, r3
 8006de8:	8b3b      	ldrh	r3, [r7, #24]
 8006dea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006dee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006df2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006df6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006dfe:	687a      	ldr	r2, [r7, #4]
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	781b      	ldrb	r3, [r3, #0]
 8006e04:	009b      	lsls	r3, r3, #2
 8006e06:	4413      	add	r3, r2
 8006e08:	881b      	ldrh	r3, [r3, #0]
 8006e0a:	b29b      	uxth	r3, r3
 8006e0c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e14:	82fb      	strh	r3, [r7, #22]
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	781b      	ldrb	r3, [r3, #0]
 8006e1c:	009b      	lsls	r3, r3, #2
 8006e1e:	441a      	add	r2, r3
 8006e20:	8afb      	ldrh	r3, [r7, #22]
 8006e22:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006e26:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006e2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e32:	b29b      	uxth	r3, r3
 8006e34:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006e36:	687a      	ldr	r2, [r7, #4]
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	781b      	ldrb	r3, [r3, #0]
 8006e3c:	009b      	lsls	r3, r3, #2
 8006e3e:	4413      	add	r3, r2
 8006e40:	881b      	ldrh	r3, [r3, #0]
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e4c:	82bb      	strh	r3, [r7, #20]
 8006e4e:	687a      	ldr	r2, [r7, #4]
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	781b      	ldrb	r3, [r3, #0]
 8006e54:	009b      	lsls	r3, r3, #2
 8006e56:	441a      	add	r2, r3
 8006e58:	8abb      	ldrh	r3, [r7, #20]
 8006e5a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006e5e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006e62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e6a:	b29b      	uxth	r3, r3
 8006e6c:	8013      	strh	r3, [r2, #0]
 8006e6e:	e0a3      	b.n	8006fb8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006e70:	687a      	ldr	r2, [r7, #4]
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	781b      	ldrb	r3, [r3, #0]
 8006e76:	009b      	lsls	r3, r3, #2
 8006e78:	4413      	add	r3, r2
 8006e7a:	881b      	ldrh	r3, [r3, #0]
 8006e7c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8006e7e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006e80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d01b      	beq.n	8006ec0 <USB_DeactivateEndpoint+0x2d4>
 8006e88:	687a      	ldr	r2, [r7, #4]
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	781b      	ldrb	r3, [r3, #0]
 8006e8e:	009b      	lsls	r3, r3, #2
 8006e90:	4413      	add	r3, r2
 8006e92:	881b      	ldrh	r3, [r3, #0]
 8006e94:	b29b      	uxth	r3, r3
 8006e96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e9e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8006ea0:	687a      	ldr	r2, [r7, #4]
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	781b      	ldrb	r3, [r3, #0]
 8006ea6:	009b      	lsls	r3, r3, #2
 8006ea8:	441a      	add	r2, r3
 8006eaa:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006eac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006eb0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006eb4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006eb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ebc:	b29b      	uxth	r3, r3
 8006ebe:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006ec0:	687a      	ldr	r2, [r7, #4]
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	781b      	ldrb	r3, [r3, #0]
 8006ec6:	009b      	lsls	r3, r3, #2
 8006ec8:	4413      	add	r3, r2
 8006eca:	881b      	ldrh	r3, [r3, #0]
 8006ecc:	857b      	strh	r3, [r7, #42]	; 0x2a
 8006ece:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006ed0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d01b      	beq.n	8006f10 <USB_DeactivateEndpoint+0x324>
 8006ed8:	687a      	ldr	r2, [r7, #4]
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	781b      	ldrb	r3, [r3, #0]
 8006ede:	009b      	lsls	r3, r3, #2
 8006ee0:	4413      	add	r3, r2
 8006ee2:	881b      	ldrh	r3, [r3, #0]
 8006ee4:	b29b      	uxth	r3, r3
 8006ee6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006eea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006eee:	853b      	strh	r3, [r7, #40]	; 0x28
 8006ef0:	687a      	ldr	r2, [r7, #4]
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	781b      	ldrb	r3, [r3, #0]
 8006ef6:	009b      	lsls	r3, r3, #2
 8006ef8:	441a      	add	r2, r3
 8006efa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006efc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f00:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f04:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f08:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006f0c:	b29b      	uxth	r3, r3
 8006f0e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006f10:	687a      	ldr	r2, [r7, #4]
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	781b      	ldrb	r3, [r3, #0]
 8006f16:	009b      	lsls	r3, r3, #2
 8006f18:	4413      	add	r3, r2
 8006f1a:	881b      	ldrh	r3, [r3, #0]
 8006f1c:	b29b      	uxth	r3, r3
 8006f1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f26:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006f28:	687a      	ldr	r2, [r7, #4]
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	781b      	ldrb	r3, [r3, #0]
 8006f2e:	009b      	lsls	r3, r3, #2
 8006f30:	441a      	add	r2, r3
 8006f32:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006f34:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f38:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f3c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006f40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006f48:	687a      	ldr	r2, [r7, #4]
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	781b      	ldrb	r3, [r3, #0]
 8006f4e:	009b      	lsls	r3, r3, #2
 8006f50:	4413      	add	r3, r2
 8006f52:	881b      	ldrh	r3, [r3, #0]
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f5e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006f60:	687a      	ldr	r2, [r7, #4]
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	781b      	ldrb	r3, [r3, #0]
 8006f66:	009b      	lsls	r3, r3, #2
 8006f68:	441a      	add	r2, r3
 8006f6a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f6c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f70:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f7c:	b29b      	uxth	r3, r3
 8006f7e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006f80:	687a      	ldr	r2, [r7, #4]
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	781b      	ldrb	r3, [r3, #0]
 8006f86:	009b      	lsls	r3, r3, #2
 8006f88:	4413      	add	r3, r2
 8006f8a:	881b      	ldrh	r3, [r3, #0]
 8006f8c:	b29b      	uxth	r3, r3
 8006f8e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f96:	847b      	strh	r3, [r7, #34]	; 0x22
 8006f98:	687a      	ldr	r2, [r7, #4]
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	781b      	ldrb	r3, [r3, #0]
 8006f9e:	009b      	lsls	r3, r3, #2
 8006fa0:	441a      	add	r2, r3
 8006fa2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006fa4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006fa8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006fac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006fb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fb4:	b29b      	uxth	r3, r3
 8006fb6:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006fb8:	2300      	movs	r3, #0
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3734      	adds	r7, #52	; 0x34
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bc80      	pop	{r7}
 8006fc2:	4770      	bx	lr

08006fc4 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b0c4      	sub	sp, #272	; 0x110
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	1d3b      	adds	r3, r7, #4
 8006fcc:	6018      	str	r0, [r3, #0]
 8006fce:	463b      	mov	r3, r7
 8006fd0:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006fd2:	463b      	mov	r3, r7
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	785b      	ldrb	r3, [r3, #1]
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	f040 8557 	bne.w	8007a8c <USB_EPStartXfer+0xac8>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8006fde:	463b      	mov	r3, r7
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	699a      	ldr	r2, [r3, #24]
 8006fe4:	463b      	mov	r3, r7
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	691b      	ldr	r3, [r3, #16]
 8006fea:	429a      	cmp	r2, r3
 8006fec:	d905      	bls.n	8006ffa <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 8006fee:	463b      	mov	r3, r7
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	691b      	ldr	r3, [r3, #16]
 8006ff4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006ff8:	e004      	b.n	8007004 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8006ffa:	463b      	mov	r3, r7
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	699b      	ldr	r3, [r3, #24]
 8007000:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007004:	463b      	mov	r3, r7
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	7b1b      	ldrb	r3, [r3, #12]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d12c      	bne.n	8007068 <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800700e:	463b      	mov	r3, r7
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	6959      	ldr	r1, [r3, #20]
 8007014:	463b      	mov	r3, r7
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	88da      	ldrh	r2, [r3, #6]
 800701a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800701e:	b29b      	uxth	r3, r3
 8007020:	1d38      	adds	r0, r7, #4
 8007022:	6800      	ldr	r0, [r0, #0]
 8007024:	f001 fa2c 	bl	8008480 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007028:	1d3b      	adds	r3, r7, #4
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	617b      	str	r3, [r7, #20]
 800702e:	1d3b      	adds	r3, r7, #4
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007036:	b29b      	uxth	r3, r3
 8007038:	461a      	mov	r2, r3
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	4413      	add	r3, r2
 800703e:	617b      	str	r3, [r7, #20]
 8007040:	463b      	mov	r3, r7
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	781b      	ldrb	r3, [r3, #0]
 8007046:	011a      	lsls	r2, r3, #4
 8007048:	697b      	ldr	r3, [r7, #20]
 800704a:	4413      	add	r3, r2
 800704c:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8007050:	f107 0310 	add.w	r3, r7, #16
 8007054:	601a      	str	r2, [r3, #0]
 8007056:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800705a:	b29a      	uxth	r2, r3
 800705c:	f107 0310 	add.w	r3, r7, #16
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	801a      	strh	r2, [r3, #0]
 8007064:	f000 bcdd 	b.w	8007a22 <USB_EPStartXfer+0xa5e>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8007068:	463b      	mov	r3, r7
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	78db      	ldrb	r3, [r3, #3]
 800706e:	2b02      	cmp	r3, #2
 8007070:	f040 8347 	bne.w	8007702 <USB_EPStartXfer+0x73e>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8007074:	463b      	mov	r3, r7
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	6a1a      	ldr	r2, [r3, #32]
 800707a:	463b      	mov	r3, r7
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	691b      	ldr	r3, [r3, #16]
 8007080:	429a      	cmp	r2, r3
 8007082:	f240 82eb 	bls.w	800765c <USB_EPStartXfer+0x698>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8007086:	1d3b      	adds	r3, r7, #4
 8007088:	681a      	ldr	r2, [r3, #0]
 800708a:	463b      	mov	r3, r7
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	781b      	ldrb	r3, [r3, #0]
 8007090:	009b      	lsls	r3, r3, #2
 8007092:	4413      	add	r3, r2
 8007094:	881b      	ldrh	r3, [r3, #0]
 8007096:	b29b      	uxth	r3, r3
 8007098:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800709c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070a0:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 80070a4:	1d3b      	adds	r3, r7, #4
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	463b      	mov	r3, r7
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	781b      	ldrb	r3, [r3, #0]
 80070ae:	009b      	lsls	r3, r3, #2
 80070b0:	441a      	add	r2, r3
 80070b2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 80070b6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80070ba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80070be:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80070c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80070ca:	463b      	mov	r3, r7
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	6a1a      	ldr	r2, [r3, #32]
 80070d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80070d4:	1ad2      	subs	r2, r2, r3
 80070d6:	463b      	mov	r3, r7
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80070dc:	1d3b      	adds	r3, r7, #4
 80070de:	681a      	ldr	r2, [r3, #0]
 80070e0:	463b      	mov	r3, r7
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	781b      	ldrb	r3, [r3, #0]
 80070e6:	009b      	lsls	r3, r3, #2
 80070e8:	4413      	add	r3, r2
 80070ea:	881b      	ldrh	r3, [r3, #0]
 80070ec:	b29b      	uxth	r3, r3
 80070ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	f000 8159 	beq.w	80073aa <USB_EPStartXfer+0x3e6>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80070f8:	1d3b      	adds	r3, r7, #4
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	637b      	str	r3, [r7, #52]	; 0x34
 80070fe:	463b      	mov	r3, r7
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	785b      	ldrb	r3, [r3, #1]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d164      	bne.n	80071d2 <USB_EPStartXfer+0x20e>
 8007108:	1d3b      	adds	r3, r7, #4
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800710e:	1d3b      	adds	r3, r7, #4
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007116:	b29b      	uxth	r3, r3
 8007118:	461a      	mov	r2, r3
 800711a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800711c:	4413      	add	r3, r2
 800711e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007120:	463b      	mov	r3, r7
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	781b      	ldrb	r3, [r3, #0]
 8007126:	011a      	lsls	r2, r3, #4
 8007128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800712a:	4413      	add	r3, r2
 800712c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007130:	62bb      	str	r3, [r7, #40]	; 0x28
 8007132:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007136:	2b00      	cmp	r3, #0
 8007138:	d112      	bne.n	8007160 <USB_EPStartXfer+0x19c>
 800713a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800713c:	881b      	ldrh	r3, [r3, #0]
 800713e:	b29b      	uxth	r3, r3
 8007140:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007144:	b29a      	uxth	r2, r3
 8007146:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007148:	801a      	strh	r2, [r3, #0]
 800714a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800714c:	881b      	ldrh	r3, [r3, #0]
 800714e:	b29b      	uxth	r3, r3
 8007150:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007154:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007158:	b29a      	uxth	r2, r3
 800715a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800715c:	801a      	strh	r2, [r3, #0]
 800715e:	e054      	b.n	800720a <USB_EPStartXfer+0x246>
 8007160:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007164:	2b3e      	cmp	r3, #62	; 0x3e
 8007166:	d817      	bhi.n	8007198 <USB_EPStartXfer+0x1d4>
 8007168:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800716c:	085b      	lsrs	r3, r3, #1
 800716e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007172:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007176:	f003 0301 	and.w	r3, r3, #1
 800717a:	2b00      	cmp	r3, #0
 800717c:	d004      	beq.n	8007188 <USB_EPStartXfer+0x1c4>
 800717e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007182:	3301      	adds	r3, #1
 8007184:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007188:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800718c:	b29b      	uxth	r3, r3
 800718e:	029b      	lsls	r3, r3, #10
 8007190:	b29a      	uxth	r2, r3
 8007192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007194:	801a      	strh	r2, [r3, #0]
 8007196:	e038      	b.n	800720a <USB_EPStartXfer+0x246>
 8007198:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800719c:	095b      	lsrs	r3, r3, #5
 800719e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80071a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80071a6:	f003 031f 	and.w	r3, r3, #31
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d104      	bne.n	80071b8 <USB_EPStartXfer+0x1f4>
 80071ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80071b2:	3b01      	subs	r3, #1
 80071b4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80071b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80071bc:	b29b      	uxth	r3, r3
 80071be:	029b      	lsls	r3, r3, #10
 80071c0:	b29b      	uxth	r3, r3
 80071c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071ca:	b29a      	uxth	r2, r3
 80071cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071ce:	801a      	strh	r2, [r3, #0]
 80071d0:	e01b      	b.n	800720a <USB_EPStartXfer+0x246>
 80071d2:	463b      	mov	r3, r7
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	785b      	ldrb	r3, [r3, #1]
 80071d8:	2b01      	cmp	r3, #1
 80071da:	d116      	bne.n	800720a <USB_EPStartXfer+0x246>
 80071dc:	1d3b      	adds	r3, r7, #4
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80071e4:	b29b      	uxth	r3, r3
 80071e6:	461a      	mov	r2, r3
 80071e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071ea:	4413      	add	r3, r2
 80071ec:	637b      	str	r3, [r7, #52]	; 0x34
 80071ee:	463b      	mov	r3, r7
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	781b      	ldrb	r3, [r3, #0]
 80071f4:	011a      	lsls	r2, r3, #4
 80071f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071f8:	4413      	add	r3, r2
 80071fa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80071fe:	633b      	str	r3, [r7, #48]	; 0x30
 8007200:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007204:	b29a      	uxth	r2, r3
 8007206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007208:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800720a:	463b      	mov	r3, r7
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	895b      	ldrh	r3, [r3, #10]
 8007210:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007214:	463b      	mov	r3, r7
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	6959      	ldr	r1, [r3, #20]
 800721a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800721e:	b29b      	uxth	r3, r3
 8007220:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8007224:	1d38      	adds	r0, r7, #4
 8007226:	6800      	ldr	r0, [r0, #0]
 8007228:	f001 f92a 	bl	8008480 <USB_WritePMA>
            ep->xfer_buff += len;
 800722c:	463b      	mov	r3, r7
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	695a      	ldr	r2, [r3, #20]
 8007232:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007236:	441a      	add	r2, r3
 8007238:	463b      	mov	r3, r7
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800723e:	463b      	mov	r3, r7
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	6a1a      	ldr	r2, [r3, #32]
 8007244:	463b      	mov	r3, r7
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	691b      	ldr	r3, [r3, #16]
 800724a:	429a      	cmp	r2, r3
 800724c:	d909      	bls.n	8007262 <USB_EPStartXfer+0x29e>
            {
              ep->xfer_len_db -= len;
 800724e:	463b      	mov	r3, r7
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	6a1a      	ldr	r2, [r3, #32]
 8007254:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007258:	1ad2      	subs	r2, r2, r3
 800725a:	463b      	mov	r3, r7
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	621a      	str	r2, [r3, #32]
 8007260:	e008      	b.n	8007274 <USB_EPStartXfer+0x2b0>
            }
            else
            {
              len = ep->xfer_len_db;
 8007262:	463b      	mov	r3, r7
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	6a1b      	ldr	r3, [r3, #32]
 8007268:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 800726c:	463b      	mov	r3, r7
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	2200      	movs	r2, #0
 8007272:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007274:	463b      	mov	r3, r7
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	785b      	ldrb	r3, [r3, #1]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d164      	bne.n	8007348 <USB_EPStartXfer+0x384>
 800727e:	1d3b      	adds	r3, r7, #4
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	61fb      	str	r3, [r7, #28]
 8007284:	1d3b      	adds	r3, r7, #4
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800728c:	b29b      	uxth	r3, r3
 800728e:	461a      	mov	r2, r3
 8007290:	69fb      	ldr	r3, [r7, #28]
 8007292:	4413      	add	r3, r2
 8007294:	61fb      	str	r3, [r7, #28]
 8007296:	463b      	mov	r3, r7
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	781b      	ldrb	r3, [r3, #0]
 800729c:	011a      	lsls	r2, r3, #4
 800729e:	69fb      	ldr	r3, [r7, #28]
 80072a0:	4413      	add	r3, r2
 80072a2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80072a6:	61bb      	str	r3, [r7, #24]
 80072a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d112      	bne.n	80072d6 <USB_EPStartXfer+0x312>
 80072b0:	69bb      	ldr	r3, [r7, #24]
 80072b2:	881b      	ldrh	r3, [r3, #0]
 80072b4:	b29b      	uxth	r3, r3
 80072b6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80072ba:	b29a      	uxth	r2, r3
 80072bc:	69bb      	ldr	r3, [r7, #24]
 80072be:	801a      	strh	r2, [r3, #0]
 80072c0:	69bb      	ldr	r3, [r7, #24]
 80072c2:	881b      	ldrh	r3, [r3, #0]
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072ce:	b29a      	uxth	r2, r3
 80072d0:	69bb      	ldr	r3, [r7, #24]
 80072d2:	801a      	strh	r2, [r3, #0]
 80072d4:	e057      	b.n	8007386 <USB_EPStartXfer+0x3c2>
 80072d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80072da:	2b3e      	cmp	r3, #62	; 0x3e
 80072dc:	d817      	bhi.n	800730e <USB_EPStartXfer+0x34a>
 80072de:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80072e2:	085b      	lsrs	r3, r3, #1
 80072e4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80072e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80072ec:	f003 0301 	and.w	r3, r3, #1
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d004      	beq.n	80072fe <USB_EPStartXfer+0x33a>
 80072f4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80072f8:	3301      	adds	r3, #1
 80072fa:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80072fe:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007302:	b29b      	uxth	r3, r3
 8007304:	029b      	lsls	r3, r3, #10
 8007306:	b29a      	uxth	r2, r3
 8007308:	69bb      	ldr	r3, [r7, #24]
 800730a:	801a      	strh	r2, [r3, #0]
 800730c:	e03b      	b.n	8007386 <USB_EPStartXfer+0x3c2>
 800730e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007312:	095b      	lsrs	r3, r3, #5
 8007314:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007318:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800731c:	f003 031f 	and.w	r3, r3, #31
 8007320:	2b00      	cmp	r3, #0
 8007322:	d104      	bne.n	800732e <USB_EPStartXfer+0x36a>
 8007324:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007328:	3b01      	subs	r3, #1
 800732a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800732e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007332:	b29b      	uxth	r3, r3
 8007334:	029b      	lsls	r3, r3, #10
 8007336:	b29b      	uxth	r3, r3
 8007338:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800733c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007340:	b29a      	uxth	r2, r3
 8007342:	69bb      	ldr	r3, [r7, #24]
 8007344:	801a      	strh	r2, [r3, #0]
 8007346:	e01e      	b.n	8007386 <USB_EPStartXfer+0x3c2>
 8007348:	463b      	mov	r3, r7
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	785b      	ldrb	r3, [r3, #1]
 800734e:	2b01      	cmp	r3, #1
 8007350:	d119      	bne.n	8007386 <USB_EPStartXfer+0x3c2>
 8007352:	1d3b      	adds	r3, r7, #4
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	627b      	str	r3, [r7, #36]	; 0x24
 8007358:	1d3b      	adds	r3, r7, #4
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007360:	b29b      	uxth	r3, r3
 8007362:	461a      	mov	r2, r3
 8007364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007366:	4413      	add	r3, r2
 8007368:	627b      	str	r3, [r7, #36]	; 0x24
 800736a:	463b      	mov	r3, r7
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	781b      	ldrb	r3, [r3, #0]
 8007370:	011a      	lsls	r2, r3, #4
 8007372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007374:	4413      	add	r3, r2
 8007376:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800737a:	623b      	str	r3, [r7, #32]
 800737c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007380:	b29a      	uxth	r2, r3
 8007382:	6a3b      	ldr	r3, [r7, #32]
 8007384:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007386:	463b      	mov	r3, r7
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	891b      	ldrh	r3, [r3, #8]
 800738c:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007390:	463b      	mov	r3, r7
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	6959      	ldr	r1, [r3, #20]
 8007396:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800739a:	b29b      	uxth	r3, r3
 800739c:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80073a0:	1d38      	adds	r0, r7, #4
 80073a2:	6800      	ldr	r0, [r0, #0]
 80073a4:	f001 f86c 	bl	8008480 <USB_WritePMA>
 80073a8:	e33b      	b.n	8007a22 <USB_EPStartXfer+0xa5e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80073aa:	463b      	mov	r3, r7
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	785b      	ldrb	r3, [r3, #1]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d164      	bne.n	800747e <USB_EPStartXfer+0x4ba>
 80073b4:	1d3b      	adds	r3, r7, #4
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80073ba:	1d3b      	adds	r3, r7, #4
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073c2:	b29b      	uxth	r3, r3
 80073c4:	461a      	mov	r2, r3
 80073c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073c8:	4413      	add	r3, r2
 80073ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80073cc:	463b      	mov	r3, r7
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	781b      	ldrb	r3, [r3, #0]
 80073d2:	011a      	lsls	r2, r3, #4
 80073d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073d6:	4413      	add	r3, r2
 80073d8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80073dc:	64bb      	str	r3, [r7, #72]	; 0x48
 80073de:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d112      	bne.n	800740c <USB_EPStartXfer+0x448>
 80073e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073e8:	881b      	ldrh	r3, [r3, #0]
 80073ea:	b29b      	uxth	r3, r3
 80073ec:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80073f0:	b29a      	uxth	r2, r3
 80073f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073f4:	801a      	strh	r2, [r3, #0]
 80073f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073f8:	881b      	ldrh	r3, [r3, #0]
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007400:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007404:	b29a      	uxth	r2, r3
 8007406:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007408:	801a      	strh	r2, [r3, #0]
 800740a:	e057      	b.n	80074bc <USB_EPStartXfer+0x4f8>
 800740c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007410:	2b3e      	cmp	r3, #62	; 0x3e
 8007412:	d817      	bhi.n	8007444 <USB_EPStartXfer+0x480>
 8007414:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007418:	085b      	lsrs	r3, r3, #1
 800741a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800741e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007422:	f003 0301 	and.w	r3, r3, #1
 8007426:	2b00      	cmp	r3, #0
 8007428:	d004      	beq.n	8007434 <USB_EPStartXfer+0x470>
 800742a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800742e:	3301      	adds	r3, #1
 8007430:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007434:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007438:	b29b      	uxth	r3, r3
 800743a:	029b      	lsls	r3, r3, #10
 800743c:	b29a      	uxth	r2, r3
 800743e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007440:	801a      	strh	r2, [r3, #0]
 8007442:	e03b      	b.n	80074bc <USB_EPStartXfer+0x4f8>
 8007444:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007448:	095b      	lsrs	r3, r3, #5
 800744a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800744e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007452:	f003 031f 	and.w	r3, r3, #31
 8007456:	2b00      	cmp	r3, #0
 8007458:	d104      	bne.n	8007464 <USB_EPStartXfer+0x4a0>
 800745a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800745e:	3b01      	subs	r3, #1
 8007460:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007464:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007468:	b29b      	uxth	r3, r3
 800746a:	029b      	lsls	r3, r3, #10
 800746c:	b29b      	uxth	r3, r3
 800746e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007472:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007476:	b29a      	uxth	r2, r3
 8007478:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800747a:	801a      	strh	r2, [r3, #0]
 800747c:	e01e      	b.n	80074bc <USB_EPStartXfer+0x4f8>
 800747e:	463b      	mov	r3, r7
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	785b      	ldrb	r3, [r3, #1]
 8007484:	2b01      	cmp	r3, #1
 8007486:	d119      	bne.n	80074bc <USB_EPStartXfer+0x4f8>
 8007488:	1d3b      	adds	r3, r7, #4
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	657b      	str	r3, [r7, #84]	; 0x54
 800748e:	1d3b      	adds	r3, r7, #4
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007496:	b29b      	uxth	r3, r3
 8007498:	461a      	mov	r2, r3
 800749a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800749c:	4413      	add	r3, r2
 800749e:	657b      	str	r3, [r7, #84]	; 0x54
 80074a0:	463b      	mov	r3, r7
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	781b      	ldrb	r3, [r3, #0]
 80074a6:	011a      	lsls	r2, r3, #4
 80074a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80074aa:	4413      	add	r3, r2
 80074ac:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80074b0:	653b      	str	r3, [r7, #80]	; 0x50
 80074b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80074b6:	b29a      	uxth	r2, r3
 80074b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074ba:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80074bc:	463b      	mov	r3, r7
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	891b      	ldrh	r3, [r3, #8]
 80074c2:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80074c6:	463b      	mov	r3, r7
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	6959      	ldr	r1, [r3, #20]
 80074cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80074d0:	b29b      	uxth	r3, r3
 80074d2:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80074d6:	1d38      	adds	r0, r7, #4
 80074d8:	6800      	ldr	r0, [r0, #0]
 80074da:	f000 ffd1 	bl	8008480 <USB_WritePMA>
            ep->xfer_buff += len;
 80074de:	463b      	mov	r3, r7
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	695a      	ldr	r2, [r3, #20]
 80074e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80074e8:	441a      	add	r2, r3
 80074ea:	463b      	mov	r3, r7
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80074f0:	463b      	mov	r3, r7
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	6a1a      	ldr	r2, [r3, #32]
 80074f6:	463b      	mov	r3, r7
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	691b      	ldr	r3, [r3, #16]
 80074fc:	429a      	cmp	r2, r3
 80074fe:	d909      	bls.n	8007514 <USB_EPStartXfer+0x550>
            {
              ep->xfer_len_db -= len;
 8007500:	463b      	mov	r3, r7
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	6a1a      	ldr	r2, [r3, #32]
 8007506:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800750a:	1ad2      	subs	r2, r2, r3
 800750c:	463b      	mov	r3, r7
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	621a      	str	r2, [r3, #32]
 8007512:	e008      	b.n	8007526 <USB_EPStartXfer+0x562>
            }
            else
            {
              len = ep->xfer_len_db;
 8007514:	463b      	mov	r3, r7
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	6a1b      	ldr	r3, [r3, #32]
 800751a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 800751e:	463b      	mov	r3, r7
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	2200      	movs	r2, #0
 8007524:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007526:	1d3b      	adds	r3, r7, #4
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	647b      	str	r3, [r7, #68]	; 0x44
 800752c:	463b      	mov	r3, r7
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	785b      	ldrb	r3, [r3, #1]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d164      	bne.n	8007600 <USB_EPStartXfer+0x63c>
 8007536:	1d3b      	adds	r3, r7, #4
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800753c:	1d3b      	adds	r3, r7, #4
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007544:	b29b      	uxth	r3, r3
 8007546:	461a      	mov	r2, r3
 8007548:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800754a:	4413      	add	r3, r2
 800754c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800754e:	463b      	mov	r3, r7
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	781b      	ldrb	r3, [r3, #0]
 8007554:	011a      	lsls	r2, r3, #4
 8007556:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007558:	4413      	add	r3, r2
 800755a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800755e:	63bb      	str	r3, [r7, #56]	; 0x38
 8007560:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007564:	2b00      	cmp	r3, #0
 8007566:	d112      	bne.n	800758e <USB_EPStartXfer+0x5ca>
 8007568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800756a:	881b      	ldrh	r3, [r3, #0]
 800756c:	b29b      	uxth	r3, r3
 800756e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007572:	b29a      	uxth	r2, r3
 8007574:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007576:	801a      	strh	r2, [r3, #0]
 8007578:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800757a:	881b      	ldrh	r3, [r3, #0]
 800757c:	b29b      	uxth	r3, r3
 800757e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007582:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007586:	b29a      	uxth	r2, r3
 8007588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800758a:	801a      	strh	r2, [r3, #0]
 800758c:	e054      	b.n	8007638 <USB_EPStartXfer+0x674>
 800758e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007592:	2b3e      	cmp	r3, #62	; 0x3e
 8007594:	d817      	bhi.n	80075c6 <USB_EPStartXfer+0x602>
 8007596:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800759a:	085b      	lsrs	r3, r3, #1
 800759c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80075a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80075a4:	f003 0301 	and.w	r3, r3, #1
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d004      	beq.n	80075b6 <USB_EPStartXfer+0x5f2>
 80075ac:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80075b0:	3301      	adds	r3, #1
 80075b2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80075b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80075ba:	b29b      	uxth	r3, r3
 80075bc:	029b      	lsls	r3, r3, #10
 80075be:	b29a      	uxth	r2, r3
 80075c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075c2:	801a      	strh	r2, [r3, #0]
 80075c4:	e038      	b.n	8007638 <USB_EPStartXfer+0x674>
 80075c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80075ca:	095b      	lsrs	r3, r3, #5
 80075cc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80075d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80075d4:	f003 031f 	and.w	r3, r3, #31
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d104      	bne.n	80075e6 <USB_EPStartXfer+0x622>
 80075dc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80075e0:	3b01      	subs	r3, #1
 80075e2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80075e6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80075ea:	b29b      	uxth	r3, r3
 80075ec:	029b      	lsls	r3, r3, #10
 80075ee:	b29b      	uxth	r3, r3
 80075f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075f8:	b29a      	uxth	r2, r3
 80075fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075fc:	801a      	strh	r2, [r3, #0]
 80075fe:	e01b      	b.n	8007638 <USB_EPStartXfer+0x674>
 8007600:	463b      	mov	r3, r7
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	785b      	ldrb	r3, [r3, #1]
 8007606:	2b01      	cmp	r3, #1
 8007608:	d116      	bne.n	8007638 <USB_EPStartXfer+0x674>
 800760a:	1d3b      	adds	r3, r7, #4
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007612:	b29b      	uxth	r3, r3
 8007614:	461a      	mov	r2, r3
 8007616:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007618:	4413      	add	r3, r2
 800761a:	647b      	str	r3, [r7, #68]	; 0x44
 800761c:	463b      	mov	r3, r7
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	781b      	ldrb	r3, [r3, #0]
 8007622:	011a      	lsls	r2, r3, #4
 8007624:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007626:	4413      	add	r3, r2
 8007628:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800762c:	643b      	str	r3, [r7, #64]	; 0x40
 800762e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007632:	b29a      	uxth	r2, r3
 8007634:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007636:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007638:	463b      	mov	r3, r7
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	895b      	ldrh	r3, [r3, #10]
 800763e:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007642:	463b      	mov	r3, r7
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	6959      	ldr	r1, [r3, #20]
 8007648:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800764c:	b29b      	uxth	r3, r3
 800764e:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8007652:	1d38      	adds	r0, r7, #4
 8007654:	6800      	ldr	r0, [r0, #0]
 8007656:	f000 ff13 	bl	8008480 <USB_WritePMA>
 800765a:	e1e2      	b.n	8007a22 <USB_EPStartXfer+0xa5e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800765c:	463b      	mov	r3, r7
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	6a1b      	ldr	r3, [r3, #32]
 8007662:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8007666:	1d3b      	adds	r3, r7, #4
 8007668:	681a      	ldr	r2, [r3, #0]
 800766a:	463b      	mov	r3, r7
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	781b      	ldrb	r3, [r3, #0]
 8007670:	009b      	lsls	r3, r3, #2
 8007672:	4413      	add	r3, r2
 8007674:	881b      	ldrh	r3, [r3, #0]
 8007676:	b29b      	uxth	r3, r3
 8007678:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800767c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007680:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8007684:	1d3b      	adds	r3, r7, #4
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	463b      	mov	r3, r7
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	781b      	ldrb	r3, [r3, #0]
 800768e:	009b      	lsls	r3, r3, #2
 8007690:	441a      	add	r2, r3
 8007692:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8007696:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800769a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800769e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80076a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076a6:	b29b      	uxth	r3, r3
 80076a8:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80076aa:	1d3b      	adds	r3, r7, #4
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	663b      	str	r3, [r7, #96]	; 0x60
 80076b0:	1d3b      	adds	r3, r7, #4
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	461a      	mov	r2, r3
 80076bc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80076be:	4413      	add	r3, r2
 80076c0:	663b      	str	r3, [r7, #96]	; 0x60
 80076c2:	463b      	mov	r3, r7
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	781b      	ldrb	r3, [r3, #0]
 80076c8:	011a      	lsls	r2, r3, #4
 80076ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80076cc:	4413      	add	r3, r2
 80076ce:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80076d2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80076d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80076d8:	b29a      	uxth	r2, r3
 80076da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80076dc:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80076de:	463b      	mov	r3, r7
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	891b      	ldrh	r3, [r3, #8]
 80076e4:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80076e8:	463b      	mov	r3, r7
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	6959      	ldr	r1, [r3, #20]
 80076ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80076f2:	b29b      	uxth	r3, r3
 80076f4:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80076f8:	1d38      	adds	r0, r7, #4
 80076fa:	6800      	ldr	r0, [r0, #0]
 80076fc:	f000 fec0 	bl	8008480 <USB_WritePMA>
 8007700:	e18f      	b.n	8007a22 <USB_EPStartXfer+0xa5e>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007702:	1d3b      	adds	r3, r7, #4
 8007704:	681a      	ldr	r2, [r3, #0]
 8007706:	463b      	mov	r3, r7
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	781b      	ldrb	r3, [r3, #0]
 800770c:	009b      	lsls	r3, r3, #2
 800770e:	4413      	add	r3, r2
 8007710:	881b      	ldrh	r3, [r3, #0]
 8007712:	b29b      	uxth	r3, r3
 8007714:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007718:	2b00      	cmp	r3, #0
 800771a:	f000 808f 	beq.w	800783c <USB_EPStartXfer+0x878>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800771e:	1d3b      	adds	r3, r7, #4
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	67bb      	str	r3, [r7, #120]	; 0x78
 8007724:	463b      	mov	r3, r7
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	785b      	ldrb	r3, [r3, #1]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d164      	bne.n	80077f8 <USB_EPStartXfer+0x834>
 800772e:	1d3b      	adds	r3, r7, #4
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	673b      	str	r3, [r7, #112]	; 0x70
 8007734:	1d3b      	adds	r3, r7, #4
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800773c:	b29b      	uxth	r3, r3
 800773e:	461a      	mov	r2, r3
 8007740:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007742:	4413      	add	r3, r2
 8007744:	673b      	str	r3, [r7, #112]	; 0x70
 8007746:	463b      	mov	r3, r7
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	781b      	ldrb	r3, [r3, #0]
 800774c:	011a      	lsls	r2, r3, #4
 800774e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007750:	4413      	add	r3, r2
 8007752:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007756:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007758:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800775c:	2b00      	cmp	r3, #0
 800775e:	d112      	bne.n	8007786 <USB_EPStartXfer+0x7c2>
 8007760:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007762:	881b      	ldrh	r3, [r3, #0]
 8007764:	b29b      	uxth	r3, r3
 8007766:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800776a:	b29a      	uxth	r2, r3
 800776c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800776e:	801a      	strh	r2, [r3, #0]
 8007770:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007772:	881b      	ldrh	r3, [r3, #0]
 8007774:	b29b      	uxth	r3, r3
 8007776:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800777a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800777e:	b29a      	uxth	r2, r3
 8007780:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007782:	801a      	strh	r2, [r3, #0]
 8007784:	e054      	b.n	8007830 <USB_EPStartXfer+0x86c>
 8007786:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800778a:	2b3e      	cmp	r3, #62	; 0x3e
 800778c:	d817      	bhi.n	80077be <USB_EPStartXfer+0x7fa>
 800778e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007792:	085b      	lsrs	r3, r3, #1
 8007794:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007798:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800779c:	f003 0301 	and.w	r3, r3, #1
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d004      	beq.n	80077ae <USB_EPStartXfer+0x7ea>
 80077a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077a8:	3301      	adds	r3, #1
 80077aa:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80077ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	029b      	lsls	r3, r3, #10
 80077b6:	b29a      	uxth	r2, r3
 80077b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077ba:	801a      	strh	r2, [r3, #0]
 80077bc:	e038      	b.n	8007830 <USB_EPStartXfer+0x86c>
 80077be:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80077c2:	095b      	lsrs	r3, r3, #5
 80077c4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80077c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80077cc:	f003 031f 	and.w	r3, r3, #31
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d104      	bne.n	80077de <USB_EPStartXfer+0x81a>
 80077d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077d8:	3b01      	subs	r3, #1
 80077da:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80077de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077e2:	b29b      	uxth	r3, r3
 80077e4:	029b      	lsls	r3, r3, #10
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077f0:	b29a      	uxth	r2, r3
 80077f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077f4:	801a      	strh	r2, [r3, #0]
 80077f6:	e01b      	b.n	8007830 <USB_EPStartXfer+0x86c>
 80077f8:	463b      	mov	r3, r7
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	785b      	ldrb	r3, [r3, #1]
 80077fe:	2b01      	cmp	r3, #1
 8007800:	d116      	bne.n	8007830 <USB_EPStartXfer+0x86c>
 8007802:	1d3b      	adds	r3, r7, #4
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800780a:	b29b      	uxth	r3, r3
 800780c:	461a      	mov	r2, r3
 800780e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007810:	4413      	add	r3, r2
 8007812:	67bb      	str	r3, [r7, #120]	; 0x78
 8007814:	463b      	mov	r3, r7
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	781b      	ldrb	r3, [r3, #0]
 800781a:	011a      	lsls	r2, r3, #4
 800781c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800781e:	4413      	add	r3, r2
 8007820:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007824:	677b      	str	r3, [r7, #116]	; 0x74
 8007826:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800782a:	b29a      	uxth	r2, r3
 800782c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800782e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8007830:	463b      	mov	r3, r7
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	895b      	ldrh	r3, [r3, #10]
 8007836:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
 800783a:	e097      	b.n	800796c <USB_EPStartXfer+0x9a8>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800783c:	463b      	mov	r3, r7
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	785b      	ldrb	r3, [r3, #1]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d168      	bne.n	8007918 <USB_EPStartXfer+0x954>
 8007846:	1d3b      	adds	r3, r7, #4
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800784e:	1d3b      	adds	r3, r7, #4
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007856:	b29b      	uxth	r3, r3
 8007858:	461a      	mov	r2, r3
 800785a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800785e:	4413      	add	r3, r2
 8007860:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007864:	463b      	mov	r3, r7
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	781b      	ldrb	r3, [r3, #0]
 800786a:	011a      	lsls	r2, r3, #4
 800786c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007870:	4413      	add	r3, r2
 8007872:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007876:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007878:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800787c:	2b00      	cmp	r3, #0
 800787e:	d112      	bne.n	80078a6 <USB_EPStartXfer+0x8e2>
 8007880:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007882:	881b      	ldrh	r3, [r3, #0]
 8007884:	b29b      	uxth	r3, r3
 8007886:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800788a:	b29a      	uxth	r2, r3
 800788c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800788e:	801a      	strh	r2, [r3, #0]
 8007890:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007892:	881b      	ldrh	r3, [r3, #0]
 8007894:	b29b      	uxth	r3, r3
 8007896:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800789a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800789e:	b29a      	uxth	r2, r3
 80078a0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80078a2:	801a      	strh	r2, [r3, #0]
 80078a4:	e05d      	b.n	8007962 <USB_EPStartXfer+0x99e>
 80078a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80078aa:	2b3e      	cmp	r3, #62	; 0x3e
 80078ac:	d817      	bhi.n	80078de <USB_EPStartXfer+0x91a>
 80078ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80078b2:	085b      	lsrs	r3, r3, #1
 80078b4:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80078b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80078bc:	f003 0301 	and.w	r3, r3, #1
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d004      	beq.n	80078ce <USB_EPStartXfer+0x90a>
 80078c4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80078c8:	3301      	adds	r3, #1
 80078ca:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80078ce:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	029b      	lsls	r3, r3, #10
 80078d6:	b29a      	uxth	r2, r3
 80078d8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80078da:	801a      	strh	r2, [r3, #0]
 80078dc:	e041      	b.n	8007962 <USB_EPStartXfer+0x99e>
 80078de:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80078e2:	095b      	lsrs	r3, r3, #5
 80078e4:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80078e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80078ec:	f003 031f 	and.w	r3, r3, #31
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d104      	bne.n	80078fe <USB_EPStartXfer+0x93a>
 80078f4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80078f8:	3b01      	subs	r3, #1
 80078fa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80078fe:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007902:	b29b      	uxth	r3, r3
 8007904:	029b      	lsls	r3, r3, #10
 8007906:	b29b      	uxth	r3, r3
 8007908:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800790c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007910:	b29a      	uxth	r2, r3
 8007912:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007914:	801a      	strh	r2, [r3, #0]
 8007916:	e024      	b.n	8007962 <USB_EPStartXfer+0x99e>
 8007918:	463b      	mov	r3, r7
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	785b      	ldrb	r3, [r3, #1]
 800791e:	2b01      	cmp	r3, #1
 8007920:	d11f      	bne.n	8007962 <USB_EPStartXfer+0x99e>
 8007922:	1d3b      	adds	r3, r7, #4
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800792a:	1d3b      	adds	r3, r7, #4
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007932:	b29b      	uxth	r3, r3
 8007934:	461a      	mov	r2, r3
 8007936:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800793a:	4413      	add	r3, r2
 800793c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007940:	463b      	mov	r3, r7
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	781b      	ldrb	r3, [r3, #0]
 8007946:	011a      	lsls	r2, r3, #4
 8007948:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800794c:	4413      	add	r3, r2
 800794e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007952:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007956:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800795a:	b29a      	uxth	r2, r3
 800795c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007960:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007962:	463b      	mov	r3, r7
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	891b      	ldrh	r3, [r3, #8]
 8007968:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800796c:	463b      	mov	r3, r7
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	6959      	ldr	r1, [r3, #20]
 8007972:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007976:	b29b      	uxth	r3, r3
 8007978:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 800797c:	1d38      	adds	r0, r7, #4
 800797e:	6800      	ldr	r0, [r0, #0]
 8007980:	f000 fd7e 	bl	8008480 <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8007984:	463b      	mov	r3, r7
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	785b      	ldrb	r3, [r3, #1]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d122      	bne.n	80079d4 <USB_EPStartXfer+0xa10>
 800798e:	1d3b      	adds	r3, r7, #4
 8007990:	681a      	ldr	r2, [r3, #0]
 8007992:	463b      	mov	r3, r7
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	781b      	ldrb	r3, [r3, #0]
 8007998:	009b      	lsls	r3, r3, #2
 800799a:	4413      	add	r3, r2
 800799c:	881b      	ldrh	r3, [r3, #0]
 800799e:	b29b      	uxth	r3, r3
 80079a0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079a8:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 80079ac:	1d3b      	adds	r3, r7, #4
 80079ae:	681a      	ldr	r2, [r3, #0]
 80079b0:	463b      	mov	r3, r7
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	781b      	ldrb	r3, [r3, #0]
 80079b6:	009b      	lsls	r3, r3, #2
 80079b8:	441a      	add	r2, r3
 80079ba:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 80079be:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80079c2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80079c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80079ca:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80079ce:	b29b      	uxth	r3, r3
 80079d0:	8013      	strh	r3, [r2, #0]
 80079d2:	e026      	b.n	8007a22 <USB_EPStartXfer+0xa5e>
 80079d4:	463b      	mov	r3, r7
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	785b      	ldrb	r3, [r3, #1]
 80079da:	2b01      	cmp	r3, #1
 80079dc:	d121      	bne.n	8007a22 <USB_EPStartXfer+0xa5e>
 80079de:	1d3b      	adds	r3, r7, #4
 80079e0:	681a      	ldr	r2, [r3, #0]
 80079e2:	463b      	mov	r3, r7
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	781b      	ldrb	r3, [r3, #0]
 80079e8:	009b      	lsls	r3, r3, #2
 80079ea:	4413      	add	r3, r2
 80079ec:	881b      	ldrh	r3, [r3, #0]
 80079ee:	b29b      	uxth	r3, r3
 80079f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079f8:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 80079fc:	1d3b      	adds	r3, r7, #4
 80079fe:	681a      	ldr	r2, [r3, #0]
 8007a00:	463b      	mov	r3, r7
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	781b      	ldrb	r3, [r3, #0]
 8007a06:	009b      	lsls	r3, r3, #2
 8007a08:	441a      	add	r2, r3
 8007a0a:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8007a0e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a12:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a16:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007a1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a1e:	b29b      	uxth	r3, r3
 8007a20:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007a22:	1d3b      	adds	r3, r7, #4
 8007a24:	681a      	ldr	r2, [r3, #0]
 8007a26:	463b      	mov	r3, r7
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	781b      	ldrb	r3, [r3, #0]
 8007a2c:	009b      	lsls	r3, r3, #2
 8007a2e:	4413      	add	r3, r2
 8007a30:	881b      	ldrh	r3, [r3, #0]
 8007a32:	b29b      	uxth	r3, r3
 8007a34:	f107 020e 	add.w	r2, r7, #14
 8007a38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a40:	8013      	strh	r3, [r2, #0]
 8007a42:	f107 030e 	add.w	r3, r7, #14
 8007a46:	f107 020e 	add.w	r2, r7, #14
 8007a4a:	8812      	ldrh	r2, [r2, #0]
 8007a4c:	f082 0210 	eor.w	r2, r2, #16
 8007a50:	801a      	strh	r2, [r3, #0]
 8007a52:	f107 030e 	add.w	r3, r7, #14
 8007a56:	f107 020e 	add.w	r2, r7, #14
 8007a5a:	8812      	ldrh	r2, [r2, #0]
 8007a5c:	f082 0220 	eor.w	r2, r2, #32
 8007a60:	801a      	strh	r2, [r3, #0]
 8007a62:	1d3b      	adds	r3, r7, #4
 8007a64:	681a      	ldr	r2, [r3, #0]
 8007a66:	463b      	mov	r3, r7
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	781b      	ldrb	r3, [r3, #0]
 8007a6c:	009b      	lsls	r3, r3, #2
 8007a6e:	441a      	add	r2, r3
 8007a70:	f107 030e 	add.w	r3, r7, #14
 8007a74:	881b      	ldrh	r3, [r3, #0]
 8007a76:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a7a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a86:	b29b      	uxth	r3, r3
 8007a88:	8013      	strh	r3, [r2, #0]
 8007a8a:	e3b5      	b.n	80081f8 <USB_EPStartXfer+0x1234>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007a8c:	463b      	mov	r3, r7
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	7b1b      	ldrb	r3, [r3, #12]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	f040 8090 	bne.w	8007bb8 <USB_EPStartXfer+0xbf4>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007a98:	463b      	mov	r3, r7
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	699a      	ldr	r2, [r3, #24]
 8007a9e:	463b      	mov	r3, r7
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	691b      	ldr	r3, [r3, #16]
 8007aa4:	429a      	cmp	r2, r3
 8007aa6:	d90e      	bls.n	8007ac6 <USB_EPStartXfer+0xb02>
      {
        len = ep->maxpacket;
 8007aa8:	463b      	mov	r3, r7
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	691b      	ldr	r3, [r3, #16]
 8007aae:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len -= len;
 8007ab2:	463b      	mov	r3, r7
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	699a      	ldr	r2, [r3, #24]
 8007ab8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007abc:	1ad2      	subs	r2, r2, r3
 8007abe:	463b      	mov	r3, r7
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	619a      	str	r2, [r3, #24]
 8007ac4:	e008      	b.n	8007ad8 <USB_EPStartXfer+0xb14>
      }
      else
      {
        len = ep->xfer_len;
 8007ac6:	463b      	mov	r3, r7
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	699b      	ldr	r3, [r3, #24]
 8007acc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len = 0U;
 8007ad0:	463b      	mov	r3, r7
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007ad8:	1d3b      	adds	r3, r7, #4
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007ae0:	1d3b      	adds	r3, r7, #4
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ae8:	b29b      	uxth	r3, r3
 8007aea:	461a      	mov	r2, r3
 8007aec:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007af0:	4413      	add	r3, r2
 8007af2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007af6:	463b      	mov	r3, r7
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	781b      	ldrb	r3, [r3, #0]
 8007afc:	011a      	lsls	r2, r3, #4
 8007afe:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007b02:	4413      	add	r3, r2
 8007b04:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007b08:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007b0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d116      	bne.n	8007b42 <USB_EPStartXfer+0xb7e>
 8007b14:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007b18:	881b      	ldrh	r3, [r3, #0]
 8007b1a:	b29b      	uxth	r3, r3
 8007b1c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007b20:	b29a      	uxth	r2, r3
 8007b22:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007b26:	801a      	strh	r2, [r3, #0]
 8007b28:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007b2c:	881b      	ldrh	r3, [r3, #0]
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b38:	b29a      	uxth	r2, r3
 8007b3a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007b3e:	801a      	strh	r2, [r3, #0]
 8007b40:	e32c      	b.n	800819c <USB_EPStartXfer+0x11d8>
 8007b42:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b46:	2b3e      	cmp	r3, #62	; 0x3e
 8007b48:	d818      	bhi.n	8007b7c <USB_EPStartXfer+0xbb8>
 8007b4a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b4e:	085b      	lsrs	r3, r3, #1
 8007b50:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007b54:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b58:	f003 0301 	and.w	r3, r3, #1
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d004      	beq.n	8007b6a <USB_EPStartXfer+0xba6>
 8007b60:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007b64:	3301      	adds	r3, #1
 8007b66:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007b6a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	029b      	lsls	r3, r3, #10
 8007b72:	b29a      	uxth	r2, r3
 8007b74:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007b78:	801a      	strh	r2, [r3, #0]
 8007b7a:	e30f      	b.n	800819c <USB_EPStartXfer+0x11d8>
 8007b7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b80:	095b      	lsrs	r3, r3, #5
 8007b82:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007b86:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b8a:	f003 031f 	and.w	r3, r3, #31
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d104      	bne.n	8007b9c <USB_EPStartXfer+0xbd8>
 8007b92:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007b96:	3b01      	subs	r3, #1
 8007b98:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007b9c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	029b      	lsls	r3, r3, #10
 8007ba4:	b29b      	uxth	r3, r3
 8007ba6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007baa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007bae:	b29a      	uxth	r2, r3
 8007bb0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007bb4:	801a      	strh	r2, [r3, #0]
 8007bb6:	e2f1      	b.n	800819c <USB_EPStartXfer+0x11d8>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007bb8:	463b      	mov	r3, r7
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	78db      	ldrb	r3, [r3, #3]
 8007bbe:	2b02      	cmp	r3, #2
 8007bc0:	f040 818f 	bne.w	8007ee2 <USB_EPStartXfer+0xf1e>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007bc4:	463b      	mov	r3, r7
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	785b      	ldrb	r3, [r3, #1]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d175      	bne.n	8007cba <USB_EPStartXfer+0xcf6>
 8007bce:	1d3b      	adds	r3, r7, #4
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007bd6:	1d3b      	adds	r3, r7, #4
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007bde:	b29b      	uxth	r3, r3
 8007be0:	461a      	mov	r2, r3
 8007be2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007be6:	4413      	add	r3, r2
 8007be8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007bec:	463b      	mov	r3, r7
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	781b      	ldrb	r3, [r3, #0]
 8007bf2:	011a      	lsls	r2, r3, #4
 8007bf4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007bf8:	4413      	add	r3, r2
 8007bfa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007bfe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007c02:	463b      	mov	r3, r7
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	691b      	ldr	r3, [r3, #16]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d116      	bne.n	8007c3a <USB_EPStartXfer+0xc76>
 8007c0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007c10:	881b      	ldrh	r3, [r3, #0]
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007c18:	b29a      	uxth	r2, r3
 8007c1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007c1e:	801a      	strh	r2, [r3, #0]
 8007c20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007c24:	881b      	ldrh	r3, [r3, #0]
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c2c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c30:	b29a      	uxth	r2, r3
 8007c32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007c36:	801a      	strh	r2, [r3, #0]
 8007c38:	e065      	b.n	8007d06 <USB_EPStartXfer+0xd42>
 8007c3a:	463b      	mov	r3, r7
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	691b      	ldr	r3, [r3, #16]
 8007c40:	2b3e      	cmp	r3, #62	; 0x3e
 8007c42:	d81a      	bhi.n	8007c7a <USB_EPStartXfer+0xcb6>
 8007c44:	463b      	mov	r3, r7
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	691b      	ldr	r3, [r3, #16]
 8007c4a:	085b      	lsrs	r3, r3, #1
 8007c4c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007c50:	463b      	mov	r3, r7
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	691b      	ldr	r3, [r3, #16]
 8007c56:	f003 0301 	and.w	r3, r3, #1
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d004      	beq.n	8007c68 <USB_EPStartXfer+0xca4>
 8007c5e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007c62:	3301      	adds	r3, #1
 8007c64:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007c68:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007c6c:	b29b      	uxth	r3, r3
 8007c6e:	029b      	lsls	r3, r3, #10
 8007c70:	b29a      	uxth	r2, r3
 8007c72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007c76:	801a      	strh	r2, [r3, #0]
 8007c78:	e045      	b.n	8007d06 <USB_EPStartXfer+0xd42>
 8007c7a:	463b      	mov	r3, r7
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	691b      	ldr	r3, [r3, #16]
 8007c80:	095b      	lsrs	r3, r3, #5
 8007c82:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007c86:	463b      	mov	r3, r7
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	691b      	ldr	r3, [r3, #16]
 8007c8c:	f003 031f 	and.w	r3, r3, #31
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d104      	bne.n	8007c9e <USB_EPStartXfer+0xcda>
 8007c94:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007c98:	3b01      	subs	r3, #1
 8007c9a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007c9e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007ca2:	b29b      	uxth	r3, r3
 8007ca4:	029b      	lsls	r3, r3, #10
 8007ca6:	b29b      	uxth	r3, r3
 8007ca8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007cac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007cb0:	b29a      	uxth	r2, r3
 8007cb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007cb6:	801a      	strh	r2, [r3, #0]
 8007cb8:	e025      	b.n	8007d06 <USB_EPStartXfer+0xd42>
 8007cba:	463b      	mov	r3, r7
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	785b      	ldrb	r3, [r3, #1]
 8007cc0:	2b01      	cmp	r3, #1
 8007cc2:	d120      	bne.n	8007d06 <USB_EPStartXfer+0xd42>
 8007cc4:	1d3b      	adds	r3, r7, #4
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007ccc:	1d3b      	adds	r3, r7, #4
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007cd4:	b29b      	uxth	r3, r3
 8007cd6:	461a      	mov	r2, r3
 8007cd8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007cdc:	4413      	add	r3, r2
 8007cde:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007ce2:	463b      	mov	r3, r7
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	781b      	ldrb	r3, [r3, #0]
 8007ce8:	011a      	lsls	r2, r3, #4
 8007cea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007cee:	4413      	add	r3, r2
 8007cf0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007cf4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007cf8:	463b      	mov	r3, r7
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	691b      	ldr	r3, [r3, #16]
 8007cfe:	b29a      	uxth	r2, r3
 8007d00:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007d04:	801a      	strh	r2, [r3, #0]
 8007d06:	1d3b      	adds	r3, r7, #4
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007d0e:	463b      	mov	r3, r7
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	785b      	ldrb	r3, [r3, #1]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d175      	bne.n	8007e04 <USB_EPStartXfer+0xe40>
 8007d18:	1d3b      	adds	r3, r7, #4
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007d20:	1d3b      	adds	r3, r7, #4
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007d28:	b29b      	uxth	r3, r3
 8007d2a:	461a      	mov	r2, r3
 8007d2c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007d30:	4413      	add	r3, r2
 8007d32:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007d36:	463b      	mov	r3, r7
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	781b      	ldrb	r3, [r3, #0]
 8007d3c:	011a      	lsls	r2, r3, #4
 8007d3e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007d42:	4413      	add	r3, r2
 8007d44:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007d48:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007d4c:	463b      	mov	r3, r7
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	691b      	ldr	r3, [r3, #16]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d116      	bne.n	8007d84 <USB_EPStartXfer+0xdc0>
 8007d56:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007d5a:	881b      	ldrh	r3, [r3, #0]
 8007d5c:	b29b      	uxth	r3, r3
 8007d5e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007d62:	b29a      	uxth	r2, r3
 8007d64:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007d68:	801a      	strh	r2, [r3, #0]
 8007d6a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007d6e:	881b      	ldrh	r3, [r3, #0]
 8007d70:	b29b      	uxth	r3, r3
 8007d72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d7a:	b29a      	uxth	r2, r3
 8007d7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007d80:	801a      	strh	r2, [r3, #0]
 8007d82:	e061      	b.n	8007e48 <USB_EPStartXfer+0xe84>
 8007d84:	463b      	mov	r3, r7
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	691b      	ldr	r3, [r3, #16]
 8007d8a:	2b3e      	cmp	r3, #62	; 0x3e
 8007d8c:	d81a      	bhi.n	8007dc4 <USB_EPStartXfer+0xe00>
 8007d8e:	463b      	mov	r3, r7
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	691b      	ldr	r3, [r3, #16]
 8007d94:	085b      	lsrs	r3, r3, #1
 8007d96:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007d9a:	463b      	mov	r3, r7
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	691b      	ldr	r3, [r3, #16]
 8007da0:	f003 0301 	and.w	r3, r3, #1
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d004      	beq.n	8007db2 <USB_EPStartXfer+0xdee>
 8007da8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dac:	3301      	adds	r3, #1
 8007dae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007db2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007db6:	b29b      	uxth	r3, r3
 8007db8:	029b      	lsls	r3, r3, #10
 8007dba:	b29a      	uxth	r2, r3
 8007dbc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007dc0:	801a      	strh	r2, [r3, #0]
 8007dc2:	e041      	b.n	8007e48 <USB_EPStartXfer+0xe84>
 8007dc4:	463b      	mov	r3, r7
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	691b      	ldr	r3, [r3, #16]
 8007dca:	095b      	lsrs	r3, r3, #5
 8007dcc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007dd0:	463b      	mov	r3, r7
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	691b      	ldr	r3, [r3, #16]
 8007dd6:	f003 031f 	and.w	r3, r3, #31
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d104      	bne.n	8007de8 <USB_EPStartXfer+0xe24>
 8007dde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007de2:	3b01      	subs	r3, #1
 8007de4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007de8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dec:	b29b      	uxth	r3, r3
 8007dee:	029b      	lsls	r3, r3, #10
 8007df0:	b29b      	uxth	r3, r3
 8007df2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007df6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007dfa:	b29a      	uxth	r2, r3
 8007dfc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007e00:	801a      	strh	r2, [r3, #0]
 8007e02:	e021      	b.n	8007e48 <USB_EPStartXfer+0xe84>
 8007e04:	463b      	mov	r3, r7
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	785b      	ldrb	r3, [r3, #1]
 8007e0a:	2b01      	cmp	r3, #1
 8007e0c:	d11c      	bne.n	8007e48 <USB_EPStartXfer+0xe84>
 8007e0e:	1d3b      	adds	r3, r7, #4
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007e16:	b29b      	uxth	r3, r3
 8007e18:	461a      	mov	r2, r3
 8007e1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007e1e:	4413      	add	r3, r2
 8007e20:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007e24:	463b      	mov	r3, r7
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	781b      	ldrb	r3, [r3, #0]
 8007e2a:	011a      	lsls	r2, r3, #4
 8007e2c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007e30:	4413      	add	r3, r2
 8007e32:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007e36:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8007e3a:	463b      	mov	r3, r7
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	691b      	ldr	r3, [r3, #16]
 8007e40:	b29a      	uxth	r2, r3
 8007e42:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8007e46:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007e48:	463b      	mov	r3, r7
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	69db      	ldr	r3, [r3, #28]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	f000 81a4 	beq.w	800819c <USB_EPStartXfer+0x11d8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007e54:	1d3b      	adds	r3, r7, #4
 8007e56:	681a      	ldr	r2, [r3, #0]
 8007e58:	463b      	mov	r3, r7
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	781b      	ldrb	r3, [r3, #0]
 8007e5e:	009b      	lsls	r3, r3, #2
 8007e60:	4413      	add	r3, r2
 8007e62:	881b      	ldrh	r3, [r3, #0]
 8007e64:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007e68:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8007e6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d005      	beq.n	8007e80 <USB_EPStartXfer+0xebc>
 8007e74:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8007e78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d10d      	bne.n	8007e9c <USB_EPStartXfer+0xed8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007e80:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8007e84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	f040 8187 	bne.w	800819c <USB_EPStartXfer+0x11d8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007e8e:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8007e92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	f040 8180 	bne.w	800819c <USB_EPStartXfer+0x11d8>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8007e9c:	1d3b      	adds	r3, r7, #4
 8007e9e:	681a      	ldr	r2, [r3, #0]
 8007ea0:	463b      	mov	r3, r7
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	781b      	ldrb	r3, [r3, #0]
 8007ea6:	009b      	lsls	r3, r3, #2
 8007ea8:	4413      	add	r3, r2
 8007eaa:	881b      	ldrh	r3, [r3, #0]
 8007eac:	b29b      	uxth	r3, r3
 8007eae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007eb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007eb6:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 8007eba:	1d3b      	adds	r3, r7, #4
 8007ebc:	681a      	ldr	r2, [r3, #0]
 8007ebe:	463b      	mov	r3, r7
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	781b      	ldrb	r3, [r3, #0]
 8007ec4:	009b      	lsls	r3, r3, #2
 8007ec6:	441a      	add	r2, r3
 8007ec8:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8007ecc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ed0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ed4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ed8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	8013      	strh	r3, [r2, #0]
 8007ee0:	e15c      	b.n	800819c <USB_EPStartXfer+0x11d8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8007ee2:	463b      	mov	r3, r7
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	78db      	ldrb	r3, [r3, #3]
 8007ee8:	2b01      	cmp	r3, #1
 8007eea:	f040 8155 	bne.w	8008198 <USB_EPStartXfer+0x11d4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8007eee:	463b      	mov	r3, r7
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	699a      	ldr	r2, [r3, #24]
 8007ef4:	463b      	mov	r3, r7
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	691b      	ldr	r3, [r3, #16]
 8007efa:	429a      	cmp	r2, r3
 8007efc:	d90e      	bls.n	8007f1c <USB_EPStartXfer+0xf58>
        {
          len = ep->maxpacket;
 8007efe:	463b      	mov	r3, r7
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	691b      	ldr	r3, [r3, #16]
 8007f04:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len -= len;
 8007f08:	463b      	mov	r3, r7
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	699a      	ldr	r2, [r3, #24]
 8007f0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007f12:	1ad2      	subs	r2, r2, r3
 8007f14:	463b      	mov	r3, r7
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	619a      	str	r2, [r3, #24]
 8007f1a:	e008      	b.n	8007f2e <USB_EPStartXfer+0xf6a>
        }
        else
        {
          len = ep->xfer_len;
 8007f1c:	463b      	mov	r3, r7
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	699b      	ldr	r3, [r3, #24]
 8007f22:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len = 0U;
 8007f26:	463b      	mov	r3, r7
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007f2e:	463b      	mov	r3, r7
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	785b      	ldrb	r3, [r3, #1]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d16f      	bne.n	8008018 <USB_EPStartXfer+0x1054>
 8007f38:	1d3b      	adds	r3, r7, #4
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007f40:	1d3b      	adds	r3, r7, #4
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007f48:	b29b      	uxth	r3, r3
 8007f4a:	461a      	mov	r2, r3
 8007f4c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8007f50:	4413      	add	r3, r2
 8007f52:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007f56:	463b      	mov	r3, r7
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	781b      	ldrb	r3, [r3, #0]
 8007f5c:	011a      	lsls	r2, r3, #4
 8007f5e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8007f62:	4413      	add	r3, r2
 8007f64:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007f68:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007f6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d116      	bne.n	8007fa2 <USB_EPStartXfer+0xfde>
 8007f74:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007f78:	881b      	ldrh	r3, [r3, #0]
 8007f7a:	b29b      	uxth	r3, r3
 8007f7c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007f80:	b29a      	uxth	r2, r3
 8007f82:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007f86:	801a      	strh	r2, [r3, #0]
 8007f88:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007f8c:	881b      	ldrh	r3, [r3, #0]
 8007f8e:	b29b      	uxth	r3, r3
 8007f90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f98:	b29a      	uxth	r2, r3
 8007f9a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007f9e:	801a      	strh	r2, [r3, #0]
 8007fa0:	e05f      	b.n	8008062 <USB_EPStartXfer+0x109e>
 8007fa2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007fa6:	2b3e      	cmp	r3, #62	; 0x3e
 8007fa8:	d818      	bhi.n	8007fdc <USB_EPStartXfer+0x1018>
 8007faa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007fae:	085b      	lsrs	r3, r3, #1
 8007fb0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007fb4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007fb8:	f003 0301 	and.w	r3, r3, #1
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d004      	beq.n	8007fca <USB_EPStartXfer+0x1006>
 8007fc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007fc4:	3301      	adds	r3, #1
 8007fc6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007fca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007fce:	b29b      	uxth	r3, r3
 8007fd0:	029b      	lsls	r3, r3, #10
 8007fd2:	b29a      	uxth	r2, r3
 8007fd4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007fd8:	801a      	strh	r2, [r3, #0]
 8007fda:	e042      	b.n	8008062 <USB_EPStartXfer+0x109e>
 8007fdc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007fe0:	095b      	lsrs	r3, r3, #5
 8007fe2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007fe6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007fea:	f003 031f 	and.w	r3, r3, #31
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d104      	bne.n	8007ffc <USB_EPStartXfer+0x1038>
 8007ff2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ff6:	3b01      	subs	r3, #1
 8007ff8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007ffc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008000:	b29b      	uxth	r3, r3
 8008002:	029b      	lsls	r3, r3, #10
 8008004:	b29b      	uxth	r3, r3
 8008006:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800800a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800800e:	b29a      	uxth	r2, r3
 8008010:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008014:	801a      	strh	r2, [r3, #0]
 8008016:	e024      	b.n	8008062 <USB_EPStartXfer+0x109e>
 8008018:	463b      	mov	r3, r7
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	785b      	ldrb	r3, [r3, #1]
 800801e:	2b01      	cmp	r3, #1
 8008020:	d11f      	bne.n	8008062 <USB_EPStartXfer+0x109e>
 8008022:	1d3b      	adds	r3, r7, #4
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800802a:	1d3b      	adds	r3, r7, #4
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008032:	b29b      	uxth	r3, r3
 8008034:	461a      	mov	r2, r3
 8008036:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800803a:	4413      	add	r3, r2
 800803c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008040:	463b      	mov	r3, r7
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	781b      	ldrb	r3, [r3, #0]
 8008046:	011a      	lsls	r2, r3, #4
 8008048:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800804c:	4413      	add	r3, r2
 800804e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008052:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8008056:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800805a:	b29a      	uxth	r2, r3
 800805c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008060:	801a      	strh	r2, [r3, #0]
 8008062:	1d3b      	adds	r3, r7, #4
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800806a:	463b      	mov	r3, r7
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	785b      	ldrb	r3, [r3, #1]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d16f      	bne.n	8008154 <USB_EPStartXfer+0x1190>
 8008074:	1d3b      	adds	r3, r7, #4
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800807c:	1d3b      	adds	r3, r7, #4
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008084:	b29b      	uxth	r3, r3
 8008086:	461a      	mov	r2, r3
 8008088:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800808c:	4413      	add	r3, r2
 800808e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008092:	463b      	mov	r3, r7
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	781b      	ldrb	r3, [r3, #0]
 8008098:	011a      	lsls	r2, r3, #4
 800809a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800809e:	4413      	add	r3, r2
 80080a0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80080a4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80080a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d116      	bne.n	80080de <USB_EPStartXfer+0x111a>
 80080b0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80080b4:	881b      	ldrh	r3, [r3, #0]
 80080b6:	b29b      	uxth	r3, r3
 80080b8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80080bc:	b29a      	uxth	r2, r3
 80080be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80080c2:	801a      	strh	r2, [r3, #0]
 80080c4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80080c8:	881b      	ldrh	r3, [r3, #0]
 80080ca:	b29b      	uxth	r3, r3
 80080cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80080d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80080d4:	b29a      	uxth	r2, r3
 80080d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80080da:	801a      	strh	r2, [r3, #0]
 80080dc:	e05e      	b.n	800819c <USB_EPStartXfer+0x11d8>
 80080de:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80080e2:	2b3e      	cmp	r3, #62	; 0x3e
 80080e4:	d818      	bhi.n	8008118 <USB_EPStartXfer+0x1154>
 80080e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80080ea:	085b      	lsrs	r3, r3, #1
 80080ec:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80080f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80080f4:	f003 0301 	and.w	r3, r3, #1
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d004      	beq.n	8008106 <USB_EPStartXfer+0x1142>
 80080fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008100:	3301      	adds	r3, #1
 8008102:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008106:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800810a:	b29b      	uxth	r3, r3
 800810c:	029b      	lsls	r3, r3, #10
 800810e:	b29a      	uxth	r2, r3
 8008110:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008114:	801a      	strh	r2, [r3, #0]
 8008116:	e041      	b.n	800819c <USB_EPStartXfer+0x11d8>
 8008118:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800811c:	095b      	lsrs	r3, r3, #5
 800811e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008122:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008126:	f003 031f 	and.w	r3, r3, #31
 800812a:	2b00      	cmp	r3, #0
 800812c:	d104      	bne.n	8008138 <USB_EPStartXfer+0x1174>
 800812e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008132:	3b01      	subs	r3, #1
 8008134:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008138:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800813c:	b29b      	uxth	r3, r3
 800813e:	029b      	lsls	r3, r3, #10
 8008140:	b29b      	uxth	r3, r3
 8008142:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008146:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800814a:	b29a      	uxth	r2, r3
 800814c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008150:	801a      	strh	r2, [r3, #0]
 8008152:	e023      	b.n	800819c <USB_EPStartXfer+0x11d8>
 8008154:	463b      	mov	r3, r7
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	785b      	ldrb	r3, [r3, #1]
 800815a:	2b01      	cmp	r3, #1
 800815c:	d11e      	bne.n	800819c <USB_EPStartXfer+0x11d8>
 800815e:	1d3b      	adds	r3, r7, #4
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008166:	b29b      	uxth	r3, r3
 8008168:	461a      	mov	r2, r3
 800816a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800816e:	4413      	add	r3, r2
 8008170:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008174:	463b      	mov	r3, r7
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	781b      	ldrb	r3, [r3, #0]
 800817a:	011a      	lsls	r2, r3, #4
 800817c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008180:	4413      	add	r3, r2
 8008182:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008186:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800818a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800818e:	b29a      	uxth	r2, r3
 8008190:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008194:	801a      	strh	r2, [r3, #0]
 8008196:	e001      	b.n	800819c <USB_EPStartXfer+0x11d8>
      }
      else
      {
        return HAL_ERROR;
 8008198:	2301      	movs	r3, #1
 800819a:	e02e      	b.n	80081fa <USB_EPStartXfer+0x1236>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800819c:	1d3b      	adds	r3, r7, #4
 800819e:	681a      	ldr	r2, [r3, #0]
 80081a0:	463b      	mov	r3, r7
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	781b      	ldrb	r3, [r3, #0]
 80081a6:	009b      	lsls	r3, r3, #2
 80081a8:	4413      	add	r3, r2
 80081aa:	881b      	ldrh	r3, [r3, #0]
 80081ac:	b29b      	uxth	r3, r3
 80081ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80081b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081b6:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 80081ba:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80081be:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80081c2:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 80081c6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80081ca:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80081ce:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 80081d2:	1d3b      	adds	r3, r7, #4
 80081d4:	681a      	ldr	r2, [r3, #0]
 80081d6:	463b      	mov	r3, r7
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	781b      	ldrb	r3, [r3, #0]
 80081dc:	009b      	lsls	r3, r3, #2
 80081de:	441a      	add	r2, r3
 80081e0:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80081e4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80081e8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80081ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081f4:	b29b      	uxth	r3, r3
 80081f6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80081f8:	2300      	movs	r3, #0
}
 80081fa:	4618      	mov	r0, r3
 80081fc:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8008200:	46bd      	mov	sp, r7
 8008202:	bd80      	pop	{r7, pc}

08008204 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008204:	b480      	push	{r7}
 8008206:	b085      	sub	sp, #20
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
 800820c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	785b      	ldrb	r3, [r3, #1]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d020      	beq.n	8008258 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8008216:	687a      	ldr	r2, [r7, #4]
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	781b      	ldrb	r3, [r3, #0]
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	4413      	add	r3, r2
 8008220:	881b      	ldrh	r3, [r3, #0]
 8008222:	b29b      	uxth	r3, r3
 8008224:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008228:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800822c:	81bb      	strh	r3, [r7, #12]
 800822e:	89bb      	ldrh	r3, [r7, #12]
 8008230:	f083 0310 	eor.w	r3, r3, #16
 8008234:	81bb      	strh	r3, [r7, #12]
 8008236:	687a      	ldr	r2, [r7, #4]
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	781b      	ldrb	r3, [r3, #0]
 800823c:	009b      	lsls	r3, r3, #2
 800823e:	441a      	add	r2, r3
 8008240:	89bb      	ldrh	r3, [r7, #12]
 8008242:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008246:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800824a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800824e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008252:	b29b      	uxth	r3, r3
 8008254:	8013      	strh	r3, [r2, #0]
 8008256:	e01f      	b.n	8008298 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8008258:	687a      	ldr	r2, [r7, #4]
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	781b      	ldrb	r3, [r3, #0]
 800825e:	009b      	lsls	r3, r3, #2
 8008260:	4413      	add	r3, r2
 8008262:	881b      	ldrh	r3, [r3, #0]
 8008264:	b29b      	uxth	r3, r3
 8008266:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800826a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800826e:	81fb      	strh	r3, [r7, #14]
 8008270:	89fb      	ldrh	r3, [r7, #14]
 8008272:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008276:	81fb      	strh	r3, [r7, #14]
 8008278:	687a      	ldr	r2, [r7, #4]
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	781b      	ldrb	r3, [r3, #0]
 800827e:	009b      	lsls	r3, r3, #2
 8008280:	441a      	add	r2, r3
 8008282:	89fb      	ldrh	r3, [r7, #14]
 8008284:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008288:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800828c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008290:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008294:	b29b      	uxth	r3, r3
 8008296:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008298:	2300      	movs	r3, #0
}
 800829a:	4618      	mov	r0, r3
 800829c:	3714      	adds	r7, #20
 800829e:	46bd      	mov	sp, r7
 80082a0:	bc80      	pop	{r7}
 80082a2:	4770      	bx	lr

080082a4 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80082a4:	b480      	push	{r7}
 80082a6:	b087      	sub	sp, #28
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
 80082ac:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	7b1b      	ldrb	r3, [r3, #12]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	f040 809d 	bne.w	80083f2 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	785b      	ldrb	r3, [r3, #1]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d04c      	beq.n	800835a <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	781b      	ldrb	r3, [r3, #0]
 80082c6:	009b      	lsls	r3, r3, #2
 80082c8:	4413      	add	r3, r2
 80082ca:	881b      	ldrh	r3, [r3, #0]
 80082cc:	823b      	strh	r3, [r7, #16]
 80082ce:	8a3b      	ldrh	r3, [r7, #16]
 80082d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d01b      	beq.n	8008310 <USB_EPClearStall+0x6c>
 80082d8:	687a      	ldr	r2, [r7, #4]
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	781b      	ldrb	r3, [r3, #0]
 80082de:	009b      	lsls	r3, r3, #2
 80082e0:	4413      	add	r3, r2
 80082e2:	881b      	ldrh	r3, [r3, #0]
 80082e4:	b29b      	uxth	r3, r3
 80082e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80082ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082ee:	81fb      	strh	r3, [r7, #14]
 80082f0:	687a      	ldr	r2, [r7, #4]
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	781b      	ldrb	r3, [r3, #0]
 80082f6:	009b      	lsls	r3, r3, #2
 80082f8:	441a      	add	r2, r3
 80082fa:	89fb      	ldrh	r3, [r7, #14]
 80082fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008300:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008304:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008308:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800830c:	b29b      	uxth	r3, r3
 800830e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	78db      	ldrb	r3, [r3, #3]
 8008314:	2b01      	cmp	r3, #1
 8008316:	d06c      	beq.n	80083f2 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008318:	687a      	ldr	r2, [r7, #4]
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	781b      	ldrb	r3, [r3, #0]
 800831e:	009b      	lsls	r3, r3, #2
 8008320:	4413      	add	r3, r2
 8008322:	881b      	ldrh	r3, [r3, #0]
 8008324:	b29b      	uxth	r3, r3
 8008326:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800832a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800832e:	81bb      	strh	r3, [r7, #12]
 8008330:	89bb      	ldrh	r3, [r7, #12]
 8008332:	f083 0320 	eor.w	r3, r3, #32
 8008336:	81bb      	strh	r3, [r7, #12]
 8008338:	687a      	ldr	r2, [r7, #4]
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	781b      	ldrb	r3, [r3, #0]
 800833e:	009b      	lsls	r3, r3, #2
 8008340:	441a      	add	r2, r3
 8008342:	89bb      	ldrh	r3, [r7, #12]
 8008344:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008348:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800834c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008350:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008354:	b29b      	uxth	r3, r3
 8008356:	8013      	strh	r3, [r2, #0]
 8008358:	e04b      	b.n	80083f2 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800835a:	687a      	ldr	r2, [r7, #4]
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	781b      	ldrb	r3, [r3, #0]
 8008360:	009b      	lsls	r3, r3, #2
 8008362:	4413      	add	r3, r2
 8008364:	881b      	ldrh	r3, [r3, #0]
 8008366:	82fb      	strh	r3, [r7, #22]
 8008368:	8afb      	ldrh	r3, [r7, #22]
 800836a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800836e:	2b00      	cmp	r3, #0
 8008370:	d01b      	beq.n	80083aa <USB_EPClearStall+0x106>
 8008372:	687a      	ldr	r2, [r7, #4]
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	781b      	ldrb	r3, [r3, #0]
 8008378:	009b      	lsls	r3, r3, #2
 800837a:	4413      	add	r3, r2
 800837c:	881b      	ldrh	r3, [r3, #0]
 800837e:	b29b      	uxth	r3, r3
 8008380:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008384:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008388:	82bb      	strh	r3, [r7, #20]
 800838a:	687a      	ldr	r2, [r7, #4]
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	781b      	ldrb	r3, [r3, #0]
 8008390:	009b      	lsls	r3, r3, #2
 8008392:	441a      	add	r2, r3
 8008394:	8abb      	ldrh	r3, [r7, #20]
 8008396:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800839a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800839e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80083a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083a6:	b29b      	uxth	r3, r3
 80083a8:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80083aa:	687a      	ldr	r2, [r7, #4]
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	781b      	ldrb	r3, [r3, #0]
 80083b0:	009b      	lsls	r3, r3, #2
 80083b2:	4413      	add	r3, r2
 80083b4:	881b      	ldrh	r3, [r3, #0]
 80083b6:	b29b      	uxth	r3, r3
 80083b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80083bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083c0:	827b      	strh	r3, [r7, #18]
 80083c2:	8a7b      	ldrh	r3, [r7, #18]
 80083c4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80083c8:	827b      	strh	r3, [r7, #18]
 80083ca:	8a7b      	ldrh	r3, [r7, #18]
 80083cc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80083d0:	827b      	strh	r3, [r7, #18]
 80083d2:	687a      	ldr	r2, [r7, #4]
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	781b      	ldrb	r3, [r3, #0]
 80083d8:	009b      	lsls	r3, r3, #2
 80083da:	441a      	add	r2, r3
 80083dc:	8a7b      	ldrh	r3, [r7, #18]
 80083de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80083e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80083e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80083ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083ee:	b29b      	uxth	r3, r3
 80083f0:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80083f2:	2300      	movs	r3, #0
}
 80083f4:	4618      	mov	r0, r3
 80083f6:	371c      	adds	r7, #28
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bc80      	pop	{r7}
 80083fc:	4770      	bx	lr

080083fe <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80083fe:	b480      	push	{r7}
 8008400:	b083      	sub	sp, #12
 8008402:	af00      	add	r7, sp, #0
 8008404:	6078      	str	r0, [r7, #4]
 8008406:	460b      	mov	r3, r1
 8008408:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800840a:	78fb      	ldrb	r3, [r7, #3]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d103      	bne.n	8008418 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2280      	movs	r2, #128	; 0x80
 8008414:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8008418:	2300      	movs	r3, #0
}
 800841a:	4618      	mov	r0, r3
 800841c:	370c      	adds	r7, #12
 800841e:	46bd      	mov	sp, r7
 8008420:	bc80      	pop	{r7}
 8008422:	4770      	bx	lr

08008424 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008424:	b480      	push	{r7}
 8008426:	b083      	sub	sp, #12
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800842c:	2300      	movs	r3, #0
}
 800842e:	4618      	mov	r0, r3
 8008430:	370c      	adds	r7, #12
 8008432:	46bd      	mov	sp, r7
 8008434:	bc80      	pop	{r7}
 8008436:	4770      	bx	lr

08008438 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8008438:	b480      	push	{r7}
 800843a:	b083      	sub	sp, #12
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008440:	2300      	movs	r3, #0
}
 8008442:	4618      	mov	r0, r3
 8008444:	370c      	adds	r7, #12
 8008446:	46bd      	mov	sp, r7
 8008448:	bc80      	pop	{r7}
 800844a:	4770      	bx	lr

0800844c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800844c:	b480      	push	{r7}
 800844e:	b085      	sub	sp, #20
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800845a:	b29b      	uxth	r3, r3
 800845c:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800845e:	68fb      	ldr	r3, [r7, #12]
}
 8008460:	4618      	mov	r0, r3
 8008462:	3714      	adds	r7, #20
 8008464:	46bd      	mov	sp, r7
 8008466:	bc80      	pop	{r7}
 8008468:	4770      	bx	lr

0800846a <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800846a:	b480      	push	{r7}
 800846c:	b083      	sub	sp, #12
 800846e:	af00      	add	r7, sp, #0
 8008470:	6078      	str	r0, [r7, #4]
 8008472:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8008474:	2300      	movs	r3, #0
}
 8008476:	4618      	mov	r0, r3
 8008478:	370c      	adds	r7, #12
 800847a:	46bd      	mov	sp, r7
 800847c:	bc80      	pop	{r7}
 800847e:	4770      	bx	lr

08008480 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008480:	b480      	push	{r7}
 8008482:	b08d      	sub	sp, #52	; 0x34
 8008484:	af00      	add	r7, sp, #0
 8008486:	60f8      	str	r0, [r7, #12]
 8008488:	60b9      	str	r1, [r7, #8]
 800848a:	4611      	mov	r1, r2
 800848c:	461a      	mov	r2, r3
 800848e:	460b      	mov	r3, r1
 8008490:	80fb      	strh	r3, [r7, #6]
 8008492:	4613      	mov	r3, r2
 8008494:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008496:	88bb      	ldrh	r3, [r7, #4]
 8008498:	3301      	adds	r3, #1
 800849a:	085b      	lsrs	r3, r3, #1
 800849c:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80084a6:	88fb      	ldrh	r3, [r7, #6]
 80084a8:	005a      	lsls	r2, r3, #1
 80084aa:	69fb      	ldr	r3, [r7, #28]
 80084ac:	4413      	add	r3, r2
 80084ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80084b2:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 80084b4:	6a3b      	ldr	r3, [r7, #32]
 80084b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084b8:	e01e      	b.n	80084f8 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 80084ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084bc:	781b      	ldrb	r3, [r3, #0]
 80084be:	61bb      	str	r3, [r7, #24]
    pBuf++;
 80084c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084c2:	3301      	adds	r3, #1
 80084c4:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 80084c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084c8:	781b      	ldrb	r3, [r3, #0]
 80084ca:	b29b      	uxth	r3, r3
 80084cc:	021b      	lsls	r3, r3, #8
 80084ce:	b29b      	uxth	r3, r3
 80084d0:	461a      	mov	r2, r3
 80084d2:	69bb      	ldr	r3, [r7, #24]
 80084d4:	4313      	orrs	r3, r2
 80084d6:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	b29a      	uxth	r2, r3
 80084dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084de:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80084e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084e2:	3302      	adds	r3, #2
 80084e4:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 80084e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084e8:	3302      	adds	r3, #2
 80084ea:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 80084ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084ee:	3301      	adds	r3, #1
 80084f0:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80084f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084f4:	3b01      	subs	r3, #1
 80084f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d1dd      	bne.n	80084ba <USB_WritePMA+0x3a>
  }
}
 80084fe:	bf00      	nop
 8008500:	bf00      	nop
 8008502:	3734      	adds	r7, #52	; 0x34
 8008504:	46bd      	mov	sp, r7
 8008506:	bc80      	pop	{r7}
 8008508:	4770      	bx	lr

0800850a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800850a:	b480      	push	{r7}
 800850c:	b08b      	sub	sp, #44	; 0x2c
 800850e:	af00      	add	r7, sp, #0
 8008510:	60f8      	str	r0, [r7, #12]
 8008512:	60b9      	str	r1, [r7, #8]
 8008514:	4611      	mov	r1, r2
 8008516:	461a      	mov	r2, r3
 8008518:	460b      	mov	r3, r1
 800851a:	80fb      	strh	r3, [r7, #6]
 800851c:	4613      	mov	r3, r2
 800851e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008520:	88bb      	ldrh	r3, [r7, #4]
 8008522:	085b      	lsrs	r3, r3, #1
 8008524:	b29b      	uxth	r3, r3
 8008526:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008530:	88fb      	ldrh	r3, [r7, #6]
 8008532:	005a      	lsls	r2, r3, #1
 8008534:	697b      	ldr	r3, [r7, #20]
 8008536:	4413      	add	r3, r2
 8008538:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800853c:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800853e:	69bb      	ldr	r3, [r7, #24]
 8008540:	627b      	str	r3, [r7, #36]	; 0x24
 8008542:	e01b      	b.n	800857c <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8008544:	6a3b      	ldr	r3, [r7, #32]
 8008546:	881b      	ldrh	r3, [r3, #0]
 8008548:	b29b      	uxth	r3, r3
 800854a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800854c:	6a3b      	ldr	r3, [r7, #32]
 800854e:	3302      	adds	r3, #2
 8008550:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	b2da      	uxtb	r2, r3
 8008556:	69fb      	ldr	r3, [r7, #28]
 8008558:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800855a:	69fb      	ldr	r3, [r7, #28]
 800855c:	3301      	adds	r3, #1
 800855e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8008560:	693b      	ldr	r3, [r7, #16]
 8008562:	0a1b      	lsrs	r3, r3, #8
 8008564:	b2da      	uxtb	r2, r3
 8008566:	69fb      	ldr	r3, [r7, #28]
 8008568:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800856a:	69fb      	ldr	r3, [r7, #28]
 800856c:	3301      	adds	r3, #1
 800856e:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008570:	6a3b      	ldr	r3, [r7, #32]
 8008572:	3302      	adds	r3, #2
 8008574:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8008576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008578:	3b01      	subs	r3, #1
 800857a:	627b      	str	r3, [r7, #36]	; 0x24
 800857c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800857e:	2b00      	cmp	r3, #0
 8008580:	d1e0      	bne.n	8008544 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8008582:	88bb      	ldrh	r3, [r7, #4]
 8008584:	f003 0301 	and.w	r3, r3, #1
 8008588:	b29b      	uxth	r3, r3
 800858a:	2b00      	cmp	r3, #0
 800858c:	d007      	beq.n	800859e <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 800858e:	6a3b      	ldr	r3, [r7, #32]
 8008590:	881b      	ldrh	r3, [r3, #0]
 8008592:	b29b      	uxth	r3, r3
 8008594:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008596:	693b      	ldr	r3, [r7, #16]
 8008598:	b2da      	uxtb	r2, r3
 800859a:	69fb      	ldr	r3, [r7, #28]
 800859c:	701a      	strb	r2, [r3, #0]
  }
}
 800859e:	bf00      	nop
 80085a0:	372c      	adds	r7, #44	; 0x2c
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bc80      	pop	{r7}
 80085a6:	4770      	bx	lr

080085a8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b084      	sub	sp, #16
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	460b      	mov	r3, r1
 80085b2:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80085b4:	2300      	movs	r3, #0
 80085b6:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	7c1b      	ldrb	r3, [r3, #16]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d115      	bne.n	80085ec <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80085c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80085c4:	2202      	movs	r2, #2
 80085c6:	2181      	movs	r1, #129	; 0x81
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f001 fe8a 	bl	800a2e2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	2201      	movs	r2, #1
 80085d2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80085d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80085d8:	2202      	movs	r2, #2
 80085da:	2101      	movs	r1, #1
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	f001 fe80 	bl	800a2e2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2201      	movs	r2, #1
 80085e6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 80085ea:	e012      	b.n	8008612 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80085ec:	2340      	movs	r3, #64	; 0x40
 80085ee:	2202      	movs	r2, #2
 80085f0:	2181      	movs	r1, #129	; 0x81
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f001 fe75 	bl	800a2e2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2201      	movs	r2, #1
 80085fc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80085fe:	2340      	movs	r3, #64	; 0x40
 8008600:	2202      	movs	r2, #2
 8008602:	2101      	movs	r1, #1
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	f001 fe6c 	bl	800a2e2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2201      	movs	r2, #1
 800860e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008612:	2308      	movs	r3, #8
 8008614:	2203      	movs	r2, #3
 8008616:	2182      	movs	r1, #130	; 0x82
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	f001 fe62 	bl	800a2e2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2201      	movs	r2, #1
 8008622:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008624:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008628:	f001 ff82 	bl	800a530 <USBD_static_malloc>
 800862c:	4602      	mov	r2, r0
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800863a:	2b00      	cmp	r3, #0
 800863c:	d102      	bne.n	8008644 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800863e:	2301      	movs	r3, #1
 8008640:	73fb      	strb	r3, [r7, #15]
 8008642:	e026      	b.n	8008692 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800864a:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	2200      	movs	r2, #0
 800865a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	2200      	movs	r2, #0
 8008662:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	7c1b      	ldrb	r3, [r3, #16]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d109      	bne.n	8008682 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008674:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008678:	2101      	movs	r1, #1
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f001 ff22 	bl	800a4c4 <USBD_LL_PrepareReceive>
 8008680:	e007      	b.n	8008692 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008682:	68bb      	ldr	r3, [r7, #8]
 8008684:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008688:	2340      	movs	r3, #64	; 0x40
 800868a:	2101      	movs	r1, #1
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f001 ff19 	bl	800a4c4 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8008692:	7bfb      	ldrb	r3, [r7, #15]
}
 8008694:	4618      	mov	r0, r3
 8008696:	3710      	adds	r7, #16
 8008698:	46bd      	mov	sp, r7
 800869a:	bd80      	pop	{r7, pc}

0800869c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b084      	sub	sp, #16
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
 80086a4:	460b      	mov	r3, r1
 80086a6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80086a8:	2300      	movs	r3, #0
 80086aa:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80086ac:	2181      	movs	r1, #129	; 0x81
 80086ae:	6878      	ldr	r0, [r7, #4]
 80086b0:	f001 fe3d 	bl	800a32e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2200      	movs	r2, #0
 80086b8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80086ba:	2101      	movs	r1, #1
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f001 fe36 	bl	800a32e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2200      	movs	r2, #0
 80086c6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80086ca:	2182      	movs	r1, #130	; 0x82
 80086cc:	6878      	ldr	r0, [r7, #4]
 80086ce:	f001 fe2e 	bl	800a32e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2200      	movs	r2, #0
 80086d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d00e      	beq.n	8008700 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80086e8:	685b      	ldr	r3, [r3, #4]
 80086ea:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086f2:	4618      	mov	r0, r3
 80086f4:	f001 ff28 	bl	800a548 <USBD_static_free>
    pdev->pClassData = NULL;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2200      	movs	r2, #0
 80086fc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8008700:	7bfb      	ldrb	r3, [r7, #15]
}
 8008702:	4618      	mov	r0, r3
 8008704:	3710      	adds	r7, #16
 8008706:	46bd      	mov	sp, r7
 8008708:	bd80      	pop	{r7, pc}

0800870a <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800870a:	b580      	push	{r7, lr}
 800870c:	b086      	sub	sp, #24
 800870e:	af00      	add	r7, sp, #0
 8008710:	6078      	str	r0, [r7, #4]
 8008712:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800871a:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800871c:	2300      	movs	r3, #0
 800871e:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8008720:	2300      	movs	r3, #0
 8008722:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8008724:	2300      	movs	r3, #0
 8008726:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	781b      	ldrb	r3, [r3, #0]
 800872c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008730:	2b00      	cmp	r3, #0
 8008732:	d039      	beq.n	80087a8 <USBD_CDC_Setup+0x9e>
 8008734:	2b20      	cmp	r3, #32
 8008736:	d17f      	bne.n	8008838 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	88db      	ldrh	r3, [r3, #6]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d029      	beq.n	8008794 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	781b      	ldrb	r3, [r3, #0]
 8008744:	b25b      	sxtb	r3, r3
 8008746:	2b00      	cmp	r3, #0
 8008748:	da11      	bge.n	800876e <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008750:	689b      	ldr	r3, [r3, #8]
 8008752:	683a      	ldr	r2, [r7, #0]
 8008754:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8008756:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008758:	683a      	ldr	r2, [r7, #0]
 800875a:	88d2      	ldrh	r2, [r2, #6]
 800875c:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800875e:	6939      	ldr	r1, [r7, #16]
 8008760:	683b      	ldr	r3, [r7, #0]
 8008762:	88db      	ldrh	r3, [r3, #6]
 8008764:	461a      	mov	r2, r3
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f001 fa09 	bl	8009b7e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800876c:	e06b      	b.n	8008846 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	785a      	ldrb	r2, [r3, #1]
 8008772:	693b      	ldr	r3, [r7, #16]
 8008774:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	88db      	ldrh	r3, [r3, #6]
 800877c:	b2da      	uxtb	r2, r3
 800877e:	693b      	ldr	r3, [r7, #16]
 8008780:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008784:	6939      	ldr	r1, [r7, #16]
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	88db      	ldrh	r3, [r3, #6]
 800878a:	461a      	mov	r2, r3
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	f001 fa24 	bl	8009bda <USBD_CtlPrepareRx>
      break;
 8008792:	e058      	b.n	8008846 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800879a:	689b      	ldr	r3, [r3, #8]
 800879c:	683a      	ldr	r2, [r7, #0]
 800879e:	7850      	ldrb	r0, [r2, #1]
 80087a0:	2200      	movs	r2, #0
 80087a2:	6839      	ldr	r1, [r7, #0]
 80087a4:	4798      	blx	r3
      break;
 80087a6:	e04e      	b.n	8008846 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	785b      	ldrb	r3, [r3, #1]
 80087ac:	2b0b      	cmp	r3, #11
 80087ae:	d02e      	beq.n	800880e <USBD_CDC_Setup+0x104>
 80087b0:	2b0b      	cmp	r3, #11
 80087b2:	dc38      	bgt.n	8008826 <USBD_CDC_Setup+0x11c>
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d002      	beq.n	80087be <USBD_CDC_Setup+0xb4>
 80087b8:	2b0a      	cmp	r3, #10
 80087ba:	d014      	beq.n	80087e6 <USBD_CDC_Setup+0xdc>
 80087bc:	e033      	b.n	8008826 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087c4:	2b03      	cmp	r3, #3
 80087c6:	d107      	bne.n	80087d8 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80087c8:	f107 030c 	add.w	r3, r7, #12
 80087cc:	2202      	movs	r2, #2
 80087ce:	4619      	mov	r1, r3
 80087d0:	6878      	ldr	r0, [r7, #4]
 80087d2:	f001 f9d4 	bl	8009b7e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80087d6:	e02e      	b.n	8008836 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80087d8:	6839      	ldr	r1, [r7, #0]
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f001 f965 	bl	8009aaa <USBD_CtlError>
            ret = USBD_FAIL;
 80087e0:	2302      	movs	r3, #2
 80087e2:	75fb      	strb	r3, [r7, #23]
          break;
 80087e4:	e027      	b.n	8008836 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087ec:	2b03      	cmp	r3, #3
 80087ee:	d107      	bne.n	8008800 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80087f0:	f107 030f 	add.w	r3, r7, #15
 80087f4:	2201      	movs	r2, #1
 80087f6:	4619      	mov	r1, r3
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	f001 f9c0 	bl	8009b7e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80087fe:	e01a      	b.n	8008836 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008800:	6839      	ldr	r1, [r7, #0]
 8008802:	6878      	ldr	r0, [r7, #4]
 8008804:	f001 f951 	bl	8009aaa <USBD_CtlError>
            ret = USBD_FAIL;
 8008808:	2302      	movs	r3, #2
 800880a:	75fb      	strb	r3, [r7, #23]
          break;
 800880c:	e013      	b.n	8008836 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008814:	2b03      	cmp	r3, #3
 8008816:	d00d      	beq.n	8008834 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8008818:	6839      	ldr	r1, [r7, #0]
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f001 f945 	bl	8009aaa <USBD_CtlError>
            ret = USBD_FAIL;
 8008820:	2302      	movs	r3, #2
 8008822:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008824:	e006      	b.n	8008834 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8008826:	6839      	ldr	r1, [r7, #0]
 8008828:	6878      	ldr	r0, [r7, #4]
 800882a:	f001 f93e 	bl	8009aaa <USBD_CtlError>
          ret = USBD_FAIL;
 800882e:	2302      	movs	r3, #2
 8008830:	75fb      	strb	r3, [r7, #23]
          break;
 8008832:	e000      	b.n	8008836 <USBD_CDC_Setup+0x12c>
          break;
 8008834:	bf00      	nop
      }
      break;
 8008836:	e006      	b.n	8008846 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8008838:	6839      	ldr	r1, [r7, #0]
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f001 f935 	bl	8009aaa <USBD_CtlError>
      ret = USBD_FAIL;
 8008840:	2302      	movs	r3, #2
 8008842:	75fb      	strb	r3, [r7, #23]
      break;
 8008844:	bf00      	nop
  }

  return ret;
 8008846:	7dfb      	ldrb	r3, [r7, #23]
}
 8008848:	4618      	mov	r0, r3
 800884a:	3718      	adds	r7, #24
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}

08008850 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b084      	sub	sp, #16
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
 8008858:	460b      	mov	r3, r1
 800885a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008862:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800886a:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008872:	2b00      	cmp	r3, #0
 8008874:	d03a      	beq.n	80088ec <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008876:	78fa      	ldrb	r2, [r7, #3]
 8008878:	6879      	ldr	r1, [r7, #4]
 800887a:	4613      	mov	r3, r2
 800887c:	009b      	lsls	r3, r3, #2
 800887e:	4413      	add	r3, r2
 8008880:	009b      	lsls	r3, r3, #2
 8008882:	440b      	add	r3, r1
 8008884:	331c      	adds	r3, #28
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d029      	beq.n	80088e0 <USBD_CDC_DataIn+0x90>
 800888c:	78fa      	ldrb	r2, [r7, #3]
 800888e:	6879      	ldr	r1, [r7, #4]
 8008890:	4613      	mov	r3, r2
 8008892:	009b      	lsls	r3, r3, #2
 8008894:	4413      	add	r3, r2
 8008896:	009b      	lsls	r3, r3, #2
 8008898:	440b      	add	r3, r1
 800889a:	331c      	adds	r3, #28
 800889c:	681a      	ldr	r2, [r3, #0]
 800889e:	78f9      	ldrb	r1, [r7, #3]
 80088a0:	68b8      	ldr	r0, [r7, #8]
 80088a2:	460b      	mov	r3, r1
 80088a4:	009b      	lsls	r3, r3, #2
 80088a6:	440b      	add	r3, r1
 80088a8:	00db      	lsls	r3, r3, #3
 80088aa:	4403      	add	r3, r0
 80088ac:	3338      	adds	r3, #56	; 0x38
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	fbb2 f1f3 	udiv	r1, r2, r3
 80088b4:	fb03 f301 	mul.w	r3, r3, r1
 80088b8:	1ad3      	subs	r3, r2, r3
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d110      	bne.n	80088e0 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 80088be:	78fa      	ldrb	r2, [r7, #3]
 80088c0:	6879      	ldr	r1, [r7, #4]
 80088c2:	4613      	mov	r3, r2
 80088c4:	009b      	lsls	r3, r3, #2
 80088c6:	4413      	add	r3, r2
 80088c8:	009b      	lsls	r3, r3, #2
 80088ca:	440b      	add	r3, r1
 80088cc:	331c      	adds	r3, #28
 80088ce:	2200      	movs	r2, #0
 80088d0:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80088d2:	78f9      	ldrb	r1, [r7, #3]
 80088d4:	2300      	movs	r3, #0
 80088d6:	2200      	movs	r2, #0
 80088d8:	6878      	ldr	r0, [r7, #4]
 80088da:	f001 fdd0 	bl	800a47e <USBD_LL_Transmit>
 80088de:	e003      	b.n	80088e8 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	2200      	movs	r2, #0
 80088e4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 80088e8:	2300      	movs	r3, #0
 80088ea:	e000      	b.n	80088ee <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 80088ec:	2302      	movs	r3, #2
  }
}
 80088ee:	4618      	mov	r0, r3
 80088f0:	3710      	adds	r7, #16
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}

080088f6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80088f6:	b580      	push	{r7, lr}
 80088f8:	b084      	sub	sp, #16
 80088fa:	af00      	add	r7, sp, #0
 80088fc:	6078      	str	r0, [r7, #4]
 80088fe:	460b      	mov	r3, r1
 8008900:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008908:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800890a:	78fb      	ldrb	r3, [r7, #3]
 800890c:	4619      	mov	r1, r3
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	f001 fdfb 	bl	800a50a <USBD_LL_GetRxDataSize>
 8008914:	4602      	mov	r2, r0
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008922:	2b00      	cmp	r3, #0
 8008924:	d00d      	beq.n	8008942 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800892c:	68db      	ldr	r3, [r3, #12]
 800892e:	68fa      	ldr	r2, [r7, #12]
 8008930:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008934:	68fa      	ldr	r2, [r7, #12]
 8008936:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800893a:	4611      	mov	r1, r2
 800893c:	4798      	blx	r3

    return USBD_OK;
 800893e:	2300      	movs	r3, #0
 8008940:	e000      	b.n	8008944 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8008942:	2302      	movs	r3, #2
  }
}
 8008944:	4618      	mov	r0, r3
 8008946:	3710      	adds	r7, #16
 8008948:	46bd      	mov	sp, r7
 800894a:	bd80      	pop	{r7, pc}

0800894c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b084      	sub	sp, #16
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800895a:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008962:	2b00      	cmp	r3, #0
 8008964:	d015      	beq.n	8008992 <USBD_CDC_EP0_RxReady+0x46>
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800896c:	2bff      	cmp	r3, #255	; 0xff
 800896e:	d010      	beq.n	8008992 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008976:	689b      	ldr	r3, [r3, #8]
 8008978:	68fa      	ldr	r2, [r7, #12]
 800897a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800897e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008980:	68fa      	ldr	r2, [r7, #12]
 8008982:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008986:	b292      	uxth	r2, r2
 8008988:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	22ff      	movs	r2, #255	; 0xff
 800898e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8008992:	2300      	movs	r3, #0
}
 8008994:	4618      	mov	r0, r3
 8008996:	3710      	adds	r7, #16
 8008998:	46bd      	mov	sp, r7
 800899a:	bd80      	pop	{r7, pc}

0800899c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800899c:	b480      	push	{r7}
 800899e:	b083      	sub	sp, #12
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2243      	movs	r2, #67	; 0x43
 80089a8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80089aa:	4b03      	ldr	r3, [pc, #12]	; (80089b8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	370c      	adds	r7, #12
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bc80      	pop	{r7}
 80089b4:	4770      	bx	lr
 80089b6:	bf00      	nop
 80089b8:	200000a8 	.word	0x200000a8

080089bc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80089bc:	b480      	push	{r7}
 80089be:	b083      	sub	sp, #12
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2243      	movs	r2, #67	; 0x43
 80089c8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80089ca:	4b03      	ldr	r3, [pc, #12]	; (80089d8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	370c      	adds	r7, #12
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bc80      	pop	{r7}
 80089d4:	4770      	bx	lr
 80089d6:	bf00      	nop
 80089d8:	20000064 	.word	0x20000064

080089dc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80089dc:	b480      	push	{r7}
 80089de:	b083      	sub	sp, #12
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2243      	movs	r2, #67	; 0x43
 80089e8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80089ea:	4b03      	ldr	r3, [pc, #12]	; (80089f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80089ec:	4618      	mov	r0, r3
 80089ee:	370c      	adds	r7, #12
 80089f0:	46bd      	mov	sp, r7
 80089f2:	bc80      	pop	{r7}
 80089f4:	4770      	bx	lr
 80089f6:	bf00      	nop
 80089f8:	200000ec 	.word	0x200000ec

080089fc <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80089fc:	b480      	push	{r7}
 80089fe:	b083      	sub	sp, #12
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	220a      	movs	r2, #10
 8008a08:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8008a0a:	4b03      	ldr	r3, [pc, #12]	; (8008a18 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	370c      	adds	r7, #12
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bc80      	pop	{r7}
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop
 8008a18:	20000020 	.word	0x20000020

08008a1c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	b085      	sub	sp, #20
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
 8008a24:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8008a26:	2302      	movs	r3, #2
 8008a28:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d005      	beq.n	8008a3c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	683a      	ldr	r2, [r7, #0]
 8008a34:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8008a38:	2300      	movs	r3, #0
 8008a3a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a3e:	4618      	mov	r0, r3
 8008a40:	3714      	adds	r7, #20
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bc80      	pop	{r7}
 8008a46:	4770      	bx	lr

08008a48 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b087      	sub	sp, #28
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	60f8      	str	r0, [r7, #12]
 8008a50:	60b9      	str	r1, [r7, #8]
 8008a52:	4613      	mov	r3, r2
 8008a54:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a5c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	68ba      	ldr	r2, [r7, #8]
 8008a62:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008a66:	88fa      	ldrh	r2, [r7, #6]
 8008a68:	697b      	ldr	r3, [r7, #20]
 8008a6a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8008a6e:	2300      	movs	r3, #0
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	371c      	adds	r7, #28
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bc80      	pop	{r7}
 8008a78:	4770      	bx	lr

08008a7a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8008a7a:	b480      	push	{r7}
 8008a7c:	b085      	sub	sp, #20
 8008a7e:	af00      	add	r7, sp, #0
 8008a80:	6078      	str	r0, [r7, #4]
 8008a82:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a8a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	683a      	ldr	r2, [r7, #0]
 8008a90:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8008a94:	2300      	movs	r3, #0
}
 8008a96:	4618      	mov	r0, r3
 8008a98:	3714      	adds	r7, #20
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bc80      	pop	{r7}
 8008a9e:	4770      	bx	lr

08008aa0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b084      	sub	sp, #16
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008aae:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d01c      	beq.n	8008af4 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d115      	bne.n	8008af0 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008ae2:	b29b      	uxth	r3, r3
 8008ae4:	2181      	movs	r1, #129	; 0x81
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f001 fcc9 	bl	800a47e <USBD_LL_Transmit>

      return USBD_OK;
 8008aec:	2300      	movs	r3, #0
 8008aee:	e002      	b.n	8008af6 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8008af0:	2301      	movs	r3, #1
 8008af2:	e000      	b.n	8008af6 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8008af4:	2302      	movs	r3, #2
  }
}
 8008af6:	4618      	mov	r0, r3
 8008af8:	3710      	adds	r7, #16
 8008afa:	46bd      	mov	sp, r7
 8008afc:	bd80      	pop	{r7, pc}

08008afe <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008afe:	b580      	push	{r7, lr}
 8008b00:	b084      	sub	sp, #16
 8008b02:	af00      	add	r7, sp, #0
 8008b04:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b0c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d017      	beq.n	8008b48 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	7c1b      	ldrb	r3, [r3, #16]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d109      	bne.n	8008b34 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008b26:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008b2a:	2101      	movs	r1, #1
 8008b2c:	6878      	ldr	r0, [r7, #4]
 8008b2e:	f001 fcc9 	bl	800a4c4 <USBD_LL_PrepareReceive>
 8008b32:	e007      	b.n	8008b44 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008b3a:	2340      	movs	r3, #64	; 0x40
 8008b3c:	2101      	movs	r1, #1
 8008b3e:	6878      	ldr	r0, [r7, #4]
 8008b40:	f001 fcc0 	bl	800a4c4 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8008b44:	2300      	movs	r3, #0
 8008b46:	e000      	b.n	8008b4a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8008b48:	2302      	movs	r3, #2
  }
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	3710      	adds	r7, #16
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	bd80      	pop	{r7, pc}

08008b52 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008b52:	b580      	push	{r7, lr}
 8008b54:	b084      	sub	sp, #16
 8008b56:	af00      	add	r7, sp, #0
 8008b58:	60f8      	str	r0, [r7, #12]
 8008b5a:	60b9      	str	r1, [r7, #8]
 8008b5c:	4613      	mov	r3, r2
 8008b5e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d101      	bne.n	8008b6a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008b66:	2302      	movs	r3, #2
 8008b68:	e01a      	b.n	8008ba0 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d003      	beq.n	8008b7c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	2200      	movs	r2, #0
 8008b78:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d003      	beq.n	8008b8a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	68ba      	ldr	r2, [r7, #8]
 8008b86:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	2201      	movs	r2, #1
 8008b8e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	79fa      	ldrb	r2, [r7, #7]
 8008b96:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008b98:	68f8      	ldr	r0, [r7, #12]
 8008b9a:	f001 fb2d 	bl	800a1f8 <USBD_LL_Init>

  return USBD_OK;
 8008b9e:	2300      	movs	r3, #0
}
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	3710      	adds	r7, #16
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	bd80      	pop	{r7, pc}

08008ba8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b085      	sub	sp, #20
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
 8008bb0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d006      	beq.n	8008bca <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	683a      	ldr	r2, [r7, #0]
 8008bc0:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	73fb      	strb	r3, [r7, #15]
 8008bc8:	e001      	b.n	8008bce <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8008bca:	2302      	movs	r3, #2
 8008bcc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	3714      	adds	r7, #20
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	bc80      	pop	{r7}
 8008bd8:	4770      	bx	lr

08008bda <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008bda:	b580      	push	{r7, lr}
 8008bdc:	b082      	sub	sp, #8
 8008bde:	af00      	add	r7, sp, #0
 8008be0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f001 fb62 	bl	800a2ac <USBD_LL_Start>

  return USBD_OK;
 8008be8:	2300      	movs	r3, #0
}
 8008bea:	4618      	mov	r0, r3
 8008bec:	3708      	adds	r7, #8
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	bd80      	pop	{r7, pc}

08008bf2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008bf2:	b480      	push	{r7}
 8008bf4:	b083      	sub	sp, #12
 8008bf6:	af00      	add	r7, sp, #0
 8008bf8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008bfa:	2300      	movs	r3, #0
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	370c      	adds	r7, #12
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bc80      	pop	{r7}
 8008c04:	4770      	bx	lr

08008c06 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008c06:	b580      	push	{r7, lr}
 8008c08:	b084      	sub	sp, #16
 8008c0a:	af00      	add	r7, sp, #0
 8008c0c:	6078      	str	r0, [r7, #4]
 8008c0e:	460b      	mov	r3, r1
 8008c10:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008c12:	2302      	movs	r3, #2
 8008c14:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d00c      	beq.n	8008c3a <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	78fa      	ldrb	r2, [r7, #3]
 8008c2a:	4611      	mov	r1, r2
 8008c2c:	6878      	ldr	r0, [r7, #4]
 8008c2e:	4798      	blx	r3
 8008c30:	4603      	mov	r3, r0
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d101      	bne.n	8008c3a <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008c36:	2300      	movs	r3, #0
 8008c38:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	3710      	adds	r7, #16
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd80      	pop	{r7, pc}

08008c44 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b082      	sub	sp, #8
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
 8008c4c:	460b      	mov	r3, r1
 8008c4e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	78fa      	ldrb	r2, [r7, #3]
 8008c5a:	4611      	mov	r1, r2
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	4798      	blx	r3

  return USBD_OK;
 8008c60:	2300      	movs	r3, #0
}
 8008c62:	4618      	mov	r0, r3
 8008c64:	3708      	adds	r7, #8
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bd80      	pop	{r7, pc}

08008c6a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008c6a:	b580      	push	{r7, lr}
 8008c6c:	b082      	sub	sp, #8
 8008c6e:	af00      	add	r7, sp, #0
 8008c70:	6078      	str	r0, [r7, #4]
 8008c72:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008c7a:	6839      	ldr	r1, [r7, #0]
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	f000 fed8 	bl	8009a32 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2201      	movs	r2, #1
 8008c86:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008c90:	461a      	mov	r2, r3
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008c9e:	f003 031f 	and.w	r3, r3, #31
 8008ca2:	2b02      	cmp	r3, #2
 8008ca4:	d016      	beq.n	8008cd4 <USBD_LL_SetupStage+0x6a>
 8008ca6:	2b02      	cmp	r3, #2
 8008ca8:	d81c      	bhi.n	8008ce4 <USBD_LL_SetupStage+0x7a>
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d002      	beq.n	8008cb4 <USBD_LL_SetupStage+0x4a>
 8008cae:	2b01      	cmp	r3, #1
 8008cb0:	d008      	beq.n	8008cc4 <USBD_LL_SetupStage+0x5a>
 8008cb2:	e017      	b.n	8008ce4 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008cba:	4619      	mov	r1, r3
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f000 f9cb 	bl	8009058 <USBD_StdDevReq>
      break;
 8008cc2:	e01a      	b.n	8008cfa <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008cca:	4619      	mov	r1, r3
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f000 fa2d 	bl	800912c <USBD_StdItfReq>
      break;
 8008cd2:	e012      	b.n	8008cfa <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008cda:	4619      	mov	r1, r3
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f000 fa6d 	bl	80091bc <USBD_StdEPReq>
      break;
 8008ce2:	e00a      	b.n	8008cfa <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008cea:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008cee:	b2db      	uxtb	r3, r3
 8008cf0:	4619      	mov	r1, r3
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f001 fb3a 	bl	800a36c <USBD_LL_StallEP>
      break;
 8008cf8:	bf00      	nop
  }

  return USBD_OK;
 8008cfa:	2300      	movs	r3, #0
}
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	3708      	adds	r7, #8
 8008d00:	46bd      	mov	sp, r7
 8008d02:	bd80      	pop	{r7, pc}

08008d04 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b086      	sub	sp, #24
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	60f8      	str	r0, [r7, #12]
 8008d0c:	460b      	mov	r3, r1
 8008d0e:	607a      	str	r2, [r7, #4]
 8008d10:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008d12:	7afb      	ldrb	r3, [r7, #11]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d14b      	bne.n	8008db0 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008d1e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008d26:	2b03      	cmp	r3, #3
 8008d28:	d134      	bne.n	8008d94 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008d2a:	697b      	ldr	r3, [r7, #20]
 8008d2c:	68da      	ldr	r2, [r3, #12]
 8008d2e:	697b      	ldr	r3, [r7, #20]
 8008d30:	691b      	ldr	r3, [r3, #16]
 8008d32:	429a      	cmp	r2, r3
 8008d34:	d919      	bls.n	8008d6a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008d36:	697b      	ldr	r3, [r7, #20]
 8008d38:	68da      	ldr	r2, [r3, #12]
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	691b      	ldr	r3, [r3, #16]
 8008d3e:	1ad2      	subs	r2, r2, r3
 8008d40:	697b      	ldr	r3, [r7, #20]
 8008d42:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008d44:	697b      	ldr	r3, [r7, #20]
 8008d46:	68da      	ldr	r2, [r3, #12]
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008d4c:	429a      	cmp	r2, r3
 8008d4e:	d203      	bcs.n	8008d58 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008d50:	697b      	ldr	r3, [r7, #20]
 8008d52:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008d54:	b29b      	uxth	r3, r3
 8008d56:	e002      	b.n	8008d5e <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008d58:	697b      	ldr	r3, [r7, #20]
 8008d5a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008d5c:	b29b      	uxth	r3, r3
 8008d5e:	461a      	mov	r2, r3
 8008d60:	6879      	ldr	r1, [r7, #4]
 8008d62:	68f8      	ldr	r0, [r7, #12]
 8008d64:	f000 ff57 	bl	8009c16 <USBD_CtlContinueRx>
 8008d68:	e038      	b.n	8008ddc <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d70:	691b      	ldr	r3, [r3, #16]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d00a      	beq.n	8008d8c <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008d7c:	2b03      	cmp	r3, #3
 8008d7e:	d105      	bne.n	8008d8c <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d86:	691b      	ldr	r3, [r3, #16]
 8008d88:	68f8      	ldr	r0, [r7, #12]
 8008d8a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008d8c:	68f8      	ldr	r0, [r7, #12]
 8008d8e:	f000 ff54 	bl	8009c3a <USBD_CtlSendStatus>
 8008d92:	e023      	b.n	8008ddc <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008d9a:	2b05      	cmp	r3, #5
 8008d9c:	d11e      	bne.n	8008ddc <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	2200      	movs	r2, #0
 8008da2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008da6:	2100      	movs	r1, #0
 8008da8:	68f8      	ldr	r0, [r7, #12]
 8008daa:	f001 fadf 	bl	800a36c <USBD_LL_StallEP>
 8008dae:	e015      	b.n	8008ddc <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008db6:	699b      	ldr	r3, [r3, #24]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d00d      	beq.n	8008dd8 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008dc2:	2b03      	cmp	r3, #3
 8008dc4:	d108      	bne.n	8008dd8 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008dcc:	699b      	ldr	r3, [r3, #24]
 8008dce:	7afa      	ldrb	r2, [r7, #11]
 8008dd0:	4611      	mov	r1, r2
 8008dd2:	68f8      	ldr	r0, [r7, #12]
 8008dd4:	4798      	blx	r3
 8008dd6:	e001      	b.n	8008ddc <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008dd8:	2302      	movs	r3, #2
 8008dda:	e000      	b.n	8008dde <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8008ddc:	2300      	movs	r3, #0
}
 8008dde:	4618      	mov	r0, r3
 8008de0:	3718      	adds	r7, #24
 8008de2:	46bd      	mov	sp, r7
 8008de4:	bd80      	pop	{r7, pc}

08008de6 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008de6:	b580      	push	{r7, lr}
 8008de8:	b086      	sub	sp, #24
 8008dea:	af00      	add	r7, sp, #0
 8008dec:	60f8      	str	r0, [r7, #12]
 8008dee:	460b      	mov	r3, r1
 8008df0:	607a      	str	r2, [r7, #4]
 8008df2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008df4:	7afb      	ldrb	r3, [r7, #11]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d17f      	bne.n	8008efa <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	3314      	adds	r3, #20
 8008dfe:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008e06:	2b02      	cmp	r3, #2
 8008e08:	d15c      	bne.n	8008ec4 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8008e0a:	697b      	ldr	r3, [r7, #20]
 8008e0c:	68da      	ldr	r2, [r3, #12]
 8008e0e:	697b      	ldr	r3, [r7, #20]
 8008e10:	691b      	ldr	r3, [r3, #16]
 8008e12:	429a      	cmp	r2, r3
 8008e14:	d915      	bls.n	8008e42 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	68da      	ldr	r2, [r3, #12]
 8008e1a:	697b      	ldr	r3, [r7, #20]
 8008e1c:	691b      	ldr	r3, [r3, #16]
 8008e1e:	1ad2      	subs	r2, r2, r3
 8008e20:	697b      	ldr	r3, [r7, #20]
 8008e22:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008e24:	697b      	ldr	r3, [r7, #20]
 8008e26:	68db      	ldr	r3, [r3, #12]
 8008e28:	b29b      	uxth	r3, r3
 8008e2a:	461a      	mov	r2, r3
 8008e2c:	6879      	ldr	r1, [r7, #4]
 8008e2e:	68f8      	ldr	r0, [r7, #12]
 8008e30:	f000 fec1 	bl	8009bb6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008e34:	2300      	movs	r3, #0
 8008e36:	2200      	movs	r2, #0
 8008e38:	2100      	movs	r1, #0
 8008e3a:	68f8      	ldr	r0, [r7, #12]
 8008e3c:	f001 fb42 	bl	800a4c4 <USBD_LL_PrepareReceive>
 8008e40:	e04e      	b.n	8008ee0 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008e42:	697b      	ldr	r3, [r7, #20]
 8008e44:	689b      	ldr	r3, [r3, #8]
 8008e46:	697a      	ldr	r2, [r7, #20]
 8008e48:	6912      	ldr	r2, [r2, #16]
 8008e4a:	fbb3 f1f2 	udiv	r1, r3, r2
 8008e4e:	fb02 f201 	mul.w	r2, r2, r1
 8008e52:	1a9b      	subs	r3, r3, r2
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d11c      	bne.n	8008e92 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	689a      	ldr	r2, [r3, #8]
 8008e5c:	697b      	ldr	r3, [r7, #20]
 8008e5e:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008e60:	429a      	cmp	r2, r3
 8008e62:	d316      	bcc.n	8008e92 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8008e64:	697b      	ldr	r3, [r7, #20]
 8008e66:	689a      	ldr	r2, [r3, #8]
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008e6e:	429a      	cmp	r2, r3
 8008e70:	d20f      	bcs.n	8008e92 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008e72:	2200      	movs	r2, #0
 8008e74:	2100      	movs	r1, #0
 8008e76:	68f8      	ldr	r0, [r7, #12]
 8008e78:	f000 fe9d 	bl	8009bb6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	2200      	movs	r2, #0
 8008e80:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008e84:	2300      	movs	r3, #0
 8008e86:	2200      	movs	r2, #0
 8008e88:	2100      	movs	r1, #0
 8008e8a:	68f8      	ldr	r0, [r7, #12]
 8008e8c:	f001 fb1a 	bl	800a4c4 <USBD_LL_PrepareReceive>
 8008e90:	e026      	b.n	8008ee0 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e98:	68db      	ldr	r3, [r3, #12]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d00a      	beq.n	8008eb4 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008ea4:	2b03      	cmp	r3, #3
 8008ea6:	d105      	bne.n	8008eb4 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008eae:	68db      	ldr	r3, [r3, #12]
 8008eb0:	68f8      	ldr	r0, [r7, #12]
 8008eb2:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008eb4:	2180      	movs	r1, #128	; 0x80
 8008eb6:	68f8      	ldr	r0, [r7, #12]
 8008eb8:	f001 fa58 	bl	800a36c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008ebc:	68f8      	ldr	r0, [r7, #12]
 8008ebe:	f000 fecf 	bl	8009c60 <USBD_CtlReceiveStatus>
 8008ec2:	e00d      	b.n	8008ee0 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008eca:	2b04      	cmp	r3, #4
 8008ecc:	d004      	beq.n	8008ed8 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d103      	bne.n	8008ee0 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008ed8:	2180      	movs	r1, #128	; 0x80
 8008eda:	68f8      	ldr	r0, [r7, #12]
 8008edc:	f001 fa46 	bl	800a36c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008ee6:	2b01      	cmp	r3, #1
 8008ee8:	d11d      	bne.n	8008f26 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8008eea:	68f8      	ldr	r0, [r7, #12]
 8008eec:	f7ff fe81 	bl	8008bf2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008ef8:	e015      	b.n	8008f26 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f00:	695b      	ldr	r3, [r3, #20]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d00d      	beq.n	8008f22 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008f0c:	2b03      	cmp	r3, #3
 8008f0e:	d108      	bne.n	8008f22 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f16:	695b      	ldr	r3, [r3, #20]
 8008f18:	7afa      	ldrb	r2, [r7, #11]
 8008f1a:	4611      	mov	r1, r2
 8008f1c:	68f8      	ldr	r0, [r7, #12]
 8008f1e:	4798      	blx	r3
 8008f20:	e001      	b.n	8008f26 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008f22:	2302      	movs	r3, #2
 8008f24:	e000      	b.n	8008f28 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008f26:	2300      	movs	r3, #0
}
 8008f28:	4618      	mov	r0, r3
 8008f2a:	3718      	adds	r7, #24
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	bd80      	pop	{r7, pc}

08008f30 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b082      	sub	sp, #8
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008f38:	2340      	movs	r3, #64	; 0x40
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	2100      	movs	r1, #0
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f001 f9cf 	bl	800a2e2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2201      	movs	r2, #1
 8008f48:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2240      	movs	r2, #64	; 0x40
 8008f50:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008f54:	2340      	movs	r3, #64	; 0x40
 8008f56:	2200      	movs	r2, #0
 8008f58:	2180      	movs	r1, #128	; 0x80
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f001 f9c1 	bl	800a2e2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2201      	movs	r2, #1
 8008f64:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2240      	movs	r2, #64	; 0x40
 8008f6a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2201      	movs	r2, #1
 8008f70:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2200      	movs	r2, #0
 8008f78:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2200      	movs	r2, #0
 8008f80:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2200      	movs	r2, #0
 8008f86:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d009      	beq.n	8008fa8 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f9a:	685b      	ldr	r3, [r3, #4]
 8008f9c:	687a      	ldr	r2, [r7, #4]
 8008f9e:	6852      	ldr	r2, [r2, #4]
 8008fa0:	b2d2      	uxtb	r2, r2
 8008fa2:	4611      	mov	r1, r2
 8008fa4:	6878      	ldr	r0, [r7, #4]
 8008fa6:	4798      	blx	r3
  }

  return USBD_OK;
 8008fa8:	2300      	movs	r3, #0
}
 8008faa:	4618      	mov	r0, r3
 8008fac:	3708      	adds	r7, #8
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	bd80      	pop	{r7, pc}

08008fb2 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008fb2:	b480      	push	{r7}
 8008fb4:	b083      	sub	sp, #12
 8008fb6:	af00      	add	r7, sp, #0
 8008fb8:	6078      	str	r0, [r7, #4]
 8008fba:	460b      	mov	r3, r1
 8008fbc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	78fa      	ldrb	r2, [r7, #3]
 8008fc2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008fc4:	2300      	movs	r3, #0
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	370c      	adds	r7, #12
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bc80      	pop	{r7}
 8008fce:	4770      	bx	lr

08008fd0 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b083      	sub	sp, #12
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2204      	movs	r2, #4
 8008fe8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008fec:	2300      	movs	r3, #0
}
 8008fee:	4618      	mov	r0, r3
 8008ff0:	370c      	adds	r7, #12
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bc80      	pop	{r7}
 8008ff6:	4770      	bx	lr

08008ff8 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008ff8:	b480      	push	{r7}
 8008ffa:	b083      	sub	sp, #12
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009006:	2b04      	cmp	r3, #4
 8009008:	d105      	bne.n	8009016 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009016:	2300      	movs	r3, #0
}
 8009018:	4618      	mov	r0, r3
 800901a:	370c      	adds	r7, #12
 800901c:	46bd      	mov	sp, r7
 800901e:	bc80      	pop	{r7}
 8009020:	4770      	bx	lr

08009022 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009022:	b580      	push	{r7, lr}
 8009024:	b082      	sub	sp, #8
 8009026:	af00      	add	r7, sp, #0
 8009028:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009030:	2b03      	cmp	r3, #3
 8009032:	d10b      	bne.n	800904c <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800903a:	69db      	ldr	r3, [r3, #28]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d005      	beq.n	800904c <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009046:	69db      	ldr	r3, [r3, #28]
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800904c:	2300      	movs	r3, #0
}
 800904e:	4618      	mov	r0, r3
 8009050:	3708      	adds	r7, #8
 8009052:	46bd      	mov	sp, r7
 8009054:	bd80      	pop	{r7, pc}
	...

08009058 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b084      	sub	sp, #16
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
 8009060:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009062:	2300      	movs	r3, #0
 8009064:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	781b      	ldrb	r3, [r3, #0]
 800906a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800906e:	2b40      	cmp	r3, #64	; 0x40
 8009070:	d005      	beq.n	800907e <USBD_StdDevReq+0x26>
 8009072:	2b40      	cmp	r3, #64	; 0x40
 8009074:	d84f      	bhi.n	8009116 <USBD_StdDevReq+0xbe>
 8009076:	2b00      	cmp	r3, #0
 8009078:	d009      	beq.n	800908e <USBD_StdDevReq+0x36>
 800907a:	2b20      	cmp	r3, #32
 800907c:	d14b      	bne.n	8009116 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009084:	689b      	ldr	r3, [r3, #8]
 8009086:	6839      	ldr	r1, [r7, #0]
 8009088:	6878      	ldr	r0, [r7, #4]
 800908a:	4798      	blx	r3
      break;
 800908c:	e048      	b.n	8009120 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	785b      	ldrb	r3, [r3, #1]
 8009092:	2b09      	cmp	r3, #9
 8009094:	d839      	bhi.n	800910a <USBD_StdDevReq+0xb2>
 8009096:	a201      	add	r2, pc, #4	; (adr r2, 800909c <USBD_StdDevReq+0x44>)
 8009098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800909c:	080090ed 	.word	0x080090ed
 80090a0:	08009101 	.word	0x08009101
 80090a4:	0800910b 	.word	0x0800910b
 80090a8:	080090f7 	.word	0x080090f7
 80090ac:	0800910b 	.word	0x0800910b
 80090b0:	080090cf 	.word	0x080090cf
 80090b4:	080090c5 	.word	0x080090c5
 80090b8:	0800910b 	.word	0x0800910b
 80090bc:	080090e3 	.word	0x080090e3
 80090c0:	080090d9 	.word	0x080090d9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80090c4:	6839      	ldr	r1, [r7, #0]
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	f000 f9dc 	bl	8009484 <USBD_GetDescriptor>
          break;
 80090cc:	e022      	b.n	8009114 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80090ce:	6839      	ldr	r1, [r7, #0]
 80090d0:	6878      	ldr	r0, [r7, #4]
 80090d2:	f000 fb3f 	bl	8009754 <USBD_SetAddress>
          break;
 80090d6:	e01d      	b.n	8009114 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80090d8:	6839      	ldr	r1, [r7, #0]
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	f000 fb7e 	bl	80097dc <USBD_SetConfig>
          break;
 80090e0:	e018      	b.n	8009114 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80090e2:	6839      	ldr	r1, [r7, #0]
 80090e4:	6878      	ldr	r0, [r7, #4]
 80090e6:	f000 fc07 	bl	80098f8 <USBD_GetConfig>
          break;
 80090ea:	e013      	b.n	8009114 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80090ec:	6839      	ldr	r1, [r7, #0]
 80090ee:	6878      	ldr	r0, [r7, #4]
 80090f0:	f000 fc37 	bl	8009962 <USBD_GetStatus>
          break;
 80090f4:	e00e      	b.n	8009114 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80090f6:	6839      	ldr	r1, [r7, #0]
 80090f8:	6878      	ldr	r0, [r7, #4]
 80090fa:	f000 fc65 	bl	80099c8 <USBD_SetFeature>
          break;
 80090fe:	e009      	b.n	8009114 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009100:	6839      	ldr	r1, [r7, #0]
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	f000 fc74 	bl	80099f0 <USBD_ClrFeature>
          break;
 8009108:	e004      	b.n	8009114 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800910a:	6839      	ldr	r1, [r7, #0]
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	f000 fccc 	bl	8009aaa <USBD_CtlError>
          break;
 8009112:	bf00      	nop
      }
      break;
 8009114:	e004      	b.n	8009120 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8009116:	6839      	ldr	r1, [r7, #0]
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	f000 fcc6 	bl	8009aaa <USBD_CtlError>
      break;
 800911e:	bf00      	nop
  }

  return ret;
 8009120:	7bfb      	ldrb	r3, [r7, #15]
}
 8009122:	4618      	mov	r0, r3
 8009124:	3710      	adds	r7, #16
 8009126:	46bd      	mov	sp, r7
 8009128:	bd80      	pop	{r7, pc}
 800912a:	bf00      	nop

0800912c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b084      	sub	sp, #16
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
 8009134:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009136:	2300      	movs	r3, #0
 8009138:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	781b      	ldrb	r3, [r3, #0]
 800913e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009142:	2b40      	cmp	r3, #64	; 0x40
 8009144:	d005      	beq.n	8009152 <USBD_StdItfReq+0x26>
 8009146:	2b40      	cmp	r3, #64	; 0x40
 8009148:	d82e      	bhi.n	80091a8 <USBD_StdItfReq+0x7c>
 800914a:	2b00      	cmp	r3, #0
 800914c:	d001      	beq.n	8009152 <USBD_StdItfReq+0x26>
 800914e:	2b20      	cmp	r3, #32
 8009150:	d12a      	bne.n	80091a8 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009158:	3b01      	subs	r3, #1
 800915a:	2b02      	cmp	r3, #2
 800915c:	d81d      	bhi.n	800919a <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	889b      	ldrh	r3, [r3, #4]
 8009162:	b2db      	uxtb	r3, r3
 8009164:	2b01      	cmp	r3, #1
 8009166:	d813      	bhi.n	8009190 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800916e:	689b      	ldr	r3, [r3, #8]
 8009170:	6839      	ldr	r1, [r7, #0]
 8009172:	6878      	ldr	r0, [r7, #4]
 8009174:	4798      	blx	r3
 8009176:	4603      	mov	r3, r0
 8009178:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	88db      	ldrh	r3, [r3, #6]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d110      	bne.n	80091a4 <USBD_StdItfReq+0x78>
 8009182:	7bfb      	ldrb	r3, [r7, #15]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d10d      	bne.n	80091a4 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8009188:	6878      	ldr	r0, [r7, #4]
 800918a:	f000 fd56 	bl	8009c3a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800918e:	e009      	b.n	80091a4 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8009190:	6839      	ldr	r1, [r7, #0]
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f000 fc89 	bl	8009aaa <USBD_CtlError>
          break;
 8009198:	e004      	b.n	80091a4 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800919a:	6839      	ldr	r1, [r7, #0]
 800919c:	6878      	ldr	r0, [r7, #4]
 800919e:	f000 fc84 	bl	8009aaa <USBD_CtlError>
          break;
 80091a2:	e000      	b.n	80091a6 <USBD_StdItfReq+0x7a>
          break;
 80091a4:	bf00      	nop
      }
      break;
 80091a6:	e004      	b.n	80091b2 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80091a8:	6839      	ldr	r1, [r7, #0]
 80091aa:	6878      	ldr	r0, [r7, #4]
 80091ac:	f000 fc7d 	bl	8009aaa <USBD_CtlError>
      break;
 80091b0:	bf00      	nop
  }

  return USBD_OK;
 80091b2:	2300      	movs	r3, #0
}
 80091b4:	4618      	mov	r0, r3
 80091b6:	3710      	adds	r7, #16
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bd80      	pop	{r7, pc}

080091bc <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b084      	sub	sp, #16
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
 80091c4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80091c6:	2300      	movs	r3, #0
 80091c8:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80091ca:	683b      	ldr	r3, [r7, #0]
 80091cc:	889b      	ldrh	r3, [r3, #4]
 80091ce:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	781b      	ldrb	r3, [r3, #0]
 80091d4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80091d8:	2b40      	cmp	r3, #64	; 0x40
 80091da:	d007      	beq.n	80091ec <USBD_StdEPReq+0x30>
 80091dc:	2b40      	cmp	r3, #64	; 0x40
 80091de:	f200 8146 	bhi.w	800946e <USBD_StdEPReq+0x2b2>
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d00a      	beq.n	80091fc <USBD_StdEPReq+0x40>
 80091e6:	2b20      	cmp	r3, #32
 80091e8:	f040 8141 	bne.w	800946e <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091f2:	689b      	ldr	r3, [r3, #8]
 80091f4:	6839      	ldr	r1, [r7, #0]
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	4798      	blx	r3
      break;
 80091fa:	e13d      	b.n	8009478 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	781b      	ldrb	r3, [r3, #0]
 8009200:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009204:	2b20      	cmp	r3, #32
 8009206:	d10a      	bne.n	800921e <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800920e:	689b      	ldr	r3, [r3, #8]
 8009210:	6839      	ldr	r1, [r7, #0]
 8009212:	6878      	ldr	r0, [r7, #4]
 8009214:	4798      	blx	r3
 8009216:	4603      	mov	r3, r0
 8009218:	73fb      	strb	r3, [r7, #15]

        return ret;
 800921a:	7bfb      	ldrb	r3, [r7, #15]
 800921c:	e12d      	b.n	800947a <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	785b      	ldrb	r3, [r3, #1]
 8009222:	2b03      	cmp	r3, #3
 8009224:	d007      	beq.n	8009236 <USBD_StdEPReq+0x7a>
 8009226:	2b03      	cmp	r3, #3
 8009228:	f300 811b 	bgt.w	8009462 <USBD_StdEPReq+0x2a6>
 800922c:	2b00      	cmp	r3, #0
 800922e:	d072      	beq.n	8009316 <USBD_StdEPReq+0x15a>
 8009230:	2b01      	cmp	r3, #1
 8009232:	d03a      	beq.n	80092aa <USBD_StdEPReq+0xee>
 8009234:	e115      	b.n	8009462 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800923c:	2b02      	cmp	r3, #2
 800923e:	d002      	beq.n	8009246 <USBD_StdEPReq+0x8a>
 8009240:	2b03      	cmp	r3, #3
 8009242:	d015      	beq.n	8009270 <USBD_StdEPReq+0xb4>
 8009244:	e02b      	b.n	800929e <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009246:	7bbb      	ldrb	r3, [r7, #14]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d00c      	beq.n	8009266 <USBD_StdEPReq+0xaa>
 800924c:	7bbb      	ldrb	r3, [r7, #14]
 800924e:	2b80      	cmp	r3, #128	; 0x80
 8009250:	d009      	beq.n	8009266 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009252:	7bbb      	ldrb	r3, [r7, #14]
 8009254:	4619      	mov	r1, r3
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	f001 f888 	bl	800a36c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800925c:	2180      	movs	r1, #128	; 0x80
 800925e:	6878      	ldr	r0, [r7, #4]
 8009260:	f001 f884 	bl	800a36c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009264:	e020      	b.n	80092a8 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8009266:	6839      	ldr	r1, [r7, #0]
 8009268:	6878      	ldr	r0, [r7, #4]
 800926a:	f000 fc1e 	bl	8009aaa <USBD_CtlError>
              break;
 800926e:	e01b      	b.n	80092a8 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	885b      	ldrh	r3, [r3, #2]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d10e      	bne.n	8009296 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8009278:	7bbb      	ldrb	r3, [r7, #14]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d00b      	beq.n	8009296 <USBD_StdEPReq+0xda>
 800927e:	7bbb      	ldrb	r3, [r7, #14]
 8009280:	2b80      	cmp	r3, #128	; 0x80
 8009282:	d008      	beq.n	8009296 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	88db      	ldrh	r3, [r3, #6]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d104      	bne.n	8009296 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800928c:	7bbb      	ldrb	r3, [r7, #14]
 800928e:	4619      	mov	r1, r3
 8009290:	6878      	ldr	r0, [r7, #4]
 8009292:	f001 f86b 	bl	800a36c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8009296:	6878      	ldr	r0, [r7, #4]
 8009298:	f000 fccf 	bl	8009c3a <USBD_CtlSendStatus>

              break;
 800929c:	e004      	b.n	80092a8 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800929e:	6839      	ldr	r1, [r7, #0]
 80092a0:	6878      	ldr	r0, [r7, #4]
 80092a2:	f000 fc02 	bl	8009aaa <USBD_CtlError>
              break;
 80092a6:	bf00      	nop
          }
          break;
 80092a8:	e0e0      	b.n	800946c <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092b0:	2b02      	cmp	r3, #2
 80092b2:	d002      	beq.n	80092ba <USBD_StdEPReq+0xfe>
 80092b4:	2b03      	cmp	r3, #3
 80092b6:	d015      	beq.n	80092e4 <USBD_StdEPReq+0x128>
 80092b8:	e026      	b.n	8009308 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80092ba:	7bbb      	ldrb	r3, [r7, #14]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d00c      	beq.n	80092da <USBD_StdEPReq+0x11e>
 80092c0:	7bbb      	ldrb	r3, [r7, #14]
 80092c2:	2b80      	cmp	r3, #128	; 0x80
 80092c4:	d009      	beq.n	80092da <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80092c6:	7bbb      	ldrb	r3, [r7, #14]
 80092c8:	4619      	mov	r1, r3
 80092ca:	6878      	ldr	r0, [r7, #4]
 80092cc:	f001 f84e 	bl	800a36c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80092d0:	2180      	movs	r1, #128	; 0x80
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	f001 f84a 	bl	800a36c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80092d8:	e01c      	b.n	8009314 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 80092da:	6839      	ldr	r1, [r7, #0]
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	f000 fbe4 	bl	8009aaa <USBD_CtlError>
              break;
 80092e2:	e017      	b.n	8009314 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	885b      	ldrh	r3, [r3, #2]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d112      	bne.n	8009312 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80092ec:	7bbb      	ldrb	r3, [r7, #14]
 80092ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d004      	beq.n	8009300 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80092f6:	7bbb      	ldrb	r3, [r7, #14]
 80092f8:	4619      	mov	r1, r3
 80092fa:	6878      	ldr	r0, [r7, #4]
 80092fc:	f001 f855 	bl	800a3aa <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8009300:	6878      	ldr	r0, [r7, #4]
 8009302:	f000 fc9a 	bl	8009c3a <USBD_CtlSendStatus>
              }
              break;
 8009306:	e004      	b.n	8009312 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8009308:	6839      	ldr	r1, [r7, #0]
 800930a:	6878      	ldr	r0, [r7, #4]
 800930c:	f000 fbcd 	bl	8009aaa <USBD_CtlError>
              break;
 8009310:	e000      	b.n	8009314 <USBD_StdEPReq+0x158>
              break;
 8009312:	bf00      	nop
          }
          break;
 8009314:	e0aa      	b.n	800946c <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800931c:	2b02      	cmp	r3, #2
 800931e:	d002      	beq.n	8009326 <USBD_StdEPReq+0x16a>
 8009320:	2b03      	cmp	r3, #3
 8009322:	d032      	beq.n	800938a <USBD_StdEPReq+0x1ce>
 8009324:	e097      	b.n	8009456 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009326:	7bbb      	ldrb	r3, [r7, #14]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d007      	beq.n	800933c <USBD_StdEPReq+0x180>
 800932c:	7bbb      	ldrb	r3, [r7, #14]
 800932e:	2b80      	cmp	r3, #128	; 0x80
 8009330:	d004      	beq.n	800933c <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8009332:	6839      	ldr	r1, [r7, #0]
 8009334:	6878      	ldr	r0, [r7, #4]
 8009336:	f000 fbb8 	bl	8009aaa <USBD_CtlError>
                break;
 800933a:	e091      	b.n	8009460 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800933c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009340:	2b00      	cmp	r3, #0
 8009342:	da0b      	bge.n	800935c <USBD_StdEPReq+0x1a0>
 8009344:	7bbb      	ldrb	r3, [r7, #14]
 8009346:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800934a:	4613      	mov	r3, r2
 800934c:	009b      	lsls	r3, r3, #2
 800934e:	4413      	add	r3, r2
 8009350:	009b      	lsls	r3, r3, #2
 8009352:	3310      	adds	r3, #16
 8009354:	687a      	ldr	r2, [r7, #4]
 8009356:	4413      	add	r3, r2
 8009358:	3304      	adds	r3, #4
 800935a:	e00b      	b.n	8009374 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800935c:	7bbb      	ldrb	r3, [r7, #14]
 800935e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009362:	4613      	mov	r3, r2
 8009364:	009b      	lsls	r3, r3, #2
 8009366:	4413      	add	r3, r2
 8009368:	009b      	lsls	r3, r3, #2
 800936a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800936e:	687a      	ldr	r2, [r7, #4]
 8009370:	4413      	add	r3, r2
 8009372:	3304      	adds	r3, #4
 8009374:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009376:	68bb      	ldr	r3, [r7, #8]
 8009378:	2200      	movs	r2, #0
 800937a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	2202      	movs	r2, #2
 8009380:	4619      	mov	r1, r3
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f000 fbfb 	bl	8009b7e <USBD_CtlSendData>
              break;
 8009388:	e06a      	b.n	8009460 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800938a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800938e:	2b00      	cmp	r3, #0
 8009390:	da11      	bge.n	80093b6 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009392:	7bbb      	ldrb	r3, [r7, #14]
 8009394:	f003 020f 	and.w	r2, r3, #15
 8009398:	6879      	ldr	r1, [r7, #4]
 800939a:	4613      	mov	r3, r2
 800939c:	009b      	lsls	r3, r3, #2
 800939e:	4413      	add	r3, r2
 80093a0:	009b      	lsls	r3, r3, #2
 80093a2:	440b      	add	r3, r1
 80093a4:	3318      	adds	r3, #24
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d117      	bne.n	80093dc <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80093ac:	6839      	ldr	r1, [r7, #0]
 80093ae:	6878      	ldr	r0, [r7, #4]
 80093b0:	f000 fb7b 	bl	8009aaa <USBD_CtlError>
                  break;
 80093b4:	e054      	b.n	8009460 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80093b6:	7bbb      	ldrb	r3, [r7, #14]
 80093b8:	f003 020f 	and.w	r2, r3, #15
 80093bc:	6879      	ldr	r1, [r7, #4]
 80093be:	4613      	mov	r3, r2
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	4413      	add	r3, r2
 80093c4:	009b      	lsls	r3, r3, #2
 80093c6:	440b      	add	r3, r1
 80093c8:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d104      	bne.n	80093dc <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80093d2:	6839      	ldr	r1, [r7, #0]
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f000 fb68 	bl	8009aaa <USBD_CtlError>
                  break;
 80093da:	e041      	b.n	8009460 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80093dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	da0b      	bge.n	80093fc <USBD_StdEPReq+0x240>
 80093e4:	7bbb      	ldrb	r3, [r7, #14]
 80093e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80093ea:	4613      	mov	r3, r2
 80093ec:	009b      	lsls	r3, r3, #2
 80093ee:	4413      	add	r3, r2
 80093f0:	009b      	lsls	r3, r3, #2
 80093f2:	3310      	adds	r3, #16
 80093f4:	687a      	ldr	r2, [r7, #4]
 80093f6:	4413      	add	r3, r2
 80093f8:	3304      	adds	r3, #4
 80093fa:	e00b      	b.n	8009414 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80093fc:	7bbb      	ldrb	r3, [r7, #14]
 80093fe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009402:	4613      	mov	r3, r2
 8009404:	009b      	lsls	r3, r3, #2
 8009406:	4413      	add	r3, r2
 8009408:	009b      	lsls	r3, r3, #2
 800940a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800940e:	687a      	ldr	r2, [r7, #4]
 8009410:	4413      	add	r3, r2
 8009412:	3304      	adds	r3, #4
 8009414:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009416:	7bbb      	ldrb	r3, [r7, #14]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d002      	beq.n	8009422 <USBD_StdEPReq+0x266>
 800941c:	7bbb      	ldrb	r3, [r7, #14]
 800941e:	2b80      	cmp	r3, #128	; 0x80
 8009420:	d103      	bne.n	800942a <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	2200      	movs	r2, #0
 8009426:	601a      	str	r2, [r3, #0]
 8009428:	e00e      	b.n	8009448 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800942a:	7bbb      	ldrb	r3, [r7, #14]
 800942c:	4619      	mov	r1, r3
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f000 ffda 	bl	800a3e8 <USBD_LL_IsStallEP>
 8009434:	4603      	mov	r3, r0
 8009436:	2b00      	cmp	r3, #0
 8009438:	d003      	beq.n	8009442 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	2201      	movs	r2, #1
 800943e:	601a      	str	r2, [r3, #0]
 8009440:	e002      	b.n	8009448 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8009442:	68bb      	ldr	r3, [r7, #8]
 8009444:	2200      	movs	r2, #0
 8009446:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	2202      	movs	r2, #2
 800944c:	4619      	mov	r1, r3
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f000 fb95 	bl	8009b7e <USBD_CtlSendData>
              break;
 8009454:	e004      	b.n	8009460 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8009456:	6839      	ldr	r1, [r7, #0]
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f000 fb26 	bl	8009aaa <USBD_CtlError>
              break;
 800945e:	bf00      	nop
          }
          break;
 8009460:	e004      	b.n	800946c <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8009462:	6839      	ldr	r1, [r7, #0]
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f000 fb20 	bl	8009aaa <USBD_CtlError>
          break;
 800946a:	bf00      	nop
      }
      break;
 800946c:	e004      	b.n	8009478 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800946e:	6839      	ldr	r1, [r7, #0]
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f000 fb1a 	bl	8009aaa <USBD_CtlError>
      break;
 8009476:	bf00      	nop
  }

  return ret;
 8009478:	7bfb      	ldrb	r3, [r7, #15]
}
 800947a:	4618      	mov	r0, r3
 800947c:	3710      	adds	r7, #16
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}
	...

08009484 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b084      	sub	sp, #16
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
 800948c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800948e:	2300      	movs	r3, #0
 8009490:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009492:	2300      	movs	r3, #0
 8009494:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009496:	2300      	movs	r3, #0
 8009498:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	885b      	ldrh	r3, [r3, #2]
 800949e:	0a1b      	lsrs	r3, r3, #8
 80094a0:	b29b      	uxth	r3, r3
 80094a2:	3b01      	subs	r3, #1
 80094a4:	2b06      	cmp	r3, #6
 80094a6:	f200 8128 	bhi.w	80096fa <USBD_GetDescriptor+0x276>
 80094aa:	a201      	add	r2, pc, #4	; (adr r2, 80094b0 <USBD_GetDescriptor+0x2c>)
 80094ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094b0:	080094cd 	.word	0x080094cd
 80094b4:	080094e5 	.word	0x080094e5
 80094b8:	08009525 	.word	0x08009525
 80094bc:	080096fb 	.word	0x080096fb
 80094c0:	080096fb 	.word	0x080096fb
 80094c4:	0800969b 	.word	0x0800969b
 80094c8:	080096c7 	.word	0x080096c7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	687a      	ldr	r2, [r7, #4]
 80094d6:	7c12      	ldrb	r2, [r2, #16]
 80094d8:	f107 0108 	add.w	r1, r7, #8
 80094dc:	4610      	mov	r0, r2
 80094de:	4798      	blx	r3
 80094e0:	60f8      	str	r0, [r7, #12]
      break;
 80094e2:	e112      	b.n	800970a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	7c1b      	ldrb	r3, [r3, #16]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d10d      	bne.n	8009508 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80094f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094f4:	f107 0208 	add.w	r2, r7, #8
 80094f8:	4610      	mov	r0, r2
 80094fa:	4798      	blx	r3
 80094fc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	3301      	adds	r3, #1
 8009502:	2202      	movs	r2, #2
 8009504:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009506:	e100      	b.n	800970a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800950e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009510:	f107 0208 	add.w	r2, r7, #8
 8009514:	4610      	mov	r0, r2
 8009516:	4798      	blx	r3
 8009518:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	3301      	adds	r3, #1
 800951e:	2202      	movs	r2, #2
 8009520:	701a      	strb	r2, [r3, #0]
      break;
 8009522:	e0f2      	b.n	800970a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	885b      	ldrh	r3, [r3, #2]
 8009528:	b2db      	uxtb	r3, r3
 800952a:	2b05      	cmp	r3, #5
 800952c:	f200 80ac 	bhi.w	8009688 <USBD_GetDescriptor+0x204>
 8009530:	a201      	add	r2, pc, #4	; (adr r2, 8009538 <USBD_GetDescriptor+0xb4>)
 8009532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009536:	bf00      	nop
 8009538:	08009551 	.word	0x08009551
 800953c:	08009585 	.word	0x08009585
 8009540:	080095b9 	.word	0x080095b9
 8009544:	080095ed 	.word	0x080095ed
 8009548:	08009621 	.word	0x08009621
 800954c:	08009655 	.word	0x08009655
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009556:	685b      	ldr	r3, [r3, #4]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d00b      	beq.n	8009574 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009562:	685b      	ldr	r3, [r3, #4]
 8009564:	687a      	ldr	r2, [r7, #4]
 8009566:	7c12      	ldrb	r2, [r2, #16]
 8009568:	f107 0108 	add.w	r1, r7, #8
 800956c:	4610      	mov	r0, r2
 800956e:	4798      	blx	r3
 8009570:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009572:	e091      	b.n	8009698 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009574:	6839      	ldr	r1, [r7, #0]
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f000 fa97 	bl	8009aaa <USBD_CtlError>
            err++;
 800957c:	7afb      	ldrb	r3, [r7, #11]
 800957e:	3301      	adds	r3, #1
 8009580:	72fb      	strb	r3, [r7, #11]
          break;
 8009582:	e089      	b.n	8009698 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800958a:	689b      	ldr	r3, [r3, #8]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d00b      	beq.n	80095a8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009596:	689b      	ldr	r3, [r3, #8]
 8009598:	687a      	ldr	r2, [r7, #4]
 800959a:	7c12      	ldrb	r2, [r2, #16]
 800959c:	f107 0108 	add.w	r1, r7, #8
 80095a0:	4610      	mov	r0, r2
 80095a2:	4798      	blx	r3
 80095a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80095a6:	e077      	b.n	8009698 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80095a8:	6839      	ldr	r1, [r7, #0]
 80095aa:	6878      	ldr	r0, [r7, #4]
 80095ac:	f000 fa7d 	bl	8009aaa <USBD_CtlError>
            err++;
 80095b0:	7afb      	ldrb	r3, [r7, #11]
 80095b2:	3301      	adds	r3, #1
 80095b4:	72fb      	strb	r3, [r7, #11]
          break;
 80095b6:	e06f      	b.n	8009698 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80095be:	68db      	ldr	r3, [r3, #12]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d00b      	beq.n	80095dc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80095ca:	68db      	ldr	r3, [r3, #12]
 80095cc:	687a      	ldr	r2, [r7, #4]
 80095ce:	7c12      	ldrb	r2, [r2, #16]
 80095d0:	f107 0108 	add.w	r1, r7, #8
 80095d4:	4610      	mov	r0, r2
 80095d6:	4798      	blx	r3
 80095d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80095da:	e05d      	b.n	8009698 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80095dc:	6839      	ldr	r1, [r7, #0]
 80095de:	6878      	ldr	r0, [r7, #4]
 80095e0:	f000 fa63 	bl	8009aaa <USBD_CtlError>
            err++;
 80095e4:	7afb      	ldrb	r3, [r7, #11]
 80095e6:	3301      	adds	r3, #1
 80095e8:	72fb      	strb	r3, [r7, #11]
          break;
 80095ea:	e055      	b.n	8009698 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80095f2:	691b      	ldr	r3, [r3, #16]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d00b      	beq.n	8009610 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80095fe:	691b      	ldr	r3, [r3, #16]
 8009600:	687a      	ldr	r2, [r7, #4]
 8009602:	7c12      	ldrb	r2, [r2, #16]
 8009604:	f107 0108 	add.w	r1, r7, #8
 8009608:	4610      	mov	r0, r2
 800960a:	4798      	blx	r3
 800960c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800960e:	e043      	b.n	8009698 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009610:	6839      	ldr	r1, [r7, #0]
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f000 fa49 	bl	8009aaa <USBD_CtlError>
            err++;
 8009618:	7afb      	ldrb	r3, [r7, #11]
 800961a:	3301      	adds	r3, #1
 800961c:	72fb      	strb	r3, [r7, #11]
          break;
 800961e:	e03b      	b.n	8009698 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009626:	695b      	ldr	r3, [r3, #20]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d00b      	beq.n	8009644 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009632:	695b      	ldr	r3, [r3, #20]
 8009634:	687a      	ldr	r2, [r7, #4]
 8009636:	7c12      	ldrb	r2, [r2, #16]
 8009638:	f107 0108 	add.w	r1, r7, #8
 800963c:	4610      	mov	r0, r2
 800963e:	4798      	blx	r3
 8009640:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009642:	e029      	b.n	8009698 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009644:	6839      	ldr	r1, [r7, #0]
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	f000 fa2f 	bl	8009aaa <USBD_CtlError>
            err++;
 800964c:	7afb      	ldrb	r3, [r7, #11]
 800964e:	3301      	adds	r3, #1
 8009650:	72fb      	strb	r3, [r7, #11]
          break;
 8009652:	e021      	b.n	8009698 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800965a:	699b      	ldr	r3, [r3, #24]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d00b      	beq.n	8009678 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009666:	699b      	ldr	r3, [r3, #24]
 8009668:	687a      	ldr	r2, [r7, #4]
 800966a:	7c12      	ldrb	r2, [r2, #16]
 800966c:	f107 0108 	add.w	r1, r7, #8
 8009670:	4610      	mov	r0, r2
 8009672:	4798      	blx	r3
 8009674:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009676:	e00f      	b.n	8009698 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009678:	6839      	ldr	r1, [r7, #0]
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	f000 fa15 	bl	8009aaa <USBD_CtlError>
            err++;
 8009680:	7afb      	ldrb	r3, [r7, #11]
 8009682:	3301      	adds	r3, #1
 8009684:	72fb      	strb	r3, [r7, #11]
          break;
 8009686:	e007      	b.n	8009698 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009688:	6839      	ldr	r1, [r7, #0]
 800968a:	6878      	ldr	r0, [r7, #4]
 800968c:	f000 fa0d 	bl	8009aaa <USBD_CtlError>
          err++;
 8009690:	7afb      	ldrb	r3, [r7, #11]
 8009692:	3301      	adds	r3, #1
 8009694:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8009696:	e038      	b.n	800970a <USBD_GetDescriptor+0x286>
 8009698:	e037      	b.n	800970a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	7c1b      	ldrb	r3, [r3, #16]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d109      	bne.n	80096b6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80096a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096aa:	f107 0208 	add.w	r2, r7, #8
 80096ae:	4610      	mov	r0, r2
 80096b0:	4798      	blx	r3
 80096b2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80096b4:	e029      	b.n	800970a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80096b6:	6839      	ldr	r1, [r7, #0]
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f000 f9f6 	bl	8009aaa <USBD_CtlError>
        err++;
 80096be:	7afb      	ldrb	r3, [r7, #11]
 80096c0:	3301      	adds	r3, #1
 80096c2:	72fb      	strb	r3, [r7, #11]
      break;
 80096c4:	e021      	b.n	800970a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	7c1b      	ldrb	r3, [r3, #16]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d10d      	bne.n	80096ea <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80096d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096d6:	f107 0208 	add.w	r2, r7, #8
 80096da:	4610      	mov	r0, r2
 80096dc:	4798      	blx	r3
 80096de:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	3301      	adds	r3, #1
 80096e4:	2207      	movs	r2, #7
 80096e6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80096e8:	e00f      	b.n	800970a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80096ea:	6839      	ldr	r1, [r7, #0]
 80096ec:	6878      	ldr	r0, [r7, #4]
 80096ee:	f000 f9dc 	bl	8009aaa <USBD_CtlError>
        err++;
 80096f2:	7afb      	ldrb	r3, [r7, #11]
 80096f4:	3301      	adds	r3, #1
 80096f6:	72fb      	strb	r3, [r7, #11]
      break;
 80096f8:	e007      	b.n	800970a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80096fa:	6839      	ldr	r1, [r7, #0]
 80096fc:	6878      	ldr	r0, [r7, #4]
 80096fe:	f000 f9d4 	bl	8009aaa <USBD_CtlError>
      err++;
 8009702:	7afb      	ldrb	r3, [r7, #11]
 8009704:	3301      	adds	r3, #1
 8009706:	72fb      	strb	r3, [r7, #11]
      break;
 8009708:	bf00      	nop
  }

  if (err != 0U)
 800970a:	7afb      	ldrb	r3, [r7, #11]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d11c      	bne.n	800974a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8009710:	893b      	ldrh	r3, [r7, #8]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d011      	beq.n	800973a <USBD_GetDescriptor+0x2b6>
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	88db      	ldrh	r3, [r3, #6]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d00d      	beq.n	800973a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	88da      	ldrh	r2, [r3, #6]
 8009722:	893b      	ldrh	r3, [r7, #8]
 8009724:	4293      	cmp	r3, r2
 8009726:	bf28      	it	cs
 8009728:	4613      	movcs	r3, r2
 800972a:	b29b      	uxth	r3, r3
 800972c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800972e:	893b      	ldrh	r3, [r7, #8]
 8009730:	461a      	mov	r2, r3
 8009732:	68f9      	ldr	r1, [r7, #12]
 8009734:	6878      	ldr	r0, [r7, #4]
 8009736:	f000 fa22 	bl	8009b7e <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	88db      	ldrh	r3, [r3, #6]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d104      	bne.n	800974c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8009742:	6878      	ldr	r0, [r7, #4]
 8009744:	f000 fa79 	bl	8009c3a <USBD_CtlSendStatus>
 8009748:	e000      	b.n	800974c <USBD_GetDescriptor+0x2c8>
    return;
 800974a:	bf00      	nop
    }
  }
}
 800974c:	3710      	adds	r7, #16
 800974e:	46bd      	mov	sp, r7
 8009750:	bd80      	pop	{r7, pc}
 8009752:	bf00      	nop

08009754 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009754:	b580      	push	{r7, lr}
 8009756:	b084      	sub	sp, #16
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
 800975c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	889b      	ldrh	r3, [r3, #4]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d130      	bne.n	80097c8 <USBD_SetAddress+0x74>
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	88db      	ldrh	r3, [r3, #6]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d12c      	bne.n	80097c8 <USBD_SetAddress+0x74>
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	885b      	ldrh	r3, [r3, #2]
 8009772:	2b7f      	cmp	r3, #127	; 0x7f
 8009774:	d828      	bhi.n	80097c8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	885b      	ldrh	r3, [r3, #2]
 800977a:	b2db      	uxtb	r3, r3
 800977c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009780:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009788:	2b03      	cmp	r3, #3
 800978a:	d104      	bne.n	8009796 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800978c:	6839      	ldr	r1, [r7, #0]
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	f000 f98b 	bl	8009aaa <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009794:	e01d      	b.n	80097d2 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	7bfa      	ldrb	r2, [r7, #15]
 800979a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800979e:	7bfb      	ldrb	r3, [r7, #15]
 80097a0:	4619      	mov	r1, r3
 80097a2:	6878      	ldr	r0, [r7, #4]
 80097a4:	f000 fe4c 	bl	800a440 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f000 fa46 	bl	8009c3a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80097ae:	7bfb      	ldrb	r3, [r7, #15]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d004      	beq.n	80097be <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2202      	movs	r2, #2
 80097b8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097bc:	e009      	b.n	80097d2 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2201      	movs	r2, #1
 80097c2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097c6:	e004      	b.n	80097d2 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80097c8:	6839      	ldr	r1, [r7, #0]
 80097ca:	6878      	ldr	r0, [r7, #4]
 80097cc:	f000 f96d 	bl	8009aaa <USBD_CtlError>
  }
}
 80097d0:	bf00      	nop
 80097d2:	bf00      	nop
 80097d4:	3710      	adds	r7, #16
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}
	...

080097dc <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b082      	sub	sp, #8
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
 80097e4:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	885b      	ldrh	r3, [r3, #2]
 80097ea:	b2da      	uxtb	r2, r3
 80097ec:	4b41      	ldr	r3, [pc, #260]	; (80098f4 <USBD_SetConfig+0x118>)
 80097ee:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80097f0:	4b40      	ldr	r3, [pc, #256]	; (80098f4 <USBD_SetConfig+0x118>)
 80097f2:	781b      	ldrb	r3, [r3, #0]
 80097f4:	2b01      	cmp	r3, #1
 80097f6:	d904      	bls.n	8009802 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80097f8:	6839      	ldr	r1, [r7, #0]
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	f000 f955 	bl	8009aaa <USBD_CtlError>
 8009800:	e075      	b.n	80098ee <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009808:	2b02      	cmp	r3, #2
 800980a:	d002      	beq.n	8009812 <USBD_SetConfig+0x36>
 800980c:	2b03      	cmp	r3, #3
 800980e:	d023      	beq.n	8009858 <USBD_SetConfig+0x7c>
 8009810:	e062      	b.n	80098d8 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8009812:	4b38      	ldr	r3, [pc, #224]	; (80098f4 <USBD_SetConfig+0x118>)
 8009814:	781b      	ldrb	r3, [r3, #0]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d01a      	beq.n	8009850 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800981a:	4b36      	ldr	r3, [pc, #216]	; (80098f4 <USBD_SetConfig+0x118>)
 800981c:	781b      	ldrb	r3, [r3, #0]
 800981e:	461a      	mov	r2, r3
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2203      	movs	r2, #3
 8009828:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800982c:	4b31      	ldr	r3, [pc, #196]	; (80098f4 <USBD_SetConfig+0x118>)
 800982e:	781b      	ldrb	r3, [r3, #0]
 8009830:	4619      	mov	r1, r3
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f7ff f9e7 	bl	8008c06 <USBD_SetClassConfig>
 8009838:	4603      	mov	r3, r0
 800983a:	2b02      	cmp	r3, #2
 800983c:	d104      	bne.n	8009848 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800983e:	6839      	ldr	r1, [r7, #0]
 8009840:	6878      	ldr	r0, [r7, #4]
 8009842:	f000 f932 	bl	8009aaa <USBD_CtlError>
            return;
 8009846:	e052      	b.n	80098ee <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f000 f9f6 	bl	8009c3a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800984e:	e04e      	b.n	80098ee <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f000 f9f2 	bl	8009c3a <USBD_CtlSendStatus>
        break;
 8009856:	e04a      	b.n	80098ee <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009858:	4b26      	ldr	r3, [pc, #152]	; (80098f4 <USBD_SetConfig+0x118>)
 800985a:	781b      	ldrb	r3, [r3, #0]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d112      	bne.n	8009886 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2202      	movs	r2, #2
 8009864:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8009868:	4b22      	ldr	r3, [pc, #136]	; (80098f4 <USBD_SetConfig+0x118>)
 800986a:	781b      	ldrb	r3, [r3, #0]
 800986c:	461a      	mov	r2, r3
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009872:	4b20      	ldr	r3, [pc, #128]	; (80098f4 <USBD_SetConfig+0x118>)
 8009874:	781b      	ldrb	r3, [r3, #0]
 8009876:	4619      	mov	r1, r3
 8009878:	6878      	ldr	r0, [r7, #4]
 800987a:	f7ff f9e3 	bl	8008c44 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	f000 f9db 	bl	8009c3a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009884:	e033      	b.n	80098ee <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8009886:	4b1b      	ldr	r3, [pc, #108]	; (80098f4 <USBD_SetConfig+0x118>)
 8009888:	781b      	ldrb	r3, [r3, #0]
 800988a:	461a      	mov	r2, r3
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	685b      	ldr	r3, [r3, #4]
 8009890:	429a      	cmp	r2, r3
 8009892:	d01d      	beq.n	80098d0 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	685b      	ldr	r3, [r3, #4]
 8009898:	b2db      	uxtb	r3, r3
 800989a:	4619      	mov	r1, r3
 800989c:	6878      	ldr	r0, [r7, #4]
 800989e:	f7ff f9d1 	bl	8008c44 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80098a2:	4b14      	ldr	r3, [pc, #80]	; (80098f4 <USBD_SetConfig+0x118>)
 80098a4:	781b      	ldrb	r3, [r3, #0]
 80098a6:	461a      	mov	r2, r3
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80098ac:	4b11      	ldr	r3, [pc, #68]	; (80098f4 <USBD_SetConfig+0x118>)
 80098ae:	781b      	ldrb	r3, [r3, #0]
 80098b0:	4619      	mov	r1, r3
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f7ff f9a7 	bl	8008c06 <USBD_SetClassConfig>
 80098b8:	4603      	mov	r3, r0
 80098ba:	2b02      	cmp	r3, #2
 80098bc:	d104      	bne.n	80098c8 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80098be:	6839      	ldr	r1, [r7, #0]
 80098c0:	6878      	ldr	r0, [r7, #4]
 80098c2:	f000 f8f2 	bl	8009aaa <USBD_CtlError>
            return;
 80098c6:	e012      	b.n	80098ee <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80098c8:	6878      	ldr	r0, [r7, #4]
 80098ca:	f000 f9b6 	bl	8009c3a <USBD_CtlSendStatus>
        break;
 80098ce:	e00e      	b.n	80098ee <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80098d0:	6878      	ldr	r0, [r7, #4]
 80098d2:	f000 f9b2 	bl	8009c3a <USBD_CtlSendStatus>
        break;
 80098d6:	e00a      	b.n	80098ee <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80098d8:	6839      	ldr	r1, [r7, #0]
 80098da:	6878      	ldr	r0, [r7, #4]
 80098dc:	f000 f8e5 	bl	8009aaa <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80098e0:	4b04      	ldr	r3, [pc, #16]	; (80098f4 <USBD_SetConfig+0x118>)
 80098e2:	781b      	ldrb	r3, [r3, #0]
 80098e4:	4619      	mov	r1, r3
 80098e6:	6878      	ldr	r0, [r7, #4]
 80098e8:	f7ff f9ac 	bl	8008c44 <USBD_ClrClassConfig>
        break;
 80098ec:	bf00      	nop
    }
  }
}
 80098ee:	3708      	adds	r7, #8
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bd80      	pop	{r7, pc}
 80098f4:	20000280 	.word	0x20000280

080098f8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b082      	sub	sp, #8
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
 8009900:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	88db      	ldrh	r3, [r3, #6]
 8009906:	2b01      	cmp	r3, #1
 8009908:	d004      	beq.n	8009914 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800990a:	6839      	ldr	r1, [r7, #0]
 800990c:	6878      	ldr	r0, [r7, #4]
 800990e:	f000 f8cc 	bl	8009aaa <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009912:	e022      	b.n	800995a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800991a:	2b02      	cmp	r3, #2
 800991c:	dc02      	bgt.n	8009924 <USBD_GetConfig+0x2c>
 800991e:	2b00      	cmp	r3, #0
 8009920:	dc03      	bgt.n	800992a <USBD_GetConfig+0x32>
 8009922:	e015      	b.n	8009950 <USBD_GetConfig+0x58>
 8009924:	2b03      	cmp	r3, #3
 8009926:	d00b      	beq.n	8009940 <USBD_GetConfig+0x48>
 8009928:	e012      	b.n	8009950 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2200      	movs	r2, #0
 800992e:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	3308      	adds	r3, #8
 8009934:	2201      	movs	r2, #1
 8009936:	4619      	mov	r1, r3
 8009938:	6878      	ldr	r0, [r7, #4]
 800993a:	f000 f920 	bl	8009b7e <USBD_CtlSendData>
        break;
 800993e:	e00c      	b.n	800995a <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	3304      	adds	r3, #4
 8009944:	2201      	movs	r2, #1
 8009946:	4619      	mov	r1, r3
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	f000 f918 	bl	8009b7e <USBD_CtlSendData>
        break;
 800994e:	e004      	b.n	800995a <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8009950:	6839      	ldr	r1, [r7, #0]
 8009952:	6878      	ldr	r0, [r7, #4]
 8009954:	f000 f8a9 	bl	8009aaa <USBD_CtlError>
        break;
 8009958:	bf00      	nop
}
 800995a:	bf00      	nop
 800995c:	3708      	adds	r7, #8
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}

08009962 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009962:	b580      	push	{r7, lr}
 8009964:	b082      	sub	sp, #8
 8009966:	af00      	add	r7, sp, #0
 8009968:	6078      	str	r0, [r7, #4]
 800996a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009972:	3b01      	subs	r3, #1
 8009974:	2b02      	cmp	r3, #2
 8009976:	d81e      	bhi.n	80099b6 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	88db      	ldrh	r3, [r3, #6]
 800997c:	2b02      	cmp	r3, #2
 800997e:	d004      	beq.n	800998a <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8009980:	6839      	ldr	r1, [r7, #0]
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f000 f891 	bl	8009aaa <USBD_CtlError>
        break;
 8009988:	e01a      	b.n	80099c0 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2201      	movs	r2, #1
 800998e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009996:	2b00      	cmp	r3, #0
 8009998:	d005      	beq.n	80099a6 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	68db      	ldr	r3, [r3, #12]
 800999e:	f043 0202 	orr.w	r2, r3, #2
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	330c      	adds	r3, #12
 80099aa:	2202      	movs	r2, #2
 80099ac:	4619      	mov	r1, r3
 80099ae:	6878      	ldr	r0, [r7, #4]
 80099b0:	f000 f8e5 	bl	8009b7e <USBD_CtlSendData>
      break;
 80099b4:	e004      	b.n	80099c0 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80099b6:	6839      	ldr	r1, [r7, #0]
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	f000 f876 	bl	8009aaa <USBD_CtlError>
      break;
 80099be:	bf00      	nop
  }
}
 80099c0:	bf00      	nop
 80099c2:	3708      	adds	r7, #8
 80099c4:	46bd      	mov	sp, r7
 80099c6:	bd80      	pop	{r7, pc}

080099c8 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	b082      	sub	sp, #8
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
 80099d0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	885b      	ldrh	r3, [r3, #2]
 80099d6:	2b01      	cmp	r3, #1
 80099d8:	d106      	bne.n	80099e8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2201      	movs	r2, #1
 80099de:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 80099e2:	6878      	ldr	r0, [r7, #4]
 80099e4:	f000 f929 	bl	8009c3a <USBD_CtlSendStatus>
  }
}
 80099e8:	bf00      	nop
 80099ea:	3708      	adds	r7, #8
 80099ec:	46bd      	mov	sp, r7
 80099ee:	bd80      	pop	{r7, pc}

080099f0 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b082      	sub	sp, #8
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
 80099f8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a00:	3b01      	subs	r3, #1
 8009a02:	2b02      	cmp	r3, #2
 8009a04:	d80b      	bhi.n	8009a1e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	885b      	ldrh	r3, [r3, #2]
 8009a0a:	2b01      	cmp	r3, #1
 8009a0c:	d10c      	bne.n	8009a28 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	2200      	movs	r2, #0
 8009a12:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8009a16:	6878      	ldr	r0, [r7, #4]
 8009a18:	f000 f90f 	bl	8009c3a <USBD_CtlSendStatus>
      }
      break;
 8009a1c:	e004      	b.n	8009a28 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009a1e:	6839      	ldr	r1, [r7, #0]
 8009a20:	6878      	ldr	r0, [r7, #4]
 8009a22:	f000 f842 	bl	8009aaa <USBD_CtlError>
      break;
 8009a26:	e000      	b.n	8009a2a <USBD_ClrFeature+0x3a>
      break;
 8009a28:	bf00      	nop
  }
}
 8009a2a:	bf00      	nop
 8009a2c:	3708      	adds	r7, #8
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	bd80      	pop	{r7, pc}

08009a32 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009a32:	b480      	push	{r7}
 8009a34:	b083      	sub	sp, #12
 8009a36:	af00      	add	r7, sp, #0
 8009a38:	6078      	str	r0, [r7, #4]
 8009a3a:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	781a      	ldrb	r2, [r3, #0]
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	785a      	ldrb	r2, [r3, #1]
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	3302      	adds	r3, #2
 8009a50:	781b      	ldrb	r3, [r3, #0]
 8009a52:	b29a      	uxth	r2, r3
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	3303      	adds	r3, #3
 8009a58:	781b      	ldrb	r3, [r3, #0]
 8009a5a:	b29b      	uxth	r3, r3
 8009a5c:	021b      	lsls	r3, r3, #8
 8009a5e:	b29b      	uxth	r3, r3
 8009a60:	4413      	add	r3, r2
 8009a62:	b29a      	uxth	r2, r3
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	3304      	adds	r3, #4
 8009a6c:	781b      	ldrb	r3, [r3, #0]
 8009a6e:	b29a      	uxth	r2, r3
 8009a70:	683b      	ldr	r3, [r7, #0]
 8009a72:	3305      	adds	r3, #5
 8009a74:	781b      	ldrb	r3, [r3, #0]
 8009a76:	b29b      	uxth	r3, r3
 8009a78:	021b      	lsls	r3, r3, #8
 8009a7a:	b29b      	uxth	r3, r3
 8009a7c:	4413      	add	r3, r2
 8009a7e:	b29a      	uxth	r2, r3
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8009a84:	683b      	ldr	r3, [r7, #0]
 8009a86:	3306      	adds	r3, #6
 8009a88:	781b      	ldrb	r3, [r3, #0]
 8009a8a:	b29a      	uxth	r2, r3
 8009a8c:	683b      	ldr	r3, [r7, #0]
 8009a8e:	3307      	adds	r3, #7
 8009a90:	781b      	ldrb	r3, [r3, #0]
 8009a92:	b29b      	uxth	r3, r3
 8009a94:	021b      	lsls	r3, r3, #8
 8009a96:	b29b      	uxth	r3, r3
 8009a98:	4413      	add	r3, r2
 8009a9a:	b29a      	uxth	r2, r3
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	80da      	strh	r2, [r3, #6]

}
 8009aa0:	bf00      	nop
 8009aa2:	370c      	adds	r7, #12
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	bc80      	pop	{r7}
 8009aa8:	4770      	bx	lr

08009aaa <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009aaa:	b580      	push	{r7, lr}
 8009aac:	b082      	sub	sp, #8
 8009aae:	af00      	add	r7, sp, #0
 8009ab0:	6078      	str	r0, [r7, #4]
 8009ab2:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8009ab4:	2180      	movs	r1, #128	; 0x80
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f000 fc58 	bl	800a36c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009abc:	2100      	movs	r1, #0
 8009abe:	6878      	ldr	r0, [r7, #4]
 8009ac0:	f000 fc54 	bl	800a36c <USBD_LL_StallEP>
}
 8009ac4:	bf00      	nop
 8009ac6:	3708      	adds	r7, #8
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bd80      	pop	{r7, pc}

08009acc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b086      	sub	sp, #24
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	60f8      	str	r0, [r7, #12]
 8009ad4:	60b9      	str	r1, [r7, #8]
 8009ad6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009ad8:	2300      	movs	r3, #0
 8009ada:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d032      	beq.n	8009b48 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8009ae2:	68f8      	ldr	r0, [r7, #12]
 8009ae4:	f000 f834 	bl	8009b50 <USBD_GetLen>
 8009ae8:	4603      	mov	r3, r0
 8009aea:	3301      	adds	r3, #1
 8009aec:	b29b      	uxth	r3, r3
 8009aee:	005b      	lsls	r3, r3, #1
 8009af0:	b29a      	uxth	r2, r3
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8009af6:	7dfb      	ldrb	r3, [r7, #23]
 8009af8:	1c5a      	adds	r2, r3, #1
 8009afa:	75fa      	strb	r2, [r7, #23]
 8009afc:	461a      	mov	r2, r3
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	4413      	add	r3, r2
 8009b02:	687a      	ldr	r2, [r7, #4]
 8009b04:	7812      	ldrb	r2, [r2, #0]
 8009b06:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8009b08:	7dfb      	ldrb	r3, [r7, #23]
 8009b0a:	1c5a      	adds	r2, r3, #1
 8009b0c:	75fa      	strb	r2, [r7, #23]
 8009b0e:	461a      	mov	r2, r3
 8009b10:	68bb      	ldr	r3, [r7, #8]
 8009b12:	4413      	add	r3, r2
 8009b14:	2203      	movs	r2, #3
 8009b16:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8009b18:	e012      	b.n	8009b40 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	1c5a      	adds	r2, r3, #1
 8009b1e:	60fa      	str	r2, [r7, #12]
 8009b20:	7dfa      	ldrb	r2, [r7, #23]
 8009b22:	1c51      	adds	r1, r2, #1
 8009b24:	75f9      	strb	r1, [r7, #23]
 8009b26:	4611      	mov	r1, r2
 8009b28:	68ba      	ldr	r2, [r7, #8]
 8009b2a:	440a      	add	r2, r1
 8009b2c:	781b      	ldrb	r3, [r3, #0]
 8009b2e:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8009b30:	7dfb      	ldrb	r3, [r7, #23]
 8009b32:	1c5a      	adds	r2, r3, #1
 8009b34:	75fa      	strb	r2, [r7, #23]
 8009b36:	461a      	mov	r2, r3
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	4413      	add	r3, r2
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	781b      	ldrb	r3, [r3, #0]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d1e8      	bne.n	8009b1a <USBD_GetString+0x4e>
    }
  }
}
 8009b48:	bf00      	nop
 8009b4a:	3718      	adds	r7, #24
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd80      	pop	{r7, pc}

08009b50 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009b50:	b480      	push	{r7}
 8009b52:	b085      	sub	sp, #20
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009b58:	2300      	movs	r3, #0
 8009b5a:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8009b5c:	e005      	b.n	8009b6a <USBD_GetLen+0x1a>
  {
    len++;
 8009b5e:	7bfb      	ldrb	r3, [r7, #15]
 8009b60:	3301      	adds	r3, #1
 8009b62:	73fb      	strb	r3, [r7, #15]
    buf++;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	3301      	adds	r3, #1
 8009b68:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	781b      	ldrb	r3, [r3, #0]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d1f5      	bne.n	8009b5e <USBD_GetLen+0xe>
  }

  return len;
 8009b72:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b74:	4618      	mov	r0, r3
 8009b76:	3714      	adds	r7, #20
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	bc80      	pop	{r7}
 8009b7c:	4770      	bx	lr

08009b7e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009b7e:	b580      	push	{r7, lr}
 8009b80:	b084      	sub	sp, #16
 8009b82:	af00      	add	r7, sp, #0
 8009b84:	60f8      	str	r0, [r7, #12]
 8009b86:	60b9      	str	r1, [r7, #8]
 8009b88:	4613      	mov	r3, r2
 8009b8a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	2202      	movs	r2, #2
 8009b90:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009b94:	88fa      	ldrh	r2, [r7, #6]
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009b9a:	88fa      	ldrh	r2, [r7, #6]
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009ba0:	88fb      	ldrh	r3, [r7, #6]
 8009ba2:	68ba      	ldr	r2, [r7, #8]
 8009ba4:	2100      	movs	r1, #0
 8009ba6:	68f8      	ldr	r0, [r7, #12]
 8009ba8:	f000 fc69 	bl	800a47e <USBD_LL_Transmit>

  return USBD_OK;
 8009bac:	2300      	movs	r3, #0
}
 8009bae:	4618      	mov	r0, r3
 8009bb0:	3710      	adds	r7, #16
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}

08009bb6 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8009bb6:	b580      	push	{r7, lr}
 8009bb8:	b084      	sub	sp, #16
 8009bba:	af00      	add	r7, sp, #0
 8009bbc:	60f8      	str	r0, [r7, #12]
 8009bbe:	60b9      	str	r1, [r7, #8]
 8009bc0:	4613      	mov	r3, r2
 8009bc2:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009bc4:	88fb      	ldrh	r3, [r7, #6]
 8009bc6:	68ba      	ldr	r2, [r7, #8]
 8009bc8:	2100      	movs	r1, #0
 8009bca:	68f8      	ldr	r0, [r7, #12]
 8009bcc:	f000 fc57 	bl	800a47e <USBD_LL_Transmit>

  return USBD_OK;
 8009bd0:	2300      	movs	r3, #0
}
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	3710      	adds	r7, #16
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bd80      	pop	{r7, pc}

08009bda <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009bda:	b580      	push	{r7, lr}
 8009bdc:	b084      	sub	sp, #16
 8009bde:	af00      	add	r7, sp, #0
 8009be0:	60f8      	str	r0, [r7, #12]
 8009be2:	60b9      	str	r1, [r7, #8]
 8009be4:	4613      	mov	r3, r2
 8009be6:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	2203      	movs	r2, #3
 8009bec:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009bf0:	88fa      	ldrh	r2, [r7, #6]
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8009bf8:	88fa      	ldrh	r2, [r7, #6]
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009c00:	88fb      	ldrh	r3, [r7, #6]
 8009c02:	68ba      	ldr	r2, [r7, #8]
 8009c04:	2100      	movs	r1, #0
 8009c06:	68f8      	ldr	r0, [r7, #12]
 8009c08:	f000 fc5c 	bl	800a4c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009c0c:	2300      	movs	r3, #0
}
 8009c0e:	4618      	mov	r0, r3
 8009c10:	3710      	adds	r7, #16
 8009c12:	46bd      	mov	sp, r7
 8009c14:	bd80      	pop	{r7, pc}

08009c16 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009c16:	b580      	push	{r7, lr}
 8009c18:	b084      	sub	sp, #16
 8009c1a:	af00      	add	r7, sp, #0
 8009c1c:	60f8      	str	r0, [r7, #12]
 8009c1e:	60b9      	str	r1, [r7, #8]
 8009c20:	4613      	mov	r3, r2
 8009c22:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009c24:	88fb      	ldrh	r3, [r7, #6]
 8009c26:	68ba      	ldr	r2, [r7, #8]
 8009c28:	2100      	movs	r1, #0
 8009c2a:	68f8      	ldr	r0, [r7, #12]
 8009c2c:	f000 fc4a 	bl	800a4c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009c30:	2300      	movs	r3, #0
}
 8009c32:	4618      	mov	r0, r3
 8009c34:	3710      	adds	r7, #16
 8009c36:	46bd      	mov	sp, r7
 8009c38:	bd80      	pop	{r7, pc}

08009c3a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009c3a:	b580      	push	{r7, lr}
 8009c3c:	b082      	sub	sp, #8
 8009c3e:	af00      	add	r7, sp, #0
 8009c40:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2204      	movs	r2, #4
 8009c46:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	2100      	movs	r1, #0
 8009c50:	6878      	ldr	r0, [r7, #4]
 8009c52:	f000 fc14 	bl	800a47e <USBD_LL_Transmit>

  return USBD_OK;
 8009c56:	2300      	movs	r3, #0
}
 8009c58:	4618      	mov	r0, r3
 8009c5a:	3708      	adds	r7, #8
 8009c5c:	46bd      	mov	sp, r7
 8009c5e:	bd80      	pop	{r7, pc}

08009c60 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b082      	sub	sp, #8
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2205      	movs	r2, #5
 8009c6c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009c70:	2300      	movs	r3, #0
 8009c72:	2200      	movs	r2, #0
 8009c74:	2100      	movs	r1, #0
 8009c76:	6878      	ldr	r0, [r7, #4]
 8009c78:	f000 fc24 	bl	800a4c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009c7c:	2300      	movs	r3, #0
}
 8009c7e:	4618      	mov	r0, r3
 8009c80:	3708      	adds	r7, #8
 8009c82:	46bd      	mov	sp, r7
 8009c84:	bd80      	pop	{r7, pc}
	...

08009c88 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	4912      	ldr	r1, [pc, #72]	; (8009cd8 <MX_USB_DEVICE_Init+0x50>)
 8009c90:	4812      	ldr	r0, [pc, #72]	; (8009cdc <MX_USB_DEVICE_Init+0x54>)
 8009c92:	f7fe ff5e 	bl	8008b52 <USBD_Init>
 8009c96:	4603      	mov	r3, r0
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d001      	beq.n	8009ca0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009c9c:	f7f7 fe5c 	bl	8001958 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009ca0:	490f      	ldr	r1, [pc, #60]	; (8009ce0 <MX_USB_DEVICE_Init+0x58>)
 8009ca2:	480e      	ldr	r0, [pc, #56]	; (8009cdc <MX_USB_DEVICE_Init+0x54>)
 8009ca4:	f7fe ff80 	bl	8008ba8 <USBD_RegisterClass>
 8009ca8:	4603      	mov	r3, r0
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d001      	beq.n	8009cb2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009cae:	f7f7 fe53 	bl	8001958 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009cb2:	490c      	ldr	r1, [pc, #48]	; (8009ce4 <MX_USB_DEVICE_Init+0x5c>)
 8009cb4:	4809      	ldr	r0, [pc, #36]	; (8009cdc <MX_USB_DEVICE_Init+0x54>)
 8009cb6:	f7fe feb1 	bl	8008a1c <USBD_CDC_RegisterInterface>
 8009cba:	4603      	mov	r3, r0
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d001      	beq.n	8009cc4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009cc0:	f7f7 fe4a 	bl	8001958 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009cc4:	4805      	ldr	r0, [pc, #20]	; (8009cdc <MX_USB_DEVICE_Init+0x54>)
 8009cc6:	f7fe ff88 	bl	8008bda <USBD_Start>
 8009cca:	4603      	mov	r3, r0
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d001      	beq.n	8009cd4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009cd0:	f7f7 fe42 	bl	8001958 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009cd4:	bf00      	nop
 8009cd6:	bd80      	pop	{r7, pc}
 8009cd8:	20000140 	.word	0x20000140
 8009cdc:	200009f0 	.word	0x200009f0
 8009ce0:	2000002c 	.word	0x2000002c
 8009ce4:	20000130 	.word	0x20000130

08009ce8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009cec:	2200      	movs	r2, #0
 8009cee:	4905      	ldr	r1, [pc, #20]	; (8009d04 <CDC_Init_FS+0x1c>)
 8009cf0:	4805      	ldr	r0, [pc, #20]	; (8009d08 <CDC_Init_FS+0x20>)
 8009cf2:	f7fe fea9 	bl	8008a48 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009cf6:	4905      	ldr	r1, [pc, #20]	; (8009d0c <CDC_Init_FS+0x24>)
 8009cf8:	4803      	ldr	r0, [pc, #12]	; (8009d08 <CDC_Init_FS+0x20>)
 8009cfa:	f7fe febe 	bl	8008a7a <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 8009cfe:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009d00:	4618      	mov	r0, r3
 8009d02:	bd80      	pop	{r7, pc}
 8009d04:	20000eb4 	.word	0x20000eb4
 8009d08:	200009f0 	.word	0x200009f0
 8009d0c:	20000cb4 	.word	0x20000cb4

08009d10 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009d10:	b480      	push	{r7}
 8009d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
 8009d14:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bc80      	pop	{r7}
 8009d1c:	4770      	bx	lr
	...

08009d20 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009d20:	b480      	push	{r7}
 8009d22:	b083      	sub	sp, #12
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	4603      	mov	r3, r0
 8009d28:	6039      	str	r1, [r7, #0]
 8009d2a:	71fb      	strb	r3, [r7, #7]
 8009d2c:	4613      	mov	r3, r2
 8009d2e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
	switch (cmd)
 8009d30:	79fb      	ldrb	r3, [r7, #7]
 8009d32:	2b23      	cmp	r3, #35	; 0x23
 8009d34:	d84a      	bhi.n	8009dcc <CDC_Control_FS+0xac>
 8009d36:	a201      	add	r2, pc, #4	; (adr r2, 8009d3c <CDC_Control_FS+0x1c>)
 8009d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d3c:	08009dcd 	.word	0x08009dcd
 8009d40:	08009dcd 	.word	0x08009dcd
 8009d44:	08009dcd 	.word	0x08009dcd
 8009d48:	08009dcd 	.word	0x08009dcd
 8009d4c:	08009dcd 	.word	0x08009dcd
 8009d50:	08009dcd 	.word	0x08009dcd
 8009d54:	08009dcd 	.word	0x08009dcd
 8009d58:	08009dcd 	.word	0x08009dcd
 8009d5c:	08009dcd 	.word	0x08009dcd
 8009d60:	08009dcd 	.word	0x08009dcd
 8009d64:	08009dcd 	.word	0x08009dcd
 8009d68:	08009dcd 	.word	0x08009dcd
 8009d6c:	08009dcd 	.word	0x08009dcd
 8009d70:	08009dcd 	.word	0x08009dcd
 8009d74:	08009dcd 	.word	0x08009dcd
 8009d78:	08009dcd 	.word	0x08009dcd
 8009d7c:	08009dcd 	.word	0x08009dcd
 8009d80:	08009dcd 	.word	0x08009dcd
 8009d84:	08009dcd 	.word	0x08009dcd
 8009d88:	08009dcd 	.word	0x08009dcd
 8009d8c:	08009dcd 	.word	0x08009dcd
 8009d90:	08009dcd 	.word	0x08009dcd
 8009d94:	08009dcd 	.word	0x08009dcd
 8009d98:	08009dcd 	.word	0x08009dcd
 8009d9c:	08009dcd 	.word	0x08009dcd
 8009da0:	08009dcd 	.word	0x08009dcd
 8009da4:	08009dcd 	.word	0x08009dcd
 8009da8:	08009dcd 	.word	0x08009dcd
 8009dac:	08009dcd 	.word	0x08009dcd
 8009db0:	08009dcd 	.word	0x08009dcd
 8009db4:	08009dcd 	.word	0x08009dcd
 8009db8:	08009dcd 	.word	0x08009dcd
 8009dbc:	08009dcd 	.word	0x08009dcd
 8009dc0:	08009dcd 	.word	0x08009dcd
 8009dc4:	08009dcd 	.word	0x08009dcd
 8009dc8:	08009dcd 	.word	0x08009dcd
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 8009dcc:	bf00      	nop
	}

	return (USBD_OK);
 8009dce:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009dd0:	4618      	mov	r0, r3
 8009dd2:	370c      	adds	r7, #12
 8009dd4:	46bd      	mov	sp, r7
 8009dd6:	bc80      	pop	{r7}
 8009dd8:	4770      	bx	lr
 8009dda:	bf00      	nop

08009ddc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b082      	sub	sp, #8
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
 8009de4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009de6:	6879      	ldr	r1, [r7, #4]
 8009de8:	4807      	ldr	r0, [pc, #28]	; (8009e08 <CDC_Receive_FS+0x2c>)
 8009dea:	f7fe fe46 	bl	8008a7a <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009dee:	4806      	ldr	r0, [pc, #24]	; (8009e08 <CDC_Receive_FS+0x2c>)
 8009df0:	f7fe fe85 	bl	8008afe <USBD_CDC_ReceivePacket>

	runCommands(Buf, Len);
 8009df4:	6839      	ldr	r1, [r7, #0]
 8009df6:	6878      	ldr	r0, [r7, #4]
 8009df8:	f7f6 fdaa 	bl	8000950 <runCommands>
	return (USBD_OK);
 8009dfc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009dfe:	4618      	mov	r0, r3
 8009e00:	3708      	adds	r7, #8
 8009e02:	46bd      	mov	sp, r7
 8009e04:	bd80      	pop	{r7, pc}
 8009e06:	bf00      	nop
 8009e08:	200009f0 	.word	0x200009f0

08009e0c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b084      	sub	sp, #16
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
 8009e14:	460b      	mov	r3, r1
 8009e16:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009e18:	2300      	movs	r3, #0
 8009e1a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)hUsbDeviceFS.pClassData;
 8009e1c:	4b0d      	ldr	r3, [pc, #52]	; (8009e54 <CDC_Transmit_FS+0x48>)
 8009e1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e22:	60bb      	str	r3, [r7, #8]
	if (hcdc->TxState != 0)
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d001      	beq.n	8009e32 <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 8009e2e:	2301      	movs	r3, #1
 8009e30:	e00b      	b.n	8009e4a <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009e32:	887b      	ldrh	r3, [r7, #2]
 8009e34:	461a      	mov	r2, r3
 8009e36:	6879      	ldr	r1, [r7, #4]
 8009e38:	4806      	ldr	r0, [pc, #24]	; (8009e54 <CDC_Transmit_FS+0x48>)
 8009e3a:	f7fe fe05 	bl	8008a48 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009e3e:	4805      	ldr	r0, [pc, #20]	; (8009e54 <CDC_Transmit_FS+0x48>)
 8009e40:	f7fe fe2e 	bl	8008aa0 <USBD_CDC_TransmitPacket>
 8009e44:	4603      	mov	r3, r0
 8009e46:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	3710      	adds	r7, #16
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	bd80      	pop	{r7, pc}
 8009e52:	bf00      	nop
 8009e54:	200009f0 	.word	0x200009f0

08009e58 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e58:	b480      	push	{r7}
 8009e5a:	b083      	sub	sp, #12
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	4603      	mov	r3, r0
 8009e60:	6039      	str	r1, [r7, #0]
 8009e62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	2212      	movs	r2, #18
 8009e68:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009e6a:	4b03      	ldr	r3, [pc, #12]	; (8009e78 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	370c      	adds	r7, #12
 8009e70:	46bd      	mov	sp, r7
 8009e72:	bc80      	pop	{r7}
 8009e74:	4770      	bx	lr
 8009e76:	bf00      	nop
 8009e78:	2000015c 	.word	0x2000015c

08009e7c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b083      	sub	sp, #12
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	4603      	mov	r3, r0
 8009e84:	6039      	str	r1, [r7, #0]
 8009e86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	2204      	movs	r2, #4
 8009e8c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009e8e:	4b03      	ldr	r3, [pc, #12]	; (8009e9c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009e90:	4618      	mov	r0, r3
 8009e92:	370c      	adds	r7, #12
 8009e94:	46bd      	mov	sp, r7
 8009e96:	bc80      	pop	{r7}
 8009e98:	4770      	bx	lr
 8009e9a:	bf00      	nop
 8009e9c:	20000170 	.word	0x20000170

08009ea0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b082      	sub	sp, #8
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	4603      	mov	r3, r0
 8009ea8:	6039      	str	r1, [r7, #0]
 8009eaa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009eac:	79fb      	ldrb	r3, [r7, #7]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d105      	bne.n	8009ebe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009eb2:	683a      	ldr	r2, [r7, #0]
 8009eb4:	4907      	ldr	r1, [pc, #28]	; (8009ed4 <USBD_FS_ProductStrDescriptor+0x34>)
 8009eb6:	4808      	ldr	r0, [pc, #32]	; (8009ed8 <USBD_FS_ProductStrDescriptor+0x38>)
 8009eb8:	f7ff fe08 	bl	8009acc <USBD_GetString>
 8009ebc:	e004      	b.n	8009ec8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009ebe:	683a      	ldr	r2, [r7, #0]
 8009ec0:	4904      	ldr	r1, [pc, #16]	; (8009ed4 <USBD_FS_ProductStrDescriptor+0x34>)
 8009ec2:	4805      	ldr	r0, [pc, #20]	; (8009ed8 <USBD_FS_ProductStrDescriptor+0x38>)
 8009ec4:	f7ff fe02 	bl	8009acc <USBD_GetString>
  }
  return USBD_StrDesc;
 8009ec8:	4b02      	ldr	r3, [pc, #8]	; (8009ed4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009eca:	4618      	mov	r0, r3
 8009ecc:	3708      	adds	r7, #8
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	bd80      	pop	{r7, pc}
 8009ed2:	bf00      	nop
 8009ed4:	200010b4 	.word	0x200010b4
 8009ed8:	0800b958 	.word	0x0800b958

08009edc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b082      	sub	sp, #8
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	6039      	str	r1, [r7, #0]
 8009ee6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009ee8:	683a      	ldr	r2, [r7, #0]
 8009eea:	4904      	ldr	r1, [pc, #16]	; (8009efc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009eec:	4804      	ldr	r0, [pc, #16]	; (8009f00 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009eee:	f7ff fded 	bl	8009acc <USBD_GetString>
  return USBD_StrDesc;
 8009ef2:	4b02      	ldr	r3, [pc, #8]	; (8009efc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	3708      	adds	r7, #8
 8009ef8:	46bd      	mov	sp, r7
 8009efa:	bd80      	pop	{r7, pc}
 8009efc:	200010b4 	.word	0x200010b4
 8009f00:	0800b970 	.word	0x0800b970

08009f04 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b082      	sub	sp, #8
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	6039      	str	r1, [r7, #0]
 8009f0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	221a      	movs	r2, #26
 8009f14:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009f16:	f000 f843 	bl	8009fa0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009f1a:	4b02      	ldr	r3, [pc, #8]	; (8009f24 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	3708      	adds	r7, #8
 8009f20:	46bd      	mov	sp, r7
 8009f22:	bd80      	pop	{r7, pc}
 8009f24:	20000174 	.word	0x20000174

08009f28 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b082      	sub	sp, #8
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	4603      	mov	r3, r0
 8009f30:	6039      	str	r1, [r7, #0]
 8009f32:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009f34:	79fb      	ldrb	r3, [r7, #7]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d105      	bne.n	8009f46 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009f3a:	683a      	ldr	r2, [r7, #0]
 8009f3c:	4907      	ldr	r1, [pc, #28]	; (8009f5c <USBD_FS_ConfigStrDescriptor+0x34>)
 8009f3e:	4808      	ldr	r0, [pc, #32]	; (8009f60 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009f40:	f7ff fdc4 	bl	8009acc <USBD_GetString>
 8009f44:	e004      	b.n	8009f50 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009f46:	683a      	ldr	r2, [r7, #0]
 8009f48:	4904      	ldr	r1, [pc, #16]	; (8009f5c <USBD_FS_ConfigStrDescriptor+0x34>)
 8009f4a:	4805      	ldr	r0, [pc, #20]	; (8009f60 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009f4c:	f7ff fdbe 	bl	8009acc <USBD_GetString>
  }
  return USBD_StrDesc;
 8009f50:	4b02      	ldr	r3, [pc, #8]	; (8009f5c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009f52:	4618      	mov	r0, r3
 8009f54:	3708      	adds	r7, #8
 8009f56:	46bd      	mov	sp, r7
 8009f58:	bd80      	pop	{r7, pc}
 8009f5a:	bf00      	nop
 8009f5c:	200010b4 	.word	0x200010b4
 8009f60:	0800b984 	.word	0x0800b984

08009f64 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b082      	sub	sp, #8
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	6039      	str	r1, [r7, #0]
 8009f6e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009f70:	79fb      	ldrb	r3, [r7, #7]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d105      	bne.n	8009f82 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009f76:	683a      	ldr	r2, [r7, #0]
 8009f78:	4907      	ldr	r1, [pc, #28]	; (8009f98 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009f7a:	4808      	ldr	r0, [pc, #32]	; (8009f9c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009f7c:	f7ff fda6 	bl	8009acc <USBD_GetString>
 8009f80:	e004      	b.n	8009f8c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009f82:	683a      	ldr	r2, [r7, #0]
 8009f84:	4904      	ldr	r1, [pc, #16]	; (8009f98 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009f86:	4805      	ldr	r0, [pc, #20]	; (8009f9c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009f88:	f7ff fda0 	bl	8009acc <USBD_GetString>
  }
  return USBD_StrDesc;
 8009f8c:	4b02      	ldr	r3, [pc, #8]	; (8009f98 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	3708      	adds	r7, #8
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}
 8009f96:	bf00      	nop
 8009f98:	200010b4 	.word	0x200010b4
 8009f9c:	0800b990 	.word	0x0800b990

08009fa0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b084      	sub	sp, #16
 8009fa4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009fa6:	4b0f      	ldr	r3, [pc, #60]	; (8009fe4 <Get_SerialNum+0x44>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009fac:	4b0e      	ldr	r3, [pc, #56]	; (8009fe8 <Get_SerialNum+0x48>)
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009fb2:	4b0e      	ldr	r3, [pc, #56]	; (8009fec <Get_SerialNum+0x4c>)
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009fb8:	68fa      	ldr	r2, [r7, #12]
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	4413      	add	r3, r2
 8009fbe:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d009      	beq.n	8009fda <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009fc6:	2208      	movs	r2, #8
 8009fc8:	4909      	ldr	r1, [pc, #36]	; (8009ff0 <Get_SerialNum+0x50>)
 8009fca:	68f8      	ldr	r0, [r7, #12]
 8009fcc:	f000 f814 	bl	8009ff8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009fd0:	2204      	movs	r2, #4
 8009fd2:	4908      	ldr	r1, [pc, #32]	; (8009ff4 <Get_SerialNum+0x54>)
 8009fd4:	68b8      	ldr	r0, [r7, #8]
 8009fd6:	f000 f80f 	bl	8009ff8 <IntToUnicode>
  }
}
 8009fda:	bf00      	nop
 8009fdc:	3710      	adds	r7, #16
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bd80      	pop	{r7, pc}
 8009fe2:	bf00      	nop
 8009fe4:	1ffff7e8 	.word	0x1ffff7e8
 8009fe8:	1ffff7ec 	.word	0x1ffff7ec
 8009fec:	1ffff7f0 	.word	0x1ffff7f0
 8009ff0:	20000176 	.word	0x20000176
 8009ff4:	20000186 	.word	0x20000186

08009ff8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b087      	sub	sp, #28
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	60f8      	str	r0, [r7, #12]
 800a000:	60b9      	str	r1, [r7, #8]
 800a002:	4613      	mov	r3, r2
 800a004:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a006:	2300      	movs	r3, #0
 800a008:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a00a:	2300      	movs	r3, #0
 800a00c:	75fb      	strb	r3, [r7, #23]
 800a00e:	e027      	b.n	800a060 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	0f1b      	lsrs	r3, r3, #28
 800a014:	2b09      	cmp	r3, #9
 800a016:	d80b      	bhi.n	800a030 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	0f1b      	lsrs	r3, r3, #28
 800a01c:	b2da      	uxtb	r2, r3
 800a01e:	7dfb      	ldrb	r3, [r7, #23]
 800a020:	005b      	lsls	r3, r3, #1
 800a022:	4619      	mov	r1, r3
 800a024:	68bb      	ldr	r3, [r7, #8]
 800a026:	440b      	add	r3, r1
 800a028:	3230      	adds	r2, #48	; 0x30
 800a02a:	b2d2      	uxtb	r2, r2
 800a02c:	701a      	strb	r2, [r3, #0]
 800a02e:	e00a      	b.n	800a046 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	0f1b      	lsrs	r3, r3, #28
 800a034:	b2da      	uxtb	r2, r3
 800a036:	7dfb      	ldrb	r3, [r7, #23]
 800a038:	005b      	lsls	r3, r3, #1
 800a03a:	4619      	mov	r1, r3
 800a03c:	68bb      	ldr	r3, [r7, #8]
 800a03e:	440b      	add	r3, r1
 800a040:	3237      	adds	r2, #55	; 0x37
 800a042:	b2d2      	uxtb	r2, r2
 800a044:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	011b      	lsls	r3, r3, #4
 800a04a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a04c:	7dfb      	ldrb	r3, [r7, #23]
 800a04e:	005b      	lsls	r3, r3, #1
 800a050:	3301      	adds	r3, #1
 800a052:	68ba      	ldr	r2, [r7, #8]
 800a054:	4413      	add	r3, r2
 800a056:	2200      	movs	r2, #0
 800a058:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a05a:	7dfb      	ldrb	r3, [r7, #23]
 800a05c:	3301      	adds	r3, #1
 800a05e:	75fb      	strb	r3, [r7, #23]
 800a060:	7dfa      	ldrb	r2, [r7, #23]
 800a062:	79fb      	ldrb	r3, [r7, #7]
 800a064:	429a      	cmp	r2, r3
 800a066:	d3d3      	bcc.n	800a010 <IntToUnicode+0x18>
  }
}
 800a068:	bf00      	nop
 800a06a:	bf00      	nop
 800a06c:	371c      	adds	r7, #28
 800a06e:	46bd      	mov	sp, r7
 800a070:	bc80      	pop	{r7}
 800a072:	4770      	bx	lr

0800a074 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a074:	b580      	push	{r7, lr}
 800a076:	b084      	sub	sp, #16
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	4a0d      	ldr	r2, [pc, #52]	; (800a0b8 <HAL_PCD_MspInit+0x44>)
 800a082:	4293      	cmp	r3, r2
 800a084:	d113      	bne.n	800a0ae <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800a086:	4b0d      	ldr	r3, [pc, #52]	; (800a0bc <HAL_PCD_MspInit+0x48>)
 800a088:	69db      	ldr	r3, [r3, #28]
 800a08a:	4a0c      	ldr	r2, [pc, #48]	; (800a0bc <HAL_PCD_MspInit+0x48>)
 800a08c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a090:	61d3      	str	r3, [r2, #28]
 800a092:	4b0a      	ldr	r3, [pc, #40]	; (800a0bc <HAL_PCD_MspInit+0x48>)
 800a094:	69db      	ldr	r3, [r3, #28]
 800a096:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a09a:	60fb      	str	r3, [r7, #12]
 800a09c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800a09e:	2200      	movs	r2, #0
 800a0a0:	2100      	movs	r1, #0
 800a0a2:	2014      	movs	r0, #20
 800a0a4:	f7f8 fcbf 	bl	8002a26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800a0a8:	2014      	movs	r0, #20
 800a0aa:	f7f8 fcd8 	bl	8002a5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800a0ae:	bf00      	nop
 800a0b0:	3710      	adds	r7, #16
 800a0b2:	46bd      	mov	sp, r7
 800a0b4:	bd80      	pop	{r7, pc}
 800a0b6:	bf00      	nop
 800a0b8:	40005c00 	.word	0x40005c00
 800a0bc:	40021000 	.word	0x40021000

0800a0c0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b082      	sub	sp, #8
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800a0d4:	4619      	mov	r1, r3
 800a0d6:	4610      	mov	r0, r2
 800a0d8:	f7fe fdc7 	bl	8008c6a <USBD_LL_SetupStage>
}
 800a0dc:	bf00      	nop
 800a0de:	3708      	adds	r7, #8
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}

0800a0e4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b082      	sub	sp, #8
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
 800a0ec:	460b      	mov	r3, r1
 800a0ee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800a0f6:	78fa      	ldrb	r2, [r7, #3]
 800a0f8:	6879      	ldr	r1, [r7, #4]
 800a0fa:	4613      	mov	r3, r2
 800a0fc:	009b      	lsls	r3, r3, #2
 800a0fe:	4413      	add	r3, r2
 800a100:	00db      	lsls	r3, r3, #3
 800a102:	440b      	add	r3, r1
 800a104:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800a108:	681a      	ldr	r2, [r3, #0]
 800a10a:	78fb      	ldrb	r3, [r7, #3]
 800a10c:	4619      	mov	r1, r3
 800a10e:	f7fe fdf9 	bl	8008d04 <USBD_LL_DataOutStage>
}
 800a112:	bf00      	nop
 800a114:	3708      	adds	r7, #8
 800a116:	46bd      	mov	sp, r7
 800a118:	bd80      	pop	{r7, pc}

0800a11a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a11a:	b580      	push	{r7, lr}
 800a11c:	b082      	sub	sp, #8
 800a11e:	af00      	add	r7, sp, #0
 800a120:	6078      	str	r0, [r7, #4]
 800a122:	460b      	mov	r3, r1
 800a124:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800a12c:	78fa      	ldrb	r2, [r7, #3]
 800a12e:	6879      	ldr	r1, [r7, #4]
 800a130:	4613      	mov	r3, r2
 800a132:	009b      	lsls	r3, r3, #2
 800a134:	4413      	add	r3, r2
 800a136:	00db      	lsls	r3, r3, #3
 800a138:	440b      	add	r3, r1
 800a13a:	333c      	adds	r3, #60	; 0x3c
 800a13c:	681a      	ldr	r2, [r3, #0]
 800a13e:	78fb      	ldrb	r3, [r7, #3]
 800a140:	4619      	mov	r1, r3
 800a142:	f7fe fe50 	bl	8008de6 <USBD_LL_DataInStage>
}
 800a146:	bf00      	nop
 800a148:	3708      	adds	r7, #8
 800a14a:	46bd      	mov	sp, r7
 800a14c:	bd80      	pop	{r7, pc}

0800a14e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a14e:	b580      	push	{r7, lr}
 800a150:	b082      	sub	sp, #8
 800a152:	af00      	add	r7, sp, #0
 800a154:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a15c:	4618      	mov	r0, r3
 800a15e:	f7fe ff60 	bl	8009022 <USBD_LL_SOF>
}
 800a162:	bf00      	nop
 800a164:	3708      	adds	r7, #8
 800a166:	46bd      	mov	sp, r7
 800a168:	bd80      	pop	{r7, pc}

0800a16a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a16a:	b580      	push	{r7, lr}
 800a16c:	b084      	sub	sp, #16
 800a16e:	af00      	add	r7, sp, #0
 800a170:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a172:	2301      	movs	r3, #1
 800a174:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	689b      	ldr	r3, [r3, #8]
 800a17a:	2b02      	cmp	r3, #2
 800a17c:	d001      	beq.n	800a182 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a17e:	f7f7 fbeb 	bl	8001958 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a188:	7bfa      	ldrb	r2, [r7, #15]
 800a18a:	4611      	mov	r1, r2
 800a18c:	4618      	mov	r0, r3
 800a18e:	f7fe ff10 	bl	8008fb2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a198:	4618      	mov	r0, r3
 800a19a:	f7fe fec9 	bl	8008f30 <USBD_LL_Reset>
}
 800a19e:	bf00      	nop
 800a1a0:	3710      	adds	r7, #16
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	bd80      	pop	{r7, pc}
	...

0800a1a8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b082      	sub	sp, #8
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	f7fe ff0a 	bl	8008fd0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	699b      	ldr	r3, [r3, #24]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d005      	beq.n	800a1d0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a1c4:	4b04      	ldr	r3, [pc, #16]	; (800a1d8 <HAL_PCD_SuspendCallback+0x30>)
 800a1c6:	691b      	ldr	r3, [r3, #16]
 800a1c8:	4a03      	ldr	r2, [pc, #12]	; (800a1d8 <HAL_PCD_SuspendCallback+0x30>)
 800a1ca:	f043 0306 	orr.w	r3, r3, #6
 800a1ce:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a1d0:	bf00      	nop
 800a1d2:	3708      	adds	r7, #8
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	bd80      	pop	{r7, pc}
 800a1d8:	e000ed00 	.word	0xe000ed00

0800a1dc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b082      	sub	sp, #8
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	f7fe ff04 	bl	8008ff8 <USBD_LL_Resume>
}
 800a1f0:	bf00      	nop
 800a1f2:	3708      	adds	r7, #8
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	bd80      	pop	{r7, pc}

0800a1f8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b082      	sub	sp, #8
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800a200:	4a28      	ldr	r2, [pc, #160]	; (800a2a4 <USBD_LL_Init+0xac>)
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	4a26      	ldr	r2, [pc, #152]	; (800a2a4 <USBD_LL_Init+0xac>)
 800a20c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800a210:	4b24      	ldr	r3, [pc, #144]	; (800a2a4 <USBD_LL_Init+0xac>)
 800a212:	4a25      	ldr	r2, [pc, #148]	; (800a2a8 <USBD_LL_Init+0xb0>)
 800a214:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a216:	4b23      	ldr	r3, [pc, #140]	; (800a2a4 <USBD_LL_Init+0xac>)
 800a218:	2208      	movs	r2, #8
 800a21a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a21c:	4b21      	ldr	r3, [pc, #132]	; (800a2a4 <USBD_LL_Init+0xac>)
 800a21e:	2202      	movs	r2, #2
 800a220:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a222:	4b20      	ldr	r3, [pc, #128]	; (800a2a4 <USBD_LL_Init+0xac>)
 800a224:	2200      	movs	r2, #0
 800a226:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a228:	4b1e      	ldr	r3, [pc, #120]	; (800a2a4 <USBD_LL_Init+0xac>)
 800a22a:	2200      	movs	r2, #0
 800a22c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a22e:	4b1d      	ldr	r3, [pc, #116]	; (800a2a4 <USBD_LL_Init+0xac>)
 800a230:	2200      	movs	r2, #0
 800a232:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a234:	481b      	ldr	r0, [pc, #108]	; (800a2a4 <USBD_LL_Init+0xac>)
 800a236:	f7f9 f82e 	bl	8003296 <HAL_PCD_Init>
 800a23a:	4603      	mov	r3, r0
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d001      	beq.n	800a244 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800a240:	f7f7 fb8a 	bl	8001958 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a24a:	2318      	movs	r3, #24
 800a24c:	2200      	movs	r2, #0
 800a24e:	2100      	movs	r1, #0
 800a250:	f7fa fb70 	bl	8004934 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a25a:	2358      	movs	r3, #88	; 0x58
 800a25c:	2200      	movs	r2, #0
 800a25e:	2180      	movs	r1, #128	; 0x80
 800a260:	f7fa fb68 	bl	8004934 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a26a:	23c0      	movs	r3, #192	; 0xc0
 800a26c:	2200      	movs	r2, #0
 800a26e:	2181      	movs	r1, #129	; 0x81
 800a270:	f7fa fb60 	bl	8004934 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a27a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800a27e:	2200      	movs	r2, #0
 800a280:	2101      	movs	r1, #1
 800a282:	f7fa fb57 	bl	8004934 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a28c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a290:	2200      	movs	r2, #0
 800a292:	2182      	movs	r1, #130	; 0x82
 800a294:	f7fa fb4e 	bl	8004934 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800a298:	2300      	movs	r3, #0
}
 800a29a:	4618      	mov	r0, r3
 800a29c:	3708      	adds	r7, #8
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}
 800a2a2:	bf00      	nop
 800a2a4:	200012b4 	.word	0x200012b4
 800a2a8:	40005c00 	.word	0x40005c00

0800a2ac <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b084      	sub	sp, #16
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	f7f9 f8f2 	bl	80034ac <HAL_PCD_Start>
 800a2c8:	4603      	mov	r3, r0
 800a2ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a2cc:	7bfb      	ldrb	r3, [r7, #15]
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	f000 f94e 	bl	800a570 <USBD_Get_USB_Status>
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a2d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a2da:	4618      	mov	r0, r3
 800a2dc:	3710      	adds	r7, #16
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	bd80      	pop	{r7, pc}

0800a2e2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a2e2:	b580      	push	{r7, lr}
 800a2e4:	b084      	sub	sp, #16
 800a2e6:	af00      	add	r7, sp, #0
 800a2e8:	6078      	str	r0, [r7, #4]
 800a2ea:	4608      	mov	r0, r1
 800a2ec:	4611      	mov	r1, r2
 800a2ee:	461a      	mov	r2, r3
 800a2f0:	4603      	mov	r3, r0
 800a2f2:	70fb      	strb	r3, [r7, #3]
 800a2f4:	460b      	mov	r3, r1
 800a2f6:	70bb      	strb	r3, [r7, #2]
 800a2f8:	4613      	mov	r3, r2
 800a2fa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a300:	2300      	movs	r3, #0
 800a302:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a30a:	78bb      	ldrb	r3, [r7, #2]
 800a30c:	883a      	ldrh	r2, [r7, #0]
 800a30e:	78f9      	ldrb	r1, [r7, #3]
 800a310:	f7f9 fa6c 	bl	80037ec <HAL_PCD_EP_Open>
 800a314:	4603      	mov	r3, r0
 800a316:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a318:	7bfb      	ldrb	r3, [r7, #15]
 800a31a:	4618      	mov	r0, r3
 800a31c:	f000 f928 	bl	800a570 <USBD_Get_USB_Status>
 800a320:	4603      	mov	r3, r0
 800a322:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a324:	7bbb      	ldrb	r3, [r7, #14]
}
 800a326:	4618      	mov	r0, r3
 800a328:	3710      	adds	r7, #16
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bd80      	pop	{r7, pc}

0800a32e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a32e:	b580      	push	{r7, lr}
 800a330:	b084      	sub	sp, #16
 800a332:	af00      	add	r7, sp, #0
 800a334:	6078      	str	r0, [r7, #4]
 800a336:	460b      	mov	r3, r1
 800a338:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a33a:	2300      	movs	r3, #0
 800a33c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a33e:	2300      	movs	r3, #0
 800a340:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a348:	78fa      	ldrb	r2, [r7, #3]
 800a34a:	4611      	mov	r1, r2
 800a34c:	4618      	mov	r0, r3
 800a34e:	f7f9 fab3 	bl	80038b8 <HAL_PCD_EP_Close>
 800a352:	4603      	mov	r3, r0
 800a354:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a356:	7bfb      	ldrb	r3, [r7, #15]
 800a358:	4618      	mov	r0, r3
 800a35a:	f000 f909 	bl	800a570 <USBD_Get_USB_Status>
 800a35e:	4603      	mov	r3, r0
 800a360:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a362:	7bbb      	ldrb	r3, [r7, #14]
}
 800a364:	4618      	mov	r0, r3
 800a366:	3710      	adds	r7, #16
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}

0800a36c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b084      	sub	sp, #16
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
 800a374:	460b      	mov	r3, r1
 800a376:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a378:	2300      	movs	r3, #0
 800a37a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a37c:	2300      	movs	r3, #0
 800a37e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a386:	78fa      	ldrb	r2, [r7, #3]
 800a388:	4611      	mov	r1, r2
 800a38a:	4618      	mov	r0, r3
 800a38c:	f7f9 fb73 	bl	8003a76 <HAL_PCD_EP_SetStall>
 800a390:	4603      	mov	r3, r0
 800a392:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a394:	7bfb      	ldrb	r3, [r7, #15]
 800a396:	4618      	mov	r0, r3
 800a398:	f000 f8ea 	bl	800a570 <USBD_Get_USB_Status>
 800a39c:	4603      	mov	r3, r0
 800a39e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a3a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	3710      	adds	r7, #16
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	bd80      	pop	{r7, pc}

0800a3aa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a3aa:	b580      	push	{r7, lr}
 800a3ac:	b084      	sub	sp, #16
 800a3ae:	af00      	add	r7, sp, #0
 800a3b0:	6078      	str	r0, [r7, #4]
 800a3b2:	460b      	mov	r3, r1
 800a3b4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a3c4:	78fa      	ldrb	r2, [r7, #3]
 800a3c6:	4611      	mov	r1, r2
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	f7f9 fbb4 	bl	8003b36 <HAL_PCD_EP_ClrStall>
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a3d2:	7bfb      	ldrb	r3, [r7, #15]
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	f000 f8cb 	bl	800a570 <USBD_Get_USB_Status>
 800a3da:	4603      	mov	r3, r0
 800a3dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a3de:	7bbb      	ldrb	r3, [r7, #14]
}
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	3710      	adds	r7, #16
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	bd80      	pop	{r7, pc}

0800a3e8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	b085      	sub	sp, #20
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
 800a3f0:	460b      	mov	r3, r1
 800a3f2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a3fa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a3fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a400:	2b00      	cmp	r3, #0
 800a402:	da0c      	bge.n	800a41e <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a404:	78fb      	ldrb	r3, [r7, #3]
 800a406:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a40a:	68f9      	ldr	r1, [r7, #12]
 800a40c:	1c5a      	adds	r2, r3, #1
 800a40e:	4613      	mov	r3, r2
 800a410:	009b      	lsls	r3, r3, #2
 800a412:	4413      	add	r3, r2
 800a414:	00db      	lsls	r3, r3, #3
 800a416:	440b      	add	r3, r1
 800a418:	3302      	adds	r3, #2
 800a41a:	781b      	ldrb	r3, [r3, #0]
 800a41c:	e00b      	b.n	800a436 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a41e:	78fb      	ldrb	r3, [r7, #3]
 800a420:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a424:	68f9      	ldr	r1, [r7, #12]
 800a426:	4613      	mov	r3, r2
 800a428:	009b      	lsls	r3, r3, #2
 800a42a:	4413      	add	r3, r2
 800a42c:	00db      	lsls	r3, r3, #3
 800a42e:	440b      	add	r3, r1
 800a430:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800a434:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a436:	4618      	mov	r0, r3
 800a438:	3714      	adds	r7, #20
 800a43a:	46bd      	mov	sp, r7
 800a43c:	bc80      	pop	{r7}
 800a43e:	4770      	bx	lr

0800a440 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a440:	b580      	push	{r7, lr}
 800a442:	b084      	sub	sp, #16
 800a444:	af00      	add	r7, sp, #0
 800a446:	6078      	str	r0, [r7, #4]
 800a448:	460b      	mov	r3, r1
 800a44a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a44c:	2300      	movs	r3, #0
 800a44e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a450:	2300      	movs	r3, #0
 800a452:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a45a:	78fa      	ldrb	r2, [r7, #3]
 800a45c:	4611      	mov	r1, r2
 800a45e:	4618      	mov	r0, r3
 800a460:	f7f9 f99f 	bl	80037a2 <HAL_PCD_SetAddress>
 800a464:	4603      	mov	r3, r0
 800a466:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a468:	7bfb      	ldrb	r3, [r7, #15]
 800a46a:	4618      	mov	r0, r3
 800a46c:	f000 f880 	bl	800a570 <USBD_Get_USB_Status>
 800a470:	4603      	mov	r3, r0
 800a472:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a474:	7bbb      	ldrb	r3, [r7, #14]
}
 800a476:	4618      	mov	r0, r3
 800a478:	3710      	adds	r7, #16
 800a47a:	46bd      	mov	sp, r7
 800a47c:	bd80      	pop	{r7, pc}

0800a47e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a47e:	b580      	push	{r7, lr}
 800a480:	b086      	sub	sp, #24
 800a482:	af00      	add	r7, sp, #0
 800a484:	60f8      	str	r0, [r7, #12]
 800a486:	607a      	str	r2, [r7, #4]
 800a488:	461a      	mov	r2, r3
 800a48a:	460b      	mov	r3, r1
 800a48c:	72fb      	strb	r3, [r7, #11]
 800a48e:	4613      	mov	r3, r2
 800a490:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a492:	2300      	movs	r3, #0
 800a494:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a496:	2300      	movs	r3, #0
 800a498:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a4a0:	893b      	ldrh	r3, [r7, #8]
 800a4a2:	7af9      	ldrb	r1, [r7, #11]
 800a4a4:	687a      	ldr	r2, [r7, #4]
 800a4a6:	f7f9 faa3 	bl	80039f0 <HAL_PCD_EP_Transmit>
 800a4aa:	4603      	mov	r3, r0
 800a4ac:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a4ae:	7dfb      	ldrb	r3, [r7, #23]
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	f000 f85d 	bl	800a570 <USBD_Get_USB_Status>
 800a4b6:	4603      	mov	r3, r0
 800a4b8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a4ba:	7dbb      	ldrb	r3, [r7, #22]
}
 800a4bc:	4618      	mov	r0, r3
 800a4be:	3718      	adds	r7, #24
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	bd80      	pop	{r7, pc}

0800a4c4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a4c4:	b580      	push	{r7, lr}
 800a4c6:	b086      	sub	sp, #24
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	60f8      	str	r0, [r7, #12]
 800a4cc:	607a      	str	r2, [r7, #4]
 800a4ce:	461a      	mov	r2, r3
 800a4d0:	460b      	mov	r3, r1
 800a4d2:	72fb      	strb	r3, [r7, #11]
 800a4d4:	4613      	mov	r3, r2
 800a4d6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a4d8:	2300      	movs	r3, #0
 800a4da:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a4dc:	2300      	movs	r3, #0
 800a4de:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a4e6:	893b      	ldrh	r3, [r7, #8]
 800a4e8:	7af9      	ldrb	r1, [r7, #11]
 800a4ea:	687a      	ldr	r2, [r7, #4]
 800a4ec:	f7f9 fa2c 	bl	8003948 <HAL_PCD_EP_Receive>
 800a4f0:	4603      	mov	r3, r0
 800a4f2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a4f4:	7dfb      	ldrb	r3, [r7, #23]
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	f000 f83a 	bl	800a570 <USBD_Get_USB_Status>
 800a4fc:	4603      	mov	r3, r0
 800a4fe:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a500:	7dbb      	ldrb	r3, [r7, #22]
}
 800a502:	4618      	mov	r0, r3
 800a504:	3718      	adds	r7, #24
 800a506:	46bd      	mov	sp, r7
 800a508:	bd80      	pop	{r7, pc}

0800a50a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a50a:	b580      	push	{r7, lr}
 800a50c:	b082      	sub	sp, #8
 800a50e:	af00      	add	r7, sp, #0
 800a510:	6078      	str	r0, [r7, #4]
 800a512:	460b      	mov	r3, r1
 800a514:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a51c:	78fa      	ldrb	r2, [r7, #3]
 800a51e:	4611      	mov	r1, r2
 800a520:	4618      	mov	r0, r3
 800a522:	f7f9 fa4e 	bl	80039c2 <HAL_PCD_EP_GetRxCount>
 800a526:	4603      	mov	r3, r0
}
 800a528:	4618      	mov	r0, r3
 800a52a:	3708      	adds	r7, #8
 800a52c:	46bd      	mov	sp, r7
 800a52e:	bd80      	pop	{r7, pc}

0800a530 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a530:	b480      	push	{r7}
 800a532:	b083      	sub	sp, #12
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a538:	4b02      	ldr	r3, [pc, #8]	; (800a544 <USBD_static_malloc+0x14>)
}
 800a53a:	4618      	mov	r0, r3
 800a53c:	370c      	adds	r7, #12
 800a53e:	46bd      	mov	sp, r7
 800a540:	bc80      	pop	{r7}
 800a542:	4770      	bx	lr
 800a544:	20000284 	.word	0x20000284

0800a548 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a548:	b480      	push	{r7}
 800a54a:	b083      	sub	sp, #12
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]

}
 800a550:	bf00      	nop
 800a552:	370c      	adds	r7, #12
 800a554:	46bd      	mov	sp, r7
 800a556:	bc80      	pop	{r7}
 800a558:	4770      	bx	lr

0800a55a <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a55a:	b480      	push	{r7}
 800a55c:	b083      	sub	sp, #12
 800a55e:	af00      	add	r7, sp, #0
 800a560:	6078      	str	r0, [r7, #4]
 800a562:	460b      	mov	r3, r1
 800a564:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800a566:	bf00      	nop
 800a568:	370c      	adds	r7, #12
 800a56a:	46bd      	mov	sp, r7
 800a56c:	bc80      	pop	{r7}
 800a56e:	4770      	bx	lr

0800a570 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a570:	b480      	push	{r7}
 800a572:	b085      	sub	sp, #20
 800a574:	af00      	add	r7, sp, #0
 800a576:	4603      	mov	r3, r0
 800a578:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a57a:	2300      	movs	r3, #0
 800a57c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a57e:	79fb      	ldrb	r3, [r7, #7]
 800a580:	2b03      	cmp	r3, #3
 800a582:	d817      	bhi.n	800a5b4 <USBD_Get_USB_Status+0x44>
 800a584:	a201      	add	r2, pc, #4	; (adr r2, 800a58c <USBD_Get_USB_Status+0x1c>)
 800a586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a58a:	bf00      	nop
 800a58c:	0800a59d 	.word	0x0800a59d
 800a590:	0800a5a3 	.word	0x0800a5a3
 800a594:	0800a5a9 	.word	0x0800a5a9
 800a598:	0800a5af 	.word	0x0800a5af
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a59c:	2300      	movs	r3, #0
 800a59e:	73fb      	strb	r3, [r7, #15]
    break;
 800a5a0:	e00b      	b.n	800a5ba <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a5a2:	2302      	movs	r3, #2
 800a5a4:	73fb      	strb	r3, [r7, #15]
    break;
 800a5a6:	e008      	b.n	800a5ba <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	73fb      	strb	r3, [r7, #15]
    break;
 800a5ac:	e005      	b.n	800a5ba <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a5ae:	2302      	movs	r3, #2
 800a5b0:	73fb      	strb	r3, [r7, #15]
    break;
 800a5b2:	e002      	b.n	800a5ba <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a5b4:	2302      	movs	r3, #2
 800a5b6:	73fb      	strb	r3, [r7, #15]
    break;
 800a5b8:	bf00      	nop
  }
  return usb_status;
 800a5ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5bc:	4618      	mov	r0, r3
 800a5be:	3714      	adds	r7, #20
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	bc80      	pop	{r7}
 800a5c4:	4770      	bx	lr
 800a5c6:	bf00      	nop

0800a5c8 <__errno>:
 800a5c8:	4b01      	ldr	r3, [pc, #4]	; (800a5d0 <__errno+0x8>)
 800a5ca:	6818      	ldr	r0, [r3, #0]
 800a5cc:	4770      	bx	lr
 800a5ce:	bf00      	nop
 800a5d0:	20000190 	.word	0x20000190

0800a5d4 <__libc_init_array>:
 800a5d4:	b570      	push	{r4, r5, r6, lr}
 800a5d6:	2600      	movs	r6, #0
 800a5d8:	4d0c      	ldr	r5, [pc, #48]	; (800a60c <__libc_init_array+0x38>)
 800a5da:	4c0d      	ldr	r4, [pc, #52]	; (800a610 <__libc_init_array+0x3c>)
 800a5dc:	1b64      	subs	r4, r4, r5
 800a5de:	10a4      	asrs	r4, r4, #2
 800a5e0:	42a6      	cmp	r6, r4
 800a5e2:	d109      	bne.n	800a5f8 <__libc_init_array+0x24>
 800a5e4:	f001 f954 	bl	800b890 <_init>
 800a5e8:	2600      	movs	r6, #0
 800a5ea:	4d0a      	ldr	r5, [pc, #40]	; (800a614 <__libc_init_array+0x40>)
 800a5ec:	4c0a      	ldr	r4, [pc, #40]	; (800a618 <__libc_init_array+0x44>)
 800a5ee:	1b64      	subs	r4, r4, r5
 800a5f0:	10a4      	asrs	r4, r4, #2
 800a5f2:	42a6      	cmp	r6, r4
 800a5f4:	d105      	bne.n	800a602 <__libc_init_array+0x2e>
 800a5f6:	bd70      	pop	{r4, r5, r6, pc}
 800a5f8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5fc:	4798      	blx	r3
 800a5fe:	3601      	adds	r6, #1
 800a600:	e7ee      	b.n	800a5e0 <__libc_init_array+0xc>
 800a602:	f855 3b04 	ldr.w	r3, [r5], #4
 800a606:	4798      	blx	r3
 800a608:	3601      	adds	r6, #1
 800a60a:	e7f2      	b.n	800a5f2 <__libc_init_array+0x1e>
 800a60c:	0800ba50 	.word	0x0800ba50
 800a610:	0800ba50 	.word	0x0800ba50
 800a614:	0800ba50 	.word	0x0800ba50
 800a618:	0800ba54 	.word	0x0800ba54

0800a61c <memcpy>:
 800a61c:	440a      	add	r2, r1
 800a61e:	4291      	cmp	r1, r2
 800a620:	f100 33ff 	add.w	r3, r0, #4294967295
 800a624:	d100      	bne.n	800a628 <memcpy+0xc>
 800a626:	4770      	bx	lr
 800a628:	b510      	push	{r4, lr}
 800a62a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a62e:	4291      	cmp	r1, r2
 800a630:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a634:	d1f9      	bne.n	800a62a <memcpy+0xe>
 800a636:	bd10      	pop	{r4, pc}

0800a638 <memset>:
 800a638:	4603      	mov	r3, r0
 800a63a:	4402      	add	r2, r0
 800a63c:	4293      	cmp	r3, r2
 800a63e:	d100      	bne.n	800a642 <memset+0xa>
 800a640:	4770      	bx	lr
 800a642:	f803 1b01 	strb.w	r1, [r3], #1
 800a646:	e7f9      	b.n	800a63c <memset+0x4>

0800a648 <iprintf>:
 800a648:	b40f      	push	{r0, r1, r2, r3}
 800a64a:	4b0a      	ldr	r3, [pc, #40]	; (800a674 <iprintf+0x2c>)
 800a64c:	b513      	push	{r0, r1, r4, lr}
 800a64e:	681c      	ldr	r4, [r3, #0]
 800a650:	b124      	cbz	r4, 800a65c <iprintf+0x14>
 800a652:	69a3      	ldr	r3, [r4, #24]
 800a654:	b913      	cbnz	r3, 800a65c <iprintf+0x14>
 800a656:	4620      	mov	r0, r4
 800a658:	f000 f886 	bl	800a768 <__sinit>
 800a65c:	ab05      	add	r3, sp, #20
 800a65e:	4620      	mov	r0, r4
 800a660:	9a04      	ldr	r2, [sp, #16]
 800a662:	68a1      	ldr	r1, [r4, #8]
 800a664:	9301      	str	r3, [sp, #4]
 800a666:	f000 fafd 	bl	800ac64 <_vfiprintf_r>
 800a66a:	b002      	add	sp, #8
 800a66c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a670:	b004      	add	sp, #16
 800a672:	4770      	bx	lr
 800a674:	20000190 	.word	0x20000190

0800a678 <siprintf>:
 800a678:	b40e      	push	{r1, r2, r3}
 800a67a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a67e:	b500      	push	{lr}
 800a680:	b09c      	sub	sp, #112	; 0x70
 800a682:	ab1d      	add	r3, sp, #116	; 0x74
 800a684:	9002      	str	r0, [sp, #8]
 800a686:	9006      	str	r0, [sp, #24]
 800a688:	9107      	str	r1, [sp, #28]
 800a68a:	9104      	str	r1, [sp, #16]
 800a68c:	4808      	ldr	r0, [pc, #32]	; (800a6b0 <siprintf+0x38>)
 800a68e:	4909      	ldr	r1, [pc, #36]	; (800a6b4 <siprintf+0x3c>)
 800a690:	f853 2b04 	ldr.w	r2, [r3], #4
 800a694:	9105      	str	r1, [sp, #20]
 800a696:	6800      	ldr	r0, [r0, #0]
 800a698:	a902      	add	r1, sp, #8
 800a69a:	9301      	str	r3, [sp, #4]
 800a69c:	f000 f9ba 	bl	800aa14 <_svfiprintf_r>
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	9b02      	ldr	r3, [sp, #8]
 800a6a4:	701a      	strb	r2, [r3, #0]
 800a6a6:	b01c      	add	sp, #112	; 0x70
 800a6a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a6ac:	b003      	add	sp, #12
 800a6ae:	4770      	bx	lr
 800a6b0:	20000190 	.word	0x20000190
 800a6b4:	ffff0208 	.word	0xffff0208

0800a6b8 <std>:
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	b510      	push	{r4, lr}
 800a6bc:	4604      	mov	r4, r0
 800a6be:	e9c0 3300 	strd	r3, r3, [r0]
 800a6c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a6c6:	6083      	str	r3, [r0, #8]
 800a6c8:	8181      	strh	r1, [r0, #12]
 800a6ca:	6643      	str	r3, [r0, #100]	; 0x64
 800a6cc:	81c2      	strh	r2, [r0, #14]
 800a6ce:	6183      	str	r3, [r0, #24]
 800a6d0:	4619      	mov	r1, r3
 800a6d2:	2208      	movs	r2, #8
 800a6d4:	305c      	adds	r0, #92	; 0x5c
 800a6d6:	f7ff ffaf 	bl	800a638 <memset>
 800a6da:	4b05      	ldr	r3, [pc, #20]	; (800a6f0 <std+0x38>)
 800a6dc:	6224      	str	r4, [r4, #32]
 800a6de:	6263      	str	r3, [r4, #36]	; 0x24
 800a6e0:	4b04      	ldr	r3, [pc, #16]	; (800a6f4 <std+0x3c>)
 800a6e2:	62a3      	str	r3, [r4, #40]	; 0x28
 800a6e4:	4b04      	ldr	r3, [pc, #16]	; (800a6f8 <std+0x40>)
 800a6e6:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a6e8:	4b04      	ldr	r3, [pc, #16]	; (800a6fc <std+0x44>)
 800a6ea:	6323      	str	r3, [r4, #48]	; 0x30
 800a6ec:	bd10      	pop	{r4, pc}
 800a6ee:	bf00      	nop
 800a6f0:	0800b211 	.word	0x0800b211
 800a6f4:	0800b233 	.word	0x0800b233
 800a6f8:	0800b26b 	.word	0x0800b26b
 800a6fc:	0800b28f 	.word	0x0800b28f

0800a700 <_cleanup_r>:
 800a700:	4901      	ldr	r1, [pc, #4]	; (800a708 <_cleanup_r+0x8>)
 800a702:	f000 b8af 	b.w	800a864 <_fwalk_reent>
 800a706:	bf00      	nop
 800a708:	0800b569 	.word	0x0800b569

0800a70c <__sfmoreglue>:
 800a70c:	b570      	push	{r4, r5, r6, lr}
 800a70e:	2568      	movs	r5, #104	; 0x68
 800a710:	1e4a      	subs	r2, r1, #1
 800a712:	4355      	muls	r5, r2
 800a714:	460e      	mov	r6, r1
 800a716:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a71a:	f000 f8c5 	bl	800a8a8 <_malloc_r>
 800a71e:	4604      	mov	r4, r0
 800a720:	b140      	cbz	r0, 800a734 <__sfmoreglue+0x28>
 800a722:	2100      	movs	r1, #0
 800a724:	e9c0 1600 	strd	r1, r6, [r0]
 800a728:	300c      	adds	r0, #12
 800a72a:	60a0      	str	r0, [r4, #8]
 800a72c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a730:	f7ff ff82 	bl	800a638 <memset>
 800a734:	4620      	mov	r0, r4
 800a736:	bd70      	pop	{r4, r5, r6, pc}

0800a738 <__sfp_lock_acquire>:
 800a738:	4801      	ldr	r0, [pc, #4]	; (800a740 <__sfp_lock_acquire+0x8>)
 800a73a:	f000 b8b3 	b.w	800a8a4 <__retarget_lock_acquire_recursive>
 800a73e:	bf00      	nop
 800a740:	200015a8 	.word	0x200015a8

0800a744 <__sfp_lock_release>:
 800a744:	4801      	ldr	r0, [pc, #4]	; (800a74c <__sfp_lock_release+0x8>)
 800a746:	f000 b8ae 	b.w	800a8a6 <__retarget_lock_release_recursive>
 800a74a:	bf00      	nop
 800a74c:	200015a8 	.word	0x200015a8

0800a750 <__sinit_lock_acquire>:
 800a750:	4801      	ldr	r0, [pc, #4]	; (800a758 <__sinit_lock_acquire+0x8>)
 800a752:	f000 b8a7 	b.w	800a8a4 <__retarget_lock_acquire_recursive>
 800a756:	bf00      	nop
 800a758:	200015a3 	.word	0x200015a3

0800a75c <__sinit_lock_release>:
 800a75c:	4801      	ldr	r0, [pc, #4]	; (800a764 <__sinit_lock_release+0x8>)
 800a75e:	f000 b8a2 	b.w	800a8a6 <__retarget_lock_release_recursive>
 800a762:	bf00      	nop
 800a764:	200015a3 	.word	0x200015a3

0800a768 <__sinit>:
 800a768:	b510      	push	{r4, lr}
 800a76a:	4604      	mov	r4, r0
 800a76c:	f7ff fff0 	bl	800a750 <__sinit_lock_acquire>
 800a770:	69a3      	ldr	r3, [r4, #24]
 800a772:	b11b      	cbz	r3, 800a77c <__sinit+0x14>
 800a774:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a778:	f7ff bff0 	b.w	800a75c <__sinit_lock_release>
 800a77c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a780:	6523      	str	r3, [r4, #80]	; 0x50
 800a782:	4b13      	ldr	r3, [pc, #76]	; (800a7d0 <__sinit+0x68>)
 800a784:	4a13      	ldr	r2, [pc, #76]	; (800a7d4 <__sinit+0x6c>)
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	62a2      	str	r2, [r4, #40]	; 0x28
 800a78a:	42a3      	cmp	r3, r4
 800a78c:	bf08      	it	eq
 800a78e:	2301      	moveq	r3, #1
 800a790:	4620      	mov	r0, r4
 800a792:	bf08      	it	eq
 800a794:	61a3      	streq	r3, [r4, #24]
 800a796:	f000 f81f 	bl	800a7d8 <__sfp>
 800a79a:	6060      	str	r0, [r4, #4]
 800a79c:	4620      	mov	r0, r4
 800a79e:	f000 f81b 	bl	800a7d8 <__sfp>
 800a7a2:	60a0      	str	r0, [r4, #8]
 800a7a4:	4620      	mov	r0, r4
 800a7a6:	f000 f817 	bl	800a7d8 <__sfp>
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	2104      	movs	r1, #4
 800a7ae:	60e0      	str	r0, [r4, #12]
 800a7b0:	6860      	ldr	r0, [r4, #4]
 800a7b2:	f7ff ff81 	bl	800a6b8 <std>
 800a7b6:	2201      	movs	r2, #1
 800a7b8:	2109      	movs	r1, #9
 800a7ba:	68a0      	ldr	r0, [r4, #8]
 800a7bc:	f7ff ff7c 	bl	800a6b8 <std>
 800a7c0:	2202      	movs	r2, #2
 800a7c2:	2112      	movs	r1, #18
 800a7c4:	68e0      	ldr	r0, [r4, #12]
 800a7c6:	f7ff ff77 	bl	800a6b8 <std>
 800a7ca:	2301      	movs	r3, #1
 800a7cc:	61a3      	str	r3, [r4, #24]
 800a7ce:	e7d1      	b.n	800a774 <__sinit+0xc>
 800a7d0:	0800b9b8 	.word	0x0800b9b8
 800a7d4:	0800a701 	.word	0x0800a701

0800a7d8 <__sfp>:
 800a7d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7da:	4607      	mov	r7, r0
 800a7dc:	f7ff ffac 	bl	800a738 <__sfp_lock_acquire>
 800a7e0:	4b1e      	ldr	r3, [pc, #120]	; (800a85c <__sfp+0x84>)
 800a7e2:	681e      	ldr	r6, [r3, #0]
 800a7e4:	69b3      	ldr	r3, [r6, #24]
 800a7e6:	b913      	cbnz	r3, 800a7ee <__sfp+0x16>
 800a7e8:	4630      	mov	r0, r6
 800a7ea:	f7ff ffbd 	bl	800a768 <__sinit>
 800a7ee:	3648      	adds	r6, #72	; 0x48
 800a7f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a7f4:	3b01      	subs	r3, #1
 800a7f6:	d503      	bpl.n	800a800 <__sfp+0x28>
 800a7f8:	6833      	ldr	r3, [r6, #0]
 800a7fa:	b30b      	cbz	r3, 800a840 <__sfp+0x68>
 800a7fc:	6836      	ldr	r6, [r6, #0]
 800a7fe:	e7f7      	b.n	800a7f0 <__sfp+0x18>
 800a800:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a804:	b9d5      	cbnz	r5, 800a83c <__sfp+0x64>
 800a806:	4b16      	ldr	r3, [pc, #88]	; (800a860 <__sfp+0x88>)
 800a808:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a80c:	60e3      	str	r3, [r4, #12]
 800a80e:	6665      	str	r5, [r4, #100]	; 0x64
 800a810:	f000 f847 	bl	800a8a2 <__retarget_lock_init_recursive>
 800a814:	f7ff ff96 	bl	800a744 <__sfp_lock_release>
 800a818:	2208      	movs	r2, #8
 800a81a:	4629      	mov	r1, r5
 800a81c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a820:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a824:	6025      	str	r5, [r4, #0]
 800a826:	61a5      	str	r5, [r4, #24]
 800a828:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a82c:	f7ff ff04 	bl	800a638 <memset>
 800a830:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a834:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a838:	4620      	mov	r0, r4
 800a83a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a83c:	3468      	adds	r4, #104	; 0x68
 800a83e:	e7d9      	b.n	800a7f4 <__sfp+0x1c>
 800a840:	2104      	movs	r1, #4
 800a842:	4638      	mov	r0, r7
 800a844:	f7ff ff62 	bl	800a70c <__sfmoreglue>
 800a848:	4604      	mov	r4, r0
 800a84a:	6030      	str	r0, [r6, #0]
 800a84c:	2800      	cmp	r0, #0
 800a84e:	d1d5      	bne.n	800a7fc <__sfp+0x24>
 800a850:	f7ff ff78 	bl	800a744 <__sfp_lock_release>
 800a854:	230c      	movs	r3, #12
 800a856:	603b      	str	r3, [r7, #0]
 800a858:	e7ee      	b.n	800a838 <__sfp+0x60>
 800a85a:	bf00      	nop
 800a85c:	0800b9b8 	.word	0x0800b9b8
 800a860:	ffff0001 	.word	0xffff0001

0800a864 <_fwalk_reent>:
 800a864:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a868:	4606      	mov	r6, r0
 800a86a:	4688      	mov	r8, r1
 800a86c:	2700      	movs	r7, #0
 800a86e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a872:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a876:	f1b9 0901 	subs.w	r9, r9, #1
 800a87a:	d505      	bpl.n	800a888 <_fwalk_reent+0x24>
 800a87c:	6824      	ldr	r4, [r4, #0]
 800a87e:	2c00      	cmp	r4, #0
 800a880:	d1f7      	bne.n	800a872 <_fwalk_reent+0xe>
 800a882:	4638      	mov	r0, r7
 800a884:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a888:	89ab      	ldrh	r3, [r5, #12]
 800a88a:	2b01      	cmp	r3, #1
 800a88c:	d907      	bls.n	800a89e <_fwalk_reent+0x3a>
 800a88e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a892:	3301      	adds	r3, #1
 800a894:	d003      	beq.n	800a89e <_fwalk_reent+0x3a>
 800a896:	4629      	mov	r1, r5
 800a898:	4630      	mov	r0, r6
 800a89a:	47c0      	blx	r8
 800a89c:	4307      	orrs	r7, r0
 800a89e:	3568      	adds	r5, #104	; 0x68
 800a8a0:	e7e9      	b.n	800a876 <_fwalk_reent+0x12>

0800a8a2 <__retarget_lock_init_recursive>:
 800a8a2:	4770      	bx	lr

0800a8a4 <__retarget_lock_acquire_recursive>:
 800a8a4:	4770      	bx	lr

0800a8a6 <__retarget_lock_release_recursive>:
 800a8a6:	4770      	bx	lr

0800a8a8 <_malloc_r>:
 800a8a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8aa:	1ccd      	adds	r5, r1, #3
 800a8ac:	f025 0503 	bic.w	r5, r5, #3
 800a8b0:	3508      	adds	r5, #8
 800a8b2:	2d0c      	cmp	r5, #12
 800a8b4:	bf38      	it	cc
 800a8b6:	250c      	movcc	r5, #12
 800a8b8:	2d00      	cmp	r5, #0
 800a8ba:	4606      	mov	r6, r0
 800a8bc:	db01      	blt.n	800a8c2 <_malloc_r+0x1a>
 800a8be:	42a9      	cmp	r1, r5
 800a8c0:	d903      	bls.n	800a8ca <_malloc_r+0x22>
 800a8c2:	230c      	movs	r3, #12
 800a8c4:	6033      	str	r3, [r6, #0]
 800a8c6:	2000      	movs	r0, #0
 800a8c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8ca:	f000 ff27 	bl	800b71c <__malloc_lock>
 800a8ce:	4921      	ldr	r1, [pc, #132]	; (800a954 <_malloc_r+0xac>)
 800a8d0:	680a      	ldr	r2, [r1, #0]
 800a8d2:	4614      	mov	r4, r2
 800a8d4:	b99c      	cbnz	r4, 800a8fe <_malloc_r+0x56>
 800a8d6:	4f20      	ldr	r7, [pc, #128]	; (800a958 <_malloc_r+0xb0>)
 800a8d8:	683b      	ldr	r3, [r7, #0]
 800a8da:	b923      	cbnz	r3, 800a8e6 <_malloc_r+0x3e>
 800a8dc:	4621      	mov	r1, r4
 800a8de:	4630      	mov	r0, r6
 800a8e0:	f000 fc86 	bl	800b1f0 <_sbrk_r>
 800a8e4:	6038      	str	r0, [r7, #0]
 800a8e6:	4629      	mov	r1, r5
 800a8e8:	4630      	mov	r0, r6
 800a8ea:	f000 fc81 	bl	800b1f0 <_sbrk_r>
 800a8ee:	1c43      	adds	r3, r0, #1
 800a8f0:	d123      	bne.n	800a93a <_malloc_r+0x92>
 800a8f2:	230c      	movs	r3, #12
 800a8f4:	4630      	mov	r0, r6
 800a8f6:	6033      	str	r3, [r6, #0]
 800a8f8:	f000 ff16 	bl	800b728 <__malloc_unlock>
 800a8fc:	e7e3      	b.n	800a8c6 <_malloc_r+0x1e>
 800a8fe:	6823      	ldr	r3, [r4, #0]
 800a900:	1b5b      	subs	r3, r3, r5
 800a902:	d417      	bmi.n	800a934 <_malloc_r+0x8c>
 800a904:	2b0b      	cmp	r3, #11
 800a906:	d903      	bls.n	800a910 <_malloc_r+0x68>
 800a908:	6023      	str	r3, [r4, #0]
 800a90a:	441c      	add	r4, r3
 800a90c:	6025      	str	r5, [r4, #0]
 800a90e:	e004      	b.n	800a91a <_malloc_r+0x72>
 800a910:	6863      	ldr	r3, [r4, #4]
 800a912:	42a2      	cmp	r2, r4
 800a914:	bf0c      	ite	eq
 800a916:	600b      	streq	r3, [r1, #0]
 800a918:	6053      	strne	r3, [r2, #4]
 800a91a:	4630      	mov	r0, r6
 800a91c:	f000 ff04 	bl	800b728 <__malloc_unlock>
 800a920:	f104 000b 	add.w	r0, r4, #11
 800a924:	1d23      	adds	r3, r4, #4
 800a926:	f020 0007 	bic.w	r0, r0, #7
 800a92a:	1ac2      	subs	r2, r0, r3
 800a92c:	d0cc      	beq.n	800a8c8 <_malloc_r+0x20>
 800a92e:	1a1b      	subs	r3, r3, r0
 800a930:	50a3      	str	r3, [r4, r2]
 800a932:	e7c9      	b.n	800a8c8 <_malloc_r+0x20>
 800a934:	4622      	mov	r2, r4
 800a936:	6864      	ldr	r4, [r4, #4]
 800a938:	e7cc      	b.n	800a8d4 <_malloc_r+0x2c>
 800a93a:	1cc4      	adds	r4, r0, #3
 800a93c:	f024 0403 	bic.w	r4, r4, #3
 800a940:	42a0      	cmp	r0, r4
 800a942:	d0e3      	beq.n	800a90c <_malloc_r+0x64>
 800a944:	1a21      	subs	r1, r4, r0
 800a946:	4630      	mov	r0, r6
 800a948:	f000 fc52 	bl	800b1f0 <_sbrk_r>
 800a94c:	3001      	adds	r0, #1
 800a94e:	d1dd      	bne.n	800a90c <_malloc_r+0x64>
 800a950:	e7cf      	b.n	800a8f2 <_malloc_r+0x4a>
 800a952:	bf00      	nop
 800a954:	200004a4 	.word	0x200004a4
 800a958:	200004a8 	.word	0x200004a8

0800a95c <__ssputs_r>:
 800a95c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a960:	688e      	ldr	r6, [r1, #8]
 800a962:	4682      	mov	sl, r0
 800a964:	429e      	cmp	r6, r3
 800a966:	460c      	mov	r4, r1
 800a968:	4690      	mov	r8, r2
 800a96a:	461f      	mov	r7, r3
 800a96c:	d838      	bhi.n	800a9e0 <__ssputs_r+0x84>
 800a96e:	898a      	ldrh	r2, [r1, #12]
 800a970:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a974:	d032      	beq.n	800a9dc <__ssputs_r+0x80>
 800a976:	6825      	ldr	r5, [r4, #0]
 800a978:	6909      	ldr	r1, [r1, #16]
 800a97a:	3301      	adds	r3, #1
 800a97c:	eba5 0901 	sub.w	r9, r5, r1
 800a980:	6965      	ldr	r5, [r4, #20]
 800a982:	444b      	add	r3, r9
 800a984:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a988:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a98c:	106d      	asrs	r5, r5, #1
 800a98e:	429d      	cmp	r5, r3
 800a990:	bf38      	it	cc
 800a992:	461d      	movcc	r5, r3
 800a994:	0553      	lsls	r3, r2, #21
 800a996:	d531      	bpl.n	800a9fc <__ssputs_r+0xa0>
 800a998:	4629      	mov	r1, r5
 800a99a:	f7ff ff85 	bl	800a8a8 <_malloc_r>
 800a99e:	4606      	mov	r6, r0
 800a9a0:	b950      	cbnz	r0, 800a9b8 <__ssputs_r+0x5c>
 800a9a2:	230c      	movs	r3, #12
 800a9a4:	f04f 30ff 	mov.w	r0, #4294967295
 800a9a8:	f8ca 3000 	str.w	r3, [sl]
 800a9ac:	89a3      	ldrh	r3, [r4, #12]
 800a9ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9b2:	81a3      	strh	r3, [r4, #12]
 800a9b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9b8:	464a      	mov	r2, r9
 800a9ba:	6921      	ldr	r1, [r4, #16]
 800a9bc:	f7ff fe2e 	bl	800a61c <memcpy>
 800a9c0:	89a3      	ldrh	r3, [r4, #12]
 800a9c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a9c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a9ca:	81a3      	strh	r3, [r4, #12]
 800a9cc:	6126      	str	r6, [r4, #16]
 800a9ce:	444e      	add	r6, r9
 800a9d0:	6026      	str	r6, [r4, #0]
 800a9d2:	463e      	mov	r6, r7
 800a9d4:	6165      	str	r5, [r4, #20]
 800a9d6:	eba5 0509 	sub.w	r5, r5, r9
 800a9da:	60a5      	str	r5, [r4, #8]
 800a9dc:	42be      	cmp	r6, r7
 800a9de:	d900      	bls.n	800a9e2 <__ssputs_r+0x86>
 800a9e0:	463e      	mov	r6, r7
 800a9e2:	4632      	mov	r2, r6
 800a9e4:	4641      	mov	r1, r8
 800a9e6:	6820      	ldr	r0, [r4, #0]
 800a9e8:	f000 fe7e 	bl	800b6e8 <memmove>
 800a9ec:	68a3      	ldr	r3, [r4, #8]
 800a9ee:	6822      	ldr	r2, [r4, #0]
 800a9f0:	1b9b      	subs	r3, r3, r6
 800a9f2:	4432      	add	r2, r6
 800a9f4:	2000      	movs	r0, #0
 800a9f6:	60a3      	str	r3, [r4, #8]
 800a9f8:	6022      	str	r2, [r4, #0]
 800a9fa:	e7db      	b.n	800a9b4 <__ssputs_r+0x58>
 800a9fc:	462a      	mov	r2, r5
 800a9fe:	f000 fee5 	bl	800b7cc <_realloc_r>
 800aa02:	4606      	mov	r6, r0
 800aa04:	2800      	cmp	r0, #0
 800aa06:	d1e1      	bne.n	800a9cc <__ssputs_r+0x70>
 800aa08:	4650      	mov	r0, sl
 800aa0a:	6921      	ldr	r1, [r4, #16]
 800aa0c:	f000 fe92 	bl	800b734 <_free_r>
 800aa10:	e7c7      	b.n	800a9a2 <__ssputs_r+0x46>
	...

0800aa14 <_svfiprintf_r>:
 800aa14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa18:	4698      	mov	r8, r3
 800aa1a:	898b      	ldrh	r3, [r1, #12]
 800aa1c:	4607      	mov	r7, r0
 800aa1e:	061b      	lsls	r3, r3, #24
 800aa20:	460d      	mov	r5, r1
 800aa22:	4614      	mov	r4, r2
 800aa24:	b09d      	sub	sp, #116	; 0x74
 800aa26:	d50e      	bpl.n	800aa46 <_svfiprintf_r+0x32>
 800aa28:	690b      	ldr	r3, [r1, #16]
 800aa2a:	b963      	cbnz	r3, 800aa46 <_svfiprintf_r+0x32>
 800aa2c:	2140      	movs	r1, #64	; 0x40
 800aa2e:	f7ff ff3b 	bl	800a8a8 <_malloc_r>
 800aa32:	6028      	str	r0, [r5, #0]
 800aa34:	6128      	str	r0, [r5, #16]
 800aa36:	b920      	cbnz	r0, 800aa42 <_svfiprintf_r+0x2e>
 800aa38:	230c      	movs	r3, #12
 800aa3a:	603b      	str	r3, [r7, #0]
 800aa3c:	f04f 30ff 	mov.w	r0, #4294967295
 800aa40:	e0d1      	b.n	800abe6 <_svfiprintf_r+0x1d2>
 800aa42:	2340      	movs	r3, #64	; 0x40
 800aa44:	616b      	str	r3, [r5, #20]
 800aa46:	2300      	movs	r3, #0
 800aa48:	9309      	str	r3, [sp, #36]	; 0x24
 800aa4a:	2320      	movs	r3, #32
 800aa4c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aa50:	2330      	movs	r3, #48	; 0x30
 800aa52:	f04f 0901 	mov.w	r9, #1
 800aa56:	f8cd 800c 	str.w	r8, [sp, #12]
 800aa5a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800ac00 <_svfiprintf_r+0x1ec>
 800aa5e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aa62:	4623      	mov	r3, r4
 800aa64:	469a      	mov	sl, r3
 800aa66:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa6a:	b10a      	cbz	r2, 800aa70 <_svfiprintf_r+0x5c>
 800aa6c:	2a25      	cmp	r2, #37	; 0x25
 800aa6e:	d1f9      	bne.n	800aa64 <_svfiprintf_r+0x50>
 800aa70:	ebba 0b04 	subs.w	fp, sl, r4
 800aa74:	d00b      	beq.n	800aa8e <_svfiprintf_r+0x7a>
 800aa76:	465b      	mov	r3, fp
 800aa78:	4622      	mov	r2, r4
 800aa7a:	4629      	mov	r1, r5
 800aa7c:	4638      	mov	r0, r7
 800aa7e:	f7ff ff6d 	bl	800a95c <__ssputs_r>
 800aa82:	3001      	adds	r0, #1
 800aa84:	f000 80aa 	beq.w	800abdc <_svfiprintf_r+0x1c8>
 800aa88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa8a:	445a      	add	r2, fp
 800aa8c:	9209      	str	r2, [sp, #36]	; 0x24
 800aa8e:	f89a 3000 	ldrb.w	r3, [sl]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	f000 80a2 	beq.w	800abdc <_svfiprintf_r+0x1c8>
 800aa98:	2300      	movs	r3, #0
 800aa9a:	f04f 32ff 	mov.w	r2, #4294967295
 800aa9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aaa2:	f10a 0a01 	add.w	sl, sl, #1
 800aaa6:	9304      	str	r3, [sp, #16]
 800aaa8:	9307      	str	r3, [sp, #28]
 800aaaa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aaae:	931a      	str	r3, [sp, #104]	; 0x68
 800aab0:	4654      	mov	r4, sl
 800aab2:	2205      	movs	r2, #5
 800aab4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aab8:	4851      	ldr	r0, [pc, #324]	; (800ac00 <_svfiprintf_r+0x1ec>)
 800aaba:	f000 fe07 	bl	800b6cc <memchr>
 800aabe:	9a04      	ldr	r2, [sp, #16]
 800aac0:	b9d8      	cbnz	r0, 800aafa <_svfiprintf_r+0xe6>
 800aac2:	06d0      	lsls	r0, r2, #27
 800aac4:	bf44      	itt	mi
 800aac6:	2320      	movmi	r3, #32
 800aac8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aacc:	0711      	lsls	r1, r2, #28
 800aace:	bf44      	itt	mi
 800aad0:	232b      	movmi	r3, #43	; 0x2b
 800aad2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aad6:	f89a 3000 	ldrb.w	r3, [sl]
 800aada:	2b2a      	cmp	r3, #42	; 0x2a
 800aadc:	d015      	beq.n	800ab0a <_svfiprintf_r+0xf6>
 800aade:	4654      	mov	r4, sl
 800aae0:	2000      	movs	r0, #0
 800aae2:	f04f 0c0a 	mov.w	ip, #10
 800aae6:	9a07      	ldr	r2, [sp, #28]
 800aae8:	4621      	mov	r1, r4
 800aaea:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aaee:	3b30      	subs	r3, #48	; 0x30
 800aaf0:	2b09      	cmp	r3, #9
 800aaf2:	d94e      	bls.n	800ab92 <_svfiprintf_r+0x17e>
 800aaf4:	b1b0      	cbz	r0, 800ab24 <_svfiprintf_r+0x110>
 800aaf6:	9207      	str	r2, [sp, #28]
 800aaf8:	e014      	b.n	800ab24 <_svfiprintf_r+0x110>
 800aafa:	eba0 0308 	sub.w	r3, r0, r8
 800aafe:	fa09 f303 	lsl.w	r3, r9, r3
 800ab02:	4313      	orrs	r3, r2
 800ab04:	46a2      	mov	sl, r4
 800ab06:	9304      	str	r3, [sp, #16]
 800ab08:	e7d2      	b.n	800aab0 <_svfiprintf_r+0x9c>
 800ab0a:	9b03      	ldr	r3, [sp, #12]
 800ab0c:	1d19      	adds	r1, r3, #4
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	9103      	str	r1, [sp, #12]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	bfbb      	ittet	lt
 800ab16:	425b      	neglt	r3, r3
 800ab18:	f042 0202 	orrlt.w	r2, r2, #2
 800ab1c:	9307      	strge	r3, [sp, #28]
 800ab1e:	9307      	strlt	r3, [sp, #28]
 800ab20:	bfb8      	it	lt
 800ab22:	9204      	strlt	r2, [sp, #16]
 800ab24:	7823      	ldrb	r3, [r4, #0]
 800ab26:	2b2e      	cmp	r3, #46	; 0x2e
 800ab28:	d10c      	bne.n	800ab44 <_svfiprintf_r+0x130>
 800ab2a:	7863      	ldrb	r3, [r4, #1]
 800ab2c:	2b2a      	cmp	r3, #42	; 0x2a
 800ab2e:	d135      	bne.n	800ab9c <_svfiprintf_r+0x188>
 800ab30:	9b03      	ldr	r3, [sp, #12]
 800ab32:	3402      	adds	r4, #2
 800ab34:	1d1a      	adds	r2, r3, #4
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	9203      	str	r2, [sp, #12]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	bfb8      	it	lt
 800ab3e:	f04f 33ff 	movlt.w	r3, #4294967295
 800ab42:	9305      	str	r3, [sp, #20]
 800ab44:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ac10 <_svfiprintf_r+0x1fc>
 800ab48:	2203      	movs	r2, #3
 800ab4a:	4650      	mov	r0, sl
 800ab4c:	7821      	ldrb	r1, [r4, #0]
 800ab4e:	f000 fdbd 	bl	800b6cc <memchr>
 800ab52:	b140      	cbz	r0, 800ab66 <_svfiprintf_r+0x152>
 800ab54:	2340      	movs	r3, #64	; 0x40
 800ab56:	eba0 000a 	sub.w	r0, r0, sl
 800ab5a:	fa03 f000 	lsl.w	r0, r3, r0
 800ab5e:	9b04      	ldr	r3, [sp, #16]
 800ab60:	3401      	adds	r4, #1
 800ab62:	4303      	orrs	r3, r0
 800ab64:	9304      	str	r3, [sp, #16]
 800ab66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab6a:	2206      	movs	r2, #6
 800ab6c:	4825      	ldr	r0, [pc, #148]	; (800ac04 <_svfiprintf_r+0x1f0>)
 800ab6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ab72:	f000 fdab 	bl	800b6cc <memchr>
 800ab76:	2800      	cmp	r0, #0
 800ab78:	d038      	beq.n	800abec <_svfiprintf_r+0x1d8>
 800ab7a:	4b23      	ldr	r3, [pc, #140]	; (800ac08 <_svfiprintf_r+0x1f4>)
 800ab7c:	bb1b      	cbnz	r3, 800abc6 <_svfiprintf_r+0x1b2>
 800ab7e:	9b03      	ldr	r3, [sp, #12]
 800ab80:	3307      	adds	r3, #7
 800ab82:	f023 0307 	bic.w	r3, r3, #7
 800ab86:	3308      	adds	r3, #8
 800ab88:	9303      	str	r3, [sp, #12]
 800ab8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab8c:	4433      	add	r3, r6
 800ab8e:	9309      	str	r3, [sp, #36]	; 0x24
 800ab90:	e767      	b.n	800aa62 <_svfiprintf_r+0x4e>
 800ab92:	460c      	mov	r4, r1
 800ab94:	2001      	movs	r0, #1
 800ab96:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab9a:	e7a5      	b.n	800aae8 <_svfiprintf_r+0xd4>
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	f04f 0c0a 	mov.w	ip, #10
 800aba2:	4619      	mov	r1, r3
 800aba4:	3401      	adds	r4, #1
 800aba6:	9305      	str	r3, [sp, #20]
 800aba8:	4620      	mov	r0, r4
 800abaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abae:	3a30      	subs	r2, #48	; 0x30
 800abb0:	2a09      	cmp	r2, #9
 800abb2:	d903      	bls.n	800abbc <_svfiprintf_r+0x1a8>
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d0c5      	beq.n	800ab44 <_svfiprintf_r+0x130>
 800abb8:	9105      	str	r1, [sp, #20]
 800abba:	e7c3      	b.n	800ab44 <_svfiprintf_r+0x130>
 800abbc:	4604      	mov	r4, r0
 800abbe:	2301      	movs	r3, #1
 800abc0:	fb0c 2101 	mla	r1, ip, r1, r2
 800abc4:	e7f0      	b.n	800aba8 <_svfiprintf_r+0x194>
 800abc6:	ab03      	add	r3, sp, #12
 800abc8:	9300      	str	r3, [sp, #0]
 800abca:	462a      	mov	r2, r5
 800abcc:	4638      	mov	r0, r7
 800abce:	4b0f      	ldr	r3, [pc, #60]	; (800ac0c <_svfiprintf_r+0x1f8>)
 800abd0:	a904      	add	r1, sp, #16
 800abd2:	f3af 8000 	nop.w
 800abd6:	1c42      	adds	r2, r0, #1
 800abd8:	4606      	mov	r6, r0
 800abda:	d1d6      	bne.n	800ab8a <_svfiprintf_r+0x176>
 800abdc:	89ab      	ldrh	r3, [r5, #12]
 800abde:	065b      	lsls	r3, r3, #25
 800abe0:	f53f af2c 	bmi.w	800aa3c <_svfiprintf_r+0x28>
 800abe4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800abe6:	b01d      	add	sp, #116	; 0x74
 800abe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abec:	ab03      	add	r3, sp, #12
 800abee:	9300      	str	r3, [sp, #0]
 800abf0:	462a      	mov	r2, r5
 800abf2:	4638      	mov	r0, r7
 800abf4:	4b05      	ldr	r3, [pc, #20]	; (800ac0c <_svfiprintf_r+0x1f8>)
 800abf6:	a904      	add	r1, sp, #16
 800abf8:	f000 f9d4 	bl	800afa4 <_printf_i>
 800abfc:	e7eb      	b.n	800abd6 <_svfiprintf_r+0x1c2>
 800abfe:	bf00      	nop
 800ac00:	0800ba1c 	.word	0x0800ba1c
 800ac04:	0800ba26 	.word	0x0800ba26
 800ac08:	00000000 	.word	0x00000000
 800ac0c:	0800a95d 	.word	0x0800a95d
 800ac10:	0800ba22 	.word	0x0800ba22

0800ac14 <__sfputc_r>:
 800ac14:	6893      	ldr	r3, [r2, #8]
 800ac16:	b410      	push	{r4}
 800ac18:	3b01      	subs	r3, #1
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	6093      	str	r3, [r2, #8]
 800ac1e:	da07      	bge.n	800ac30 <__sfputc_r+0x1c>
 800ac20:	6994      	ldr	r4, [r2, #24]
 800ac22:	42a3      	cmp	r3, r4
 800ac24:	db01      	blt.n	800ac2a <__sfputc_r+0x16>
 800ac26:	290a      	cmp	r1, #10
 800ac28:	d102      	bne.n	800ac30 <__sfputc_r+0x1c>
 800ac2a:	bc10      	pop	{r4}
 800ac2c:	f000 bb34 	b.w	800b298 <__swbuf_r>
 800ac30:	6813      	ldr	r3, [r2, #0]
 800ac32:	1c58      	adds	r0, r3, #1
 800ac34:	6010      	str	r0, [r2, #0]
 800ac36:	7019      	strb	r1, [r3, #0]
 800ac38:	4608      	mov	r0, r1
 800ac3a:	bc10      	pop	{r4}
 800ac3c:	4770      	bx	lr

0800ac3e <__sfputs_r>:
 800ac3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac40:	4606      	mov	r6, r0
 800ac42:	460f      	mov	r7, r1
 800ac44:	4614      	mov	r4, r2
 800ac46:	18d5      	adds	r5, r2, r3
 800ac48:	42ac      	cmp	r4, r5
 800ac4a:	d101      	bne.n	800ac50 <__sfputs_r+0x12>
 800ac4c:	2000      	movs	r0, #0
 800ac4e:	e007      	b.n	800ac60 <__sfputs_r+0x22>
 800ac50:	463a      	mov	r2, r7
 800ac52:	4630      	mov	r0, r6
 800ac54:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac58:	f7ff ffdc 	bl	800ac14 <__sfputc_r>
 800ac5c:	1c43      	adds	r3, r0, #1
 800ac5e:	d1f3      	bne.n	800ac48 <__sfputs_r+0xa>
 800ac60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ac64 <_vfiprintf_r>:
 800ac64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac68:	460d      	mov	r5, r1
 800ac6a:	4614      	mov	r4, r2
 800ac6c:	4698      	mov	r8, r3
 800ac6e:	4606      	mov	r6, r0
 800ac70:	b09d      	sub	sp, #116	; 0x74
 800ac72:	b118      	cbz	r0, 800ac7c <_vfiprintf_r+0x18>
 800ac74:	6983      	ldr	r3, [r0, #24]
 800ac76:	b90b      	cbnz	r3, 800ac7c <_vfiprintf_r+0x18>
 800ac78:	f7ff fd76 	bl	800a768 <__sinit>
 800ac7c:	4b89      	ldr	r3, [pc, #548]	; (800aea4 <_vfiprintf_r+0x240>)
 800ac7e:	429d      	cmp	r5, r3
 800ac80:	d11b      	bne.n	800acba <_vfiprintf_r+0x56>
 800ac82:	6875      	ldr	r5, [r6, #4]
 800ac84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ac86:	07d9      	lsls	r1, r3, #31
 800ac88:	d405      	bmi.n	800ac96 <_vfiprintf_r+0x32>
 800ac8a:	89ab      	ldrh	r3, [r5, #12]
 800ac8c:	059a      	lsls	r2, r3, #22
 800ac8e:	d402      	bmi.n	800ac96 <_vfiprintf_r+0x32>
 800ac90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ac92:	f7ff fe07 	bl	800a8a4 <__retarget_lock_acquire_recursive>
 800ac96:	89ab      	ldrh	r3, [r5, #12]
 800ac98:	071b      	lsls	r3, r3, #28
 800ac9a:	d501      	bpl.n	800aca0 <_vfiprintf_r+0x3c>
 800ac9c:	692b      	ldr	r3, [r5, #16]
 800ac9e:	b9eb      	cbnz	r3, 800acdc <_vfiprintf_r+0x78>
 800aca0:	4629      	mov	r1, r5
 800aca2:	4630      	mov	r0, r6
 800aca4:	f000 fb5c 	bl	800b360 <__swsetup_r>
 800aca8:	b1c0      	cbz	r0, 800acdc <_vfiprintf_r+0x78>
 800acaa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800acac:	07dc      	lsls	r4, r3, #31
 800acae:	d50e      	bpl.n	800acce <_vfiprintf_r+0x6a>
 800acb0:	f04f 30ff 	mov.w	r0, #4294967295
 800acb4:	b01d      	add	sp, #116	; 0x74
 800acb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acba:	4b7b      	ldr	r3, [pc, #492]	; (800aea8 <_vfiprintf_r+0x244>)
 800acbc:	429d      	cmp	r5, r3
 800acbe:	d101      	bne.n	800acc4 <_vfiprintf_r+0x60>
 800acc0:	68b5      	ldr	r5, [r6, #8]
 800acc2:	e7df      	b.n	800ac84 <_vfiprintf_r+0x20>
 800acc4:	4b79      	ldr	r3, [pc, #484]	; (800aeac <_vfiprintf_r+0x248>)
 800acc6:	429d      	cmp	r5, r3
 800acc8:	bf08      	it	eq
 800acca:	68f5      	ldreq	r5, [r6, #12]
 800accc:	e7da      	b.n	800ac84 <_vfiprintf_r+0x20>
 800acce:	89ab      	ldrh	r3, [r5, #12]
 800acd0:	0598      	lsls	r0, r3, #22
 800acd2:	d4ed      	bmi.n	800acb0 <_vfiprintf_r+0x4c>
 800acd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800acd6:	f7ff fde6 	bl	800a8a6 <__retarget_lock_release_recursive>
 800acda:	e7e9      	b.n	800acb0 <_vfiprintf_r+0x4c>
 800acdc:	2300      	movs	r3, #0
 800acde:	9309      	str	r3, [sp, #36]	; 0x24
 800ace0:	2320      	movs	r3, #32
 800ace2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ace6:	2330      	movs	r3, #48	; 0x30
 800ace8:	f04f 0901 	mov.w	r9, #1
 800acec:	f8cd 800c 	str.w	r8, [sp, #12]
 800acf0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800aeb0 <_vfiprintf_r+0x24c>
 800acf4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800acf8:	4623      	mov	r3, r4
 800acfa:	469a      	mov	sl, r3
 800acfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad00:	b10a      	cbz	r2, 800ad06 <_vfiprintf_r+0xa2>
 800ad02:	2a25      	cmp	r2, #37	; 0x25
 800ad04:	d1f9      	bne.n	800acfa <_vfiprintf_r+0x96>
 800ad06:	ebba 0b04 	subs.w	fp, sl, r4
 800ad0a:	d00b      	beq.n	800ad24 <_vfiprintf_r+0xc0>
 800ad0c:	465b      	mov	r3, fp
 800ad0e:	4622      	mov	r2, r4
 800ad10:	4629      	mov	r1, r5
 800ad12:	4630      	mov	r0, r6
 800ad14:	f7ff ff93 	bl	800ac3e <__sfputs_r>
 800ad18:	3001      	adds	r0, #1
 800ad1a:	f000 80aa 	beq.w	800ae72 <_vfiprintf_r+0x20e>
 800ad1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad20:	445a      	add	r2, fp
 800ad22:	9209      	str	r2, [sp, #36]	; 0x24
 800ad24:	f89a 3000 	ldrb.w	r3, [sl]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	f000 80a2 	beq.w	800ae72 <_vfiprintf_r+0x20e>
 800ad2e:	2300      	movs	r3, #0
 800ad30:	f04f 32ff 	mov.w	r2, #4294967295
 800ad34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad38:	f10a 0a01 	add.w	sl, sl, #1
 800ad3c:	9304      	str	r3, [sp, #16]
 800ad3e:	9307      	str	r3, [sp, #28]
 800ad40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ad44:	931a      	str	r3, [sp, #104]	; 0x68
 800ad46:	4654      	mov	r4, sl
 800ad48:	2205      	movs	r2, #5
 800ad4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad4e:	4858      	ldr	r0, [pc, #352]	; (800aeb0 <_vfiprintf_r+0x24c>)
 800ad50:	f000 fcbc 	bl	800b6cc <memchr>
 800ad54:	9a04      	ldr	r2, [sp, #16]
 800ad56:	b9d8      	cbnz	r0, 800ad90 <_vfiprintf_r+0x12c>
 800ad58:	06d1      	lsls	r1, r2, #27
 800ad5a:	bf44      	itt	mi
 800ad5c:	2320      	movmi	r3, #32
 800ad5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad62:	0713      	lsls	r3, r2, #28
 800ad64:	bf44      	itt	mi
 800ad66:	232b      	movmi	r3, #43	; 0x2b
 800ad68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad6c:	f89a 3000 	ldrb.w	r3, [sl]
 800ad70:	2b2a      	cmp	r3, #42	; 0x2a
 800ad72:	d015      	beq.n	800ada0 <_vfiprintf_r+0x13c>
 800ad74:	4654      	mov	r4, sl
 800ad76:	2000      	movs	r0, #0
 800ad78:	f04f 0c0a 	mov.w	ip, #10
 800ad7c:	9a07      	ldr	r2, [sp, #28]
 800ad7e:	4621      	mov	r1, r4
 800ad80:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad84:	3b30      	subs	r3, #48	; 0x30
 800ad86:	2b09      	cmp	r3, #9
 800ad88:	d94e      	bls.n	800ae28 <_vfiprintf_r+0x1c4>
 800ad8a:	b1b0      	cbz	r0, 800adba <_vfiprintf_r+0x156>
 800ad8c:	9207      	str	r2, [sp, #28]
 800ad8e:	e014      	b.n	800adba <_vfiprintf_r+0x156>
 800ad90:	eba0 0308 	sub.w	r3, r0, r8
 800ad94:	fa09 f303 	lsl.w	r3, r9, r3
 800ad98:	4313      	orrs	r3, r2
 800ad9a:	46a2      	mov	sl, r4
 800ad9c:	9304      	str	r3, [sp, #16]
 800ad9e:	e7d2      	b.n	800ad46 <_vfiprintf_r+0xe2>
 800ada0:	9b03      	ldr	r3, [sp, #12]
 800ada2:	1d19      	adds	r1, r3, #4
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	9103      	str	r1, [sp, #12]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	bfbb      	ittet	lt
 800adac:	425b      	neglt	r3, r3
 800adae:	f042 0202 	orrlt.w	r2, r2, #2
 800adb2:	9307      	strge	r3, [sp, #28]
 800adb4:	9307      	strlt	r3, [sp, #28]
 800adb6:	bfb8      	it	lt
 800adb8:	9204      	strlt	r2, [sp, #16]
 800adba:	7823      	ldrb	r3, [r4, #0]
 800adbc:	2b2e      	cmp	r3, #46	; 0x2e
 800adbe:	d10c      	bne.n	800adda <_vfiprintf_r+0x176>
 800adc0:	7863      	ldrb	r3, [r4, #1]
 800adc2:	2b2a      	cmp	r3, #42	; 0x2a
 800adc4:	d135      	bne.n	800ae32 <_vfiprintf_r+0x1ce>
 800adc6:	9b03      	ldr	r3, [sp, #12]
 800adc8:	3402      	adds	r4, #2
 800adca:	1d1a      	adds	r2, r3, #4
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	9203      	str	r2, [sp, #12]
 800add0:	2b00      	cmp	r3, #0
 800add2:	bfb8      	it	lt
 800add4:	f04f 33ff 	movlt.w	r3, #4294967295
 800add8:	9305      	str	r3, [sp, #20]
 800adda:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800aec0 <_vfiprintf_r+0x25c>
 800adde:	2203      	movs	r2, #3
 800ade0:	4650      	mov	r0, sl
 800ade2:	7821      	ldrb	r1, [r4, #0]
 800ade4:	f000 fc72 	bl	800b6cc <memchr>
 800ade8:	b140      	cbz	r0, 800adfc <_vfiprintf_r+0x198>
 800adea:	2340      	movs	r3, #64	; 0x40
 800adec:	eba0 000a 	sub.w	r0, r0, sl
 800adf0:	fa03 f000 	lsl.w	r0, r3, r0
 800adf4:	9b04      	ldr	r3, [sp, #16]
 800adf6:	3401      	adds	r4, #1
 800adf8:	4303      	orrs	r3, r0
 800adfa:	9304      	str	r3, [sp, #16]
 800adfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae00:	2206      	movs	r2, #6
 800ae02:	482c      	ldr	r0, [pc, #176]	; (800aeb4 <_vfiprintf_r+0x250>)
 800ae04:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ae08:	f000 fc60 	bl	800b6cc <memchr>
 800ae0c:	2800      	cmp	r0, #0
 800ae0e:	d03f      	beq.n	800ae90 <_vfiprintf_r+0x22c>
 800ae10:	4b29      	ldr	r3, [pc, #164]	; (800aeb8 <_vfiprintf_r+0x254>)
 800ae12:	bb1b      	cbnz	r3, 800ae5c <_vfiprintf_r+0x1f8>
 800ae14:	9b03      	ldr	r3, [sp, #12]
 800ae16:	3307      	adds	r3, #7
 800ae18:	f023 0307 	bic.w	r3, r3, #7
 800ae1c:	3308      	adds	r3, #8
 800ae1e:	9303      	str	r3, [sp, #12]
 800ae20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae22:	443b      	add	r3, r7
 800ae24:	9309      	str	r3, [sp, #36]	; 0x24
 800ae26:	e767      	b.n	800acf8 <_vfiprintf_r+0x94>
 800ae28:	460c      	mov	r4, r1
 800ae2a:	2001      	movs	r0, #1
 800ae2c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae30:	e7a5      	b.n	800ad7e <_vfiprintf_r+0x11a>
 800ae32:	2300      	movs	r3, #0
 800ae34:	f04f 0c0a 	mov.w	ip, #10
 800ae38:	4619      	mov	r1, r3
 800ae3a:	3401      	adds	r4, #1
 800ae3c:	9305      	str	r3, [sp, #20]
 800ae3e:	4620      	mov	r0, r4
 800ae40:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae44:	3a30      	subs	r2, #48	; 0x30
 800ae46:	2a09      	cmp	r2, #9
 800ae48:	d903      	bls.n	800ae52 <_vfiprintf_r+0x1ee>
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d0c5      	beq.n	800adda <_vfiprintf_r+0x176>
 800ae4e:	9105      	str	r1, [sp, #20]
 800ae50:	e7c3      	b.n	800adda <_vfiprintf_r+0x176>
 800ae52:	4604      	mov	r4, r0
 800ae54:	2301      	movs	r3, #1
 800ae56:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae5a:	e7f0      	b.n	800ae3e <_vfiprintf_r+0x1da>
 800ae5c:	ab03      	add	r3, sp, #12
 800ae5e:	9300      	str	r3, [sp, #0]
 800ae60:	462a      	mov	r2, r5
 800ae62:	4630      	mov	r0, r6
 800ae64:	4b15      	ldr	r3, [pc, #84]	; (800aebc <_vfiprintf_r+0x258>)
 800ae66:	a904      	add	r1, sp, #16
 800ae68:	f3af 8000 	nop.w
 800ae6c:	4607      	mov	r7, r0
 800ae6e:	1c78      	adds	r0, r7, #1
 800ae70:	d1d6      	bne.n	800ae20 <_vfiprintf_r+0x1bc>
 800ae72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ae74:	07d9      	lsls	r1, r3, #31
 800ae76:	d405      	bmi.n	800ae84 <_vfiprintf_r+0x220>
 800ae78:	89ab      	ldrh	r3, [r5, #12]
 800ae7a:	059a      	lsls	r2, r3, #22
 800ae7c:	d402      	bmi.n	800ae84 <_vfiprintf_r+0x220>
 800ae7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ae80:	f7ff fd11 	bl	800a8a6 <__retarget_lock_release_recursive>
 800ae84:	89ab      	ldrh	r3, [r5, #12]
 800ae86:	065b      	lsls	r3, r3, #25
 800ae88:	f53f af12 	bmi.w	800acb0 <_vfiprintf_r+0x4c>
 800ae8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ae8e:	e711      	b.n	800acb4 <_vfiprintf_r+0x50>
 800ae90:	ab03      	add	r3, sp, #12
 800ae92:	9300      	str	r3, [sp, #0]
 800ae94:	462a      	mov	r2, r5
 800ae96:	4630      	mov	r0, r6
 800ae98:	4b08      	ldr	r3, [pc, #32]	; (800aebc <_vfiprintf_r+0x258>)
 800ae9a:	a904      	add	r1, sp, #16
 800ae9c:	f000 f882 	bl	800afa4 <_printf_i>
 800aea0:	e7e4      	b.n	800ae6c <_vfiprintf_r+0x208>
 800aea2:	bf00      	nop
 800aea4:	0800b9dc 	.word	0x0800b9dc
 800aea8:	0800b9fc 	.word	0x0800b9fc
 800aeac:	0800b9bc 	.word	0x0800b9bc
 800aeb0:	0800ba1c 	.word	0x0800ba1c
 800aeb4:	0800ba26 	.word	0x0800ba26
 800aeb8:	00000000 	.word	0x00000000
 800aebc:	0800ac3f 	.word	0x0800ac3f
 800aec0:	0800ba22 	.word	0x0800ba22

0800aec4 <_printf_common>:
 800aec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aec8:	4616      	mov	r6, r2
 800aeca:	4699      	mov	r9, r3
 800aecc:	688a      	ldr	r2, [r1, #8]
 800aece:	690b      	ldr	r3, [r1, #16]
 800aed0:	4607      	mov	r7, r0
 800aed2:	4293      	cmp	r3, r2
 800aed4:	bfb8      	it	lt
 800aed6:	4613      	movlt	r3, r2
 800aed8:	6033      	str	r3, [r6, #0]
 800aeda:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800aede:	460c      	mov	r4, r1
 800aee0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800aee4:	b10a      	cbz	r2, 800aeea <_printf_common+0x26>
 800aee6:	3301      	adds	r3, #1
 800aee8:	6033      	str	r3, [r6, #0]
 800aeea:	6823      	ldr	r3, [r4, #0]
 800aeec:	0699      	lsls	r1, r3, #26
 800aeee:	bf42      	ittt	mi
 800aef0:	6833      	ldrmi	r3, [r6, #0]
 800aef2:	3302      	addmi	r3, #2
 800aef4:	6033      	strmi	r3, [r6, #0]
 800aef6:	6825      	ldr	r5, [r4, #0]
 800aef8:	f015 0506 	ands.w	r5, r5, #6
 800aefc:	d106      	bne.n	800af0c <_printf_common+0x48>
 800aefe:	f104 0a19 	add.w	sl, r4, #25
 800af02:	68e3      	ldr	r3, [r4, #12]
 800af04:	6832      	ldr	r2, [r6, #0]
 800af06:	1a9b      	subs	r3, r3, r2
 800af08:	42ab      	cmp	r3, r5
 800af0a:	dc28      	bgt.n	800af5e <_printf_common+0x9a>
 800af0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800af10:	1e13      	subs	r3, r2, #0
 800af12:	6822      	ldr	r2, [r4, #0]
 800af14:	bf18      	it	ne
 800af16:	2301      	movne	r3, #1
 800af18:	0692      	lsls	r2, r2, #26
 800af1a:	d42d      	bmi.n	800af78 <_printf_common+0xb4>
 800af1c:	4649      	mov	r1, r9
 800af1e:	4638      	mov	r0, r7
 800af20:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800af24:	47c0      	blx	r8
 800af26:	3001      	adds	r0, #1
 800af28:	d020      	beq.n	800af6c <_printf_common+0xa8>
 800af2a:	6823      	ldr	r3, [r4, #0]
 800af2c:	68e5      	ldr	r5, [r4, #12]
 800af2e:	f003 0306 	and.w	r3, r3, #6
 800af32:	2b04      	cmp	r3, #4
 800af34:	bf18      	it	ne
 800af36:	2500      	movne	r5, #0
 800af38:	6832      	ldr	r2, [r6, #0]
 800af3a:	f04f 0600 	mov.w	r6, #0
 800af3e:	68a3      	ldr	r3, [r4, #8]
 800af40:	bf08      	it	eq
 800af42:	1aad      	subeq	r5, r5, r2
 800af44:	6922      	ldr	r2, [r4, #16]
 800af46:	bf08      	it	eq
 800af48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800af4c:	4293      	cmp	r3, r2
 800af4e:	bfc4      	itt	gt
 800af50:	1a9b      	subgt	r3, r3, r2
 800af52:	18ed      	addgt	r5, r5, r3
 800af54:	341a      	adds	r4, #26
 800af56:	42b5      	cmp	r5, r6
 800af58:	d11a      	bne.n	800af90 <_printf_common+0xcc>
 800af5a:	2000      	movs	r0, #0
 800af5c:	e008      	b.n	800af70 <_printf_common+0xac>
 800af5e:	2301      	movs	r3, #1
 800af60:	4652      	mov	r2, sl
 800af62:	4649      	mov	r1, r9
 800af64:	4638      	mov	r0, r7
 800af66:	47c0      	blx	r8
 800af68:	3001      	adds	r0, #1
 800af6a:	d103      	bne.n	800af74 <_printf_common+0xb0>
 800af6c:	f04f 30ff 	mov.w	r0, #4294967295
 800af70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af74:	3501      	adds	r5, #1
 800af76:	e7c4      	b.n	800af02 <_printf_common+0x3e>
 800af78:	2030      	movs	r0, #48	; 0x30
 800af7a:	18e1      	adds	r1, r4, r3
 800af7c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800af80:	1c5a      	adds	r2, r3, #1
 800af82:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800af86:	4422      	add	r2, r4
 800af88:	3302      	adds	r3, #2
 800af8a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800af8e:	e7c5      	b.n	800af1c <_printf_common+0x58>
 800af90:	2301      	movs	r3, #1
 800af92:	4622      	mov	r2, r4
 800af94:	4649      	mov	r1, r9
 800af96:	4638      	mov	r0, r7
 800af98:	47c0      	blx	r8
 800af9a:	3001      	adds	r0, #1
 800af9c:	d0e6      	beq.n	800af6c <_printf_common+0xa8>
 800af9e:	3601      	adds	r6, #1
 800afa0:	e7d9      	b.n	800af56 <_printf_common+0x92>
	...

0800afa4 <_printf_i>:
 800afa4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800afa8:	460c      	mov	r4, r1
 800afaa:	7e27      	ldrb	r7, [r4, #24]
 800afac:	4691      	mov	r9, r2
 800afae:	2f78      	cmp	r7, #120	; 0x78
 800afb0:	4680      	mov	r8, r0
 800afb2:	469a      	mov	sl, r3
 800afb4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800afb6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800afba:	d807      	bhi.n	800afcc <_printf_i+0x28>
 800afbc:	2f62      	cmp	r7, #98	; 0x62
 800afbe:	d80a      	bhi.n	800afd6 <_printf_i+0x32>
 800afc0:	2f00      	cmp	r7, #0
 800afc2:	f000 80d9 	beq.w	800b178 <_printf_i+0x1d4>
 800afc6:	2f58      	cmp	r7, #88	; 0x58
 800afc8:	f000 80a4 	beq.w	800b114 <_printf_i+0x170>
 800afcc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800afd0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800afd4:	e03a      	b.n	800b04c <_printf_i+0xa8>
 800afd6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800afda:	2b15      	cmp	r3, #21
 800afdc:	d8f6      	bhi.n	800afcc <_printf_i+0x28>
 800afde:	a001      	add	r0, pc, #4	; (adr r0, 800afe4 <_printf_i+0x40>)
 800afe0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800afe4:	0800b03d 	.word	0x0800b03d
 800afe8:	0800b051 	.word	0x0800b051
 800afec:	0800afcd 	.word	0x0800afcd
 800aff0:	0800afcd 	.word	0x0800afcd
 800aff4:	0800afcd 	.word	0x0800afcd
 800aff8:	0800afcd 	.word	0x0800afcd
 800affc:	0800b051 	.word	0x0800b051
 800b000:	0800afcd 	.word	0x0800afcd
 800b004:	0800afcd 	.word	0x0800afcd
 800b008:	0800afcd 	.word	0x0800afcd
 800b00c:	0800afcd 	.word	0x0800afcd
 800b010:	0800b15f 	.word	0x0800b15f
 800b014:	0800b081 	.word	0x0800b081
 800b018:	0800b141 	.word	0x0800b141
 800b01c:	0800afcd 	.word	0x0800afcd
 800b020:	0800afcd 	.word	0x0800afcd
 800b024:	0800b181 	.word	0x0800b181
 800b028:	0800afcd 	.word	0x0800afcd
 800b02c:	0800b081 	.word	0x0800b081
 800b030:	0800afcd 	.word	0x0800afcd
 800b034:	0800afcd 	.word	0x0800afcd
 800b038:	0800b149 	.word	0x0800b149
 800b03c:	680b      	ldr	r3, [r1, #0]
 800b03e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b042:	1d1a      	adds	r2, r3, #4
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	600a      	str	r2, [r1, #0]
 800b048:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b04c:	2301      	movs	r3, #1
 800b04e:	e0a4      	b.n	800b19a <_printf_i+0x1f6>
 800b050:	6825      	ldr	r5, [r4, #0]
 800b052:	6808      	ldr	r0, [r1, #0]
 800b054:	062e      	lsls	r6, r5, #24
 800b056:	f100 0304 	add.w	r3, r0, #4
 800b05a:	d50a      	bpl.n	800b072 <_printf_i+0xce>
 800b05c:	6805      	ldr	r5, [r0, #0]
 800b05e:	600b      	str	r3, [r1, #0]
 800b060:	2d00      	cmp	r5, #0
 800b062:	da03      	bge.n	800b06c <_printf_i+0xc8>
 800b064:	232d      	movs	r3, #45	; 0x2d
 800b066:	426d      	negs	r5, r5
 800b068:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b06c:	230a      	movs	r3, #10
 800b06e:	485e      	ldr	r0, [pc, #376]	; (800b1e8 <_printf_i+0x244>)
 800b070:	e019      	b.n	800b0a6 <_printf_i+0x102>
 800b072:	f015 0f40 	tst.w	r5, #64	; 0x40
 800b076:	6805      	ldr	r5, [r0, #0]
 800b078:	600b      	str	r3, [r1, #0]
 800b07a:	bf18      	it	ne
 800b07c:	b22d      	sxthne	r5, r5
 800b07e:	e7ef      	b.n	800b060 <_printf_i+0xbc>
 800b080:	680b      	ldr	r3, [r1, #0]
 800b082:	6825      	ldr	r5, [r4, #0]
 800b084:	1d18      	adds	r0, r3, #4
 800b086:	6008      	str	r0, [r1, #0]
 800b088:	0628      	lsls	r0, r5, #24
 800b08a:	d501      	bpl.n	800b090 <_printf_i+0xec>
 800b08c:	681d      	ldr	r5, [r3, #0]
 800b08e:	e002      	b.n	800b096 <_printf_i+0xf2>
 800b090:	0669      	lsls	r1, r5, #25
 800b092:	d5fb      	bpl.n	800b08c <_printf_i+0xe8>
 800b094:	881d      	ldrh	r5, [r3, #0]
 800b096:	2f6f      	cmp	r7, #111	; 0x6f
 800b098:	bf0c      	ite	eq
 800b09a:	2308      	moveq	r3, #8
 800b09c:	230a      	movne	r3, #10
 800b09e:	4852      	ldr	r0, [pc, #328]	; (800b1e8 <_printf_i+0x244>)
 800b0a0:	2100      	movs	r1, #0
 800b0a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b0a6:	6866      	ldr	r6, [r4, #4]
 800b0a8:	2e00      	cmp	r6, #0
 800b0aa:	bfa8      	it	ge
 800b0ac:	6821      	ldrge	r1, [r4, #0]
 800b0ae:	60a6      	str	r6, [r4, #8]
 800b0b0:	bfa4      	itt	ge
 800b0b2:	f021 0104 	bicge.w	r1, r1, #4
 800b0b6:	6021      	strge	r1, [r4, #0]
 800b0b8:	b90d      	cbnz	r5, 800b0be <_printf_i+0x11a>
 800b0ba:	2e00      	cmp	r6, #0
 800b0bc:	d04d      	beq.n	800b15a <_printf_i+0x1b6>
 800b0be:	4616      	mov	r6, r2
 800b0c0:	fbb5 f1f3 	udiv	r1, r5, r3
 800b0c4:	fb03 5711 	mls	r7, r3, r1, r5
 800b0c8:	5dc7      	ldrb	r7, [r0, r7]
 800b0ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b0ce:	462f      	mov	r7, r5
 800b0d0:	42bb      	cmp	r3, r7
 800b0d2:	460d      	mov	r5, r1
 800b0d4:	d9f4      	bls.n	800b0c0 <_printf_i+0x11c>
 800b0d6:	2b08      	cmp	r3, #8
 800b0d8:	d10b      	bne.n	800b0f2 <_printf_i+0x14e>
 800b0da:	6823      	ldr	r3, [r4, #0]
 800b0dc:	07df      	lsls	r7, r3, #31
 800b0de:	d508      	bpl.n	800b0f2 <_printf_i+0x14e>
 800b0e0:	6923      	ldr	r3, [r4, #16]
 800b0e2:	6861      	ldr	r1, [r4, #4]
 800b0e4:	4299      	cmp	r1, r3
 800b0e6:	bfde      	ittt	le
 800b0e8:	2330      	movle	r3, #48	; 0x30
 800b0ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b0ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b0f2:	1b92      	subs	r2, r2, r6
 800b0f4:	6122      	str	r2, [r4, #16]
 800b0f6:	464b      	mov	r3, r9
 800b0f8:	4621      	mov	r1, r4
 800b0fa:	4640      	mov	r0, r8
 800b0fc:	f8cd a000 	str.w	sl, [sp]
 800b100:	aa03      	add	r2, sp, #12
 800b102:	f7ff fedf 	bl	800aec4 <_printf_common>
 800b106:	3001      	adds	r0, #1
 800b108:	d14c      	bne.n	800b1a4 <_printf_i+0x200>
 800b10a:	f04f 30ff 	mov.w	r0, #4294967295
 800b10e:	b004      	add	sp, #16
 800b110:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b114:	4834      	ldr	r0, [pc, #208]	; (800b1e8 <_printf_i+0x244>)
 800b116:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b11a:	680e      	ldr	r6, [r1, #0]
 800b11c:	6823      	ldr	r3, [r4, #0]
 800b11e:	f856 5b04 	ldr.w	r5, [r6], #4
 800b122:	061f      	lsls	r7, r3, #24
 800b124:	600e      	str	r6, [r1, #0]
 800b126:	d514      	bpl.n	800b152 <_printf_i+0x1ae>
 800b128:	07d9      	lsls	r1, r3, #31
 800b12a:	bf44      	itt	mi
 800b12c:	f043 0320 	orrmi.w	r3, r3, #32
 800b130:	6023      	strmi	r3, [r4, #0]
 800b132:	b91d      	cbnz	r5, 800b13c <_printf_i+0x198>
 800b134:	6823      	ldr	r3, [r4, #0]
 800b136:	f023 0320 	bic.w	r3, r3, #32
 800b13a:	6023      	str	r3, [r4, #0]
 800b13c:	2310      	movs	r3, #16
 800b13e:	e7af      	b.n	800b0a0 <_printf_i+0xfc>
 800b140:	6823      	ldr	r3, [r4, #0]
 800b142:	f043 0320 	orr.w	r3, r3, #32
 800b146:	6023      	str	r3, [r4, #0]
 800b148:	2378      	movs	r3, #120	; 0x78
 800b14a:	4828      	ldr	r0, [pc, #160]	; (800b1ec <_printf_i+0x248>)
 800b14c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b150:	e7e3      	b.n	800b11a <_printf_i+0x176>
 800b152:	065e      	lsls	r6, r3, #25
 800b154:	bf48      	it	mi
 800b156:	b2ad      	uxthmi	r5, r5
 800b158:	e7e6      	b.n	800b128 <_printf_i+0x184>
 800b15a:	4616      	mov	r6, r2
 800b15c:	e7bb      	b.n	800b0d6 <_printf_i+0x132>
 800b15e:	680b      	ldr	r3, [r1, #0]
 800b160:	6826      	ldr	r6, [r4, #0]
 800b162:	1d1d      	adds	r5, r3, #4
 800b164:	6960      	ldr	r0, [r4, #20]
 800b166:	600d      	str	r5, [r1, #0]
 800b168:	0635      	lsls	r5, r6, #24
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	d501      	bpl.n	800b172 <_printf_i+0x1ce>
 800b16e:	6018      	str	r0, [r3, #0]
 800b170:	e002      	b.n	800b178 <_printf_i+0x1d4>
 800b172:	0671      	lsls	r1, r6, #25
 800b174:	d5fb      	bpl.n	800b16e <_printf_i+0x1ca>
 800b176:	8018      	strh	r0, [r3, #0]
 800b178:	2300      	movs	r3, #0
 800b17a:	4616      	mov	r6, r2
 800b17c:	6123      	str	r3, [r4, #16]
 800b17e:	e7ba      	b.n	800b0f6 <_printf_i+0x152>
 800b180:	680b      	ldr	r3, [r1, #0]
 800b182:	1d1a      	adds	r2, r3, #4
 800b184:	600a      	str	r2, [r1, #0]
 800b186:	681e      	ldr	r6, [r3, #0]
 800b188:	2100      	movs	r1, #0
 800b18a:	4630      	mov	r0, r6
 800b18c:	6862      	ldr	r2, [r4, #4]
 800b18e:	f000 fa9d 	bl	800b6cc <memchr>
 800b192:	b108      	cbz	r0, 800b198 <_printf_i+0x1f4>
 800b194:	1b80      	subs	r0, r0, r6
 800b196:	6060      	str	r0, [r4, #4]
 800b198:	6863      	ldr	r3, [r4, #4]
 800b19a:	6123      	str	r3, [r4, #16]
 800b19c:	2300      	movs	r3, #0
 800b19e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b1a2:	e7a8      	b.n	800b0f6 <_printf_i+0x152>
 800b1a4:	4632      	mov	r2, r6
 800b1a6:	4649      	mov	r1, r9
 800b1a8:	4640      	mov	r0, r8
 800b1aa:	6923      	ldr	r3, [r4, #16]
 800b1ac:	47d0      	blx	sl
 800b1ae:	3001      	adds	r0, #1
 800b1b0:	d0ab      	beq.n	800b10a <_printf_i+0x166>
 800b1b2:	6823      	ldr	r3, [r4, #0]
 800b1b4:	079b      	lsls	r3, r3, #30
 800b1b6:	d413      	bmi.n	800b1e0 <_printf_i+0x23c>
 800b1b8:	68e0      	ldr	r0, [r4, #12]
 800b1ba:	9b03      	ldr	r3, [sp, #12]
 800b1bc:	4298      	cmp	r0, r3
 800b1be:	bfb8      	it	lt
 800b1c0:	4618      	movlt	r0, r3
 800b1c2:	e7a4      	b.n	800b10e <_printf_i+0x16a>
 800b1c4:	2301      	movs	r3, #1
 800b1c6:	4632      	mov	r2, r6
 800b1c8:	4649      	mov	r1, r9
 800b1ca:	4640      	mov	r0, r8
 800b1cc:	47d0      	blx	sl
 800b1ce:	3001      	adds	r0, #1
 800b1d0:	d09b      	beq.n	800b10a <_printf_i+0x166>
 800b1d2:	3501      	adds	r5, #1
 800b1d4:	68e3      	ldr	r3, [r4, #12]
 800b1d6:	9903      	ldr	r1, [sp, #12]
 800b1d8:	1a5b      	subs	r3, r3, r1
 800b1da:	42ab      	cmp	r3, r5
 800b1dc:	dcf2      	bgt.n	800b1c4 <_printf_i+0x220>
 800b1de:	e7eb      	b.n	800b1b8 <_printf_i+0x214>
 800b1e0:	2500      	movs	r5, #0
 800b1e2:	f104 0619 	add.w	r6, r4, #25
 800b1e6:	e7f5      	b.n	800b1d4 <_printf_i+0x230>
 800b1e8:	0800ba2d 	.word	0x0800ba2d
 800b1ec:	0800ba3e 	.word	0x0800ba3e

0800b1f0 <_sbrk_r>:
 800b1f0:	b538      	push	{r3, r4, r5, lr}
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	4d05      	ldr	r5, [pc, #20]	; (800b20c <_sbrk_r+0x1c>)
 800b1f6:	4604      	mov	r4, r0
 800b1f8:	4608      	mov	r0, r1
 800b1fa:	602b      	str	r3, [r5, #0]
 800b1fc:	f7f6 fdc4 	bl	8001d88 <_sbrk>
 800b200:	1c43      	adds	r3, r0, #1
 800b202:	d102      	bne.n	800b20a <_sbrk_r+0x1a>
 800b204:	682b      	ldr	r3, [r5, #0]
 800b206:	b103      	cbz	r3, 800b20a <_sbrk_r+0x1a>
 800b208:	6023      	str	r3, [r4, #0]
 800b20a:	bd38      	pop	{r3, r4, r5, pc}
 800b20c:	200015ac 	.word	0x200015ac

0800b210 <__sread>:
 800b210:	b510      	push	{r4, lr}
 800b212:	460c      	mov	r4, r1
 800b214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b218:	f000 fafe 	bl	800b818 <_read_r>
 800b21c:	2800      	cmp	r0, #0
 800b21e:	bfab      	itete	ge
 800b220:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b222:	89a3      	ldrhlt	r3, [r4, #12]
 800b224:	181b      	addge	r3, r3, r0
 800b226:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b22a:	bfac      	ite	ge
 800b22c:	6563      	strge	r3, [r4, #84]	; 0x54
 800b22e:	81a3      	strhlt	r3, [r4, #12]
 800b230:	bd10      	pop	{r4, pc}

0800b232 <__swrite>:
 800b232:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b236:	461f      	mov	r7, r3
 800b238:	898b      	ldrh	r3, [r1, #12]
 800b23a:	4605      	mov	r5, r0
 800b23c:	05db      	lsls	r3, r3, #23
 800b23e:	460c      	mov	r4, r1
 800b240:	4616      	mov	r6, r2
 800b242:	d505      	bpl.n	800b250 <__swrite+0x1e>
 800b244:	2302      	movs	r3, #2
 800b246:	2200      	movs	r2, #0
 800b248:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b24c:	f000 f9c8 	bl	800b5e0 <_lseek_r>
 800b250:	89a3      	ldrh	r3, [r4, #12]
 800b252:	4632      	mov	r2, r6
 800b254:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b258:	81a3      	strh	r3, [r4, #12]
 800b25a:	4628      	mov	r0, r5
 800b25c:	463b      	mov	r3, r7
 800b25e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b262:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b266:	f000 b869 	b.w	800b33c <_write_r>

0800b26a <__sseek>:
 800b26a:	b510      	push	{r4, lr}
 800b26c:	460c      	mov	r4, r1
 800b26e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b272:	f000 f9b5 	bl	800b5e0 <_lseek_r>
 800b276:	1c43      	adds	r3, r0, #1
 800b278:	89a3      	ldrh	r3, [r4, #12]
 800b27a:	bf15      	itete	ne
 800b27c:	6560      	strne	r0, [r4, #84]	; 0x54
 800b27e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b282:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b286:	81a3      	strheq	r3, [r4, #12]
 800b288:	bf18      	it	ne
 800b28a:	81a3      	strhne	r3, [r4, #12]
 800b28c:	bd10      	pop	{r4, pc}

0800b28e <__sclose>:
 800b28e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b292:	f000 b8d3 	b.w	800b43c <_close_r>
	...

0800b298 <__swbuf_r>:
 800b298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b29a:	460e      	mov	r6, r1
 800b29c:	4614      	mov	r4, r2
 800b29e:	4605      	mov	r5, r0
 800b2a0:	b118      	cbz	r0, 800b2aa <__swbuf_r+0x12>
 800b2a2:	6983      	ldr	r3, [r0, #24]
 800b2a4:	b90b      	cbnz	r3, 800b2aa <__swbuf_r+0x12>
 800b2a6:	f7ff fa5f 	bl	800a768 <__sinit>
 800b2aa:	4b21      	ldr	r3, [pc, #132]	; (800b330 <__swbuf_r+0x98>)
 800b2ac:	429c      	cmp	r4, r3
 800b2ae:	d12b      	bne.n	800b308 <__swbuf_r+0x70>
 800b2b0:	686c      	ldr	r4, [r5, #4]
 800b2b2:	69a3      	ldr	r3, [r4, #24]
 800b2b4:	60a3      	str	r3, [r4, #8]
 800b2b6:	89a3      	ldrh	r3, [r4, #12]
 800b2b8:	071a      	lsls	r2, r3, #28
 800b2ba:	d52f      	bpl.n	800b31c <__swbuf_r+0x84>
 800b2bc:	6923      	ldr	r3, [r4, #16]
 800b2be:	b36b      	cbz	r3, 800b31c <__swbuf_r+0x84>
 800b2c0:	6923      	ldr	r3, [r4, #16]
 800b2c2:	6820      	ldr	r0, [r4, #0]
 800b2c4:	b2f6      	uxtb	r6, r6
 800b2c6:	1ac0      	subs	r0, r0, r3
 800b2c8:	6963      	ldr	r3, [r4, #20]
 800b2ca:	4637      	mov	r7, r6
 800b2cc:	4283      	cmp	r3, r0
 800b2ce:	dc04      	bgt.n	800b2da <__swbuf_r+0x42>
 800b2d0:	4621      	mov	r1, r4
 800b2d2:	4628      	mov	r0, r5
 800b2d4:	f000 f948 	bl	800b568 <_fflush_r>
 800b2d8:	bb30      	cbnz	r0, 800b328 <__swbuf_r+0x90>
 800b2da:	68a3      	ldr	r3, [r4, #8]
 800b2dc:	3001      	adds	r0, #1
 800b2de:	3b01      	subs	r3, #1
 800b2e0:	60a3      	str	r3, [r4, #8]
 800b2e2:	6823      	ldr	r3, [r4, #0]
 800b2e4:	1c5a      	adds	r2, r3, #1
 800b2e6:	6022      	str	r2, [r4, #0]
 800b2e8:	701e      	strb	r6, [r3, #0]
 800b2ea:	6963      	ldr	r3, [r4, #20]
 800b2ec:	4283      	cmp	r3, r0
 800b2ee:	d004      	beq.n	800b2fa <__swbuf_r+0x62>
 800b2f0:	89a3      	ldrh	r3, [r4, #12]
 800b2f2:	07db      	lsls	r3, r3, #31
 800b2f4:	d506      	bpl.n	800b304 <__swbuf_r+0x6c>
 800b2f6:	2e0a      	cmp	r6, #10
 800b2f8:	d104      	bne.n	800b304 <__swbuf_r+0x6c>
 800b2fa:	4621      	mov	r1, r4
 800b2fc:	4628      	mov	r0, r5
 800b2fe:	f000 f933 	bl	800b568 <_fflush_r>
 800b302:	b988      	cbnz	r0, 800b328 <__swbuf_r+0x90>
 800b304:	4638      	mov	r0, r7
 800b306:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b308:	4b0a      	ldr	r3, [pc, #40]	; (800b334 <__swbuf_r+0x9c>)
 800b30a:	429c      	cmp	r4, r3
 800b30c:	d101      	bne.n	800b312 <__swbuf_r+0x7a>
 800b30e:	68ac      	ldr	r4, [r5, #8]
 800b310:	e7cf      	b.n	800b2b2 <__swbuf_r+0x1a>
 800b312:	4b09      	ldr	r3, [pc, #36]	; (800b338 <__swbuf_r+0xa0>)
 800b314:	429c      	cmp	r4, r3
 800b316:	bf08      	it	eq
 800b318:	68ec      	ldreq	r4, [r5, #12]
 800b31a:	e7ca      	b.n	800b2b2 <__swbuf_r+0x1a>
 800b31c:	4621      	mov	r1, r4
 800b31e:	4628      	mov	r0, r5
 800b320:	f000 f81e 	bl	800b360 <__swsetup_r>
 800b324:	2800      	cmp	r0, #0
 800b326:	d0cb      	beq.n	800b2c0 <__swbuf_r+0x28>
 800b328:	f04f 37ff 	mov.w	r7, #4294967295
 800b32c:	e7ea      	b.n	800b304 <__swbuf_r+0x6c>
 800b32e:	bf00      	nop
 800b330:	0800b9dc 	.word	0x0800b9dc
 800b334:	0800b9fc 	.word	0x0800b9fc
 800b338:	0800b9bc 	.word	0x0800b9bc

0800b33c <_write_r>:
 800b33c:	b538      	push	{r3, r4, r5, lr}
 800b33e:	4604      	mov	r4, r0
 800b340:	4608      	mov	r0, r1
 800b342:	4611      	mov	r1, r2
 800b344:	2200      	movs	r2, #0
 800b346:	4d05      	ldr	r5, [pc, #20]	; (800b35c <_write_r+0x20>)
 800b348:	602a      	str	r2, [r5, #0]
 800b34a:	461a      	mov	r2, r3
 800b34c:	f7f5 f8f4 	bl	8000538 <_write>
 800b350:	1c43      	adds	r3, r0, #1
 800b352:	d102      	bne.n	800b35a <_write_r+0x1e>
 800b354:	682b      	ldr	r3, [r5, #0]
 800b356:	b103      	cbz	r3, 800b35a <_write_r+0x1e>
 800b358:	6023      	str	r3, [r4, #0]
 800b35a:	bd38      	pop	{r3, r4, r5, pc}
 800b35c:	200015ac 	.word	0x200015ac

0800b360 <__swsetup_r>:
 800b360:	4b32      	ldr	r3, [pc, #200]	; (800b42c <__swsetup_r+0xcc>)
 800b362:	b570      	push	{r4, r5, r6, lr}
 800b364:	681d      	ldr	r5, [r3, #0]
 800b366:	4606      	mov	r6, r0
 800b368:	460c      	mov	r4, r1
 800b36a:	b125      	cbz	r5, 800b376 <__swsetup_r+0x16>
 800b36c:	69ab      	ldr	r3, [r5, #24]
 800b36e:	b913      	cbnz	r3, 800b376 <__swsetup_r+0x16>
 800b370:	4628      	mov	r0, r5
 800b372:	f7ff f9f9 	bl	800a768 <__sinit>
 800b376:	4b2e      	ldr	r3, [pc, #184]	; (800b430 <__swsetup_r+0xd0>)
 800b378:	429c      	cmp	r4, r3
 800b37a:	d10f      	bne.n	800b39c <__swsetup_r+0x3c>
 800b37c:	686c      	ldr	r4, [r5, #4]
 800b37e:	89a3      	ldrh	r3, [r4, #12]
 800b380:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b384:	0719      	lsls	r1, r3, #28
 800b386:	d42c      	bmi.n	800b3e2 <__swsetup_r+0x82>
 800b388:	06dd      	lsls	r5, r3, #27
 800b38a:	d411      	bmi.n	800b3b0 <__swsetup_r+0x50>
 800b38c:	2309      	movs	r3, #9
 800b38e:	6033      	str	r3, [r6, #0]
 800b390:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b394:	f04f 30ff 	mov.w	r0, #4294967295
 800b398:	81a3      	strh	r3, [r4, #12]
 800b39a:	e03e      	b.n	800b41a <__swsetup_r+0xba>
 800b39c:	4b25      	ldr	r3, [pc, #148]	; (800b434 <__swsetup_r+0xd4>)
 800b39e:	429c      	cmp	r4, r3
 800b3a0:	d101      	bne.n	800b3a6 <__swsetup_r+0x46>
 800b3a2:	68ac      	ldr	r4, [r5, #8]
 800b3a4:	e7eb      	b.n	800b37e <__swsetup_r+0x1e>
 800b3a6:	4b24      	ldr	r3, [pc, #144]	; (800b438 <__swsetup_r+0xd8>)
 800b3a8:	429c      	cmp	r4, r3
 800b3aa:	bf08      	it	eq
 800b3ac:	68ec      	ldreq	r4, [r5, #12]
 800b3ae:	e7e6      	b.n	800b37e <__swsetup_r+0x1e>
 800b3b0:	0758      	lsls	r0, r3, #29
 800b3b2:	d512      	bpl.n	800b3da <__swsetup_r+0x7a>
 800b3b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b3b6:	b141      	cbz	r1, 800b3ca <__swsetup_r+0x6a>
 800b3b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b3bc:	4299      	cmp	r1, r3
 800b3be:	d002      	beq.n	800b3c6 <__swsetup_r+0x66>
 800b3c0:	4630      	mov	r0, r6
 800b3c2:	f000 f9b7 	bl	800b734 <_free_r>
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	6363      	str	r3, [r4, #52]	; 0x34
 800b3ca:	89a3      	ldrh	r3, [r4, #12]
 800b3cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b3d0:	81a3      	strh	r3, [r4, #12]
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	6063      	str	r3, [r4, #4]
 800b3d6:	6923      	ldr	r3, [r4, #16]
 800b3d8:	6023      	str	r3, [r4, #0]
 800b3da:	89a3      	ldrh	r3, [r4, #12]
 800b3dc:	f043 0308 	orr.w	r3, r3, #8
 800b3e0:	81a3      	strh	r3, [r4, #12]
 800b3e2:	6923      	ldr	r3, [r4, #16]
 800b3e4:	b94b      	cbnz	r3, 800b3fa <__swsetup_r+0x9a>
 800b3e6:	89a3      	ldrh	r3, [r4, #12]
 800b3e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b3ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b3f0:	d003      	beq.n	800b3fa <__swsetup_r+0x9a>
 800b3f2:	4621      	mov	r1, r4
 800b3f4:	4630      	mov	r0, r6
 800b3f6:	f000 f929 	bl	800b64c <__smakebuf_r>
 800b3fa:	89a0      	ldrh	r0, [r4, #12]
 800b3fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b400:	f010 0301 	ands.w	r3, r0, #1
 800b404:	d00a      	beq.n	800b41c <__swsetup_r+0xbc>
 800b406:	2300      	movs	r3, #0
 800b408:	60a3      	str	r3, [r4, #8]
 800b40a:	6963      	ldr	r3, [r4, #20]
 800b40c:	425b      	negs	r3, r3
 800b40e:	61a3      	str	r3, [r4, #24]
 800b410:	6923      	ldr	r3, [r4, #16]
 800b412:	b943      	cbnz	r3, 800b426 <__swsetup_r+0xc6>
 800b414:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b418:	d1ba      	bne.n	800b390 <__swsetup_r+0x30>
 800b41a:	bd70      	pop	{r4, r5, r6, pc}
 800b41c:	0781      	lsls	r1, r0, #30
 800b41e:	bf58      	it	pl
 800b420:	6963      	ldrpl	r3, [r4, #20]
 800b422:	60a3      	str	r3, [r4, #8]
 800b424:	e7f4      	b.n	800b410 <__swsetup_r+0xb0>
 800b426:	2000      	movs	r0, #0
 800b428:	e7f7      	b.n	800b41a <__swsetup_r+0xba>
 800b42a:	bf00      	nop
 800b42c:	20000190 	.word	0x20000190
 800b430:	0800b9dc 	.word	0x0800b9dc
 800b434:	0800b9fc 	.word	0x0800b9fc
 800b438:	0800b9bc 	.word	0x0800b9bc

0800b43c <_close_r>:
 800b43c:	b538      	push	{r3, r4, r5, lr}
 800b43e:	2300      	movs	r3, #0
 800b440:	4d05      	ldr	r5, [pc, #20]	; (800b458 <_close_r+0x1c>)
 800b442:	4604      	mov	r4, r0
 800b444:	4608      	mov	r0, r1
 800b446:	602b      	str	r3, [r5, #0]
 800b448:	f7f6 fc6d 	bl	8001d26 <_close>
 800b44c:	1c43      	adds	r3, r0, #1
 800b44e:	d102      	bne.n	800b456 <_close_r+0x1a>
 800b450:	682b      	ldr	r3, [r5, #0]
 800b452:	b103      	cbz	r3, 800b456 <_close_r+0x1a>
 800b454:	6023      	str	r3, [r4, #0]
 800b456:	bd38      	pop	{r3, r4, r5, pc}
 800b458:	200015ac 	.word	0x200015ac

0800b45c <__sflush_r>:
 800b45c:	898a      	ldrh	r2, [r1, #12]
 800b45e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b462:	4605      	mov	r5, r0
 800b464:	0710      	lsls	r0, r2, #28
 800b466:	460c      	mov	r4, r1
 800b468:	d458      	bmi.n	800b51c <__sflush_r+0xc0>
 800b46a:	684b      	ldr	r3, [r1, #4]
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	dc05      	bgt.n	800b47c <__sflush_r+0x20>
 800b470:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b472:	2b00      	cmp	r3, #0
 800b474:	dc02      	bgt.n	800b47c <__sflush_r+0x20>
 800b476:	2000      	movs	r0, #0
 800b478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b47c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b47e:	2e00      	cmp	r6, #0
 800b480:	d0f9      	beq.n	800b476 <__sflush_r+0x1a>
 800b482:	2300      	movs	r3, #0
 800b484:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b488:	682f      	ldr	r7, [r5, #0]
 800b48a:	602b      	str	r3, [r5, #0]
 800b48c:	d032      	beq.n	800b4f4 <__sflush_r+0x98>
 800b48e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b490:	89a3      	ldrh	r3, [r4, #12]
 800b492:	075a      	lsls	r2, r3, #29
 800b494:	d505      	bpl.n	800b4a2 <__sflush_r+0x46>
 800b496:	6863      	ldr	r3, [r4, #4]
 800b498:	1ac0      	subs	r0, r0, r3
 800b49a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b49c:	b10b      	cbz	r3, 800b4a2 <__sflush_r+0x46>
 800b49e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b4a0:	1ac0      	subs	r0, r0, r3
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	4602      	mov	r2, r0
 800b4a6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b4a8:	4628      	mov	r0, r5
 800b4aa:	6a21      	ldr	r1, [r4, #32]
 800b4ac:	47b0      	blx	r6
 800b4ae:	1c43      	adds	r3, r0, #1
 800b4b0:	89a3      	ldrh	r3, [r4, #12]
 800b4b2:	d106      	bne.n	800b4c2 <__sflush_r+0x66>
 800b4b4:	6829      	ldr	r1, [r5, #0]
 800b4b6:	291d      	cmp	r1, #29
 800b4b8:	d82c      	bhi.n	800b514 <__sflush_r+0xb8>
 800b4ba:	4a2a      	ldr	r2, [pc, #168]	; (800b564 <__sflush_r+0x108>)
 800b4bc:	40ca      	lsrs	r2, r1
 800b4be:	07d6      	lsls	r6, r2, #31
 800b4c0:	d528      	bpl.n	800b514 <__sflush_r+0xb8>
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	6062      	str	r2, [r4, #4]
 800b4c6:	6922      	ldr	r2, [r4, #16]
 800b4c8:	04d9      	lsls	r1, r3, #19
 800b4ca:	6022      	str	r2, [r4, #0]
 800b4cc:	d504      	bpl.n	800b4d8 <__sflush_r+0x7c>
 800b4ce:	1c42      	adds	r2, r0, #1
 800b4d0:	d101      	bne.n	800b4d6 <__sflush_r+0x7a>
 800b4d2:	682b      	ldr	r3, [r5, #0]
 800b4d4:	b903      	cbnz	r3, 800b4d8 <__sflush_r+0x7c>
 800b4d6:	6560      	str	r0, [r4, #84]	; 0x54
 800b4d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b4da:	602f      	str	r7, [r5, #0]
 800b4dc:	2900      	cmp	r1, #0
 800b4de:	d0ca      	beq.n	800b476 <__sflush_r+0x1a>
 800b4e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b4e4:	4299      	cmp	r1, r3
 800b4e6:	d002      	beq.n	800b4ee <__sflush_r+0x92>
 800b4e8:	4628      	mov	r0, r5
 800b4ea:	f000 f923 	bl	800b734 <_free_r>
 800b4ee:	2000      	movs	r0, #0
 800b4f0:	6360      	str	r0, [r4, #52]	; 0x34
 800b4f2:	e7c1      	b.n	800b478 <__sflush_r+0x1c>
 800b4f4:	6a21      	ldr	r1, [r4, #32]
 800b4f6:	2301      	movs	r3, #1
 800b4f8:	4628      	mov	r0, r5
 800b4fa:	47b0      	blx	r6
 800b4fc:	1c41      	adds	r1, r0, #1
 800b4fe:	d1c7      	bne.n	800b490 <__sflush_r+0x34>
 800b500:	682b      	ldr	r3, [r5, #0]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d0c4      	beq.n	800b490 <__sflush_r+0x34>
 800b506:	2b1d      	cmp	r3, #29
 800b508:	d001      	beq.n	800b50e <__sflush_r+0xb2>
 800b50a:	2b16      	cmp	r3, #22
 800b50c:	d101      	bne.n	800b512 <__sflush_r+0xb6>
 800b50e:	602f      	str	r7, [r5, #0]
 800b510:	e7b1      	b.n	800b476 <__sflush_r+0x1a>
 800b512:	89a3      	ldrh	r3, [r4, #12]
 800b514:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b518:	81a3      	strh	r3, [r4, #12]
 800b51a:	e7ad      	b.n	800b478 <__sflush_r+0x1c>
 800b51c:	690f      	ldr	r7, [r1, #16]
 800b51e:	2f00      	cmp	r7, #0
 800b520:	d0a9      	beq.n	800b476 <__sflush_r+0x1a>
 800b522:	0793      	lsls	r3, r2, #30
 800b524:	bf18      	it	ne
 800b526:	2300      	movne	r3, #0
 800b528:	680e      	ldr	r6, [r1, #0]
 800b52a:	bf08      	it	eq
 800b52c:	694b      	ldreq	r3, [r1, #20]
 800b52e:	eba6 0807 	sub.w	r8, r6, r7
 800b532:	600f      	str	r7, [r1, #0]
 800b534:	608b      	str	r3, [r1, #8]
 800b536:	f1b8 0f00 	cmp.w	r8, #0
 800b53a:	dd9c      	ble.n	800b476 <__sflush_r+0x1a>
 800b53c:	4643      	mov	r3, r8
 800b53e:	463a      	mov	r2, r7
 800b540:	4628      	mov	r0, r5
 800b542:	6a21      	ldr	r1, [r4, #32]
 800b544:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b546:	47b0      	blx	r6
 800b548:	2800      	cmp	r0, #0
 800b54a:	dc06      	bgt.n	800b55a <__sflush_r+0xfe>
 800b54c:	89a3      	ldrh	r3, [r4, #12]
 800b54e:	f04f 30ff 	mov.w	r0, #4294967295
 800b552:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b556:	81a3      	strh	r3, [r4, #12]
 800b558:	e78e      	b.n	800b478 <__sflush_r+0x1c>
 800b55a:	4407      	add	r7, r0
 800b55c:	eba8 0800 	sub.w	r8, r8, r0
 800b560:	e7e9      	b.n	800b536 <__sflush_r+0xda>
 800b562:	bf00      	nop
 800b564:	20400001 	.word	0x20400001

0800b568 <_fflush_r>:
 800b568:	b538      	push	{r3, r4, r5, lr}
 800b56a:	690b      	ldr	r3, [r1, #16]
 800b56c:	4605      	mov	r5, r0
 800b56e:	460c      	mov	r4, r1
 800b570:	b913      	cbnz	r3, 800b578 <_fflush_r+0x10>
 800b572:	2500      	movs	r5, #0
 800b574:	4628      	mov	r0, r5
 800b576:	bd38      	pop	{r3, r4, r5, pc}
 800b578:	b118      	cbz	r0, 800b582 <_fflush_r+0x1a>
 800b57a:	6983      	ldr	r3, [r0, #24]
 800b57c:	b90b      	cbnz	r3, 800b582 <_fflush_r+0x1a>
 800b57e:	f7ff f8f3 	bl	800a768 <__sinit>
 800b582:	4b14      	ldr	r3, [pc, #80]	; (800b5d4 <_fflush_r+0x6c>)
 800b584:	429c      	cmp	r4, r3
 800b586:	d11b      	bne.n	800b5c0 <_fflush_r+0x58>
 800b588:	686c      	ldr	r4, [r5, #4]
 800b58a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d0ef      	beq.n	800b572 <_fflush_r+0xa>
 800b592:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b594:	07d0      	lsls	r0, r2, #31
 800b596:	d404      	bmi.n	800b5a2 <_fflush_r+0x3a>
 800b598:	0599      	lsls	r1, r3, #22
 800b59a:	d402      	bmi.n	800b5a2 <_fflush_r+0x3a>
 800b59c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b59e:	f7ff f981 	bl	800a8a4 <__retarget_lock_acquire_recursive>
 800b5a2:	4628      	mov	r0, r5
 800b5a4:	4621      	mov	r1, r4
 800b5a6:	f7ff ff59 	bl	800b45c <__sflush_r>
 800b5aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b5ac:	4605      	mov	r5, r0
 800b5ae:	07da      	lsls	r2, r3, #31
 800b5b0:	d4e0      	bmi.n	800b574 <_fflush_r+0xc>
 800b5b2:	89a3      	ldrh	r3, [r4, #12]
 800b5b4:	059b      	lsls	r3, r3, #22
 800b5b6:	d4dd      	bmi.n	800b574 <_fflush_r+0xc>
 800b5b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b5ba:	f7ff f974 	bl	800a8a6 <__retarget_lock_release_recursive>
 800b5be:	e7d9      	b.n	800b574 <_fflush_r+0xc>
 800b5c0:	4b05      	ldr	r3, [pc, #20]	; (800b5d8 <_fflush_r+0x70>)
 800b5c2:	429c      	cmp	r4, r3
 800b5c4:	d101      	bne.n	800b5ca <_fflush_r+0x62>
 800b5c6:	68ac      	ldr	r4, [r5, #8]
 800b5c8:	e7df      	b.n	800b58a <_fflush_r+0x22>
 800b5ca:	4b04      	ldr	r3, [pc, #16]	; (800b5dc <_fflush_r+0x74>)
 800b5cc:	429c      	cmp	r4, r3
 800b5ce:	bf08      	it	eq
 800b5d0:	68ec      	ldreq	r4, [r5, #12]
 800b5d2:	e7da      	b.n	800b58a <_fflush_r+0x22>
 800b5d4:	0800b9dc 	.word	0x0800b9dc
 800b5d8:	0800b9fc 	.word	0x0800b9fc
 800b5dc:	0800b9bc 	.word	0x0800b9bc

0800b5e0 <_lseek_r>:
 800b5e0:	b538      	push	{r3, r4, r5, lr}
 800b5e2:	4604      	mov	r4, r0
 800b5e4:	4608      	mov	r0, r1
 800b5e6:	4611      	mov	r1, r2
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	4d05      	ldr	r5, [pc, #20]	; (800b600 <_lseek_r+0x20>)
 800b5ec:	602a      	str	r2, [r5, #0]
 800b5ee:	461a      	mov	r2, r3
 800b5f0:	f7f6 fbbd 	bl	8001d6e <_lseek>
 800b5f4:	1c43      	adds	r3, r0, #1
 800b5f6:	d102      	bne.n	800b5fe <_lseek_r+0x1e>
 800b5f8:	682b      	ldr	r3, [r5, #0]
 800b5fa:	b103      	cbz	r3, 800b5fe <_lseek_r+0x1e>
 800b5fc:	6023      	str	r3, [r4, #0]
 800b5fe:	bd38      	pop	{r3, r4, r5, pc}
 800b600:	200015ac 	.word	0x200015ac

0800b604 <__swhatbuf_r>:
 800b604:	b570      	push	{r4, r5, r6, lr}
 800b606:	460e      	mov	r6, r1
 800b608:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b60c:	4614      	mov	r4, r2
 800b60e:	2900      	cmp	r1, #0
 800b610:	461d      	mov	r5, r3
 800b612:	b096      	sub	sp, #88	; 0x58
 800b614:	da07      	bge.n	800b626 <__swhatbuf_r+0x22>
 800b616:	2300      	movs	r3, #0
 800b618:	602b      	str	r3, [r5, #0]
 800b61a:	89b3      	ldrh	r3, [r6, #12]
 800b61c:	061a      	lsls	r2, r3, #24
 800b61e:	d410      	bmi.n	800b642 <__swhatbuf_r+0x3e>
 800b620:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b624:	e00e      	b.n	800b644 <__swhatbuf_r+0x40>
 800b626:	466a      	mov	r2, sp
 800b628:	f000 f908 	bl	800b83c <_fstat_r>
 800b62c:	2800      	cmp	r0, #0
 800b62e:	dbf2      	blt.n	800b616 <__swhatbuf_r+0x12>
 800b630:	9a01      	ldr	r2, [sp, #4]
 800b632:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b636:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b63a:	425a      	negs	r2, r3
 800b63c:	415a      	adcs	r2, r3
 800b63e:	602a      	str	r2, [r5, #0]
 800b640:	e7ee      	b.n	800b620 <__swhatbuf_r+0x1c>
 800b642:	2340      	movs	r3, #64	; 0x40
 800b644:	2000      	movs	r0, #0
 800b646:	6023      	str	r3, [r4, #0]
 800b648:	b016      	add	sp, #88	; 0x58
 800b64a:	bd70      	pop	{r4, r5, r6, pc}

0800b64c <__smakebuf_r>:
 800b64c:	898b      	ldrh	r3, [r1, #12]
 800b64e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b650:	079d      	lsls	r5, r3, #30
 800b652:	4606      	mov	r6, r0
 800b654:	460c      	mov	r4, r1
 800b656:	d507      	bpl.n	800b668 <__smakebuf_r+0x1c>
 800b658:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b65c:	6023      	str	r3, [r4, #0]
 800b65e:	6123      	str	r3, [r4, #16]
 800b660:	2301      	movs	r3, #1
 800b662:	6163      	str	r3, [r4, #20]
 800b664:	b002      	add	sp, #8
 800b666:	bd70      	pop	{r4, r5, r6, pc}
 800b668:	466a      	mov	r2, sp
 800b66a:	ab01      	add	r3, sp, #4
 800b66c:	f7ff ffca 	bl	800b604 <__swhatbuf_r>
 800b670:	9900      	ldr	r1, [sp, #0]
 800b672:	4605      	mov	r5, r0
 800b674:	4630      	mov	r0, r6
 800b676:	f7ff f917 	bl	800a8a8 <_malloc_r>
 800b67a:	b948      	cbnz	r0, 800b690 <__smakebuf_r+0x44>
 800b67c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b680:	059a      	lsls	r2, r3, #22
 800b682:	d4ef      	bmi.n	800b664 <__smakebuf_r+0x18>
 800b684:	f023 0303 	bic.w	r3, r3, #3
 800b688:	f043 0302 	orr.w	r3, r3, #2
 800b68c:	81a3      	strh	r3, [r4, #12]
 800b68e:	e7e3      	b.n	800b658 <__smakebuf_r+0xc>
 800b690:	4b0d      	ldr	r3, [pc, #52]	; (800b6c8 <__smakebuf_r+0x7c>)
 800b692:	62b3      	str	r3, [r6, #40]	; 0x28
 800b694:	89a3      	ldrh	r3, [r4, #12]
 800b696:	6020      	str	r0, [r4, #0]
 800b698:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b69c:	81a3      	strh	r3, [r4, #12]
 800b69e:	9b00      	ldr	r3, [sp, #0]
 800b6a0:	6120      	str	r0, [r4, #16]
 800b6a2:	6163      	str	r3, [r4, #20]
 800b6a4:	9b01      	ldr	r3, [sp, #4]
 800b6a6:	b15b      	cbz	r3, 800b6c0 <__smakebuf_r+0x74>
 800b6a8:	4630      	mov	r0, r6
 800b6aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b6ae:	f000 f8d7 	bl	800b860 <_isatty_r>
 800b6b2:	b128      	cbz	r0, 800b6c0 <__smakebuf_r+0x74>
 800b6b4:	89a3      	ldrh	r3, [r4, #12]
 800b6b6:	f023 0303 	bic.w	r3, r3, #3
 800b6ba:	f043 0301 	orr.w	r3, r3, #1
 800b6be:	81a3      	strh	r3, [r4, #12]
 800b6c0:	89a0      	ldrh	r0, [r4, #12]
 800b6c2:	4305      	orrs	r5, r0
 800b6c4:	81a5      	strh	r5, [r4, #12]
 800b6c6:	e7cd      	b.n	800b664 <__smakebuf_r+0x18>
 800b6c8:	0800a701 	.word	0x0800a701

0800b6cc <memchr>:
 800b6cc:	4603      	mov	r3, r0
 800b6ce:	b510      	push	{r4, lr}
 800b6d0:	b2c9      	uxtb	r1, r1
 800b6d2:	4402      	add	r2, r0
 800b6d4:	4293      	cmp	r3, r2
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	d101      	bne.n	800b6de <memchr+0x12>
 800b6da:	2000      	movs	r0, #0
 800b6dc:	e003      	b.n	800b6e6 <memchr+0x1a>
 800b6de:	7804      	ldrb	r4, [r0, #0]
 800b6e0:	3301      	adds	r3, #1
 800b6e2:	428c      	cmp	r4, r1
 800b6e4:	d1f6      	bne.n	800b6d4 <memchr+0x8>
 800b6e6:	bd10      	pop	{r4, pc}

0800b6e8 <memmove>:
 800b6e8:	4288      	cmp	r0, r1
 800b6ea:	b510      	push	{r4, lr}
 800b6ec:	eb01 0402 	add.w	r4, r1, r2
 800b6f0:	d902      	bls.n	800b6f8 <memmove+0x10>
 800b6f2:	4284      	cmp	r4, r0
 800b6f4:	4623      	mov	r3, r4
 800b6f6:	d807      	bhi.n	800b708 <memmove+0x20>
 800b6f8:	1e43      	subs	r3, r0, #1
 800b6fa:	42a1      	cmp	r1, r4
 800b6fc:	d008      	beq.n	800b710 <memmove+0x28>
 800b6fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b702:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b706:	e7f8      	b.n	800b6fa <memmove+0x12>
 800b708:	4601      	mov	r1, r0
 800b70a:	4402      	add	r2, r0
 800b70c:	428a      	cmp	r2, r1
 800b70e:	d100      	bne.n	800b712 <memmove+0x2a>
 800b710:	bd10      	pop	{r4, pc}
 800b712:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b716:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b71a:	e7f7      	b.n	800b70c <memmove+0x24>

0800b71c <__malloc_lock>:
 800b71c:	4801      	ldr	r0, [pc, #4]	; (800b724 <__malloc_lock+0x8>)
 800b71e:	f7ff b8c1 	b.w	800a8a4 <__retarget_lock_acquire_recursive>
 800b722:	bf00      	nop
 800b724:	200015a4 	.word	0x200015a4

0800b728 <__malloc_unlock>:
 800b728:	4801      	ldr	r0, [pc, #4]	; (800b730 <__malloc_unlock+0x8>)
 800b72a:	f7ff b8bc 	b.w	800a8a6 <__retarget_lock_release_recursive>
 800b72e:	bf00      	nop
 800b730:	200015a4 	.word	0x200015a4

0800b734 <_free_r>:
 800b734:	b538      	push	{r3, r4, r5, lr}
 800b736:	4605      	mov	r5, r0
 800b738:	2900      	cmp	r1, #0
 800b73a:	d043      	beq.n	800b7c4 <_free_r+0x90>
 800b73c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b740:	1f0c      	subs	r4, r1, #4
 800b742:	2b00      	cmp	r3, #0
 800b744:	bfb8      	it	lt
 800b746:	18e4      	addlt	r4, r4, r3
 800b748:	f7ff ffe8 	bl	800b71c <__malloc_lock>
 800b74c:	4a1e      	ldr	r2, [pc, #120]	; (800b7c8 <_free_r+0x94>)
 800b74e:	6813      	ldr	r3, [r2, #0]
 800b750:	4610      	mov	r0, r2
 800b752:	b933      	cbnz	r3, 800b762 <_free_r+0x2e>
 800b754:	6063      	str	r3, [r4, #4]
 800b756:	6014      	str	r4, [r2, #0]
 800b758:	4628      	mov	r0, r5
 800b75a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b75e:	f7ff bfe3 	b.w	800b728 <__malloc_unlock>
 800b762:	42a3      	cmp	r3, r4
 800b764:	d90a      	bls.n	800b77c <_free_r+0x48>
 800b766:	6821      	ldr	r1, [r4, #0]
 800b768:	1862      	adds	r2, r4, r1
 800b76a:	4293      	cmp	r3, r2
 800b76c:	bf01      	itttt	eq
 800b76e:	681a      	ldreq	r2, [r3, #0]
 800b770:	685b      	ldreq	r3, [r3, #4]
 800b772:	1852      	addeq	r2, r2, r1
 800b774:	6022      	streq	r2, [r4, #0]
 800b776:	6063      	str	r3, [r4, #4]
 800b778:	6004      	str	r4, [r0, #0]
 800b77a:	e7ed      	b.n	800b758 <_free_r+0x24>
 800b77c:	461a      	mov	r2, r3
 800b77e:	685b      	ldr	r3, [r3, #4]
 800b780:	b10b      	cbz	r3, 800b786 <_free_r+0x52>
 800b782:	42a3      	cmp	r3, r4
 800b784:	d9fa      	bls.n	800b77c <_free_r+0x48>
 800b786:	6811      	ldr	r1, [r2, #0]
 800b788:	1850      	adds	r0, r2, r1
 800b78a:	42a0      	cmp	r0, r4
 800b78c:	d10b      	bne.n	800b7a6 <_free_r+0x72>
 800b78e:	6820      	ldr	r0, [r4, #0]
 800b790:	4401      	add	r1, r0
 800b792:	1850      	adds	r0, r2, r1
 800b794:	4283      	cmp	r3, r0
 800b796:	6011      	str	r1, [r2, #0]
 800b798:	d1de      	bne.n	800b758 <_free_r+0x24>
 800b79a:	6818      	ldr	r0, [r3, #0]
 800b79c:	685b      	ldr	r3, [r3, #4]
 800b79e:	4401      	add	r1, r0
 800b7a0:	6011      	str	r1, [r2, #0]
 800b7a2:	6053      	str	r3, [r2, #4]
 800b7a4:	e7d8      	b.n	800b758 <_free_r+0x24>
 800b7a6:	d902      	bls.n	800b7ae <_free_r+0x7a>
 800b7a8:	230c      	movs	r3, #12
 800b7aa:	602b      	str	r3, [r5, #0]
 800b7ac:	e7d4      	b.n	800b758 <_free_r+0x24>
 800b7ae:	6820      	ldr	r0, [r4, #0]
 800b7b0:	1821      	adds	r1, r4, r0
 800b7b2:	428b      	cmp	r3, r1
 800b7b4:	bf01      	itttt	eq
 800b7b6:	6819      	ldreq	r1, [r3, #0]
 800b7b8:	685b      	ldreq	r3, [r3, #4]
 800b7ba:	1809      	addeq	r1, r1, r0
 800b7bc:	6021      	streq	r1, [r4, #0]
 800b7be:	6063      	str	r3, [r4, #4]
 800b7c0:	6054      	str	r4, [r2, #4]
 800b7c2:	e7c9      	b.n	800b758 <_free_r+0x24>
 800b7c4:	bd38      	pop	{r3, r4, r5, pc}
 800b7c6:	bf00      	nop
 800b7c8:	200004a4 	.word	0x200004a4

0800b7cc <_realloc_r>:
 800b7cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7ce:	4607      	mov	r7, r0
 800b7d0:	4614      	mov	r4, r2
 800b7d2:	460e      	mov	r6, r1
 800b7d4:	b921      	cbnz	r1, 800b7e0 <_realloc_r+0x14>
 800b7d6:	4611      	mov	r1, r2
 800b7d8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b7dc:	f7ff b864 	b.w	800a8a8 <_malloc_r>
 800b7e0:	b922      	cbnz	r2, 800b7ec <_realloc_r+0x20>
 800b7e2:	f7ff ffa7 	bl	800b734 <_free_r>
 800b7e6:	4625      	mov	r5, r4
 800b7e8:	4628      	mov	r0, r5
 800b7ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b7ec:	f000 f848 	bl	800b880 <_malloc_usable_size_r>
 800b7f0:	42a0      	cmp	r0, r4
 800b7f2:	d20f      	bcs.n	800b814 <_realloc_r+0x48>
 800b7f4:	4621      	mov	r1, r4
 800b7f6:	4638      	mov	r0, r7
 800b7f8:	f7ff f856 	bl	800a8a8 <_malloc_r>
 800b7fc:	4605      	mov	r5, r0
 800b7fe:	2800      	cmp	r0, #0
 800b800:	d0f2      	beq.n	800b7e8 <_realloc_r+0x1c>
 800b802:	4631      	mov	r1, r6
 800b804:	4622      	mov	r2, r4
 800b806:	f7fe ff09 	bl	800a61c <memcpy>
 800b80a:	4631      	mov	r1, r6
 800b80c:	4638      	mov	r0, r7
 800b80e:	f7ff ff91 	bl	800b734 <_free_r>
 800b812:	e7e9      	b.n	800b7e8 <_realloc_r+0x1c>
 800b814:	4635      	mov	r5, r6
 800b816:	e7e7      	b.n	800b7e8 <_realloc_r+0x1c>

0800b818 <_read_r>:
 800b818:	b538      	push	{r3, r4, r5, lr}
 800b81a:	4604      	mov	r4, r0
 800b81c:	4608      	mov	r0, r1
 800b81e:	4611      	mov	r1, r2
 800b820:	2200      	movs	r2, #0
 800b822:	4d05      	ldr	r5, [pc, #20]	; (800b838 <_read_r+0x20>)
 800b824:	602a      	str	r2, [r5, #0]
 800b826:	461a      	mov	r2, r3
 800b828:	f7f6 fa60 	bl	8001cec <_read>
 800b82c:	1c43      	adds	r3, r0, #1
 800b82e:	d102      	bne.n	800b836 <_read_r+0x1e>
 800b830:	682b      	ldr	r3, [r5, #0]
 800b832:	b103      	cbz	r3, 800b836 <_read_r+0x1e>
 800b834:	6023      	str	r3, [r4, #0]
 800b836:	bd38      	pop	{r3, r4, r5, pc}
 800b838:	200015ac 	.word	0x200015ac

0800b83c <_fstat_r>:
 800b83c:	b538      	push	{r3, r4, r5, lr}
 800b83e:	2300      	movs	r3, #0
 800b840:	4d06      	ldr	r5, [pc, #24]	; (800b85c <_fstat_r+0x20>)
 800b842:	4604      	mov	r4, r0
 800b844:	4608      	mov	r0, r1
 800b846:	4611      	mov	r1, r2
 800b848:	602b      	str	r3, [r5, #0]
 800b84a:	f7f6 fa77 	bl	8001d3c <_fstat>
 800b84e:	1c43      	adds	r3, r0, #1
 800b850:	d102      	bne.n	800b858 <_fstat_r+0x1c>
 800b852:	682b      	ldr	r3, [r5, #0]
 800b854:	b103      	cbz	r3, 800b858 <_fstat_r+0x1c>
 800b856:	6023      	str	r3, [r4, #0]
 800b858:	bd38      	pop	{r3, r4, r5, pc}
 800b85a:	bf00      	nop
 800b85c:	200015ac 	.word	0x200015ac

0800b860 <_isatty_r>:
 800b860:	b538      	push	{r3, r4, r5, lr}
 800b862:	2300      	movs	r3, #0
 800b864:	4d05      	ldr	r5, [pc, #20]	; (800b87c <_isatty_r+0x1c>)
 800b866:	4604      	mov	r4, r0
 800b868:	4608      	mov	r0, r1
 800b86a:	602b      	str	r3, [r5, #0]
 800b86c:	f7f6 fa75 	bl	8001d5a <_isatty>
 800b870:	1c43      	adds	r3, r0, #1
 800b872:	d102      	bne.n	800b87a <_isatty_r+0x1a>
 800b874:	682b      	ldr	r3, [r5, #0]
 800b876:	b103      	cbz	r3, 800b87a <_isatty_r+0x1a>
 800b878:	6023      	str	r3, [r4, #0]
 800b87a:	bd38      	pop	{r3, r4, r5, pc}
 800b87c:	200015ac 	.word	0x200015ac

0800b880 <_malloc_usable_size_r>:
 800b880:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b884:	1f18      	subs	r0, r3, #4
 800b886:	2b00      	cmp	r3, #0
 800b888:	bfbc      	itt	lt
 800b88a:	580b      	ldrlt	r3, [r1, r0]
 800b88c:	18c0      	addlt	r0, r0, r3
 800b88e:	4770      	bx	lr

0800b890 <_init>:
 800b890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b892:	bf00      	nop
 800b894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b896:	bc08      	pop	{r3}
 800b898:	469e      	mov	lr, r3
 800b89a:	4770      	bx	lr

0800b89c <_fini>:
 800b89c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b89e:	bf00      	nop
 800b8a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b8a2:	bc08      	pop	{r3}
 800b8a4:	469e      	mov	lr, r3
 800b8a6:	4770      	bx	lr
