<!DOCTYPE html>

<html lang="en" data-content_root="./">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>1.1. 6502 CPU &#8212; NES Emulator 0.1 documentation</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=d1102ebc" />
    <link rel="stylesheet" type="text/css" href="_static/basic.css?v=c058f7c8" />
    <link rel="stylesheet" type="text/css" href="_static/alabaster.css?v=27fed22d" />
    <script src="_static/documentation_options.js?v=2709fde1"></script>
    <script src="_static/doctools.js?v=9a2dae69"></script>
    <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="1.1.1. Arithmetic Logical Unit" href="alu_6502.html" />
    <link rel="prev" title="1. Central Processing Unit" href="cpu.html" />
   
  <link rel="stylesheet" href="_static/custom.css" type="text/css" />
  

  
  

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="cpu">
<h1><span class="section-number">1.1. </span>6502 CPU<a class="headerlink" href="#cpu" title="Link to this heading">¶</a></h1>
<p>The 6502 microprocessor is a relatively simple 8 bit CPU with only a few
internal registers capable of addressing at most 64Kb of memory via its 16 bit
address bus. The processor is little endian and expects addresses to be stored
in memory least significant byte first.</p>
<p>An instruction is executed by the processor in the following way: address of the
next instruction is sent on the address bus and instruction is fetched. The ID
(Instruction Decoder) decodes the instruction. Instruction is executed making
use of the internal registers and the ALU (Arithmetic Logical Unit).</p>
<div class="toctree-wrapper compound">
<ul>
<li class="toctree-l1"><a class="reference internal" href="alu_6502.html">1.1.1. ALU</a></li>
<li class="toctree-l1"><a class="reference internal" href="id_6502.html">1.1.2. ID</a></li>
</ul>
</div>
<section id="memory">
<h2><span class="section-number">1.1.3. </span>Memory<a class="headerlink" href="#memory" title="Link to this heading">¶</a></h2>
<p>The memory is structured into pages of 256 bytes. The first 256 byte page of
memory ($0000-$00FF) is referred to as ‘Zero Page’ and is the focus of a number
of special addressing modes that result in shorter (and quicker) instructions or
allow indirect access to the memory. The second page of memory ($0100-$01FF) is
reserved for the system stack. The only other reserved locations in the memory
map are the very last 6 bytes of memory $FFFA to $FFFF which must be programmed
with the addresses of the non-maskable interrupt handler ($FFFA/B), the power on
reset location ($FFFC/D) and the BRK/interrupt request handler ($FFFE/F)
respectively.</p>
<p>The 6502 does not have any special support of hardware devices so they must be
mapped to regions of memory in order to exchange data with the hardware latches.</p>
</section>
<section id="registers">
<h2><span class="section-number">1.1.4. </span>Registers<a class="headerlink" href="#registers" title="Link to this heading">¶</a></h2>
<ol class="arabic">
<li><p><strong>Accumulator (reg_a)</strong>: It is the main register of this CPU. By default the
instructions use the accumulator.</p></li>
<li><p><strong>Index registers (reg_index_x, reg_index_y)</strong>: These registers are used in
indirect addressing, adding their value to a given address. There is a limited
number of instructions which can operate directly on these registers: load,
store, increment, decrement, exchange data.</p></li>
<li><p><strong>Program counter (reg_pc)</strong>: This register always points to the next instruction
to be executed. Originally this register was a pair of 8-bit registers,
however, in the code a 16-bit register is used.</p></li>
<li><p><strong>Stack pointer (sp)</strong>: Contains the low order byte on Page One where the
stack is located. The reset value of this register is 0xFF. Every time data is
pushed on the stack, the register is decremented. Every time data is pulled from
the stack the register is incremented.</p></li>
<li><p><strong>Processor status register (reg_ps)</strong>: This indicates the status of the CPU. Every
single bit from this registers is a flag and is independent of the other bits.</p>
<blockquote>
<div><ul class="simple">
<li><p>BIT 7: N = negativity flag</p></li>
<li><p>BIT 6: V = signed overflow flag</p></li>
<li><p>BIT 5: - = not used</p></li>
<li><p>BIT 4: B = break command <em>(not implemented)</em></p></li>
<li><p>BIT 3: D = decimal mode <em>(not implemented)</em></p></li>
<li><p>BIT 2: I = interrupt DISABLE <em>(not implemented)</em></p></li>
<li><p>BIT 1: Z = zero flag</p></li>
<li><p>BIT 0: C = carry flag</p></li>
</ul>
</div></blockquote>
</li>
<li><p><strong>Instruction register (reg_i)</strong>: This where the instruction op-code is stored
temporarily after it is fetched. This is fed directly to the instruction decoder
(ID). <span id="id1">[<a class="reference internal" href="index.html#id11" title="Joseph J. Carr. 6502 User's Manual. Reston Pub. Co., 1984.">Car84</a>]</span></p></li>
</ol>
<p><em>Implementation note</em>: The exact execution of the instructions on
<a class="reference internal" href="#microcode"><span class="std std-ref">Microcode</span></a> level is not diclosed, so 1 additional register is used as
buffer to the <a class="reference internal" href="alu_6502.html"><span class="doc">Arithmetic Logical Unit</span></a> input (alu_reg_a) and 1 register to the
output (alu_reg_out). Using these registers easy modification of ALU input and
temporary storage of ALU ouput during microcode is possible.</p>
<p>The other register input of the ALU is connected directly to the <a class="reference internal" href="#pinout"><span class="std std-ref">data bus</span></a>.</p>
</section>
<section id="instructions">
<h2><span class="section-number">1.1.5. </span>Instructions<a class="headerlink" href="#instructions" title="Link to this heading">¶</a></h2>
<p>There are 56 possible instructions. A detailed description of every one of them
can be found at <a class="reference internal" href="id_6502.html"><span class="doc">Instruction decoder</span></a> documentation.</p>
<p>The instructions can be cathegorized into 3 groups.</p>
<p>The instructions can have 1, 2 or 3 bytes. The <em>first</em> byte always specifies the
type of instruction and the addressing mode. The <em>second</em> byte can be a constant
which is directly used, or it can be the low part of the address. The <em>third</em>
byte is the high part of the address.</p>
</section>
<section id="addressing-modes">
<span id="addr-mode"></span><h2><span class="section-number">1.1.6. </span>Addressing modes<a class="headerlink" href="#addressing-modes" title="Link to this heading">¶</a></h2>
<p>When an instruction is executed the operands and the destination of the result
is determined by the addressing mode. There are several addressing modes and the
<a class="reference internal" href="#sm"><span class="std std-ref">state machine</span></a> is mostly dependent on these:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>1-byte</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><strong>Accumulator mode addressing (A)</strong> : This is an implied addressing
mode unique to the shift and rotate instructions. The data in the
accumulator will be directly modified.</p>
<p><em>Example</em></p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Address</p></th>
<th class="head"><p>Data</p></th>
<th class="head"><p>Dissassembly</p></th>
<th class="head"><p>Result</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>$0010</p></td>
<td><p>2A</p></td>
<td><p>ROL A; A = 10</p></td>
<td><p>reg_a = 0x20</p></td>
</tr>
</tbody>
</table>
</td>
</tr>
<tr class="row-odd"><td><p><strong>Immediate addressing mode (IMM)</strong>: Execute the instruction with the
constant, that is, the second byte of the instruction.</p>
<p><em>Example</em></p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Address</p></th>
<th class="head"><p>Data</p></th>
<th class="head"><p>Dissassembly</p></th>
<th class="head"><p>Result</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>$0010</p></td>
<td><p>a9</p></td>
<td rowspan="2"><p>LDA #$01</p></td>
<td rowspan="2"><p>reg_a = 0x01</p></td>
</tr>
<tr class="row-odd"><td><p>$0011</p></td>
<td><p>01</p></td>
</tr>
</tbody>
</table>
</td>
</tr>
<tr class="row-even"><td><p><strong>Implied addressing (IMPLIED)</strong>: The operand and destination is implied
by the instruction. In this type of addressing neither an operand, nor
a destination is necessarily specified.</p>
<blockquote>
<div><p><em>Example</em></p>
</div></blockquote>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Address</p></th>
<th class="head"><p>Data</p></th>
<th class="head"><p>Dissassembly</p></th>
<th class="head"><p>Result</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>$0010</p></td>
<td><p>18</p></td>
<td><p>CLC</p></td>
<td><p>C = 0</p></td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>2-byte</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><strong>Relative addressing mode (REL)</strong>: It is used in branch instructions.
The program counter points to the next instruction. If the condition for
branching is satisfied, the second byte of the instruction is added to
the program counter or subtracted from the program counter if bit 7 is
set (using 2’s complement).</p>
<p><em>Example 1</em></p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Address</p></th>
<th class="head"><p>Data</p></th>
<th class="head"><p>Dissassembly</p></th>
<th class="head"><p>Result</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>$0110</p></td>
<td><p>90</p></td>
<td rowspan="3"><p>BCC $50</p></td>
<td rowspan="3"><dl class="simple">
<dt>if C = 1 :</dt><dd><p>reg_pc = 0112</p>
</dd>
<dt>else :</dt><dd><p>reg_pc = 0162</p>
</dd>
</dl>
</td>
</tr>
<tr class="row-odd"><td><p>$0111</p></td>
<td><p>50</p></td>
</tr>
<tr class="row-even"><td><p>$0001</p></td>
<td><p>01</p></td>
</tr>
</tbody>
</table>
<p><em>Example 2</em></p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Address</p></th>
<th class="head"><p>Data</p></th>
<th class="head"><p>Dissassembly</p></th>
<th class="head"><p>Result</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>$0110</p></td>
<td><p>90</p></td>
<td rowspan="3"><p>BCC $C0</p></td>
<td rowspan="3"><dl class="simple">
<dt>if C = 1 :</dt><dd><p>reg_pc = 0112</p>
</dd>
<dt>else :</dt><dd><p>reg_pc = 00D2</p>
</dd>
</dl>
</td>
</tr>
<tr class="row-odd"><td><p>$0111</p></td>
<td><p>C0</p></td>
</tr>
<tr class="row-even"><td><p>$0001</p></td>
<td><p>01</p></td>
</tr>
</tbody>
</table>
</td>
</tr>
<tr class="row-odd"><td><p><strong>Zero page addressing mode (ZERO_PG)</strong>: The operand is from page zero
and only the low address byte specified.</p>
<p><em>Example</em></p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Address</p></th>
<th class="head"><p>Data</p></th>
<th class="head"><p>Dissassembly</p></th>
<th class="head"><p>Result</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>$0010</p></td>
<td><p>A5</p></td>
<td rowspan="3"><p>LDA $01</p></td>
<td rowspan="3"><p>reg_a = 0x01</p></td>
</tr>
<tr class="row-odd"><td><p>$0011</p></td>
<td><p>01</p></td>
</tr>
<tr class="row-even"><td><p>$0001</p></td>
<td><p>01</p></td>
</tr>
</tbody>
</table>
</td>
</tr>
<tr class="row-even"><td><p><strong>Zero page indexed X and Y addressing mode (ZERO_PG_IDX)</strong>: The low
byte of the address from page zero is fetched and the value of X or Y is
added to it. The result cannot cross the page. It will wrap around.</p>
<p><em>Example</em></p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Address</p></th>
<th class="head"><p>Data</p></th>
<th class="head"><p>Dissassembly</p></th>
<th class="head"><p>Result</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>$0010</p></td>
<td><p>B5</p></td>
<td rowspan="4"><p>LDA $F3,X
; X = 33</p></td>
<td rowspan="4"><p>reg_a = 0x01</p></td>
</tr>
<tr class="row-odd"><td><p>$0011</p></td>
<td><p>F3</p></td>
</tr>
<tr class="row-even"><td><p>$00F3</p></td>
<td><p>XX</p></td>
</tr>
<tr class="row-odd"><td><p>$0026</p></td>
<td><p>01</p></td>
</tr>
</tbody>
</table>
</td>
</tr>
<tr class="row-odd"><td><p><strong>Indirect indexed addressing mode (IND_IDX)</strong>: In this mode the second
byte indicates the memory address in page zero, where the low address
byte is stored. The high address byte is stored sequetially at the next
address. After constructing an absolute address <strong>register Y</strong> is added
to it. From the resulting address the operand will be fetched.</p>
<p><em>Example</em></p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Address</p></th>
<th class="head"><p>Data</p></th>
<th class="head"><p>Dissassembly</p></th>
<th class="head"><p>Result</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>$0010</p></td>
<td><p>B1</p></td>
<td rowspan="6"><p>LDA ($F3),Y
; Y = 33</p></td>
<td rowspan="6"><p>reg_a = 0x01</p></td>
</tr>
<tr class="row-odd"><td><p>$0011</p></td>
<td><p>F3</p></td>
</tr>
<tr class="row-even"><td><p>$00F3</p></td>
<td><p>34</p></td>
</tr>
<tr class="row-odd"><td><p>$00F4</p></td>
<td><p>12</p></td>
</tr>
<tr class="row-even"><td><p>$1234</p></td>
<td><p>XX</p></td>
</tr>
<tr class="row-odd"><td><p>$1267</p></td>
<td><p>01</p></td>
</tr>
</tbody>
</table>
</td>
</tr>
<tr class="row-even"><td><dl>
<dt><strong>Indexed indirect addressing mode (IDX_IND)</strong>: In this mode the</dt><dd><p><strong>register X</strong> is added to the second byte. The location indicated by
the result on page zero will contain the low address byte of the
operand. The high address byte of the operand can be fetched from the
next address sequentially.</p>
<p><em>Example</em></p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Address</p></th>
<th class="head"><p>Data</p></th>
<th class="head"><p>Dissassembly</p></th>
<th class="head"><p>Result</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>$0010</p></td>
<td><p>A1</p></td>
<td rowspan="6"><p>LDA ($F3,X)
; X = 33</p></td>
<td rowspan="6"><p>reg_a = 0x01</p></td>
</tr>
<tr class="row-odd"><td><p>$0011</p></td>
<td><p>F3</p></td>
</tr>
<tr class="row-even"><td><p>$00F3</p></td>
<td><p>XX</p></td>
</tr>
<tr class="row-odd"><td><p>$0026</p></td>
<td><p>12</p></td>
</tr>
<tr class="row-even"><td><p>$0027</p></td>
<td><p>34</p></td>
</tr>
<tr class="row-odd"><td><p>$3412</p></td>
<td><p>01</p></td>
</tr>
</tbody>
</table>
</dd>
</dl>
</td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>3-byte</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><strong>Absolute addressing mode (ABSOLUTE)</strong>: The operand is extracted from
an absolute (16-bit) address from memory.</p>
<p><em>Example</em></p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Address</p></th>
<th class="head"><p>Data</p></th>
<th class="head"><p>Dissassembly</p></th>
<th class="head"><p>Result</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>$0010</p></td>
<td><p>AD</p></td>
<td rowspan="4"><p>LDA $1123</p></td>
<td rowspan="4"><p>reg_a = 0x01</p></td>
</tr>
<tr class="row-odd"><td><p>$0011</p></td>
<td><p>23</p></td>
</tr>
<tr class="row-even"><td><p>$0012</p></td>
<td><p>11</p></td>
</tr>
<tr class="row-odd"><td><p>$1123</p></td>
<td><p>01</p></td>
</tr>
</tbody>
</table>
</td>
</tr>
<tr class="row-odd"><td><p><strong>Indirect absolute addressing mode (IND_ABS)</strong>: This is a subtype of
absolute addressing, used only by JMP instruction. 2 sequential bytes
at the provided absolute address are taken as low byte and high byte of
an address. The resulting address points to the low and high byte of the
program counter.</p>
<p><em>Example</em></p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Address</p></th>
<th class="head"><p>Data</p></th>
<th class="head"><p>Dissassembly</p></th>
<th class="head"><p>Result</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>$0010</p></td>
<td><p>6C</p></td>
<td rowspan="7"><p>JMP ($2300)</p></td>
<td rowspan="7"><p>reg_pc = 1100</p></td>
</tr>
<tr class="row-odd"><td><p>$0011</p></td>
<td><p>00</p></td>
</tr>
<tr class="row-even"><td><p>$0012</p></td>
<td><p>23</p></td>
</tr>
<tr class="row-odd"><td><p>$2300</p></td>
<td><p>34</p></td>
</tr>
<tr class="row-even"><td><p>$2301</p></td>
<td><p>12</p></td>
</tr>
<tr class="row-odd"><td><p>$1234</p></td>
<td><p>00</p></td>
</tr>
<tr class="row-even"><td><p>$1235</p></td>
<td><p>11</p></td>
</tr>
</tbody>
</table>
</td>
</tr>
<tr class="row-even"><td><p><strong>Absolute indexed X and Y addressing mode (ABS_IDX)</strong>: The absolute
address is fetched and it is added together with value of X or Y. The
resulting address will contain the operator on which the operation is
going to be executed.</p>
<p><em>Example</em></p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Address</p></th>
<th class="head"><p>Data</p></th>
<th class="head"><p>Dissassembly</p></th>
<th class="head"><p>Result</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>$0010</p></td>
<td><p>BD</p></td>
<td rowspan="5"><p>LDA $1123,X
; X = 33</p></td>
<td rowspan="5"><p>reg_a = 0x01</p></td>
</tr>
<tr class="row-odd"><td><p>$0011</p></td>
<td><p>23</p></td>
</tr>
<tr class="row-even"><td><p>$0012</p></td>
<td><p>11</p></td>
</tr>
<tr class="row-odd"><td><p>$1123</p></td>
<td><p>XX</p></td>
</tr>
<tr class="row-even"><td><p>$1156</p></td>
<td><p>01</p></td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<p><span id="id2">[<a class="reference internal" href="index.html#id11" title="Joseph J. Carr. 6502 User's Manual. Reston Pub. Co., 1984.">Car84</a>]</span> <span id="id3">[<a class="reference internal" href="index.html#id15" title="MCS6500 MICROCOMPUTER FAMILY SOFTWARE MANUAL. MOS Technology, Inc., 1976.">MOS Technology, Inc.76b</a>]</span> <span id="id4">[<a class="reference internal" href="index.html#id9" title="Nick Morgan. Easy 6502. 2012. URL: https://skilldrick.github.io/easy6502/.">Mor12</a>]</span></p>
</section>
<section id="pinout">
<span id="id5"></span><h2><span class="section-number">1.1.7. </span>Pinout<a class="headerlink" href="#pinout" title="Link to this heading">¶</a></h2>
<img alt="_images/6502_pinout.png" src="_images/6502_pinout.png" />
<ul class="simple">
<li><p>Vss = Negative Supply Voltage (not needed in VHDL).</p></li>
<li><p>RDY (in) = Ready. Transitions take place during phase-1. The CPU checks ready line
during phase-2. If ready line is low a wait state is introduced.</p></li>
<li><p>Phi0 (in) = Input clock.</p></li>
<li><p>Phi1 (out) and Phi2 (out) = Internally used phase-1 and phase-2 clocks. In the
code only one input clock is used. Phase-1 is equivalent to the rising edge of
the input clock, and phase-2 is equivalent to the falling edge of the input
clock.</p></li>
<li><p>IRQ_n (in) = Interrupt Request. After completing the current instruction, the
microprocessor will begin an interrupt sequence if and only if the interrupt
mask flag is NOT set. The Program Counter and Status Register
will be stored in the stack. The interrupt mask flag will be set high to
prevent further interrupts. Program counter will be loaded from 0xFFFE (low)
and 0xFFFF (high). Sampled during phase-2 if RDY is high and begins on phase-1.</p></li>
<li><p>NMI_n (in) = Non-Maskable Interrupt. The same interrupt sequence is executed
as for IRQ_n, but the state of the interrupt mask flag does not matter. The
program counter is loaded from 0xFFFA (low) and 0xFFFB (high).</p></li>
<li><p>SYNC (out) = This line goes high during phase-1 of fetch cycle.</p></li>
<li><p>Vcc = Positive Supply Voltage (not needed in VHDL).</p></li>
<li><p>AB (out) = Address Bus. Address is sent on phase-1.</p></li>
<li><p>RES_n (in) = Reset. If this line is low, writing to or from the microprocessor
is inhibited. If this line goes high program counter will be loaded from
0xFFFC (low) and 0xFFFD (high) while the interrupt mask is set. On the
original CPU, the reset sequence took 6 clock cycles. I reduced it to 3.</p></li>
<li><p>SO_n (in) = Set Overflow. If low the overflow flag will be set.</p></li>
<li><p>R/W_n (out) = Read/Not Write.</p></li>
<li><p>DB (inout) = Data Bus. Data is sent on phase-2 and it is read on phase-1.</p></li>
</ul>
<p><span id="id6">[<a class="reference internal" href="index.html#id11" title="Joseph J. Carr. 6502 User's Manual. Reston Pub. Co., 1984.">Car84</a>]</span> <span id="id7">[<a class="reference internal" href="index.html#id14" title="MCS6500 MICROCOMPUTER FAMILY HARDWARE MANUAL. MOS Technology, Inc., 1976.">MOS Technology, Inc.76a</a>]</span> <span id="id8">[<a class="reference internal" href="index.html#id13" title="MCS6501 - MCS6505 MICROPROCESSORS. MOS Technology, Inc., 1975.">MOS Technology, Inc.75</a>]</span></p>
<p><em>Implementation note</em>: RDY, Phi0 (currenntly generated by testbench), IRQ_n,
NMI_in, SO_n are not implemented or not implemented properly.</p>
</section>
<section id="microcode">
<span id="id9"></span><h2><span class="section-number">1.1.8. </span>Microcode<a class="headerlink" href="#microcode" title="Link to this heading">¶</a></h2>
<p>Microcode is another name for a complete processor cycle. The term microcode is
inspired by the first HDL implementation of 6502: Free-6502. <span id="id10">[<a class="reference internal" href="index.html#id7" title="David Kessner. Free-6502. 1999. URL: https://www.sprow.co.uk/dump/index.htm#Free6502.">Kes99</a>]</span></p>
<p>These cycles are also called microcode, because the processor executes
operations which do not coincide necessarily with the operation decoded from the
instruction. The next section provides a more detailed explanation of possible
microcodes.</p>
</section>
<section id="state-machine">
<span id="sm"></span><h2><span class="section-number">1.1.9. </span>State machine<a class="headerlink" href="#state-machine" title="Link to this heading">¶</a></h2>
<p>An explicit state machine is not available online. In the software manual there
is a rough explanation of how many cycles a given addressing mode needs and what
happens in those cycles. The state machine is constructed using these
guidelines. <span id="id11">[<a class="reference internal" href="index.html#id15" title="MCS6500 MICROCOMPUTER FAMILY SOFTWARE MANUAL. MOS Technology, Inc., 1976.">MOS Technology, Inc.76b</a>]</span></p>
<a href="_static/state_machine.pdf" target="_blank">State machine</a></section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="Main">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="index.html">NES Emulator</a></h1>









<search id="searchbox" style="display: none" role="search">
    <div class="searchformwrapper">
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" placeholder="Search"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</search>
<script>document.getElementById('searchbox').style.display = "block"</script><h3>Navigation</h3>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="cpu.html">1. CPU</a><ul class="current">
<li class="toctree-l2 current"><a class="current reference internal" href="#">1.1. 6502 CPU</a><ul>
<li class="toctree-l3"><a class="reference internal" href="alu_6502.html">1.1.1. ALU</a></li>
<li class="toctree-l3"><a class="reference internal" href="id_6502.html">1.1.2. ID</a></li>
<li class="toctree-l3"><a class="reference internal" href="#memory">1.1.3. Memory</a></li>
<li class="toctree-l3"><a class="reference internal" href="#registers">1.1.4. Registers</a></li>
<li class="toctree-l3"><a class="reference internal" href="#instructions">1.1.5. Instructions</a></li>
<li class="toctree-l3"><a class="reference internal" href="#addressing-modes">1.1.6. Addressing modes</a></li>
<li class="toctree-l3"><a class="reference internal" href="#pinout">1.1.7. Pinout</a></li>
<li class="toctree-l3"><a class="reference internal" href="#microcode">1.1.8. Microcode</a></li>
<li class="toctree-l3"><a class="reference internal" href="#state-machine">1.1.9. State machine</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="apu.html">1.2. APU</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="ppu.html">2. PPU</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="index.html">Documentation overview</a><ul>
  <li><a href="cpu.html"><span class="section-number">1. </span>Central Processing Unit</a><ul>
      <li>Previous: <a href="cpu.html" title="previous chapter"><span class="section-number">1. </span>Central Processing Unit</a></li>
      <li>Next: <a href="alu_6502.html" title="next chapter"><span class="section-number">1.1.1. </span>Arithmetic Logical Unit</a></li>
  </ul></li>
  </ul></li>
</ul>
</div>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &#169;2024, Matyas Daniel.
      
      |
      Powered by <a href="https://www.sphinx-doc.org/">Sphinx 8.0.2</a>
      &amp; <a href="https://alabaster.readthedocs.io">Alabaster 1.0.0</a>
      
      |
      <a href="_sources/core_6502.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>