

================================================================
== Vitis HLS Report for 'mm2_stage_0_1'
================================================================
* Date:           Wed Jan 14 16:22:25 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   280130|   280130|  2.801 ms|  2.801 ms|  280130|  280130|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_j_0_j1  |     8704|     8704|       136|          -|          -|    64|        no|
        |- l_S_j_2_j2  |   271424|   271424|      4241|          -|          -|    64|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 12 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v611, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%C_buffer = alloca i64 1" [kernel.cpp:52]   --->   Operation 14 'alloca' 'C_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v18 = alloca i64 1" [kernel.cpp:54]   --->   Operation 15 'alloca' 'v18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%d_col = alloca i64 1" [kernel.cpp:66]   --->   Operation 16 'alloca' 'd_col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln53 = store i7 0, i7 %j1" [kernel.cpp:53]   --->   Operation 17 'store' 'store_ln53' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln53 = br void" [kernel.cpp:53]   --->   Operation 18 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j1_1 = load i7 %j1" [kernel.cpp:54]   --->   Operation 19 'load' 'j1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.71ns)   --->   "%icmp_ln53 = icmp_eq  i7 %j1_1, i7 64" [kernel.cpp:53]   --->   Operation 20 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.85ns)   --->   "%add_ln53 = add i7 %j1_1, i7 1" [kernel.cpp:53]   --->   Operation 22 'add' 'add_ln53' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %.split14, void %.preheader2.preheader" [kernel.cpp:53]   --->   Operation 23 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i7 %j1_1" [kernel.cpp:54]   --->   Operation 24 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_45 = wait i32 @_ssdm_op_Wait"   --->   Operation 25 'wait' 'empty_45' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_55_1, i32 %v611, i32 %v18"   --->   Operation 26 'call' 'call_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln53 = store i7 %add_ln53, i7 %j1" [kernel.cpp:53]   --->   Operation 27 'store' 'store_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.46>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 28 'alloca' 'j2' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln65 = store i7 0, i7 %j2" [kernel.cpp:65]   --->   Operation 29 'store' 'store_ln65' <Predicate = (icmp_ln53)> <Delay = 0.46>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln65 = br void %.preheader2" [kernel.cpp:65]   --->   Operation 30 'br' 'br_ln65' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_55_1, i32 %v611, i32 %v18"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln54 = call void @mm2_stage_0.1_Pipeline_l_S_i_0_i1, i6 %trunc_ln54, i32 %C_buffer, i32 %v18" [kernel.cpp:54]   --->   Operation 32 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [kernel.cpp:54]   --->   Operation 33 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln54 = call void @mm2_stage_0.1_Pipeline_l_S_i_0_i1, i6 %trunc_ln54, i32 %C_buffer, i32 %v18" [kernel.cpp:54]   --->   Operation 34 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.31>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%j2_1 = load i7 %j2" [kernel.cpp:66]   --->   Operation 36 'load' 'j2_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.71ns)   --->   "%icmp_ln65 = icmp_eq  i7 %j2_1, i7 64" [kernel.cpp:65]   --->   Operation 37 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 38 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.85ns)   --->   "%add_ln65 = add i7 %j2_1, i7 1" [kernel.cpp:65]   --->   Operation 39 'add' 'add_ln65' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %.split8, void" [kernel.cpp:65]   --->   Operation 40 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i7 %j2_1" [kernel.cpp:66]   --->   Operation 41 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_67_2, i32 %d_col"   --->   Operation 42 'call' 'call_ln0' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 43 [1/1] (0.46ns)   --->   "%store_ln65 = store i7 %add_ln65, i7 %j2" [kernel.cpp:65]   --->   Operation 43 'store' 'store_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.46>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln87 = ret" [kernel.cpp:87]   --->   Operation 44 'ret' 'ret_ln87' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_67_2, i32 %d_col"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 2.29>
ST_8 : Operation 46 [2/2] (2.29ns)   --->   "%call_ln66 = call void @mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2, i6 %trunc_ln66, i32 %v13, i32 %C_buffer, i32 %d_col" [kernel.cpp:66]   --->   Operation 46 'call' 'call_ln66' <Predicate = true> <Delay = 2.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln66 = call void @mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2, i6 %trunc_ln66, i32 %v13, i32 %C_buffer, i32 %d_col" [kernel.cpp:66]   --->   Operation 47 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln66 = call void @mm2_stage_0.1_Pipeline_l_S_i_4_i3, i6 %trunc_ln66, i32 %v14, i32 %d_col" [kernel.cpp:66]   --->   Operation 48 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [kernel.cpp:66]   --->   Operation 49 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln66 = call void @mm2_stage_0.1_Pipeline_l_S_i_4_i3, i6 %trunc_ln66, i32 %v14, i32 %d_col" [kernel.cpp:66]   --->   Operation 50 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('j1') [4]  (0 ns)
	'store' operation ('store_ln53', kernel.cpp:53) of constant 0 on local variable 'j1' [9]  (0.46 ns)

 <State 2>: 1.32ns
The critical path consists of the following:
	'load' operation ('j1', kernel.cpp:54) on local variable 'j1' [12]  (0 ns)
	'add' operation ('add_ln53', kernel.cpp:53) [15]  (0.856 ns)
	'store' operation ('store_ln53', kernel.cpp:53) of variable 'add_ln53', kernel.cpp:53 on local variable 'j1' [23]  (0.46 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 1.32ns
The critical path consists of the following:
	'load' operation ('j2', kernel.cpp:66) on local variable 'j2' [30]  (0 ns)
	'add' operation ('add_ln65', kernel.cpp:65) [33]  (0.856 ns)
	'store' operation ('store_ln65', kernel.cpp:65) of variable 'add_ln65', kernel.cpp:65 on local variable 'j2' [41]  (0.46 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 2.29ns
The critical path consists of the following:
	'call' operation ('call_ln66', kernel.cpp:66) to 'mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2' [39]  (2.29 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
