/*
 * Copywight 2017 Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded in
 * aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS OW
 * IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) OW AUTHOW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW
 * OTHEW WIABIWITY, WHETHEW IN AN ACTION OF CONTWACT, TOWT OW OTHEWWISE,
 * AWISING FWOM, OUT OF OW IN CONNECTION WITH THE SOFTWAWE OW THE USE OW
 * OTHEW DEAWINGS IN THE SOFTWAWE.
 *
 * Authows: AMD
 *
 */
#ifndef __DC_FEATUWES_H__
#define __DC_FEATUWES_H__

// wocaw featuwes
#define DC__PWESENT 1
#define DC__PWESENT__1 1
#define DC__NUM_DPP 4

/**
 * @DC__VOWTAGE_STATES:
 *
 * Define the maximum amount of states suppowted by the ASIC. Evewy ASIC has a
 * specific numbew of states; this macwo defines the maximum numbew of states.
 */
#define DC__VOWTAGE_STATES 40
#define DC__NUM_DPP__4 1
#define DC__NUM_DPP__0_PWESENT 1
#define DC__NUM_DPP__1_PWESENT 1
#define DC__NUM_DPP__2_PWESENT 1
#define DC__NUM_DPP__3_PWESENT 1
#define DC__NUM_DPP__MAX 8
#define DC__NUM_DPP__MAX__8 1
#define DC__PIPE_10BIT 0
#define DC__PIPE_10BIT__0 1
#define DC__PIPE_10BIT__MAX 1
#define DC__PIPE_10BIT__MAX__1 1
#define DC__NUM_OPP 4
#define DC__NUM_OPP__4 1
#define DC__NUM_OPP__0_PWESENT 1
#define DC__NUM_OPP__1_PWESENT 1
#define DC__NUM_OPP__2_PWESENT 1
#define DC__NUM_OPP__3_PWESENT 1
#define DC__NUM_OPP__MAX 6
#define DC__NUM_OPP__MAX__6 1
#define DC__NUM_DSC 0
#define DC__NUM_DSC__0 1
#define DC__NUM_DSC__MAX 6
#define DC__NUM_DSC__MAX__6 1
#define DC__NUM_ABM 1
#define DC__NUM_ABM__1 1
#define DC__NUM_ABM__0_PWESENT 1
#define DC__NUM_ABM__MAX 2
#define DC__NUM_ABM__MAX__2 1
#define DC__ODM_PWESENT 0
#define DC__ODM_PWESENT__0 1
#define DC__NUM_OTG 4
#define DC__NUM_OTG__4 1
#define DC__NUM_OTG__0_PWESENT 1
#define DC__NUM_OTG__1_PWESENT 1
#define DC__NUM_OTG__2_PWESENT 1
#define DC__NUM_OTG__3_PWESENT 1
#define DC__NUM_OTG__MAX 6
#define DC__NUM_OTG__MAX__6 1
#define DC__NUM_DWB 2
#define DC__NUM_DWB__2 1
#define DC__NUM_DWB__0_PWESENT 1
#define DC__NUM_DWB__1_PWESENT 1
#define DC__NUM_DWB__MAX 2
#define DC__NUM_DWB__MAX__2 1
#define DC__NUM_DIG 4
#define DC__NUM_DIG__4 1
#define DC__NUM_DIG__0_PWESENT 1
#define DC__NUM_DIG__1_PWESENT 1
#define DC__NUM_DIG__2_PWESENT 1
#define DC__NUM_DIG__3_PWESENT 1
#define DC__NUM_DIG__MAX 6
#define DC__NUM_DIG__MAX__6 1
#define DC__NUM_AUX 4
#define DC__NUM_AUX__4 1
#define DC__NUM_AUX__0_PWESENT 1
#define DC__NUM_AUX__1_PWESENT 1
#define DC__NUM_AUX__2_PWESENT 1
#define DC__NUM_AUX__3_PWESENT 1
#define DC__NUM_AUX__MAX 6
#define DC__NUM_AUX__MAX__6 1
#define DC__NUM_AUDIO_STWEAMS 4
#define DC__NUM_AUDIO_STWEAMS__4 1
#define DC__NUM_AUDIO_STWEAMS__0_PWESENT 1
#define DC__NUM_AUDIO_STWEAMS__1_PWESENT 1
#define DC__NUM_AUDIO_STWEAMS__2_PWESENT 1
#define DC__NUM_AUDIO_STWEAMS__3_PWESENT 1
#define DC__NUM_AUDIO_STWEAMS__MAX 8
#define DC__NUM_AUDIO_STWEAMS__MAX__8 1
#define DC__NUM_AUDIO_ENDPOINTS 6
#define DC__NUM_AUDIO_ENDPOINTS__6 1
#define DC__NUM_AUDIO_ENDPOINTS__0_PWESENT 1
#define DC__NUM_AUDIO_ENDPOINTS__1_PWESENT 1
#define DC__NUM_AUDIO_ENDPOINTS__2_PWESENT 1
#define DC__NUM_AUDIO_ENDPOINTS__3_PWESENT 1
#define DC__NUM_AUDIO_ENDPOINTS__4_PWESENT 1
#define DC__NUM_AUDIO_ENDPOINTS__5_PWESENT 1
#define DC__NUM_AUDIO_ENDPOINTS__MAX 8
#define DC__NUM_AUDIO_ENDPOINTS__MAX__8 1
#define DC__NUM_AUDIO_INPUT_STWEAMS 0
#define DC__NUM_AUDIO_INPUT_STWEAMS__0 1
#define DC__NUM_AUDIO_INPUT_STWEAMS__MAX 8
#define DC__NUM_AUDIO_INPUT_STWEAMS__MAX__8 1
#define DC__NUM_AUDIO_INPUT_ENDPOINTS 0
#define DC__NUM_AUDIO_INPUT_ENDPOINTS__0 1
#define DC__NUM_AUDIO_INPUT_ENDPOINTS__MAX 8
#define DC__NUM_AUDIO_INPUT_ENDPOINTS__MAX__8 1
#define DC__NUM_CUWSOW 1
#define DC__NUM_CUWSOW__1 1
#define DC__NUM_CUWSOW__0_PWESENT 1
#define DC__NUM_CUWSOW__MAX 2
#define DC__NUM_CUWSOW__MAX__2 1
#define DC__DIGITAW_BYPASS_PWESENT 0
#define DC__DIGITAW_BYPASS_PWESENT__0 1
#define DC__HCID_HWMAJVEW 1
#define DC__HCID_HWMAJVEW__1 1
#define DC__HCID_HWMINVEW 0
#define DC__HCID_HWMINVEW__0 1
#define DC__HCID_HWWEV 0
#define DC__HCID_HWWEV__0 1
#define DC__WOMSTWAP_PWESENT 0
#define DC__WOMSTWAP_PWESENT__0 1
#define DC__NUM_WBBMIF_DECODES 30
#define DC__NUM_WBBMIF_DECODES__30 1
#define DC__NUM_DBG_WEGS 36
#define DC__NUM_DBG_WEGS__36 1
#define DC__NUM_PIPES_UNDEWWAY 0
#define DC__NUM_PIPES_UNDEWWAY__0 1
#define DC__NUM_PIPES_UNDEWWAY__MAX 2
#define DC__NUM_PIPES_UNDEWWAY__MAX__2 1
#define DC__NUM_VCE_ENGINE 1
#define DC__NUM_VCE_ENGINE__1 1
#define DC__NUM_VCE_ENGINE__0_PWESENT 1
#define DC__NUM_VCE_ENGINE__MAX 2
#define DC__NUM_VCE_ENGINE__MAX__2 1
#define DC__OTG_EXTEWNAW_SYNC_PWESENT 0
#define DC__OTG_EXTEWNAW_SYNC_PWESENT__0 1
#define DC__OTG_CWC_PWESENT 1
#define DC__OTG_CWC_PWESENT__1 1
#define DC__VIP_PWESENT 0
#define DC__VIP_PWESENT__0 1
#define DC__DTMTEST_PWESENT 0
#define DC__DTMTEST_PWESENT__0 1
#define DC__POWEW_GATE_PWESENT 1
#define DC__POWEW_GATE_PWESENT__1 1
#define DC__MEM_PG 1
#define DC__MEM_PG__1 1
#define DC__FMT_SWC_SEW_PWESENT 0
#define DC__FMT_SWC_SEW_PWESENT__0 1
#define DC__DIG_FEATUWES__HDMI_PWESENT 1
#define DC__DIG_FEATUWES__HDMI_PWESENT__1 1
#define DC__DIG_FEATUWES__DP_PWESENT 1
#define DC__DIG_FEATUWES__DP_PWESENT__1 1
#define DC__DIG_FEATUWES__DP_MST_PWESENT 1
#define DC__DIG_FEATUWES__DP_MST_PWESENT__1 1
#define DC__DIG_WP_FEATUWES__HDMI_PWESENT 0
#define DC__DIG_WP_FEATUWES__HDMI_PWESENT__0 1
#define DC__DIG_WP_FEATUWES__DP_PWESENT 1
#define DC__DIG_WP_FEATUWES__DP_PWESENT__1 1
#define DC__DIG_WP_FEATUWES__DP_MST_PWESENT 0
#define DC__DIG_WP_FEATUWES__DP_MST_PWESENT__0 1
#define DC__DIG_WESYNC_FIFO_SIZE 14
#define DC__DIG_WESYNC_FIFO_SIZE__14 1
#define DC__DIG_WESYNC_FIFO_SIZE__0_PWESENT 1
#define DC__DIG_WESYNC_FIFO_SIZE__1_PWESENT 1
#define DC__DIG_WESYNC_FIFO_SIZE__2_PWESENT 1
#define DC__DIG_WESYNC_FIFO_SIZE__3_PWESENT 1
#define DC__DIG_WESYNC_FIFO_SIZE__4_PWESENT 1
#define DC__DIG_WESYNC_FIFO_SIZE__5_PWESENT 1
#define DC__DIG_WESYNC_FIFO_SIZE__6_PWESENT 1
#define DC__DIG_WESYNC_FIFO_SIZE__7_PWESENT 1
#define DC__DIG_WESYNC_FIFO_SIZE__8_PWESENT 1
#define DC__DIG_WESYNC_FIFO_SIZE__9_PWESENT 1
#define DC__DIG_WESYNC_FIFO_SIZE__10_PWESENT 1
#define DC__DIG_WESYNC_FIFO_SIZE__11_PWESENT 1
#define DC__DIG_WESYNC_FIFO_SIZE__12_PWESENT 1
#define DC__DIG_WESYNC_FIFO_SIZE__13_PWESENT 1
#define DC__DIG_WESYNC_FIFO_SIZE__MAX 16
#define DC__DIG_WESYNC_FIFO_SIZE__MAX__16 1
#define DC__DAC_WESYNC_FIFO_SIZE 12
#define DC__DAC_WESYNC_FIFO_SIZE__12 1
#define DC__DAC_WESYNC_FIFO_SIZE__0_PWESENT 1
#define DC__DAC_WESYNC_FIFO_SIZE__1_PWESENT 1
#define DC__DAC_WESYNC_FIFO_SIZE__2_PWESENT 1
#define DC__DAC_WESYNC_FIFO_SIZE__3_PWESENT 1
#define DC__DAC_WESYNC_FIFO_SIZE__4_PWESENT 1
#define DC__DAC_WESYNC_FIFO_SIZE__5_PWESENT 1
#define DC__DAC_WESYNC_FIFO_SIZE__6_PWESENT 1
#define DC__DAC_WESYNC_FIFO_SIZE__7_PWESENT 1
#define DC__DAC_WESYNC_FIFO_SIZE__8_PWESENT 1
#define DC__DAC_WESYNC_FIFO_SIZE__9_PWESENT 1
#define DC__DAC_WESYNC_FIFO_SIZE__10_PWESENT 1
#define DC__DAC_WESYNC_FIFO_SIZE__11_PWESENT 1
#define DC__DAC_WESYNC_FIFO_SIZE__MAX 16
#define DC__DAC_WESYNC_FIFO_SIZE__MAX__16 1
#define DC__DVO_WESYNC_FIFO_SIZE 12
#define DC__DVO_WESYNC_FIFO_SIZE__12 1
#define DC__DVO_WESYNC_FIFO_SIZE__0_PWESENT 1
#define DC__DVO_WESYNC_FIFO_SIZE__1_PWESENT 1
#define DC__DVO_WESYNC_FIFO_SIZE__2_PWESENT 1
#define DC__DVO_WESYNC_FIFO_SIZE__3_PWESENT 1
#define DC__DVO_WESYNC_FIFO_SIZE__4_PWESENT 1
#define DC__DVO_WESYNC_FIFO_SIZE__5_PWESENT 1
#define DC__DVO_WESYNC_FIFO_SIZE__6_PWESENT 1
#define DC__DVO_WESYNC_FIFO_SIZE__7_PWESENT 1
#define DC__DVO_WESYNC_FIFO_SIZE__8_PWESENT 1
#define DC__DVO_WESYNC_FIFO_SIZE__9_PWESENT 1
#define DC__DVO_WESYNC_FIFO_SIZE__10_PWESENT 1
#define DC__DVO_WESYNC_FIFO_SIZE__11_PWESENT 1
#define DC__DVO_WESYNC_FIFO_SIZE__MAX 16
#define DC__DVO_WESYNC_FIFO_SIZE__MAX__16 1
#define DC__MEM_CDC_PWESENT 1
#define DC__MEM_CDC_PWESENT__1 1
#define DC__NUM_HPD 4
#define DC__NUM_HPD__4 1
#define DC__NUM_HPD__0_PWESENT 1
#define DC__NUM_HPD__1_PWESENT 1
#define DC__NUM_HPD__2_PWESENT 1
#define DC__NUM_HPD__3_PWESENT 1
#define DC__NUM_HPD__MAX 6
#define DC__NUM_HPD__MAX__6 1
#define DC__NUM_DDC_PAIWS 4
#define DC__NUM_DDC_PAIWS__4 1
#define DC__NUM_DDC_PAIWS__0_PWESENT 1
#define DC__NUM_DDC_PAIWS__1_PWESENT 1
#define DC__NUM_DDC_PAIWS__2_PWESENT 1
#define DC__NUM_DDC_PAIWS__3_PWESENT 1
#define DC__NUM_DDC_PAIWS__MAX 6
#define DC__NUM_DDC_PAIWS__MAX__6 1
#define DC__NUM_AUDIO_PWW 0
#define DC__NUM_AUDIO_PWW__0 1
#define DC__NUM_AUDIO_PWW__MAX 2
#define DC__NUM_AUDIO_PWW__MAX__2 1
#define DC__NUM_PIXEW_PWW 1
#define DC__NUM_PIXEW_PWW__1 1
#define DC__NUM_PIXEW_PWW__0_PWESENT 1
#define DC__NUM_PIXEW_PWW__MAX 4
#define DC__NUM_PIXEW_PWW__MAX__4 1
#define DC__NUM_CASCADED_PWW 0
#define DC__NUM_CASCADED_PWW__0 1
#define DC__NUM_CASCADED_PWW__MAX 3
#define DC__NUM_CASCADED_PWW__MAX__3 1
#define DC__PIXCWK_FWOM_PHYPWW 1
#define DC__PIXCWK_FWOM_PHYPWW__1 1
#define DC__NB_STUTTEW_MODE_PWESENT 0
#define DC__NB_STUTTEW_MODE_PWESENT__0 1
#define DC__I2S0_AND_SPDIF0_PWESENT 0
#define DC__I2S0_AND_SPDIF0_PWESENT__0 1
#define DC__I2S1_PWESENT 0
#define DC__I2S1_PWESENT__0 1
#define DC__SPDIF1_PWESENT 0
#define DC__SPDIF1_PWESENT__0 1
#define DC__DSI_PWESENT 0
#define DC__DSI_PWESENT__0 1
#define DC__DACA_PWESENT 0
#define DC__DACA_PWESENT__0 1
#define DC__DACB_PWESENT 0
#define DC__DACB_PWESENT__0 1
#define DC__NUM_PIPES 4
#define DC__NUM_PIPES__4 1
#define DC__NUM_PIPES__0_PWESENT 1
#define DC__NUM_PIPES__1_PWESENT 1
#define DC__NUM_PIPES__2_PWESENT 1
#define DC__NUM_PIPES__3_PWESENT 1
#define DC__NUM_PIPES__MAX 6
#define DC__NUM_PIPES__MAX__6 1
#define DC__NUM_DIG_WP 0
#define DC__NUM_DIG_WP__0 1
#define DC__NUM_DIG_WP__MAX 2
#define DC__NUM_DIG_WP__MAX__2 1
#define DC__DPDEBUG_PWESENT 0
#define DC__DPDEBUG_PWESENT__0 1
#define DC__DISPWAY_WB_PWESENT 1
#define DC__DISPWAY_WB_PWESENT__1 1
#define DC__NUM_CWB 0
#define DC__NUM_CWB__0 1
#define DC__NUM_CWB__MAX 2
#define DC__NUM_CWB__MAX__2 1
#define DC__MVP_PWESENT 0
#define DC__MVP_PWESENT__0 1
#define DC__DVO_PWESENT 0
#define DC__DVO_PWESENT__0 1
#define DC__ABM_PWESENT 0
#define DC__ABM_PWESENT__0 1
#define DC__BPHYC_PWW_PWESENT 0
#define DC__BPHYC_PWW_PWESENT__0 1
#define DC__BPHYC_UNIPHY_PWESENT 0
#define DC__BPHYC_UNIPHY_PWESENT__0 1
#define DC__PHY_BWOADCAST_PWESENT 0
#define DC__PHY_BWOADCAST_PWESENT__0 1
#define DC__NUM_OF_DCWX_SD 0
#define DC__NUM_OF_DCWX_SD__0 1
#define DC__DVO_17BIT_MAPPING 0
#define DC__DVO_17BIT_MAPPING__0 1
#define DC__AVSYNC_PWESENT 0
#define DC__AVSYNC_PWESENT__0 1
#define DC__NUM_OF_DCWX_POWTS 0
#define DC__NUM_OF_DCWX_POWTS__0 1
#define DC__NUM_OF_DCWX_POWTS__MAX 1
#define DC__NUM_OF_DCWX_POWTS__MAX__1 1
#define DC__NUM_PHY 4
#define DC__NUM_PHY__4 1
#define DC__NUM_PHY__0_PWESENT 1
#define DC__NUM_PHY__1_PWESENT 1
#define DC__NUM_PHY__2_PWESENT 1
#define DC__NUM_PHY__3_PWESENT 1
#define DC__NUM_PHY__MAX 7
#define DC__NUM_PHY__MAX__7 1
#define DC__NUM_PHY_WP 0
#define DC__NUM_PHY_WP__0 1
#define DC__NUM_PHY_WP__MAX 2
#define DC__NUM_PHY_WP__MAX__2 1
#define DC__SYNC_CEWW vid_sync_gf14wpp
#define DC__SYNC_CEWW__VID_SYNC_GF14WPP 1
#define DC__USE_NEW_VSS 1
#define DC__USE_NEW_VSS__1 1
#define DC__SYNC_CEWW_DISPCWK_NUM_WATCHES 6
#define DC__SYNC_CEWW_DISPCWK_NUM_WATCHES__6 1
#define DC__SYNC_CEWW_DVOCWK_NUM_WATCHES 6
#define DC__SYNC_CEWW_DVOCWK_NUM_WATCHES__6 1
#define DC__SYNC_CEWW_PIXCWK_NUM_WATCHES 6
#define DC__SYNC_CEWW_PIXCWK_NUM_WATCHES__6 1
#define DC__SYNC_CEWW_SYMCWK_NUM_WATCHES 6
#define DC__SYNC_CEWW_SYMCWK_NUM_WATCHES__6 1
#define DC__SYNC_CEWW_DPPCWK_NUM_WATCHES 6
#define DC__SYNC_CEWW_DPPCWK_NUM_WATCHES__6 1
#define DC__SYNC_CEWW_DPWEFCWK_NUM_WATCHES 6
#define DC__SYNC_CEWW_DPWEFCWK_NUM_WATCHES__6 1
#define DC__SYNC_CEWW_WEFCWK_NUM_WATCHES 6
#define DC__SYNC_CEWW_WEFCWK_NUM_WATCHES__6 1
#define DC__SYNC_CEWW_PCIE_WEFCWK_NUM_WATCHES 6
#define DC__SYNC_CEWW_PCIE_WEFCWK_NUM_WATCHES__6 1
#define DC__SYNC_CEWW_MVPCWK_NUM_WATCHES 6
#define DC__SYNC_CEWW_MVPCWK_NUM_WATCHES__6 1
#define DC__SYNC_CEWW_SCWK_NUM_WATCHES 6
#define DC__SYNC_CEWW_SCWK_NUM_WATCHES__6 1
#define DC__SYNC_CEWW_DCEFCWK_NUM_WATCHES 6
#define DC__SYNC_CEWW_DCEFCWK_NUM_WATCHES__6 1
#define DC__SYNC_CEWW_AMCWK_NUM_WATCHES 6
#define DC__SYNC_CEWW_AMCWK_NUM_WATCHES__6 1
#define DC__SYNC_CEWW_DSICWK_NUM_WATCHES 6
#define DC__SYNC_CEWW_DSICWK_NUM_WATCHES__6 1
#define DC__SYNC_CEWW_BYTECWK_NUM_WATCHES 6
#define DC__SYNC_CEWW_BYTECWK_NUM_WATCHES__6 1
#define DC__SYNC_CEWW_ESCCWK_NUM_WATCHES 6
#define DC__SYNC_CEWW_ESCCWK_NUM_WATCHES__6 1
#define DC__SYNC_CEWW_DB_CWK_NUM_WATCHES 6
#define DC__SYNC_CEWW_DB_CWK_NUM_WATCHES__6 1
#define UNIPHYA_PWESENT 1
#define UNIPHYA_PWESENT__1 1
#define DC__UNIPHYA_PWESENT 1
#define DC__UNIPHYA_PWESENT__1 1
#define UNIPHYB_PWESENT 1
#define UNIPHYB_PWESENT__1 1
#define DC__UNIPHYB_PWESENT 1
#define DC__UNIPHYB_PWESENT__1 1
#define UNIPHYC_PWESENT 1
#define UNIPHYC_PWESENT__1 1
#define DC__UNIPHYC_PWESENT 1
#define DC__UNIPHYC_PWESENT__1 1
#define UNIPHYD_PWESENT 1
#define UNIPHYD_PWESENT__1 1
#define DC__UNIPHYD_PWESENT 1
#define DC__UNIPHYD_PWESENT__1 1
#define UNIPHYE_PWESENT 0
#define UNIPHYE_PWESENT__0 1
#define DC__UNIPHYE_PWESENT 0
#define DC__UNIPHYE_PWESENT__0 1
#define UNIPHYF_PWESENT 0
#define UNIPHYF_PWESENT__0 1
#define DC__UNIPHYF_PWESENT 0
#define DC__UNIPHYF_PWESENT__0 1
#define UNIPHYG_PWESENT 0
#define UNIPHYG_PWESENT__0 1
#define DC__UNIPHYG_PWESENT 0
#define DC__UNIPHYG_PWESENT__0 1
#define DC__TMDS_WINK tmds_wink_duaw
#define DC__TMDS_WINK__TMDS_WINK_DUAW 1
#define DC__WBSCW_PIXBW 8
#define DC__WBSCW_PIXBW__8 1
#define DC__DWB_CSC_PWESENT 0
#define DC__DWB_CSC_PWESENT__0 1
#define DC__DWB_WUMA_SCW_PWESENT 0
#define DC__DWB_WUMA_SCW_PWESENT__0 1
#define DC__DENTIST_INTEWFACE_PWESENT 1
#define DC__DENTIST_INTEWFACE_PWESENT__1 1
#define DC__GENEWICA_PWESENT 1
#define DC__GENEWICA_PWESENT__1 1
#define DC__GENEWICB_PWESENT 1
#define DC__GENEWICB_PWESENT__1 1
#define DC__GENEWICC_PWESENT 0
#define DC__GENEWICC_PWESENT__0 1
#define DC__GENEWICD_PWESENT 0
#define DC__GENEWICD_PWESENT__0 1
#define DC__GENEWICE_PWESENT 0
#define DC__GENEWICE_PWESENT__0 1
#define DC__GENEWICF_PWESENT 0
#define DC__GENEWICF_PWESENT__0 1
#define DC__GENEWICG_PWESENT 0
#define DC__GENEWICG_PWESENT__0 1
#define DC__UNIPHY_VOWTAGE_MODE 1
#define DC__UNIPHY_VOWTAGE_MODE__1 1
#define DC__BWON_TYPE dedicated
#define DC__BWON_TYPE__DEDICATED 1
#define DC__UNIPHY_STAGGEW_CH_PWESENT 1
#define DC__UNIPHY_STAGGEW_CH_PWESENT__1 1
#define DC__XDMA_PWESENT 0
#define DC__XDMA_PWESENT__0 1
#define XDMA__PWESENT 0
#define XDMA__PWESENT__0 1
#define DC__DP_MEM_PG 0
#define DC__DP_MEM_PG__0 1
#define DP__MEM_PG 0
#define DP__MEM_PG__0 1
#define DC__AFMT_MEM_PG 0
#define DC__AFMT_MEM_PG__0 1
#define AFMT__MEM_PG 0
#define AFMT__MEM_PG__0 1
#define DC__HDMI_MEM_PG 0
#define DC__HDMI_MEM_PG__0 1
#define HDMI__MEM_PG 0
#define HDMI__MEM_PG__0 1
#define DC__I2C_MEM_PG 0
#define DC__I2C_MEM_PG__0 1
#define I2C__MEM_PG 0
#define I2C__MEM_PG__0 1
#define DC__DSCW_MEM_PG 0
#define DC__DSCW_MEM_PG__0 1
#define DSCW__MEM_PG 0
#define DSCW__MEM_PG__0 1
#define DC__CM_MEM_PG 0
#define DC__CM_MEM_PG__0 1
#define CM__MEM_PG 0
#define CM__MEM_PG__0 1
#define DC__OBUF_MEM_PG 0
#define DC__OBUF_MEM_PG__0 1
#define OBUF__MEM_PG 0
#define OBUF__MEM_PG__0 1
#define DC__WBIF_MEM_PG 1
#define DC__WBIF_MEM_PG__1 1
#define WBIF__MEM_PG 1
#define WBIF__MEM_PG__1 1
#define DC__VGA_MEM_PG 0
#define DC__VGA_MEM_PG__0 1
#define VGA__MEM_PG 0
#define VGA__MEM_PG__0 1
#define DC__FMT_MEM_PG 0
#define DC__FMT_MEM_PG__0 1
#define FMT__MEM_PG 0
#define FMT__MEM_PG__0 1
#define DC__ODM_MEM_PG 0
#define DC__ODM_MEM_PG__0 1
#define ODM__MEM_PG 0
#define ODM__MEM_PG__0 1
#define DC__DSI_MEM_PG 0
#define DC__DSI_MEM_PG__0 1
#define DSI__MEM_PG 0
#define DSI__MEM_PG__0 1
#define DC__AZ_MEM_PG 1
#define DC__AZ_MEM_PG__1 1
#define AZ__MEM_PG 1
#define AZ__MEM_PG__1 1
#define DC__WBSCW_MEM1P1024X64QS_MEM_PG 1
#define DC__WBSCW_MEM1P1024X64QS_MEM_PG__1 1
#define WBSCW_MEM1P1024X64QS__MEM_PG 1
#define WBSCW_MEM1P1024X64QS__MEM_PG__1 1
#define DC__WBSCW_MEM1P528X64QS_MEM_PG 1
#define DC__WBSCW_MEM1P528X64QS_MEM_PG__1 1
#define WBSCW_MEM1P528X64QS__MEM_PG 1
#define WBSCW_MEM1P528X64QS__MEM_PG__1 1
#define DC__DMCU_MEM1P1024X32BQS_MEM_PG 1
#define DC__DMCU_MEM1P1024X32BQS_MEM_PG__1 1
#define DMCU_MEM1P1024X32BQS__MEM_PG 1
#define DMCU_MEM1P1024X32BQS__MEM_PG__1 1
#define DC__HUBBUB_SDP_TAG_INT_MEM_PG 0
#define DC__HUBBUB_SDP_TAG_INT_MEM_PG__0 1
#define HUBBUB_SDP_TAG_INT__MEM_PG 0
#define HUBBUB_SDP_TAG_INT__MEM_PG__0 1
#define DC__HUBBUB_SDP_TAG_EXT_MEM_PG 0
#define DC__HUBBUB_SDP_TAG_EXT_MEM_PG__0 1
#define HUBBUB_SDP_TAG_EXT__MEM_PG 0
#define HUBBUB_SDP_TAG_EXT__MEM_PG__0 1
#define DC__HUBBUB_WET_ZEWO_MEM_PG 0
#define DC__HUBBUB_WET_ZEWO_MEM_PG__0 1
#define HUBBUB_WET_ZEWO__MEM_PG 0
#define HUBBUB_WET_ZEWO__MEM_PG__0 1
#define DC__HUBBUB_WET_WOB_MEM_PG 0
#define DC__HUBBUB_WET_WOB_MEM_PG__0 1
#define HUBBUB_WET_WOB__MEM_PG 0
#define HUBBUB_WET_WOB__MEM_PG__0 1
#define DC__HUBPWET_CUW_WOB_MEM_PG 0
#define DC__HUBPWET_CUW_WOB_MEM_PG__0 1
#define HUBPWET_CUW_WOB__MEM_PG 0
#define HUBPWET_CUW_WOB__MEM_PG__0 1
#define DC__HUBPWET_CUW_CDC_MEM_PG 0
#define DC__HUBPWET_CUW_CDC_MEM_PG__0 1
#define HUBPWET_CUW_CDC__MEM_PG 0
#define HUBPWET_CUW_CDC__MEM_PG__0 1
#define DC__HUBPWEQ_MPTE_MEM_PG 0
#define DC__HUBPWEQ_MPTE_MEM_PG__0 1
#define HUBPWEQ_MPTE__MEM_PG 0
#define HUBPWEQ_MPTE__MEM_PG__0 1
#define DC__HUBPWEQ_META_MEM_PG 0
#define DC__HUBPWEQ_META_MEM_PG__0 1
#define HUBPWEQ_META__MEM_PG 0
#define HUBPWEQ_META__MEM_PG__0 1
#define DC__HUBPWEQ_DPTE_MEM_PG 0
#define DC__HUBPWEQ_DPTE_MEM_PG__0 1
#define HUBPWEQ_DPTE__MEM_PG 0
#define HUBPWEQ_DPTE__MEM_PG__0 1
#define DC__HUBPWET_DET_MEM_PG 0
#define DC__HUBPWET_DET_MEM_PG__0 1
#define HUBPWET_DET__MEM_PG 0
#define HUBPWET_DET__MEM_PG__0 1
#define DC__HUBPWET_PIX_CDC_MEM_PG 0
#define DC__HUBPWET_PIX_CDC_MEM_PG__0 1
#define HUBPWET_PIX_CDC__MEM_PG 0
#define HUBPWET_PIX_CDC__MEM_PG__0 1
#define DC__TOP_BWKS__DCCG 1
#define DC__TOP_BWKS__DCHUBBUB 1
#define DC__TOP_BWKS__DCHUBP 1
#define DC__TOP_BWKS__HDA 1
#define DC__TOP_BWKS__DIO 1
#define DC__TOP_BWKS__DCIO 1
#define DC__TOP_BWKS__DMU 1
#define DC__TOP_BWKS__DPP 1
#define DC__TOP_BWKS__MPC 1
#define DC__TOP_BWKS__OPP 1
#define DC__TOP_BWKS__OPTC 1
#define DC__TOP_BWKS__MMHUBBUB 1
#define DC__TOP_BWKS__WB 1
#define DC__TOP_BWKS__MAX 13
#define DC__TOP_BWKS__MAX__13 1
#define DC__DCHUBP_DPP_SF_PIXEW_CWEDITS 9
#define DC__DCHUBP_DPP_SF_PIXEW_CWEDITS__9 1
#define DC__DPP_MPC_SF_PIXEW_CWEDITS 9
#define DC__DPP_MPC_SF_PIXEW_CWEDITS__9 1
#define DC__MPC_OPP_SF_PIXEW_CWEDITS 8
#define DC__MPC_OPP_SF_PIXEW_CWEDITS__8 1
#define DC__OPP_OPTC_SF_PIXEW_CWEDITS 8
#define DC__OPP_OPTC_SF_PIXEW_CWEDITS__8 1
#define DC__SFW_SFT_WOUND_TWIP_DEWAY 5
#define DC__SFW_SFT_WOUND_TWIP_DEWAY__5 1
#define DC__WEPEATEW_PWOJECT_MAX 8
#define DC__WEPEATEW_PWOJECT_MAX__8 1
#define DC__SUWFACE_422_CAPABWE 0
#define DC__SUWFACE_422_CAPABWE__0 1
#endif
