Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pkt_tb_behav xil_defaultlib.pkt_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'inA_enque_en' [C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/new/top.sv:198]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'inB_enque_en' [C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/new/top.sv:199]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/imports/bbq/bram_simple2port.sv:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
