{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474509516902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474509516903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 22:58:36 2016 " "Processing started: Wed Sep 21 22:58:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474509516903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474509516903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474509516903 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474509517472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/wb_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/wb_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Block " "Found entity 1: WB_Block" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/WB_Block.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/WB_Block.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/RegisterFile.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/RegisterFile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Register_Bank.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Register_Bank.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Register.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Register.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/RAM.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/RAM.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Mux4.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Mux4.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Mux2.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Mux2.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/mem_wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/mem_wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Stage " "Found entity 1: MEM_WB_Stage" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/MEM_WB_Stage.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/MEM_WB_Stage.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/mem_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/mem_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Block " "Found entity 1: MEM_Block" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/MEM_Block.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/MEM_Block.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/if_id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/if_id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Stage " "Found entity 1: IF_ID_Stage" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/IF_ID_Stage.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/IF_ID_Stage.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/if_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/if_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Block " "Found entity 1: IF_Block" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/IF_Block.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/IF_Block.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/id_ex_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/id_ex_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Stage " "Found entity 1: ID_EX_Stage" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ID_EX_Stage.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ID_EX_Stage.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517650 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ID_Block.v(98) " "Verilog HDL warning at ID_Block.v(98): extended using \"x\" or \"z\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ID_Block.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ID_Block.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1474509517654 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ID_Block.v(108) " "Verilog HDL warning at ID_Block.v(108): extended using \"x\" or \"z\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ID_Block.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ID_Block.v" 108 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1474509517655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/id_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/id_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Block " "Found entity 1: ID_Block" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ID_Block.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ID_Block.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/hazarddetectionunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/hazarddetectionunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetectionUnit " "Found entity 1: HazardDetectionUnit" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/HazardDetectionUnit.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/HazardDetectionUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ForwardingUnit.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ForwardingUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517665 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a EXTest.v(135) " "Verilog HDL Declaration information at EXTest.v(135): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EXTest.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EXTest.v" 135 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1474509517682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b EXTest.v(135) " "Verilog HDL Declaration information at EXTest.v(135): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EXTest.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EXTest.v" 135 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1474509517682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/extest.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/extest.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXTest " "Found entity 1: EXTest" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EXTest.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EXTest.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/extender.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Extender.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Extender.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/ex_mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/ex_mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_Stage " "Found entity 1: EX_MEM_Stage" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_MEM_Stage.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_MEM_Stage.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EX_Block.v(42) " "Verilog HDL warning at EX_Block.v(42): extended using \"x\" or \"z\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1474509517699 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EX_Block.v(52) " "Verilog HDL warning at EX_Block.v(52): extended using \"x\" or \"z\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1474509517699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/ex_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/ex_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Block " "Found entity 1: EX_Block" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ControlUnit.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ControlUnit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/compare.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 Compare " "Found entity 1: Compare" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Compare.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Compare.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/branchforwardunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/branchforwardunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchForwardUnit " "Found entity 1: BranchForwardUnit" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/BranchForwardUnit.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/BranchForwardUnit.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/alutest.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/alutest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUTest " "Found entity 1: ALUTest" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALUTest.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALUTest.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALUControl.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALUControl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/mi-sistemasdigitais/mips32/add.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manue/documents/github/mi-sistemasdigitais/mips32/add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Add.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Add.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509517767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509517767 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EX_Out EXTest.v(50) " "Verilog HDL Implicit Net warning at EXTest.v(50): created implicit net for \"EX_Out\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EXTest.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EXTest.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474509517767 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ID_EX_RegWrite EXTest.v(81) " "Verilog HDL Implicit Net warning at EXTest.v(81): created implicit net for \"ID_EX_RegWrite\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EXTest.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EXTest.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474509517767 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Jump ControlUnit.v(83) " "Verilog HDL Implicit Net warning at ControlUnit.v(83): created implicit net for \"Jump\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ControlUnit.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ControlUnit.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474509517768 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "JumpReg ControlUnit.v(85) " "Verilog HDL Implicit Net warning at ControlUnit.v(85): created implicit net for \"JumpReg\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ControlUnit.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ControlUnit.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474509517768 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EXTest.v(72) " "Verilog HDL Instantiation warning at EXTest.v(72): instance has no name" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EXTest.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EXTest.v" 72 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1474509517775 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EXTest.v(80) " "Verilog HDL Instantiation warning at EXTest.v(80): instance has no name" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EXTest.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EXTest.v" 80 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1474509517775 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EXTest.v(88) " "Verilog HDL Instantiation warning at EXTest.v(88): instance has no name" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EXTest.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EXTest.v" 88 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1474509517775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1474509517856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Block IF_Block:ifblock " "Elaborating entity \"IF_Block\" for hierarchy \"IF_Block:ifblock\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" "ifblock" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509517991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register IF_Block:ifblock\|Register:PC " "Elaborating entity \"Register\" for hierarchy \"IF_Block:ifblock\|Register:PC\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/IF_Block.v" "PC" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/IF_Block.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509518028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD IF_Block:ifblock\|ADD:Add_PC_4 " "Elaborating entity \"ADD\" for hierarchy \"IF_Block:ifblock\|ADD:Add_PC_4\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/IF_Block.v" "Add_PC_4" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/IF_Block.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509518075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 IF_Block:ifblock\|Mux4:PCSrc_Mux " "Elaborating entity \"Mux4\" for hierarchy \"IF_Block:ifblock\|Mux4:PCSrc_Mux\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/IF_Block.v" "PCSrc_Mux" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/IF_Block.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509518093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 IF_Block:ifblock\|Mux2:IorD_Mux " "Elaborating entity \"Mux2\" for hierarchy \"IF_Block:ifblock\|Mux2:IorD_Mux\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/IF_Block.v" "IorD_Mux" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/IF_Block.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509518112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Stage IF_Block:ifblock\|IF_ID_Stage:IfId " "Elaborating entity \"IF_ID_Stage\" for hierarchy \"IF_Block:ifblock\|IF_ID_Stage:IfId\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/IF_Block.v" "IfId" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/IF_Block.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509518139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Block ID_Block:idblock " "Elaborating entity \"ID_Block\" for hierarchy \"ID_Block:idblock\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" "idblock" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509518265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ID_Block:idblock\|ControlUnit:ctrlu " "Elaborating entity \"ControlUnit\" for hierarchy \"ID_Block:idblock\|ControlUnit:ctrlu\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ID_Block.v" "ctrlu" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ID_Block.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509518314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 ID_Block:idblock\|Mux2:stall_mux " "Elaborating entity \"Mux2\" for hierarchy \"ID_Block:idblock\|Mux2:stall_mux\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ID_Block.v" "stall_mux" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ID_Block.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509518344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank ID_Block:idblock\|register_bank:register_bank " "Elaborating entity \"register_bank\" for hierarchy \"ID_Block:idblock\|register_bank:register_bank\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ID_Block.v" "register_bank" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ID_Block.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509518368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender ID_Block:idblock\|Extender:ext " "Elaborating entity \"Extender\" for hierarchy \"ID_Block:idblock\|Extender:ext\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ID_Block.v" "ext" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ID_Block.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509518707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Stage ID_Block:idblock\|ID_EX_Stage:IdEx " "Elaborating entity \"ID_EX_Stage\" for hierarchy \"ID_Block:idblock\|ID_EX_Stage:IdEx\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ID_Block.v" "IdEx" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ID_Block.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509518733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Block EX_Block:exblock " "Elaborating entity \"EX_Block\" for hierarchy \"EX_Block:exblock\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" "exblock" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509518802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 EX_Block:exblock\|Mux4:forA_Mux " "Elaborating entity \"Mux4\" for hierarchy \"EX_Block:exblock\|Mux4:forA_Mux\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" "forA_Mux" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509518879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 EX_Block:exblock\|Mux2:AluSrc_Mux " "Elaborating entity \"Mux2\" for hierarchy \"EX_Block:exblock\|Mux2:AluSrc_Mux\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" "AluSrc_Mux" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509518900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 EX_Block:exblock\|Mux2:RtRd_Mux " "Elaborating entity \"Mux2\" for hierarchy \"EX_Block:exblock\|Mux2:RtRd_Mux\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" "RtRd_Mux" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509518920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl EX_Block:exblock\|ALUControl:aluCtrl " "Elaborating entity \"ALUControl\" for hierarchy \"EX_Block:exblock\|ALUControl:aluCtrl\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" "aluCtrl" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509518957 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALUControl.v(45) " "Verilog HDL Case Statement warning at ALUControl.v(45): case item expression covers a value already covered by a previous case item" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALUControl.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALUControl.v" 45 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1474509518958 "|Processor|EX_Block:exblock|ALUControl:aluCtrl"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALUControl.v(46) " "Verilog HDL Case Statement warning at ALUControl.v(46): case item expression covers a value already covered by a previous case item" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALUControl.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALUControl.v" 46 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1474509518959 "|Processor|EX_Block:exblock|ALUControl:aluCtrl"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALUControl.v(47) " "Verilog HDL Case Statement warning at ALUControl.v(47): case item expression covers a value already covered by a previous case item" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALUControl.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALUControl.v" 47 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1474509518959 "|Processor|EX_Block:exblock|ALUControl:aluCtrl"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALUControl.v(48) " "Verilog HDL Case Statement warning at ALUControl.v(48): case item expression covers a value already covered by a previous case item" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALUControl.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALUControl.v" 48 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1474509518959 "|Processor|EX_Block:exblock|ALUControl:aluCtrl"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALUControl.v(49) " "Verilog HDL Case Statement warning at ALUControl.v(49): case item expression covers a value already covered by a previous case item" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALUControl.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALUControl.v" 49 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1474509518959 "|Processor|EX_Block:exblock|ALUControl:aluCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EX_Block:exblock\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"EX_Block:exblock\|ALU:alu\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" "alu" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509519002 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lo ALU.v(46) " "Verilog HDL or VHDL warning at ALU.v(46): object \"lo\" assigned a value but never read" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1474509519003 "|Processor|EX_Block:exblock|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CARRY ALU.v(62) " "Verilog HDL Always Construct warning at ALU.v(62): inferring latch(es) for variable \"CARRY\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1474509519007 "|Processor|EX_Block:exblock|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CARRY ALU.v(62) " "Inferred latch for \"CARRY\" at ALU.v(62)" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1474509519014 "|Processor|EX_Block:exblock|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_Stage EX_Block:exblock\|EX_MEM_Stage:ExMem " "Elaborating entity \"EX_MEM_Stage\" for hierarchy \"EX_Block:exblock\|EX_MEM_Stage:ExMem\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" "ExMem" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509519051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Block MEM_Block:memblock " "Elaborating entity \"MEM_Block\" for hierarchy \"MEM_Block:memblock\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" "memblock" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509519131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_Stage MEM_Block:memblock\|MEM_WB_Stage:MemWb " "Elaborating entity \"MEM_WB_Stage\" for hierarchy \"MEM_Block:memblock\|MEM_WB_Stage:MemWb\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/MEM_Block.v" "MemWb" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/MEM_Block.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509519164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_Block WB_Block:wbblock " "Elaborating entity \"WB_Block\" for hierarchy \"WB_Block:wbblock\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" "wbblock" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509519207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:fu " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:fu\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" "fu" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509519233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchForwardUnit BranchForwardUnit:bfu " "Elaborating entity \"BranchForwardUnit\" for hierarchy \"BranchForwardUnit:bfu\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" "bfu" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509519264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetectionUnit HazardDetectionUnit:hdu " "Elaborating entity \"HazardDetectionUnit\" for hierarchy \"HazardDetectionUnit:hdu\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" "hdu" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509519289 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID_Block:idblock\|register_bank:register_bank\|registers_rtl_0 " "Inferred RAM node \"ID_Block:idblock\|register_bank:register_bank\|registers_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1474509522890 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID_Block:idblock\|register_bank:register_bank\|registers_rtl_1 " "Inferred RAM node \"ID_Block:idblock\|register_bank:register_bank\|registers_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1474509522892 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID_Block:idblock\|register_bank:register_bank\|registers_rtl_2 " "Inferred RAM node \"ID_Block:idblock\|register_bank:register_bank\|registers_rtl_2\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1474509522894 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID_Block:idblock\|register_bank:register_bank\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ID_Block:idblock\|register_bank:register_bank\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 31 " "Parameter WIDTH_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 31 " "Parameter WIDTH_B set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID_Block:idblock\|register_bank:register_bank\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"ID_Block:idblock\|register_bank:register_bank\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 31 " "Parameter WIDTH_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 31 " "Parameter WIDTH_B set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID_Block:idblock\|register_bank:register_bank\|registers_rtl_2 " "Inferred altsyncram megafunction from the following design logic: \"ID_Block:idblock\|register_bank:register_bank\|registers_rtl_2\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 31 " "Parameter WIDTH_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 31 " "Parameter WIDTH_B set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1474509524180 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1474509524180 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1474509524180 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "EX_Block:exblock\|ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"EX_Block:exblock\|ALU:alu\|Mult0\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" "Mult0" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474509524185 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "EX_Block:exblock\|ALU:alu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"EX_Block:exblock\|ALU:alu\|Mod0\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" "Mod0" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474509524185 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1474509524185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID_Block:idblock\|register_bank:register_bank\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"ID_Block:idblock\|register_bank:register_bank\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474509524668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID_Block:idblock\|register_bank:register_bank\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"ID_Block:idblock\|register_bank:register_bank\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509524668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 31 " "Parameter \"WIDTH_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509524668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509524668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509524668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 31 " "Parameter \"WIDTH_B\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509524668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509524668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509524668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509524668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509524668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509524668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509524668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509524668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509524668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509524668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509524668 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1474509524668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_csg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_csg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_csg1 " "Found entity 1: altsyncram_csg1" {  } { { "db/altsyncram_csg1.tdf" "" { Text "C:/altera/13.1/simulation/modelsim/db/altsyncram_csg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509524820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509524820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EX_Block:exblock\|ALU:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"EX_Block:exblock\|ALU:alu\|lpm_mult:Mult0\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474509525568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EX_Block:exblock\|ALU:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"EX_Block:exblock\|ALU:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509525568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509525568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509525568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509525568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509525568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509525568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509525568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509525568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509525568 ""}  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1474509525568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/altera/13.1/simulation/modelsim/db/mult_46t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509525693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509525693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EX_Block:exblock\|ALU:alu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"EX_Block:exblock\|ALU:alu\|lpm_divide:Mod0\"" {  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474509527415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EX_Block:exblock\|ALU:alu\|lpm_divide:Mod0 " "Instantiated megafunction \"EX_Block:exblock\|ALU:alu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509527415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509527415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509527415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509527415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474509527415 ""}  } { { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1474509527415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "C:/altera/13.1/simulation/modelsim/db/lpm_divide_cqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509527545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509527545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/altera/13.1/simulation/modelsim/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509527601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509527601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/altera/13.1/simulation/modelsim/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509527821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509527821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/altera/13.1/simulation/modelsim/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509529149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509529149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/altera/13.1/simulation/modelsim/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509529310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509529310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/altera/13.1/simulation/modelsim/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474509529376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474509529376 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "EX_Block:exblock\|ALU:alu\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"EX_Block:exblock\|ALU:alu\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/altera/13.1/simulation/modelsim/db/mult_46t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" 56 -1 0 } } { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" 119 0 0 } } { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474509529728 "|Processor|EX_Block:exblock|ALU:alu|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "EX_Block:exblock\|ALU:alu\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"EX_Block:exblock\|ALU:alu\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/altera/13.1/simulation/modelsim/db/mult_46t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/ALU.v" 56 -1 0 } } { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/EX_Block.v" 119 0 0 } } { "../../../../Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" "" { Text "C:/Users/manue/Documents/GitHub/mi-sistemasdigitais/mips32/Processor.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474509529728 "|Processor|EX_Block:exblock|ALU:alu|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1474509529728 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1474509529728 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "146 " "Ignored 146 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1474509530968 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1474509530968 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1474509530968 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1474509536502 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/simulation/modelsim/output_files/Processor.map.smsg " "Generated suppressed messages file C:/altera/13.1/simulation/modelsim/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1474509540880 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1474509541563 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474509541563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3307 " "Implemented 3307 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1474509542397 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1474509542397 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3109 " "Implemented 3109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1474509542397 ""} { "Info" "ICUT_CUT_TM_RAMS" "93 " "Implemented 93 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1474509542397 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1474509542397 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1474509542397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474509542596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 22:59:02 2016 " "Processing ended: Wed Sep 21 22:59:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474509542596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474509542596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474509542596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474509542596 ""}
