<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L154'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- SIShrinkInstructions.cpp - Shrink Instructions --------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// The pass tries to use the 32-bit encoding for instructions when possible.</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPU.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;GCNSubtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/AMDGPUMCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;Utils/AMDGPUBaseInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/Statistic.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunctionPass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;si-shrink-instructions&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumInstructionsShrunk,</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          &quot;Number of 64-bit instruction reduced to 32-bit.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumLiteralConstantsFolded,</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          &quot;Number of literal constants folded into 32-bit instructions.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class SIShrinkInstructions : public MachineFunctionPass {</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineFunction *MF;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineRegisterInfo *MRI;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const GCNSubtarget *ST;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const SIInstrInfo *TII;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const SIRegisterInfo *TRI;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static char ID;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  SIShrinkInstructions() : MachineFunctionPass(ID) {</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool foldImmediates(MachineInstr &amp;MI, bool TryToCommute = true) const;</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool shouldShrinkTrue16(MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isKImmOperand(const MachineOperand &amp;Src) const;</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isKUImmOperand(const MachineOperand &amp;Src) const;</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isKImmOrKUImmOperand(const MachineOperand &amp;Src, bool &amp;IsUnsigned) const;</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isReverseInlineImm(const MachineOperand &amp;Src, int32_t &amp;ReverseImm) const;</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void copyExtraImplicitOps(MachineInstr &amp;NewMI, MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void shrinkScalarCompare(MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void shrinkMIMG(MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void shrinkMadFma(MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool shrinkScalarLogicOp(MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryReplaceDeadSDST(MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool instAccessReg(iterator_range&lt;MachineInstr::const_mop_iterator&gt; &amp;&amp;R,</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     Register Reg, unsigned SubReg) const;</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool instReadsReg(const MachineInstr *MI, unsigned Reg,</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    unsigned SubReg) const;</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool instModifiesReg(const MachineInstr *MI, unsigned Reg,</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       unsigned SubReg) const;</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  TargetInstrInfo::RegSubRegPair getSubRegForIndex(Register Reg, unsigned Sub,</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                   unsigned I) const;</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void dropInstructionKeepingImpDefs(MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *matchSwap(MachineInstr &amp;MovT) const;</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool runOnMachineFunction(MachineFunction &amp;MF) override;</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>  StringRef getPassName() const override { return &quot;SI Shrink Instructions&quot;; }</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>  void getAnalysisUsage(AnalysisUsage &amp;AU) const override {</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>    AU.setPreservesCFG();</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>    MachineFunctionPass::getAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // End anonymous namespace.</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>INITIALIZE_PASS(SIShrinkInstructions, DEBUG_TYPE,</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                &quot;SI Shrink Instructions&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char SIShrinkInstructions::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>FunctionPass *llvm::createSIShrinkInstructionsPass() {</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  return new SIShrinkInstructions();</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This function checks \p MI for operands defined by a move immediate</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instruction and then folds the literal constant into the instruction if it</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// can. This function assumes that \p MI is a VOP1, VOP2, or VOPC instructions.</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIShrinkInstructions::foldImmediates(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>265k</pre></td><td class='code'><pre>                                          bool TryToCommute) const {</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>265k</pre></td><td class='code'><pre>  assert(TII-&gt;isVOP1(MI) || TII-&gt;isVOP2(MI) || TII-&gt;isVOPC(MI));</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>265k</pre></td><td class='code'><pre>  int Src0Idx = AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::OpName::src0);</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to fold Src0</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>265k</pre></td><td class='code'><pre>  MachineOperand &amp;Src0 = MI.getOperand(Src0Idx);</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>265k</pre></td><td class='code'><pre>  if (Src0.isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L98' href='#L98'><span>98:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>187k</span>, <span class='None'>False</span>: <span class='covered-line'>77.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>187k</pre></td><td class='code'><pre>    Register Reg = Src0.getReg();</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>187k</pre></td><td class='code'><pre>    if (Reg.isVirtual()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L100' href='#L100'><span>100:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102k</span>, <span class='None'>False</span>: <span class='covered-line'>85.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>      MachineInstr *Def = MRI-&gt;getUniqueVRegDef(Reg);</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>      if (Def &amp;&amp; <div class='tooltip'>Def-&gt;isMoveImmediate()<span class='tooltip-content'>102k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L102' href='#L102'><span>102:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L102' href='#L102'><span>102:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.1k</span>, <span class='None'>False</span>: <span class='covered-line'>84.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L102'><span>102:11</span></a></span>) to (<span class='line-number'><a href='#L102'><span>102:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (102:11)
     Condition C2 --> (102:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>        MachineOperand &amp;MovSrc = Def-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>        bool ConstantFolded = false;</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>        if (TII-&gt;isOperandLegal(MI, Src0Idx, &amp;MovSrc)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.1k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>          if (MovSrc.isImm()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L107' href='#L107'><span>107:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.0k</span>, <span class='None'>False</span>: <span class='covered-line'>98</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>            Src0.ChangeToImmediate(MovSrc.getImm());</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>            ConstantFolded = true;</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>          } else <div class='tooltip'>if (<span class='tooltip-content'>98</span></div><div class='tooltip'>MovSrc.isFI()<span class='tooltip-content'>98</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L110' href='#L110'><span>110:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>97</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>            Src0.ChangeToFrameIndex(MovSrc.getIndex());</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>            ConstantFolded = true;</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>          } else <div class='tooltip'>if (<span class='tooltip-content'>1</span></div><div class='tooltip'>MovSrc.isGlobal()<span class='tooltip-content'>1</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>            Src0.ChangeToGA(MovSrc.getGlobal(), MovSrc.getOffset(),</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                            MovSrc.getTargetFlags());</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>            ConstantFolded = true;</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>        if (ConstantFolded) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L120' href='#L120'><span>120:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.1k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>          if (MRI-&gt;use_nodbg_empty(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L121' href='#L121'><span>121:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.87k</span>, <span class='None'>False</span>: <span class='covered-line'>10.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>7.87k</pre></td><td class='code'><pre>            Def-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>          ++NumLiteralConstantsFolded;</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>          return true;</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>187k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We have failed to fold src0, so commute the instruction and try again.</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>246k</pre></td><td class='code'><pre>  if (TryToCommute &amp;&amp; <div class='tooltip'>MI.isCommutable()<span class='tooltip-content'>195k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L131' href='#L131'><span>131:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>195k</span>, <span class='None'>False</span>: <span class='covered-line'>51.3k</span>]
  Branch (<span class='line-number'><a name='L131' href='#L131'><span>131:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>137k</span>, <span class='None'>False</span>: <span class='covered-line'>58.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L131'><span>131:7</span></a></span>) to (<span class='line-number'><a href='#L131'><span>131:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (131:7)
     Condition C2 --> (131:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>137k</pre></td><td class='code'><pre>    if (TII-&gt;commuteInstruction(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55.0k</span>, <span class='None'>False</span>: <span class='covered-line'>82.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>55.0k</pre></td><td class='code'><pre>      if (foldImmediates(MI, false))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L133' href='#L133'><span>133:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.71k</span>, <span class='None'>False</span>: <span class='covered-line'>51.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>3.71k</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Commute back.</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>      TII-&gt;commuteInstruction(MI);</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>137k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>243k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>246k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Do not shrink the instruction if its registers are not expressible in the</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// shrunk encoding.</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>2.08k</pre></td><td class='code'><pre>bool SIShrinkInstructions::shouldShrinkTrue16(MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>14.5k</pre></td><td class='code'><pre>  for (unsigned I = 0, E = MI.getNumExplicitOperands(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>12.5k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L147' href='#L147'><span>147:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.5k</span>, <span class='None'>False</span>: <span class='covered-line'>2.08k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>12.5k</pre></td><td class='code'><pre>    const MachineOperand &amp;MO = MI.getOperand(I);</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>12.5k</pre></td><td class='code'><pre>    if (MO.isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L149' href='#L149'><span>149:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.99k</span>, <span class='None'>False</span>: <span class='covered-line'>7.50k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>4.99k</pre></td><td class='code'><pre>      Register Reg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>4.99k</pre></td><td class='code'><pre>      assert(!Reg.isVirtual() &amp;&amp; &quot;Prior checks should ensure we only shrink &quot;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>4.99k</pre></td><td class='code'><pre>                                 &quot;True16 Instructions post-RA&quot;);</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>4.99k</pre></td><td class='code'><pre>      if (AMDGPU::VGPR_32RegClass.contains(Reg) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L153' href='#L153'><span>153:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.56k</span>, <span class='None'>False</span>: <span class='covered-line'>436</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>4.99k</pre></td><td class='code'><pre>          <div class='tooltip'>!AMDGPU::VGPR_32_Lo128RegClass.contains(Reg)<span class='tooltip-content'>4.56k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L154' href='#L154'><span>154:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.56k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L153'><span>153:11</span></a></span>) to (<span class='line-number'><a href='#L153'><span>154:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (153:11)
     Condition C2 --> (154:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>4.99k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>12.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>2.08k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>2.08k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>50.3k</pre></td><td class='code'><pre>bool SIShrinkInstructions::isKImmOperand(const MachineOperand &amp;Src) const {</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>50.3k</pre></td><td class='code'><pre>  return isInt&lt;16&gt;(SignExtend64(Src.getImm(), 32)) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L162' href='#L162'><span>162:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.7k</span>, <span class='None'>False</span>: <span class='covered-line'>18.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>50.3k</pre></td><td class='code'><pre>         <div class='tooltip'>!TII-&gt;isInlineConstant(*Src.getParent(), Src.getOperandNo())<span class='tooltip-content'>31.7k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L163' href='#L163'><span>163:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.91k</span>, <span class='None'>False</span>: <span class='covered-line'>26.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L162'><span>162:10</span></a></span>) to (<span class='line-number'><a href='#L162'><span>163:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (162:10)
     Condition C2 --> (163:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>50.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>585</pre></td><td class='code'><pre>bool SIShrinkInstructions::isKUImmOperand(const MachineOperand &amp;Src) const {</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>585</pre></td><td class='code'><pre>  return isUInt&lt;16&gt;(Src.getImm()) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L167' href='#L167'><span>167:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>543</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>585</pre></td><td class='code'><pre>         <div class='tooltip'>!TII-&gt;isInlineConstant(*Src.getParent(), Src.getOperandNo())<span class='tooltip-content'>543</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L168' href='#L168'><span>168:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>512</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L167'><span>167:10</span></a></span>) to (<span class='line-number'><a href='#L167'><span>168:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (167:10)
     Condition C2 --> (168:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>585</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIShrinkInstructions::isKImmOrKUImmOperand(const MachineOperand &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>                                                bool &amp;IsUnsigned) const {</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>  if (isInt&lt;16&gt;(SignExtend64(Src.getImm(), 32))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L173' href='#L173'><span>173:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.93k</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>5.93k</pre></td><td class='code'><pre>    IsUnsigned = false;</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>5.93k</pre></td><td class='code'><pre>    return !TII-&gt;isInlineConstant(Src);</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>5.93k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  if (isUInt&lt;16&gt;(Src.getImm())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L178' href='#L178'><span>178:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    IsUnsigned = true;</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return !TII-&gt;isInlineConstant(Src);</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if the constant in \p Src should be replaced with a bitreverse</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// of an inline immediate.</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIShrinkInstructions::isReverseInlineImm(const MachineOperand &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>87.5k</pre></td><td class='code'><pre>                                              int32_t &amp;ReverseImm) const {</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>87.5k</pre></td><td class='code'><pre>  if (!isInt&lt;32&gt;(Src.getImm()) || <div class='tooltip'>TII-&gt;isInlineConstant(Src)<span class='tooltip-content'>85.6k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L190' href='#L190'><span>190:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.87k</span>, <span class='None'>False</span>: <span class='covered-line'>85.6k</span>]
  Branch (<span class='line-number'><a name='L190' href='#L190'><span>190:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53.0k</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L190'><span>190:7</span></a></span>) to (<span class='line-number'><a href='#L190'><span>190:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (190:7)
     Condition C2 --> (190:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>54.8k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>32.6k</pre></td><td class='code'><pre>  ReverseImm = reverseBits&lt;int32_t&gt;(static_cast&lt;int32_t&gt;(Src.getImm()));</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>32.6k</pre></td><td class='code'><pre>  return ReverseImm &gt;= -16 &amp;&amp; <div class='tooltip'>ReverseImm &lt;= 64<span class='tooltip-content'>28.4k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L194' href='#L194'><span>194:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.4k</span>, <span class='None'>False</span>: <span class='covered-line'>4.20k</span>]
  Branch (<span class='line-number'><a name='L194' href='#L194'><span>194:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.05k</span>, <span class='None'>False</span>: <span class='covered-line'>27.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L194'><span>194:10</span></a></span>) to (<span class='line-number'><a href='#L194'><span>194:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (194:10)
     Condition C2 --> (194:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>87.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Copy implicit register operands from specified instruction to this</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instruction that are not part of the instruction definition.</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIShrinkInstructions::copyExtraImplicitOps(MachineInstr &amp;NewMI,</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>                                                MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MI.getMF();</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>  for (unsigned i = MI.getDesc().getNumOperands() +</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>                    MI.getDesc().implicit_uses().size() +</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>                    MI.getDesc().implicit_defs().size(),</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>                e = MI.getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>       i != e; <div class='tooltip'><span class='red'>++i</span><span class='tooltip-content'>0</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:8</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>209k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    const MachineOperand &amp;MO = MI.getOperand(i);</span></pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>(</span><span class='red'>MO.isReg()</span><span class='red'> &amp;&amp; </span><span class='red'>MO.isImplicit()</span><span class='red'>) || </span><span class='red'>MO.isRegMask()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:44</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L208'><span>208:9</span></a></span>) to (<span class='line-number'><a href='#L208'><span>208:58</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (208:10)
     Condition C2 --> (208:24)
     Condition C3 --> (208:44)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>NewMI.addOperand(MF, MO)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>void SIShrinkInstructions::shrinkScalarCompare(MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (!ST-&gt;hasSCmpK())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L214' href='#L214'><span>214:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>154</span>, <span class='None'>False</span>: <span class='covered-line'>9.95k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // cmpk instructions do scc = dst &lt;cc op&gt; imm16, so commute the instruction to</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // get constants on the RHS.</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>9.95k</pre></td><td class='code'><pre>  if (!MI.getOperand(0).isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L219' href='#L219'><span>219:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>9.91k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>    TII-&gt;commuteInstruction(MI, false, 0, 1);</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // cmpk requires src0 to be a register</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>9.95k</pre></td><td class='code'><pre>  const MachineOperand &amp;Src0 = MI.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>9.95k</pre></td><td class='code'><pre>  if (!Src0.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L224' href='#L224'><span>224:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>9.95k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>9.95k</pre></td><td class='code'><pre>  MachineOperand &amp;Src1 = MI.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>9.95k</pre></td><td class='code'><pre>  if (!Src1.isImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L228' href='#L228'><span>228:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.63k</span>, <span class='None'>False</span>: <span class='covered-line'>8.31k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>1.63k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>8.31k</pre></td><td class='code'><pre>  int SOPKOpc = AMDGPU::getSOPKOp(MI.getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>8.31k</pre></td><td class='code'><pre>  if (SOPKOpc == -1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L232' href='#L232'><span>232:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>826</span>, <span class='None'>False</span>: <span class='covered-line'>7.48k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>826</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // eq/ne is special because the imm16 can be treated as signed or unsigned,</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and initially selected to the unsigned versions.</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>7.48k</pre></td><td class='code'><pre>  if (SOPKOpc == AMDGPU::S_CMPK_EQ_U32 || <div class='tooltip'>SOPKOpc == AMDGPU::S_CMPK_LG_U32<span class='tooltip-content'>4.51k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.97k</span>, <span class='None'>False</span>: <span class='covered-line'>4.51k</span>]
  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.98k</span>, <span class='None'>False</span>: <span class='covered-line'>1.53k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L237'><span>237:7</span></a></span>) to (<span class='line-number'><a href='#L237'><span>237:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (237:7)
     Condition C2 --> (237:43)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>    bool HasUImm;</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>    if (isKImmOrKUImmOperand(Src1, HasUImm)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L239' href='#L239'><span>239:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>249</span>, <span class='None'>False</span>: <span class='covered-line'>5.70k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>      if (!HasUImm) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L240' href='#L240'><span>240:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>241</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>        SOPKOpc = (SOPKOpc == AMDGPU::S_CMPK_EQ_U32) ?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L241' href='#L241'><span>241:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92</span>, <span class='None'>False</span>: <span class='covered-line'>149</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>          <div class='tooltip'>AMDGPU::S_CMPK_EQ_I32<span class='tooltip-content'>92</span></div> : AMDGPU::S_CMPK_LG_I32;</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>        Src1.setImm(SignExtend32(Src1.getImm(), 32));</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>      MI.setDesc(TII-&gt;get(SOPKOpc));</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;NewDesc = TII-&gt;get(SOPKOpc);</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>  if ((SIInstrInfo::sopkIsZext(SOPKOpc) &amp;&amp; <div class='tooltip'>isKUImmOperand(Src1)<span class='tooltip-content'>585</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L254' href='#L254'><span>254:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>585</span>, <span class='None'>False</span>: <span class='covered-line'>953</span>]
  Branch (<span class='line-number'><a name='L254' href='#L254'><span>254:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>554</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>1.50k</span></div><div class='tooltip'>!SIInstrInfo::sopkIsZext(SOPKOpc)<span class='tooltip-content'>1.50k</span></div> &amp;&amp; <div class='tooltip'>isKImmOperand(Src1)<span class='tooltip-content'>953</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L255' href='#L255'><span>255:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>953</span>, <span class='None'>False</span>: <span class='covered-line'>554</span>]
  Branch (<span class='line-number'><a name='L255' href='#L255'><span>255:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>916</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L254'><span>254:7</span></a></span>) to (<span class='line-number'><a href='#L254'><span>255:65</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (254:8)
     Condition C2 --> (254:44)
     Condition C3 --> (255:8)
     Condition C4 --> (255:45)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  F,  F,  -  = F      }
  2 { F,  -,  T,  F  = F      }
  3 { T,  T,  -,  -  = T      }
  4 { F,  -,  T,  T  = T      }

  C1-Pair: covered: (2,3)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    if (!SIInstrInfo::sopkIsZext(SOPKOpc))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L256' href='#L256'><span>256:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      Src1.setImm(SignExtend64(Src1.getImm(), 32));</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    MI.setDesc(NewDesc);</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Shrink NSA encoded instructions with contiguous VGPRs to non-NSA encoding.</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>void SIShrinkInstructions::shrinkMIMG(MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>  const AMDGPU::MIMGInfo *Info = AMDGPU::getMIMGInfo(MI.getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>  if (!Info)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L265' href='#L265'><span>265:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.92k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return</span>;</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>  uint8_t NewEncoding;</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>  switch (Info-&gt;MIMGEncoding) {</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>  case AMDGPU::MIMGEncGfx10NSA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L270' href='#L270'><span>270:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>370</span>, <span class='None'>False</span>: <span class='covered-line'>1.55k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>    NewEncoding = AMDGPU::MIMGEncGfx10Default;</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  case AMDGPU::MIMGEncGfx11NSA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L273' href='#L273'><span>273:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>291</span>, <span class='None'>False</span>: <span class='covered-line'>1.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>    NewEncoding = AMDGPU::MIMGEncGfx11Default;</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L276' href='#L276'><span>276:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.26k</span>, <span class='None'>False</span>: <span class='covered-line'>661</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>661</pre></td><td class='code'><pre>  int VAddr0Idx =</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>661</pre></td><td class='code'><pre>      AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::OpName::vaddr0);</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>661</pre></td><td class='code'><pre>  unsigned NewAddrDwords = Info-&gt;VAddrDwords;</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>661</pre></td><td class='code'><pre>  const TargetRegisterClass *RC;</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>661</pre></td><td class='code'><pre>  if (Info-&gt;VAddrDwords == 2) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L285' href='#L285'><span>285:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>655</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    RC = &amp;AMDGPU::VReg_64RegClass;</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>655</pre></td><td class='code'><pre>  } else if (Info-&gt;VAddrDwords == 3) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L287' href='#L287'><span>287:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>302</span>, <span class='None'>False</span>: <span class='covered-line'>353</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>    RC = &amp;AMDGPU::VReg_96RegClass;</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>  } else if (Info-&gt;VAddrDwords == 4) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>179</span>, <span class='None'>False</span>: <span class='covered-line'>174</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>    RC = &amp;AMDGPU::VReg_128RegClass;</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>174</span></div><div class='tooltip'>Info-&gt;VAddrDwords == 5<span class='tooltip-content'>174</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L291' href='#L291'><span>291:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93</span>, <span class='None'>False</span>: <span class='covered-line'>81</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>    RC = &amp;AMDGPU::VReg_160RegClass;</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>81</span></div><div class='tooltip'>Info-&gt;VAddrDwords == 6<span class='tooltip-content'>81</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    RC = &amp;AMDGPU::VReg_192RegClass;</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  } else if (Info-&gt;VAddrDwords == 7) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L295' href='#L295'><span>295:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>57</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    RC = &amp;AMDGPU::VReg_224RegClass;</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  } else if (Info-&gt;VAddrDwords == 8) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L297' href='#L297'><span>297:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>45</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    RC = &amp;AMDGPU::VReg_256RegClass;</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>  } else if (Info-&gt;VAddrDwords == 9) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L299' href='#L299'><span>299:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    RC = &amp;AMDGPU::VReg_288RegClass;</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  } else if (Info-&gt;VAddrDwords == 10) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L301' href='#L301'><span>301:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    RC = &amp;AMDGPU::VReg_320RegClass;</span></pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre><span class='red'>  }</span> else if (Info-&gt;VAddrDwords == 11) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L303' href='#L303'><span>303:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    RC = &amp;AMDGPU::VReg_352RegClass;</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  } else if (Info-&gt;VAddrDwords == 12) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L305' href='#L305'><span>305:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    RC = &amp;AMDGPU::VReg_384RegClass;</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    RC = &amp;AMDGPU::VReg_512RegClass;</span></pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    NewAddrDwords = 16;</span></pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>661</pre></td><td class='code'><pre>  unsigned VgprBase = 0;</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>661</pre></td><td class='code'><pre>  unsigned NextVgpr = 0;</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>661</pre></td><td class='code'><pre>  bool IsUndef = true;</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>661</pre></td><td class='code'><pre>  bool IsKill = NewAddrDwords == Info-&gt;VAddrDwords;</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>661</pre></td><td class='code'><pre>  const unsigned NSAMaxSize = ST-&gt;getNSAMaxSize();</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>661</pre></td><td class='code'><pre>  const bool IsPartialNSA = NewAddrDwords &gt; NSAMaxSize;</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>661</pre></td><td class='code'><pre>  const unsigned EndVAddr = IsPartialNSA ? <div class='tooltip'>NSAMaxSize<span class='tooltip-content'>58</span></div> : <div class='tooltip'>Info-&gt;VAddrOperands<span class='tooltip-content'>603</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L318' href='#L318'><span>318:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>603</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>2.89k</pre></td><td class='code'><pre>  for (unsigned Idx = 0; Idx &lt; EndVAddr; <div class='tooltip'>++Idx<span class='tooltip-content'>2.23k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L319' href='#L319'><span>319:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.40k</span>, <span class='None'>False</span>: <span class='covered-line'>486</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>2.40k</pre></td><td class='code'><pre>    const MachineOperand &amp;Op = MI.getOperand(VAddr0Idx + Idx);</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>2.40k</pre></td><td class='code'><pre>    unsigned Vgpr = TRI-&gt;getHWRegIndex(Op.getReg());</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>2.40k</pre></td><td class='code'><pre>    unsigned Dwords = TRI-&gt;getRegSizeInBits(Op.getReg(), *MRI) / 32;</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>2.40k</pre></td><td class='code'><pre>    assert(Dwords &gt; 0 &amp;&amp; &quot;Un-implemented for less than 32 bit regs&quot;);</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>2.40k</pre></td><td class='code'><pre>    if (Idx == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L325' href='#L325'><span>325:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>661</span>, <span class='None'>False</span>: <span class='covered-line'>1.74k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>661</pre></td><td class='code'><pre>      VgprBase = Vgpr;</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>661</pre></td><td class='code'><pre>      NextVgpr = Vgpr + Dwords;</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>    } else if (Vgpr == NextVgpr) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L328' href='#L328'><span>328:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.57k</span>, <span class='None'>False</span>: <span class='covered-line'>175</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>1.57k</pre></td><td class='code'><pre>      NextVgpr = Vgpr + Dwords;</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>1.57k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>2.23k</pre></td><td class='code'><pre>    if (!Op.isUndef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L334' href='#L334'><span>334:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.17k</span>, <span class='None'>False</span>: <span class='covered-line'>60</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>2.17k</pre></td><td class='code'><pre>      IsUndef = false;</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>2.23k</pre></td><td class='code'><pre>    if (!Op.isKill())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L336' href='#L336'><span>336:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>142</span>, <span class='None'>False</span>: <span class='covered-line'>2.09k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>      IsKill = false;</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>2.23k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>486</pre></td><td class='code'><pre>  if (VgprBase + NewAddrDwords &gt; 256)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L340' href='#L340'><span>340:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>486</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return</span>;</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Further check for implicit tied operands - this may be present if TFE is</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // enabled</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>486</pre></td><td class='code'><pre>  int TFEIdx = AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::OpName::tfe);</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>486</pre></td><td class='code'><pre>  int LWEIdx = AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::OpName::lwe);</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>486</pre></td><td class='code'><pre>  unsigned TFEVal = (TFEIdx == -1) ? <div class='tooltip'>0<span class='tooltip-content'>28</span></div> : <div class='tooltip'>MI.getOperand(TFEIdx).getImm()<span class='tooltip-content'>458</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L347' href='#L347'><span>347:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>458</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>486</pre></td><td class='code'><pre>  unsigned LWEVal = (LWEIdx == -1) ? <div class='tooltip'>0<span class='tooltip-content'>28</span></div> : <div class='tooltip'>MI.getOperand(LWEIdx).getImm()<span class='tooltip-content'>458</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>458</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>486</pre></td><td class='code'><pre>  int ToUntie = -1;</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>486</pre></td><td class='code'><pre>  if (TFEVal || <div class='tooltip'>LWEVal<span class='tooltip-content'>451</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L350' href='#L350'><span>350:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>451</span>]
  Branch (<span class='line-number'><a name='L350' href='#L350'><span>350:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>447</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L350'><span>350:7</span></a></span>) to (<span class='line-number'><a href='#L350'><span>350:23</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (350:7)
     Condition C2 --> (350:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TFE/LWE is enabled so we need to deal with an implicit tied operand</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    for (unsigned i = LWEIdx + 1, e = MI.getNumOperands(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>117</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:60</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>      if (MI.getOperand(i).isReg() &amp;&amp; <div class='tooltip'>MI.getOperand(i).isTied()<span class='tooltip-content'>78</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L353' href='#L353'><span>353:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
  Branch (<span class='line-number'><a name='L353' href='#L353'><span>353:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>          <div class='tooltip'>MI.getOperand(i).isImplicit()<span class='tooltip-content'>39</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L354' href='#L354'><span>354:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L353'><span>353:11</span></a></span>) to (<span class='line-number'><a href='#L353'><span>354:40</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (353:11)
     Condition C2 --> (353:39)
     Condition C3 --> (354:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // This is the tied operand</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>        assert(</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>            ToUntie == -1 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>            &quot;found more than one tied implicit operand when expecting only 1&quot;);</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>        ToUntie = i;</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>        MI.untieRegOperand(ToUntie);</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>486</pre></td><td class='code'><pre>  unsigned NewOpcode = AMDGPU::getMIMGOpcode(Info-&gt;BaseOpcode, NewEncoding,</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>486</pre></td><td class='code'><pre>                                             Info-&gt;VDataDwords, NewAddrDwords);</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>486</pre></td><td class='code'><pre>  MI.setDesc(TII-&gt;get(NewOpcode));</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>486</pre></td><td class='code'><pre>  MI.getOperand(VAddr0Idx).setReg(RC-&gt;getRegister(VgprBase));</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>486</pre></td><td class='code'><pre>  MI.getOperand(VAddr0Idx).setIsUndef(IsUndef);</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>486</pre></td><td class='code'><pre>  MI.getOperand(VAddr0Idx).setIsKill(IsKill);</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>1.89k</pre></td><td class='code'><pre>  for (unsigned i = 1; i &lt; EndVAddr; <div class='tooltip'>++i<span class='tooltip-content'>1.41k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L372' href='#L372'><span>372:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.41k</span>, <span class='None'>False</span>: <span class='covered-line'>486</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>    MI.removeOperand(VAddr0Idx + 1);</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>486</pre></td><td class='code'><pre>  if (ToUntie &gt;= 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L375' href='#L375'><span>375:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>447</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>    MI.tieOperands(</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>        AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::OpName::vdata),</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>        ToUntie - (EndVAddr - 1));</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>486</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Shrink MAD to MADAK/MADMK and FMA to FMAAK/FMAMK.</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>void SIShrinkInstructions::shrinkMadFma(MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Pre-GFX10 VOP3 instructions like MAD/FMA cannot take a literal operand so</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // there is no reason to try to shrink them.</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>  if (!ST-&gt;hasVOP3Literal())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L386' href='#L386'><span>386:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.5k</span>, <span class='None'>False</span>: <span class='covered-line'>2.59k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>14.5k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // There is no advantage to doing this pre-RA.</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>2.59k</pre></td><td class='code'><pre>  if (!MF-&gt;getProperties().hasProperty(</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L390' href='#L390'><span>390:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.15k</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>2.59k</pre></td><td class='code'><pre>          MachineFunctionProperties::Property::NoVRegs))</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  if (TII-&gt;hasAnyModifiersSet(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L394' href='#L394'><span>394:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.11k</span>, <span class='None'>False</span>: <span class='covered-line'>327</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>  const unsigned Opcode = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>  MachineOperand &amp;Src0 = *TII-&gt;getNamedOperand(MI, AMDGPU::OpName::src0);</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>  MachineOperand &amp;Src1 = *TII-&gt;getNamedOperand(MI, AMDGPU::OpName::src1);</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>  MachineOperand &amp;Src2 = *TII-&gt;getNamedOperand(MI, AMDGPU::OpName::src2);</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>  unsigned NewOpcode = AMDGPU::INSTRUCTION_LIST_END;</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>  bool Swap;</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Detect &quot;Dst = VSrc * VGPR + Imm&quot; and convert to AK form.</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>  if (Src2.isImm() &amp;&amp; <div class='tooltip'>!TII-&gt;isInlineConstant(Src2)<span class='tooltip-content'>38</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L406' href='#L406'><span>406:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>289</span>]
  Branch (<span class='line-number'><a name='L406' href='#L406'><span>406:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L406'><span>406:7</span></a></span>) to (<span class='line-number'><a href='#L406'><span>406:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (406:7)
     Condition C2 --> (406:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    if (Src1.isReg() &amp;&amp; TRI-&gt;isVGPR(*MRI, Src1.getReg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L407' href='#L407'><span>407:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L407' href='#L407'><span>407:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L407'><span>407:9</span></a></span>) to (<span class='line-number'><a href='#L407'><span>407:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (407:9)
     Condition C2 --> (407:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      Swap = false;</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    else <span class='red'>if (</span><span class='red'>Src0.isReg()</span><span class='red'> &amp;&amp; </span><span class='red'>TRI-&gt;isVGPR(*MRI, Src0.getReg())</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L409' href='#L409'><span>409:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L409' href='#L409'><span>409:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L409'><span>409:14</span></a></span>) to (<span class='line-number'><a href='#L409'><span>409:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (409:14)
     Condition C2 --> (409:30)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>Swap = true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    else</span></pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>return</span>;</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L415' href='#L415'><span>415:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unexpected mad/fma opcode!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre><span class='red'>    </span>case AMDGPU::V_MAD_F32_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L417' href='#L417'><span>417:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      NewOpcode = AMDGPU::V_MADAK_F32;</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre><span class='red'>    </span>case AMDGPU::V_FMA_F32_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L420' href='#L420'><span>420:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      NewOpcode = AMDGPU::V_FMAAK_F32;</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre><span class='red'>    </span>case AMDGPU::V_MAD_F16_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L423' href='#L423'><span>423:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      NewOpcode = AMDGPU::V_MADAK_F16;</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case AMDGPU::V_FMA_F16_e64:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L426' href='#L426'><span>426:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre><span class='red'>    </span>case AMDGPU::V_FMA_F16_gfx9_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L427' href='#L427'><span>427:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      NewOpcode = ST-&gt;hasTrue16BitInsts() ? <div class='tooltip'>AMDGPU::V_FMAAK_F16_t16<span class='tooltip-content'>4</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L428' href='#L428'><span>428:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>                                          : <div class='tooltip'>AMDGPU::V_FMAAK_F16<span class='tooltip-content'>3</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Detect &quot;Dst = VSrc * Imm + VGPR&quot; and convert to MK form.</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>  if (Src2.isReg() &amp;&amp; <div class='tooltip'>TRI-&gt;isVGPR(*MRI, Src2.getReg())<span class='tooltip-content'>289</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L435' href='#L435'><span>435:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>289</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
  Branch (<span class='line-number'><a name='L435' href='#L435'><span>435:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>270</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L435'><span>435:7</span></a></span>) to (<span class='line-number'><a href='#L435'><span>435:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (435:7)
     Condition C2 --> (435:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>    if (Src1.isImm() &amp;&amp; <div class='tooltip'>!TII-&gt;isInlineConstant(Src1)<span class='tooltip-content'>8</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L436' href='#L436'><span>436:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>262</span>]
  Branch (<span class='line-number'><a name='L436' href='#L436'><span>436:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L436'><span>436:9</span></a></span>) to (<span class='line-number'><a href='#L436'><span>436:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (436:9)
     Condition C2 --> (436:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      Swap = false;</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>262</pre></td><td class='code'><pre>    else if (Src0.isImm() &amp;&amp; <div class='tooltip'>!TII-&gt;isInlineConstant(Src0)<span class='tooltip-content'>29</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L438' href='#L438'><span>438:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>233</span>]
  Branch (<span class='line-number'><a name='L438' href='#L438'><span>438:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L438'><span>438:14</span></a></span>) to (<span class='line-number'><a href='#L438'><span>438:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (438:14)
     Condition C2 --> (438:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>      Swap = true;</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>233</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>233</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>    switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L444' href='#L444'><span>444:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unexpected mad/fma opcode!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre><span class='red'>    </span>case AMDGPU::V_MAD_F32_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L446' href='#L446'><span>446:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>33</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      NewOpcode = AMDGPU::V_MADMK_F32;</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre><span class='red'>    </span>case AMDGPU::V_FMA_F32_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L449' href='#L449'><span>449:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      NewOpcode = AMDGPU::V_FMAMK_F32;</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre><span class='red'>    </span>case AMDGPU::V_MAD_F16_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L452' href='#L452'><span>452:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>33</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      NewOpcode = AMDGPU::V_MADMK_F16;</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case AMDGPU::V_FMA_F16_e64:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L455' href='#L455'><span>455:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre><span class='red'>    </span>case AMDGPU::V_FMA_F16_gfx9_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L456' href='#L456'><span>456:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      NewOpcode = ST-&gt;hasTrue16BitInsts() ? <div class='tooltip'>AMDGPU::V_FMAMK_F16_t16<span class='tooltip-content'>8</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L457' href='#L457'><span>457:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>                                          : <div class='tooltip'>AMDGPU::V_FMAMK_F16<span class='tooltip-content'>5</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>94</pre></td><td class='code'><pre>  if (NewOpcode == AMDGPU::INSTRUCTION_LIST_END)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L463' href='#L463'><span>463:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>  if (AMDGPU::isTrue16Inst(NewOpcode) &amp;&amp; <div class='tooltip'>!shouldShrinkTrue16(MI)<span class='tooltip-content'>12</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L466' href='#L466'><span>466:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>52</span>]
  Branch (<span class='line-number'><a name='L466' href='#L466'><span>466:42</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L466'><span>466:7</span></a></span>) to (<span class='line-number'><a href='#L466'><span>466:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (466:7)
     Condition C2 --> (466:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return</span>;</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>  if (Swap) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L469' href='#L469'><span>469:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Swap Src0 and Src1 by building a new instruction.</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    BuildMI(*MI.getParent(), MI, MI.getDebugLoc(), TII-&gt;get(NewOpcode),</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>            MI.getOperand(0).getReg())</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>        .add(Src1)</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>        .add(Src0)</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>        .add(Src2)</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>        .setMIFlags(MI.getFlags());</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    TII-&gt;removeModOperands(MI);</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    MI.setDesc(TII-&gt;get(NewOpcode));</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Attempt to shrink AND/OR/XOR operations requiring non-inlineable literals.</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// For AND or OR, try using S_BITSET{0,1} to clear or set bits.</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// If the inverse of the immediate is legal, use ANDN2, ORN2 or</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// XNOR (as a ^ b == ~(a ^ ~b)).</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if the caller should continue the machine function iterator</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>bool SIShrinkInstructions::shrinkScalarLogicOp(MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>  unsigned Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>  const MachineOperand *Dest = &amp;MI.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>  MachineOperand *Src0 = &amp;MI.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>  MachineOperand *Src1 = &amp;MI.getOperand(2);</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>  MachineOperand *SrcReg = Src0;</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>  MachineOperand *SrcImm = Src1;</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>  if (!SrcImm-&gt;isImm() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L497' href='#L497'><span>497:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.43k</span>, <span class='None'>False</span>: <span class='covered-line'>9.82k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>      <div class='tooltip'>AMDGPU::isInlinableLiteral32(SrcImm-&gt;getImm(), ST-&gt;hasInv2PiInlineImm())<span class='tooltip-content'>9.82k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L498' href='#L498'><span>498:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.33k</span>, <span class='None'>False</span>: <span class='covered-line'>7.49k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L497'><span>497:7</span></a></span>) to (<span class='line-number'><a href='#L497'><span>498:79</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (497:7)
     Condition C2 --> (498:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>11.7k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>7.49k</pre></td><td class='code'><pre>  uint32_t Imm = static_cast&lt;uint32_t&gt;(SrcImm-&gt;getImm());</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>7.49k</pre></td><td class='code'><pre>  uint32_t NewImm = 0;</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>7.49k</pre></td><td class='code'><pre>  if (Opc == AMDGPU::S_AND_B32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.74k</span>, <span class='None'>False</span>: <span class='covered-line'>746</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>6.74k</pre></td><td class='code'><pre>    if (isPowerOf2_32(~Imm)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L505' href='#L505'><span>505:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>130</span>, <span class='None'>False</span>: <span class='covered-line'>6.61k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>      NewImm = llvm::countr_one(Imm);</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>      Opc = AMDGPU::S_BITSET0_B32;</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>6.61k</pre></td><td class='code'><pre>    } else if (AMDGPU::isInlinableLiteral32(~Imm, ST-&gt;hasInv2PiInlineImm())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L508' href='#L508'><span>508:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>6.59k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      NewImm = ~Imm;</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      Opc = AMDGPU::S_ANDN2_B32;</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>6.74k</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>746</span></div><div class='tooltip'>Opc == AMDGPU::S_OR_B32<span class='tooltip-content'>746</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L512' href='#L512'><span>512:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>431</span>, <span class='None'>False</span>: <span class='covered-line'>315</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>431</pre></td><td class='code'><pre>    if (isPowerOf2_32(Imm)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L513' href='#L513'><span>513:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>282</span>, <span class='None'>False</span>: <span class='covered-line'>149</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>282</pre></td><td class='code'><pre>      NewImm = llvm::countr_zero(Imm);</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>282</pre></td><td class='code'><pre>      Opc = AMDGPU::S_BITSET1_B32;</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>282</pre></td><td class='code'><pre>    } else <div class='tooltip'>if (<span class='tooltip-content'>149</span></div><div class='tooltip'>AMDGPU::isInlinableLiteral32(~Imm, ST-&gt;hasInv2PiInlineImm())<span class='tooltip-content'>149</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L516' href='#L516'><span>516:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>144</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      NewImm = ~Imm;</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      Opc = AMDGPU::S_ORN2_B32;</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>431</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>315</span></div><div class='tooltip'>Opc == AMDGPU::S_XOR_B32<span class='tooltip-content'>315</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L520' href='#L520'><span>520:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>315</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>315</pre></td><td class='code'><pre>    if (AMDGPU::isInlinableLiteral32(~Imm, ST-&gt;hasInv2PiInlineImm())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L521' href='#L521'><span>521:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>310</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      NewImm = ~Imm;</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      Opc = AMDGPU::S_XNOR_B32;</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>315</pre></td><td class='code'><pre>  } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;unexpected opcode&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>7.49k</pre></td><td class='code'><pre>  if (NewImm != 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L529' href='#L529'><span>529:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>441</span>, <span class='None'>False</span>: <span class='covered-line'>7.05k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>441</pre></td><td class='code'><pre>    if (Dest-&gt;getReg().isVirtual() &amp;&amp; <div class='tooltip'>SrcReg-&gt;isReg()<span class='tooltip-content'>217</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L530' href='#L530'><span>530:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>217</span>, <span class='None'>False</span>: <span class='covered-line'>224</span>]
  Branch (<span class='line-number'><a name='L530' href='#L530'><span>530:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>217</span>, <span class='None'>False</span>: <span class='covered-line'>224</span>]
  Branch (<span class='line-number'><a name='L530' href='#L530'><span>530:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>217</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L530'><span>530:9</span></a></span>) to (<span class='line-number'><a href='#L530'><span>530:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (530:9)
     Condition C2 --> (530:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>      MRI-&gt;setRegAllocationHint(Dest-&gt;getReg(), 0, SrcReg-&gt;getReg());</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>      MRI-&gt;setRegAllocationHint(SrcReg-&gt;getReg(), 0, Dest-&gt;getReg());</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>224</pre></td><td class='code'><pre>    if (SrcReg-&gt;isReg() &amp;&amp; SrcReg-&gt;getReg() == Dest-&gt;getReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L536' href='#L536'><span>536:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='None'>False</span>: <span class='covered-line'>60</span>]
  Branch (<span class='line-number'><a name='L536' href='#L536'><span>536:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>224</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L536' href='#L536'><span>536:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='None'>False</span>: <span class='covered-line'>60</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L536'><span>536:9</span></a></span>) to (<span class='line-number'><a href='#L536'><span>536:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (536:9)
     Condition C2 --> (536:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>      const bool IsUndef = SrcReg-&gt;isUndef();</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>      const bool IsKill = SrcReg-&gt;isKill();</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>      MI.setDesc(TII-&gt;get(Opc));</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>      if (Opc == AMDGPU::S_BITSET0_B32 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L540' href='#L540'><span>540:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='None'>False</span>: <span class='covered-line'>103</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == AMDGPU::S_BITSET1_B32<span class='tooltip-content'>103</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L541' href='#L541'><span>541:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L540'><span>540:11</span></a></span>) to (<span class='line-number'><a href='#L540'><span>541:39</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (540:11)
     Condition C2 --> (541:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>147</pre></td><td class='code'><pre>        Src0-&gt;ChangeToImmediate(NewImm);</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Remove the immediate and add the tied input.</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>147</pre></td><td class='code'><pre>        MI.getOperand(2).ChangeToRegister(Dest-&gt;getReg(), /*IsDef*/ false,</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>147</pre></td><td class='code'><pre>                                          /*isImp*/ false, IsKill,</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>147</pre></td><td class='code'><pre>                                          /*isDead*/ false, IsUndef);</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>147</pre></td><td class='code'><pre>        MI.tieOperands(0, 2);</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>147</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>        SrcImm-&gt;setImm(NewImm);</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>224</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>7.27k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>7.49k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This is the same as MachineInstr::readsRegister/modifiesRegister except</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// it takes subregs into account.</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIShrinkInstructions::instAccessReg(</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    iterator_range&lt;MachineInstr::const_mop_iterator&gt; &amp;&amp;R, Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>352k</pre></td><td class='code'><pre>    unsigned SubReg) const {</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>405k</pre></td><td class='code'><pre>  for (const MachineOperand &amp;MO : R) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L562' href='#L562'><span>562:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>405k</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>405k</pre></td><td class='code'><pre>    if (!MO.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L563' href='#L563'><span>563:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.2k</span>, <span class='None'>False</span>: <span class='covered-line'>376k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>29.2k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>376k</pre></td><td class='code'><pre>    if (Reg.isPhysical() &amp;&amp; <div class='tooltip'>MO.getReg().isPhysical()<span class='tooltip-content'>157k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L566' href='#L566'><span>566:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51.1k</span>, <span class='None'>False</span>: <span class='covered-line'>325k</span>]
  Branch (<span class='line-number'><a name='L566' href='#L566'><span>566:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>157k</span>, <span class='None'>False</span>: <span class='covered-line'>218k</span>]
  Branch (<span class='line-number'><a name='L566' href='#L566'><span>566:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51.1k</span>, <span class='None'>False</span>: <span class='covered-line'>106k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L566'><span>566:9</span></a></span>) to (<span class='line-number'><a href='#L566'><span>566:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (566:9)
     Condition C2 --> (566:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>51.1k</pre></td><td class='code'><pre>      if (TRI-&gt;regsOverlap(Reg, MO.getReg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L567' href='#L567'><span>567:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>794</span>, <span class='None'>False</span>: <span class='covered-line'>50.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>794</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>325k</pre></td><td class='code'><pre>    } else if (MO.getReg() == Reg &amp;&amp; <div class='tooltip'>Reg.isVirtual()<span class='tooltip-content'>20.4k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L569' href='#L569'><span>569:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.4k</span>, <span class='None'>False</span>: <span class='covered-line'>304k</span>]
  Branch (<span class='line-number'><a name='L569' href='#L569'><span>569:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.4k</span>, <span class='None'>False</span>: <span class='covered-line'>304k</span>]
  Branch (<span class='line-number'><a name='L569' href='#L569'><span>569:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.4k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L569'><span>569:16</span></a></span>) to (<span class='line-number'><a href='#L569'><span>569:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (569:16)
     Condition C2 --> (569:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>20.4k</pre></td><td class='code'><pre>      LaneBitmask Overlap = TRI-&gt;getSubRegIndexLaneMask(SubReg) &amp;</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>20.4k</pre></td><td class='code'><pre>                            TRI-&gt;getSubRegIndexLaneMask(MO.getSubReg());</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>20.4k</pre></td><td class='code'><pre>      if (Overlap.any())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L572' href='#L572'><span>572:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>143</span>, <span class='None'>False</span>: <span class='covered-line'>20.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>20.4k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>376k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>351k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>352k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIShrinkInstructions::instReadsReg(const MachineInstr *MI, unsigned Reg,</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>                                        unsigned SubReg) const {</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>  return instAccessReg(MI-&gt;uses(), Reg, SubReg);</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIShrinkInstructions::instModifiesReg(const MachineInstr *MI, unsigned Reg,</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>211k</pre></td><td class='code'><pre>                                           unsigned SubReg) const {</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>211k</pre></td><td class='code'><pre>  return instAccessReg(MI-&gt;defs(), Reg, SubReg);</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>211k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>TargetInstrInfo::RegSubRegPair</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SIShrinkInstructions::getSubRegForIndex(Register Reg, unsigned Sub,</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>                                        unsigned I) const {</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  if (TRI-&gt;getRegSizeInBits(Reg, *MRI) != 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L592' href='#L592'><span>592:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    if (Reg.isPhysical()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L593' href='#L593'><span>593:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      Reg = TRI-&gt;getSubReg(Reg, TRI-&gt;getSubRegFromChannel(I));</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      Sub = TRI-&gt;getSubRegFromChannel(I + TRI-&gt;getChannelFromSubReg(Sub));</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  return TargetInstrInfo::RegSubRegPair(Reg, Sub);</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIShrinkInstructions::dropInstructionKeepingImpDefs(</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  for (unsigned i = MI.getDesc().getNumOperands() +</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>                    MI.getDesc().implicit_uses().size() +</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>                    MI.getDesc().implicit_defs().size(),</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>                e = MI.getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>       i != e; <div class='tooltip'>++i<span class='tooltip-content'>9</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L608' href='#L608'><span>608:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    const MachineOperand &amp;Op = MI.getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    if (!Op.isDef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L610' href='#L610'><span>610:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    BuildMI(*MI.getParent(), MI.getIterator(), MI.getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>            TII-&gt;get(AMDGPU::IMPLICIT_DEF), Op.getReg());</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Match:</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// mov t, x</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// mov x, y</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// mov y, t</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// =&gt;</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// mov t, x (t is potentially dead and move eliminated)</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// v_swap_b32 x, y</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Returns next valid instruction pointer if was able to create v_swap_b32.</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This shall not be done too early not to prevent possible folding which may</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// remove matched moves, and this should preferably be done before RA to</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// release saved registers and also possibly after RA which can insert copies</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// too.</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This is really just a generic peephole that is not a canonical shrinking,</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// although requirements match the pass placement and it reduces code size too.</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>410k</pre></td><td class='code'><pre>MachineInstr *SIShrinkInstructions::matchSwap(MachineInstr &amp;MovT) const {</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>410k</pre></td><td class='code'><pre>  assert(MovT.getOpcode() == AMDGPU::V_MOV_B32_e32 ||</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>410k</pre></td><td class='code'><pre>         MovT.getOpcode() == AMDGPU::COPY);</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>410k</pre></td><td class='code'><pre>  Register T = MovT.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>410k</pre></td><td class='code'><pre>  unsigned Tsub = MovT.getOperand(0).getSubReg();</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>410k</pre></td><td class='code'><pre>  MachineOperand &amp;Xop = MovT.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>410k</pre></td><td class='code'><pre>  if (!Xop.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L646' href='#L646'><span>646:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46.1k</span>, <span class='None'>False</span>: <span class='covered-line'>364k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>46.1k</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>  Register X = Xop.getReg();</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>  unsigned Xsub = Xop.getSubReg();</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>  unsigned Size = TII-&gt;getOpSize(MovT, 0) / 4;</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>  if (!TRI-&gt;isVGPR(*MRI, X))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L653' href='#L653'><span>653:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>171k</span>, <span class='None'>False</span>: <span class='covered-line'>192k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>171k</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>192k</pre></td><td class='code'><pre>  const unsigned SearchLimit = 16;</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>192k</pre></td><td class='code'><pre>  unsigned Count = 0;</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>192k</pre></td><td class='code'><pre>  bool KilledT = false;</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>192k</pre></td><td class='code'><pre>  for (auto Iter = std::next(MovT.getIterator()),</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>192k</pre></td><td class='code'><pre>            E = MovT.getParent()-&gt;instr_end();</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>1.97M</pre></td><td class='code'><pre>       Iter != E &amp;&amp; <div class='tooltip'>Count &lt; SearchLimit<span class='tooltip-content'>1.85M</span></div> &amp;&amp; <div class='tooltip'>!KilledT<span class='tooltip-content'>1.78M</span></div>; <div class='tooltip'>++Iter, ++Count<span class='tooltip-content'>1.78M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L661' href='#L661'><span>661:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.85M</span>, <span class='None'>False</span>: <span class='covered-line'>124k</span>]
  Branch (<span class='line-number'><a name='L661' href='#L661'><span>661:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.78M</span>, <span class='None'>False</span>: <span class='covered-line'>61.4k</span>]
  Branch (<span class='line-number'><a name='L661' href='#L661'><span>661:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.78M</span>, <span class='None'>False</span>: <span class='covered-line'>6.28k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L661'><span>661:8</span></a></span>) to (<span class='line-number'><a href='#L661'><span>661:52</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (661:8)
     Condition C2 --> (661:21)
     Condition C3 --> (661:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>    MachineInstr *MovY = &amp;*Iter;</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>    KilledT = MovY-&gt;killsRegister(T, TRI);</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>    if ((MovY-&gt;getOpcode() != AMDGPU::V_MOV_B32_e32 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.76M</span>, <span class='None'>False</span>: <span class='covered-line'>20.0k</span>]
  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.71M</span>, <span class='None'>False</span>: <span class='covered-line'>67.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>         <div class='tooltip'>MovY-&gt;getOpcode() != AMDGPU::COPY<span class='tooltip-content'>1.71M</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L667' href='#L667'><span>667:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>786k</span>, <span class='None'>False</span>: <span class='covered-line'>928k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>        <div class='tooltip'>!MovY-&gt;getOperand(1).isReg()<span class='tooltip-content'>996k</span></div>        ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L668' href='#L668'><span>668:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.0k</span>, <span class='None'>False</span>: <span class='covered-line'>977k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>        <div class='tooltip'>MovY-&gt;getOperand(1).getReg() != T<span class='tooltip-content'>977k</span></div>   ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L669' href='#L669'><span>669:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>957k</span>, <span class='None'>False</span>: <span class='covered-line'>20.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>        <div class='tooltip'>MovY-&gt;getOperand(1).getSubReg() != Tsub<span class='tooltip-content'>20.1k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L670' href='#L670'><span>670:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>20.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L666'><span>666:9</span></a></span>) to (<span class='line-number'><a href='#L666'><span>670:48</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (666:10)
     Condition C2 --> (667:10)
     Condition C3 --> (668:9)
     Condition C4 --> (669:9)
     Condition C5 --> (670:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  F,  F,  F  = F      }
  2 { T,  F,  F,  F,  F  = F      }
  3 { T,  F,  F,  F,  T  = T      }
  4 { F,  -,  F,  T,  -  = T      }
  5 { T,  F,  F,  T,  -  = T      }
  6 { F,  -,  T,  -,  -  = T      }
  7 { T,  T,  -,  -,  -  = T      }

  C1-Pair: covered: (1,7)
  C2-Pair: covered: (2,7)
  C3-Pair: covered: (1,6)
  C4-Pair: covered: (1,4)
  C5-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>1.76M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>20.0k</pre></td><td class='code'><pre>    Register Y = MovY-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>20.0k</pre></td><td class='code'><pre>    unsigned Ysub = MovY-&gt;getOperand(0).getSubReg();</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>20.0k</pre></td><td class='code'><pre>    if (!TRI-&gt;isVGPR(*MRI, Y))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L676' href='#L676'><span>676:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>20.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>20.0k</pre></td><td class='code'><pre>    MachineInstr *MovX = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>20.0k</pre></td><td class='code'><pre>    for (auto IY = MovY-&gt;getIterator(), I = std::next(MovT.getIterator());</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>90.3k</pre></td><td class='code'><pre>         I != IY; <div class='tooltip'>++I<span class='tooltip-content'>70.2k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L681' href='#L681'><span>681:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71.2k</span>, <span class='None'>False</span>: <span class='covered-line'>19.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>71.2k</pre></td><td class='code'><pre>      if (instReadsReg(&amp;*I, X, Xsub) || <div class='tooltip'>instModifiesReg(&amp;*I, Y, Ysub)<span class='tooltip-content'>70.5k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L682' href='#L682'><span>682:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>681</span>, <span class='None'>False</span>: <span class='covered-line'>70.5k</span>]
  Branch (<span class='line-number'><a name='L682' href='#L682'><span>682:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>83</span>, <span class='None'>False</span>: <span class='covered-line'>70.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>71.2k</pre></td><td class='code'><pre>          <div class='tooltip'>instModifiesReg(&amp;*I, T, Tsub)<span class='tooltip-content'>70.4k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L683' href='#L683'><span>683:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>70.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>71.2k</pre></td><td class='code'><pre>          <div class='tooltip'>(<span class='tooltip-content'>70.3k</span></div><div class='tooltip'>MovX<span class='tooltip-content'>70.3k</span></div> &amp;&amp; <div class='tooltip'>instModifiesReg(&amp;*I, X, Xsub)<span class='tooltip-content'>5</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L684' href='#L684'><span>684:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>70.3k</span>]
  Branch (<span class='line-number'><a name='L684' href='#L684'><span>684:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L682'><span>682:11</span></a></span>) to (<span class='line-number'><a href='#L682'><span>684:50</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (682:11)
     Condition C2 --> (682:41)
     Condition C3 --> (683:11)
     Condition C4 --> (684:12)
     Condition C5 --> (684:20)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  F,  F,  -  = F      }
  2 { T,  -,  -,  -,  -  = T      }
  3 { F,  F,  F,  T,  F  = F      }
  4 { F,  F,  T,  -,  -  = T      }
  5 { F,  T,  -,  -,  -  = T      }
  6 { F,  F,  F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,6)
  C5-Pair: covered: (3,6)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>823</pre></td><td class='code'><pre>        MovX = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>823</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>823</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>      if (!instReadsReg(&amp;*I, Y, Ysub)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L688' href='#L688'><span>688:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70.2k</span>, <span class='None'>False</span>: <span class='covered-line'>103</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>70.2k</pre></td><td class='code'><pre>        if (!MovX &amp;&amp; <div class='tooltip'>instModifiesReg(&amp;*I, X, Xsub)<span class='tooltip-content'>70.2k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L689' href='#L689'><span>689:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70.2k</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L689' href='#L689'><span>689:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>70.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L689'><span>689:13</span></a></span>) to (<span class='line-number'><a href='#L689'><span>689:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (689:13)
     Condition C2 --> (689:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>          MovX = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>70.2k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>70.2k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>      if (MovX ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L695' href='#L695'><span>695:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
  Branch (<span class='line-number'><a name='L695' href='#L695'><span>695:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>103</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>          (I-&gt;getOpcode() != AMDGPU::V_MOV_B32_e32 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L696' href='#L696'><span>696:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>           <div class='tooltip'>I-&gt;getOpcode() != AMDGPU::COPY<span class='tooltip-content'>80</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L697' href='#L697'><span>697:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>71</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>          <div class='tooltip'>I-&gt;getOperand(0).getReg() != X<span class='tooltip-content'>94</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L698' href='#L698'><span>698:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>          <div class='tooltip'>I-&gt;getOperand(0).getSubReg() != Xsub<span class='tooltip-content'>27</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L699' href='#L699'><span>699:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L695'><span>695:11</span></a></span>) to (<span class='line-number'><a href='#L695'><span>699:47</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (695:11)
     Condition C2 --> (696:12)
     Condition C3 --> (697:12)
     Condition C4 --> (698:11)
     Condition C5 --> (699:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  -,  F,  F  = F      }
  2 { F,  F,  -,  T,  -  = T      }
  3 { F,  T,  F,  F,  F  = F      }
  4 { F,  T,  F,  T,  -  = T      }
  5 { F,  T,  T,  -,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (1,2)
  C5-Pair: not covered
  MC/DC Coverage for Expression: 60.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>        MovX = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      if (Size &gt; 1 &amp;&amp; <div class='tooltip'>(I-&gt;getNumImplicitOperands() &gt; (<span class='tooltip-content'>6</span></div><div class='tooltip'>I-&gt;isCopy()<span class='tooltip-content'>6</span></div> ? <div class='tooltip'>0U<span class='tooltip-content'>6</span></div> : <div class='tooltip'><span class='red'>1U</span><span class='tooltip-content'>0</span></div>)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L704' href='#L704'><span>704:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
  Branch (<span class='line-number'><a name='L704' href='#L704'><span>704:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
  Branch (<span class='line-number'><a name='L704' href='#L704'><span>704:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L704'><span>704:11</span></a></span>) to (<span class='line-number'><a href='#L704'><span>704:78</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (704:11)
     Condition C2 --> (704:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      MovX = &amp;*I;</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>20.0k</pre></td><td class='code'><pre>    if (!MovX)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L710' href='#L710'><span>710:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.0k</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>20.0k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Matched v_swap_b32:\n&quot; &lt;&lt; MovT &lt;&lt; *MovX &lt;&lt; *MovY);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    for (unsigned I = 0; I &lt; Size; <div class='tooltip'>++I<span class='tooltip-content'>28</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L715' href='#L715'><span>715:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      TargetInstrInfo::RegSubRegPair X1, Y1;</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      X1 = getSubRegForIndex(X, Xsub, I);</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      Y1 = getSubRegForIndex(Y, Ysub, I);</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      MachineBasicBlock &amp;MBB = *MovT.getParent();</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      auto MIB = BuildMI(MBB, MovX-&gt;getIterator(), MovT.getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                         TII-&gt;get(AMDGPU::V_SWAP_B32))</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>        .addDef(X1.Reg, 0, X1.SubReg)</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>        .addDef(Y1.Reg, 0, Y1.SubReg)</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>        .addReg(Y1.Reg, 0, Y1.SubReg)</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>        .addReg(X1.Reg, 0, X1.SubReg).getInstr();</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      if (MovX-&gt;hasRegisterImplicitUseOperand(AMDGPU::EXEC)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L726' href='#L726'><span>726:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Drop implicit EXEC.</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        MIB-&gt;removeOperand(MIB-&gt;getNumExplicitOperands());</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        MIB-&gt;copyImplicitOps(*MBB.getParent(), *MovX);</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    MovX-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    dropInstructionKeepingImpDefs(*MovY);</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    MachineInstr *Next = &amp;*std::next(MovT.getIterator());</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    if (T.isVirtual() &amp;&amp; <div class='tooltip'>MRI-&gt;use_nodbg_empty(T)<span class='tooltip-content'>11</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L736' href='#L736'><span>736:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L736' href='#L736'><span>736:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L736'><span>736:9</span></a></span>) to (<span class='line-number'><a href='#L736'><span>736:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (736:9)
     Condition C2 --> (736:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      dropInstructionKeepingImpDefs(MovT);</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      Xop.setIsKill(false);</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      for (int I = MovT.getNumImplicitOperands() - 1; I &gt;= 0; <div class='tooltip'>--I<span class='tooltip-content'>13</span></div> ) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L740' href='#L740'><span>740:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>        unsigned OpNo = MovT.getNumExplicitOperands() + I;</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>        const MachineOperand &amp;Op = MovT.getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>        if (Op.isKill() &amp;&amp; <div class='tooltip'>TRI-&gt;regsOverlap(X, Op.getReg())<span class='tooltip-content'>3</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L743' href='#L743'><span>743:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L743' href='#L743'><span>743:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L743'><span>743:13</span></a></span>) to (<span class='line-number'><a href='#L743'><span>743:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (743:13)
     Condition C2 --> (743:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          MovT.removeOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    return Next;</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>20.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>192k</pre></td><td class='code'><pre>  return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>192k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// If an instruction has dead sdst replace it with NULL register on gfx1030+</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>207k</pre></td><td class='code'><pre>bool SIShrinkInstructions::tryReplaceDeadSDST(MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>207k</pre></td><td class='code'><pre>  if (!ST-&gt;hasGFX10_3Insts())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L756' href='#L756'><span>756:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>162k</span>, <span class='None'>False</span>: <span class='covered-line'>44.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>44.6k</pre></td><td class='code'><pre>  MachineOperand *Op = TII-&gt;getNamedOperand(MI, AMDGPU::OpName::sdst);</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>44.6k</pre></td><td class='code'><pre>  if (!Op)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L760' href='#L760'><span>760:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36.6k</span>, <span class='None'>False</span>: <span class='covered-line'>8.01k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>36.6k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>8.01k</pre></td><td class='code'><pre>  Register SDstReg = Op-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>8.01k</pre></td><td class='code'><pre>  if (SDstReg.isPhysical() || <div class='tooltip'>!MRI-&gt;use_nodbg_empty(SDstReg)<span class='tooltip-content'>3.99k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L763' href='#L763'><span>763:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.02k</span>, <span class='None'>False</span>: <span class='covered-line'>3.99k</span>]
  Branch (<span class='line-number'><a name='L763' href='#L763'><span>763:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.12k</span>, <span class='None'>False</span>: <span class='covered-line'>866</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L763'><span>763:7</span></a></span>) to (<span class='line-number'><a href='#L763'><span>763:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (763:7)
     Condition C2 --> (763:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='covered-line'><pre>7.15k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>866</pre></td><td class='code'><pre>  Op-&gt;setReg(ST-&gt;isWave32() ? <div class='tooltip'>AMDGPU::SGPR_NULL<span class='tooltip-content'>766</span></div> : <div class='tooltip'>AMDGPU::SGPR_NULL64<span class='tooltip-content'>100</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L766' href='#L766'><span>766:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>766</span>, <span class='None'>False</span>: <span class='covered-line'>100</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='covered-line'><pre>866</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='covered-line'><pre>8.01k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>bool SIShrinkInstructions::runOnMachineFunction(MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>  if (skipFunction(MF.getFunction()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L771' href='#L771'><span>771:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>598</span>, <span class='None'>False</span>: <span class='covered-line'>157k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>598</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>  this-&gt;MF = &amp;MF;</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>  MRI = &amp;MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>  ST = &amp;MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>  TII = ST-&gt;getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>  TRI = &amp;TII-&gt;getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>  unsigned VCCReg = ST-&gt;isWave32() ? <div class='tooltip'>AMDGPU::VCC_LO<span class='tooltip-content'>47.3k</span></div> : <div class='tooltip'>AMDGPU::VCC<span class='tooltip-content'>109k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L780' href='#L780'><span>780:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47.3k</span>, <span class='None'>False</span>: <span class='covered-line'>109k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>  std::vector&lt;unsigned&gt; I1Defs;</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>  for (MachineFunction::iterator BI = MF.begin(), BE = MF.end();</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>344k</pre></td><td class='code'><pre>                                                  BI != BE; <div class='tooltip'>++BI<span class='tooltip-content'>187k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L785' href='#L785'><span>785:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>187k</span>, <span class='None'>False</span>: <span class='covered-line'>157k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>187k</pre></td><td class='code'><pre>    MachineBasicBlock &amp;MBB = *BI;</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='covered-line'><pre>187k</pre></td><td class='code'><pre>    MachineBasicBlock::iterator I, Next;</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>2.74M</pre></td><td class='code'><pre>    for (I = MBB.begin(); I != MBB.end(); <div class='tooltip'>I = Next<span class='tooltip-content'>2.55M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L789' href='#L789'><span>789:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.55M</span>, <span class='None'>False</span>: <span class='covered-line'>187k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>2.55M</pre></td><td class='code'><pre>      Next = std::next(I);</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>2.55M</pre></td><td class='code'><pre>      MachineInstr &amp;MI = *I;</pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>2.55M</pre></td><td class='code'><pre>      if (MI.getOpcode() == AMDGPU::V_MOV_B32_e32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L793' href='#L793'><span>793:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>170k</span>, <span class='None'>False</span>: <span class='covered-line'>2.38M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // If this has a literal constant source that is the same as the</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // reversed bits of an inline immediate, replace with a bitreverse of</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // that constant. This saves 4 bytes in the common case of materializing</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // sign bits.</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Test if we are after regalloc. We only want to do this after any</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // optimizations happen because this will confuse them.</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // XXX - not exactly a check for post-regalloc run.</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>170k</pre></td><td class='code'><pre>        MachineOperand &amp;Src = MI.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='covered-line'><pre>170k</pre></td><td class='code'><pre>        if (Src.isImm() &amp;&amp; <div class='tooltip'>MI.getOperand(0).getReg().isPhysical()<span class='tooltip-content'>78.5k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L803' href='#L803'><span>803:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44.6k</span>, <span class='None'>False</span>: <span class='covered-line'>126k</span>]
  Branch (<span class='line-number'><a name='L803' href='#L803'><span>803:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78.5k</span>, <span class='None'>False</span>: <span class='covered-line'>92.2k</span>]
  Branch (<span class='line-number'><a name='L803' href='#L803'><span>803:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44.6k</span>, <span class='None'>False</span>: <span class='covered-line'>33.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L803'><span>803:13</span></a></span>) to (<span class='line-number'><a href='#L803'><span>803:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (803:13)
     Condition C2 --> (803:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='covered-line'><pre>44.6k</pre></td><td class='code'><pre>          int32_t ReverseImm;</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='covered-line'><pre>44.6k</pre></td><td class='code'><pre>          if (isReverseInlineImm(Src, ReverseImm)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L805' href='#L805'><span>805:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>653</span>, <span class='None'>False</span>: <span class='covered-line'>44.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='covered-line'><pre>653</pre></td><td class='code'><pre>            MI.setDesc(TII-&gt;get(AMDGPU::V_BFREV_B32_e32));</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>653</pre></td><td class='code'><pre>            Src.setImm(ReverseImm);</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>653</pre></td><td class='code'><pre>            continue;</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>653</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='covered-line'><pre>44.6k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>170k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='covered-line'><pre>2.55M</pre></td><td class='code'><pre>      if (ST-&gt;hasSwap() &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>1.32M</span></div><div class='tooltip'>MI.getOpcode() == AMDGPU::V_MOV_B32_e32<span class='tooltip-content'>1.32M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L813' href='#L813'><span>813:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.32M</span>, <span class='None'>False</span>: <span class='covered-line'>1.23M</span>]
  Branch (<span class='line-number'><a name='L813' href='#L813'><span>813:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>85.4k</span>, <span class='None'>False</span>: <span class='covered-line'>1.23M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='covered-line'><pre>1.32M</pre></td><td class='code'><pre>                            <div class='tooltip'>MI.getOpcode() == AMDGPU::COPY<span class='tooltip-content'>1.23M</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L814' href='#L814'><span>814:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>325k</span>, <span class='None'>False</span>: <span class='covered-line'>909k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L813'><span>813:11</span></a></span>) to (<span class='line-number'><a href='#L813'><span>814:60</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (813:11)
     Condition C2 --> (813:29)
     Condition C3 --> (814:29)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>410k</pre></td><td class='code'><pre>        if (auto *NextMI = matchSwap(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L815' href='#L815'><span>815:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>410k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>          Next = NextMI-&gt;getIterator();</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>410k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Try to use S_ADDK_I32 and S_MULK_I32.</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>2.55M</pre></td><td class='code'><pre>      if (MI.getOpcode() == AMDGPU::S_ADD_I32 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L822' href='#L822'><span>822:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.5k</span>, <span class='None'>False</span>: <span class='covered-line'>2.54M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='covered-line'><pre>2.55M</pre></td><td class='code'><pre>          <div class='tooltip'>MI.getOpcode() == AMDGPU::S_MUL_I32<span class='tooltip-content'>2.54M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L823' href='#L823'><span>823:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.66k</span>, <span class='None'>False</span>: <span class='covered-line'>2.54M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L822'><span>822:11</span></a></span>) to (<span class='line-number'><a href='#L822'><span>823:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (822:11)
     Condition C2 --> (823:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>        const MachineOperand *Dest = &amp;MI.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>        MachineOperand *Src0 = &amp;MI.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>        MachineOperand *Src1 = &amp;MI.getOperand(2);</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>        if (!Src0-&gt;isReg() &amp;&amp; <div class='tooltip'>Src1-&gt;isReg()<span class='tooltip-content'>196</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L828' href='#L828'><span>828:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>196</span>, <span class='None'>False</span>: <span class='covered-line'>14.0k</span>]
  Branch (<span class='line-number'><a name='L828' href='#L828'><span>828:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>196</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L828'><span>828:13</span></a></span>) to (<span class='line-number'><a href='#L828'><span>828:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (828:13)
     Condition C2 --> (828:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>          if (TII-&gt;commuteInstruction(MI, false, 1, 2))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L829' href='#L829'><span>829:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>196</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>            std::swap(Src0, Src1);</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // FIXME: This could work better if hints worked with subregisters. If</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // we have a vector add of a constant, we usually don&apos;t get the correct</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // allocation due to the subregister usage.</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>        if (Dest-&gt;getReg().isVirtual() &amp;&amp; <div class='tooltip'>Src0-&gt;isReg()<span class='tooltip-content'>5.80k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L836' href='#L836'><span>836:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.60k</span>, <span class='None'>False</span>: <span class='covered-line'>8.62k</span>]
  Branch (<span class='line-number'><a name='L836' href='#L836'><span>836:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.80k</span>, <span class='None'>False</span>: <span class='covered-line'>8.43k</span>]
  Branch (<span class='line-number'><a name='L836' href='#L836'><span>836:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.60k</span>, <span class='None'>False</span>: <span class='covered-line'>196</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L836'><span>836:13</span></a></span>) to (<span class='line-number'><a href='#L836'><span>836:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (836:13)
     Condition C2 --> (836:43)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>5.60k</pre></td><td class='code'><pre>          MRI-&gt;setRegAllocationHint(Dest-&gt;getReg(), 0, Src0-&gt;getReg());</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='covered-line'><pre>5.60k</pre></td><td class='code'><pre>          MRI-&gt;setRegAllocationHint(Src0-&gt;getReg(), 0, Dest-&gt;getReg());</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='covered-line'><pre>5.60k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='covered-line'><pre>5.60k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='covered-line'><pre>8.62k</pre></td><td class='code'><pre>        if (Src0-&gt;isReg() &amp;&amp; <div class='tooltip'>Src0-&gt;getReg() == Dest-&gt;getReg()<span class='tooltip-content'>8.43k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L842' href='#L842'><span>842:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.53k</span>, <span class='None'>False</span>: <span class='covered-line'>3.09k</span>]
  Branch (<span class='line-number'><a name='L842' href='#L842'><span>842:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.43k</span>, <span class='None'>False</span>: <span class='covered-line'>196</span>]
  Branch (<span class='line-number'><a name='L842' href='#L842'><span>842:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.53k</span>, <span class='None'>False</span>: <span class='covered-line'>2.89k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L842'><span>842:13</span></a></span>) to (<span class='line-number'><a href='#L842'><span>842:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (842:13)
     Condition C2 --> (842:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='covered-line'><pre>5.53k</pre></td><td class='code'><pre>          if (Src1-&gt;isImm() &amp;&amp; <div class='tooltip'>isKImmOperand(*Src1)<span class='tooltip-content'>3.18k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L843' href='#L843'><span>843:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.18k</span>, <span class='None'>False</span>: <span class='covered-line'>2.34k</span>]
  Branch (<span class='line-number'><a name='L843' href='#L843'><span>843:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.58k</span>, <span class='None'>False</span>: <span class='covered-line'>1.60k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L843'><span>843:15</span></a></span>) to (<span class='line-number'><a href='#L843'><span>843:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (843:15)
     Condition C2 --> (843:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>            unsigned Opc = (MI.getOpcode() == AMDGPU::S_ADD_I32) ?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L844' href='#L844'><span>844:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.55k</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>              AMDGPU::S_ADDK_I32 : <div class='tooltip'>AMDGPU::S_MULK_I32<span class='tooltip-content'>25</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>            Src1-&gt;setImm(SignExtend64(Src1-&gt;getImm(), 32));</pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>            MI.setDesc(TII-&gt;get(Opc));</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>            MI.tieOperands(0, 1);</pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='covered-line'><pre>5.53k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>8.62k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Try to use s_cmpk_*</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>2.55M</pre></td><td class='code'><pre>      if (MI.isCompare() &amp;&amp; <div class='tooltip'>TII-&gt;isSOPC(MI)<span class='tooltip-content'>71.4k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L855' href='#L855'><span>855:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71.4k</span>, <span class='None'>False</span>: <span class='covered-line'>2.48M</span>]
  Branch (<span class='line-number'><a name='L855' href='#L855'><span>855:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.1k</span>, <span class='None'>False</span>: <span class='covered-line'>61.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L855'><span>855:11</span></a></span>) to (<span class='line-number'><a href='#L855'><span>855:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (855:11)
     Condition C2 --> (855:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>        shrinkScalarCompare(MI);</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Try to use S_MOVK_I32, which will save 4 bytes for small immediates.</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>2.54M</pre></td><td class='code'><pre>      if (MI.getOpcode() == AMDGPU::S_MOV_B32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L861' href='#L861'><span>861:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>138k</span>, <span class='None'>False</span>: <span class='covered-line'>2.40M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='covered-line'><pre>138k</pre></td><td class='code'><pre>        const MachineOperand &amp;Dst = MI.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='covered-line'><pre>138k</pre></td><td class='code'><pre>        MachineOperand &amp;Src = MI.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='covered-line'><pre>138k</pre></td><td class='code'><pre>        if (Src.isImm() &amp;&amp; <div class='tooltip'>Dst.getReg().isPhysical()<span class='tooltip-content'>85.7k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L865' href='#L865'><span>865:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46.1k</span>, <span class='None'>False</span>: <span class='covered-line'>92.7k</span>]
  Branch (<span class='line-number'><a name='L865' href='#L865'><span>865:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>85.7k</span>, <span class='None'>False</span>: <span class='covered-line'>53.2k</span>]
  Branch (<span class='line-number'><a name='L865' href='#L865'><span>865:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46.1k</span>, <span class='None'>False</span>: <span class='covered-line'>39.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L865'><span>865:13</span></a></span>) to (<span class='line-number'><a href='#L865'><span>865:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (865:13)
     Condition C2 --> (865:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='covered-line'><pre>46.1k</pre></td><td class='code'><pre>          int32_t ReverseImm;</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>46.1k</pre></td><td class='code'><pre>          if (isKImmOperand(Src)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L867' href='#L867'><span>867:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.29k</span>, <span class='None'>False</span>: <span class='covered-line'>42.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='covered-line'><pre>3.29k</pre></td><td class='code'><pre>            MI.setDesc(TII-&gt;get(AMDGPU::S_MOVK_I32));</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='covered-line'><pre>3.29k</pre></td><td class='code'><pre>            Src.setImm(SignExtend64(Src.getImm(), 32));</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='covered-line'><pre>42.8k</pre></td><td class='code'><pre>          } else if (isReverseInlineImm(Src, ReverseImm)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L870' href='#L870'><span>870:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>399</span>, <span class='None'>False</span>: <span class='covered-line'>42.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>            MI.setDesc(TII-&gt;get(AMDGPU::S_BREV_B32));</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>            Src.setImm(ReverseImm);</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>46.1k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='covered-line'><pre>138k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>138k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Shrink scalar logic operations.</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='covered-line'><pre>2.40M</pre></td><td class='code'><pre>      if (MI.getOpcode() == AMDGPU::S_AND_B32 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L880' href='#L880'><span>880:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.7k</span>, <span class='None'>False</span>: <span class='covered-line'>2.39M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='covered-line'><pre>2.40M</pre></td><td class='code'><pre>          <div class='tooltip'>MI.getOpcode() == AMDGPU::S_OR_B32<span class='tooltip-content'>2.39M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L881' href='#L881'><span>881:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.44k</span>, <span class='None'>False</span>: <span class='covered-line'>2.38M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='covered-line'><pre>2.40M</pre></td><td class='code'><pre>          <div class='tooltip'>MI.getOpcode() == AMDGPU::S_XOR_B32<span class='tooltip-content'>2.38M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L882' href='#L882'><span>882:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.07k</span>, <span class='None'>False</span>: <span class='covered-line'>2.38M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L880'><span>880:11</span></a></span>) to (<span class='line-number'><a href='#L880'><span>882:46</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (880:11)
     Condition C2 --> (881:11)
     Condition C3 --> (882:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>        if (shrinkScalarLogicOp(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L883' href='#L883'><span>883:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>217</span>, <span class='None'>False</span>: <span class='covered-line'>19.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>2.40M</pre></td><td class='code'><pre>      if (TII-&gt;isMIMG(MI.getOpcode()) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L887' href='#L887'><span>887:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.40k</span>, <span class='None'>False</span>: <span class='covered-line'>2.39M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>2.40M</pre></td><td class='code'><pre>          <div class='tooltip'>ST-&gt;getGeneration() &gt;= AMDGPUSubtarget::GFX10<span class='tooltip-content'>7.40k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L888' href='#L888'><span>888:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.85k</span>, <span class='None'>False</span>: <span class='covered-line'>3.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='covered-line'><pre>2.40M</pre></td><td class='code'><pre>          MF.getProperties().hasProperty(</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L889' href='#L889'><span>889:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.92k</span>, <span class='None'>False</span>: <span class='covered-line'>1.92k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>              MachineFunctionProperties::Property::NoVRegs)) {</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L887'><span>887:11</span></a></span>) to (<span class='line-number'><a href='#L887'><span>890:60</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (887:11)
     Condition C2 --> (888:11)
     Condition C3 --> (889:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>        shrinkMIMG(MI);</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>2.40M</pre></td><td class='code'><pre>      if (!TII-&gt;isVOP3(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L895' href='#L895'><span>895:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.83M</span>, <span class='None'>False</span>: <span class='covered-line'>564k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>1.83M</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='covered-line'><pre>564k</pre></td><td class='code'><pre>      if (MI.getOpcode() == AMDGPU::V_MAD_F32_e64 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L898' href='#L898'><span>898:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.45k</span>, <span class='None'>False</span>: <span class='covered-line'>562k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>564k</pre></td><td class='code'><pre>          <div class='tooltip'>MI.getOpcode() == AMDGPU::V_FMA_F32_e64<span class='tooltip-content'>562k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L899' href='#L899'><span>899:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.7k</span>, <span class='None'>False</span>: <span class='covered-line'>548k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>564k</pre></td><td class='code'><pre>          <div class='tooltip'>MI.getOpcode() == AMDGPU::V_MAD_F16_e64<span class='tooltip-content'>548k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L900' href='#L900'><span>900:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>114</span>, <span class='None'>False</span>: <span class='covered-line'>548k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>564k</pre></td><td class='code'><pre>          <div class='tooltip'>MI.getOpcode() == AMDGPU::V_FMA_F16_e64<span class='tooltip-content'>548k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L901' href='#L901'><span>901:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>382</span>, <span class='None'>False</span>: <span class='covered-line'>547k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='covered-line'><pre>564k</pre></td><td class='code'><pre>          <div class='tooltip'>MI.getOpcode() == AMDGPU::V_FMA_F16_gfx9_e64<span class='tooltip-content'>547k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L902' href='#L902'><span>902:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>459</span>, <span class='None'>False</span>: <span class='covered-line'>547k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L898'><span>898:11</span></a></span>) to (<span class='line-number'><a href='#L898'><span>902:55</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (898:11)
     Condition C2 --> (899:11)
     Condition C3 --> (900:11)
     Condition C4 --> (901:11)
     Condition C5 --> (902:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -,  -  = T      }
  3 { F,  F,  F,  F,  T  = T      }
  4 { F,  F,  F,  T,  -  = T      }
  5 { F,  F,  T,  -,  -  = T      }
  6 { F,  T,  -,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,6)
  C3-Pair: covered: (1,5)
  C4-Pair: covered: (1,4)
  C5-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>        shrinkMadFma(MI);</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>      if (!TII-&gt;hasVALU32BitEncoding(MI.getOpcode())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L907' href='#L907'><span>907:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>159k</span>, <span class='None'>False</span>: <span class='covered-line'>387k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // If there is no chance we will shrink it and use VCC as sdst to get</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // a 32 bit form try to replace dead sdst with NULL.</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='covered-line'><pre>159k</pre></td><td class='code'><pre>        tryReplaceDeadSDST(MI);</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>159k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>159k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='covered-line'><pre>387k</pre></td><td class='code'><pre>      if (!TII-&gt;canShrink(MI, *MRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L914' href='#L914'><span>914:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95.8k</span>, <span class='None'>False</span>: <span class='covered-line'>291k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Try commuting the instruction and see if that enables us to shrink</pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // it.</pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>95.8k</pre></td><td class='code'><pre>        if (!MI.isCommutable() || <div class='tooltip'>!TII-&gt;commuteInstruction(MI)<span class='tooltip-content'>64.8k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L917' href='#L917'><span>917:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.0k</span>, <span class='None'>False</span>: <span class='covered-line'>64.8k</span>]
  Branch (<span class='line-number'><a name='L917' href='#L917'><span>917:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.62k</span>, <span class='None'>False</span>: <span class='covered-line'>62.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>95.8k</pre></td><td class='code'><pre>            <div class='tooltip'>!TII-&gt;canShrink(MI, *MRI)<span class='tooltip-content'>62.2k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L918' href='#L918'><span>918:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.4k</span>, <span class='None'>False</span>: <span class='covered-line'>48.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L917'><span>917:13</span></a></span>) to (<span class='line-number'><a href='#L917'><span>918:38</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (917:13)
     Condition C2 --> (917:35)
     Condition C3 --> (918:13)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>47.0k</pre></td><td class='code'><pre>          tryReplaceDeadSDST(MI);</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='covered-line'><pre>47.0k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='covered-line'><pre>47.0k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>95.8k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='covered-line'><pre>340k</pre></td><td class='code'><pre>      int Op32 = AMDGPU::getVOPe32(MI.getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>340k</pre></td><td class='code'><pre>      if (TII-&gt;isVOPC(Op32)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L926' href='#L926'><span>926:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55.1k</span>, <span class='None'>False</span>: <span class='covered-line'>284k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='covered-line'><pre>55.1k</pre></td><td class='code'><pre>        MachineOperand &amp;Op0 = MI.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='covered-line'><pre>55.1k</pre></td><td class='code'><pre>        if (Op0.isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L928' href='#L928'><span>928:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54.7k</span>, <span class='None'>False</span>: <span class='covered-line'>451</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Exclude VOPCX instructions as these don&apos;t explicitly write a</pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // dst.</pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='covered-line'><pre>54.7k</pre></td><td class='code'><pre>          Register DstReg = Op0.getReg();</pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='covered-line'><pre>54.7k</pre></td><td class='code'><pre>          if (DstReg.isVirtual()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L932' href='#L932'><span>932:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.7k</span>, <span class='None'>False</span>: <span class='covered-line'>26.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // VOPC instructions can only write to the VCC register. We can&apos;t</pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // force them to use VCC here, because this is only one register and</pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // cannot deal with sequences which would require multiple copies of</pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // VCC, e.g. S_AND_B64 (vcc = V_CMP_...), (vcc = V_CMP_...)</pre></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            //</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // So, instead of forcing the instruction to write to VCC, we</pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // provide a hint to the register allocator to use VCC and then we</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // will run this pass again after RA and shrink it if it outputs to</pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // VCC.</pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='covered-line'><pre>27.7k</pre></td><td class='code'><pre>            MRI-&gt;setRegAllocationHint(DstReg, 0, VCCReg);</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>27.7k</pre></td><td class='code'><pre>            continue;</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='covered-line'><pre>27.7k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='covered-line'><pre>26.9k</pre></td><td class='code'><pre>          if (DstReg != VCCReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L945' href='#L945'><span>945:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.23k</span>, <span class='None'>False</span>: <span class='covered-line'>21.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='covered-line'><pre>5.23k</pre></td><td class='code'><pre>            continue;</pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='covered-line'><pre>26.9k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>55.1k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>307k</pre></td><td class='code'><pre>      if (Op32 == AMDGPU::V_CNDMASK_B32_e32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L950' href='#L950'><span>950:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59.1k</span>, <span class='None'>False</span>: <span class='covered-line'>248k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // We shrink V_CNDMASK_B32_e64 using regalloc hints like we do for VOPC</pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // instructions.</pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='covered-line'><pre>59.1k</pre></td><td class='code'><pre>        const MachineOperand *Src2 =</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>59.1k</pre></td><td class='code'><pre>            TII-&gt;getNamedOperand(MI, AMDGPU::OpName::src2);</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='covered-line'><pre>59.1k</pre></td><td class='code'><pre>        if (!Src2-&gt;isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L955' href='#L955'><span>955:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>59.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='covered-line'><pre>59.1k</pre></td><td class='code'><pre>        Register SReg = Src2-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='covered-line'><pre>59.1k</pre></td><td class='code'><pre>        if (SReg.isVirtual()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L958' href='#L958'><span>958:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.5k</span>, <span class='None'>False</span>: <span class='covered-line'>29.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>          MRI-&gt;setRegAllocationHint(SReg, 0, VCCReg);</pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>        if (SReg != VCCReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L962' href='#L962'><span>962:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.11k</span>, <span class='None'>False</span>: <span class='covered-line'>22.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='covered-line'><pre>7.11k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check for the bool flag output for instructions like V_ADD_I32_e64.</pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='covered-line'><pre>270k</pre></td><td class='code'><pre>      const MachineOperand *SDst = TII-&gt;getNamedOperand(MI,</pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='covered-line'><pre>270k</pre></td><td class='code'><pre>                                                        AMDGPU::OpName::sdst);</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='covered-line'><pre>270k</pre></td><td class='code'><pre>      if (SDst) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L970' href='#L970'><span>970:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79.3k</span>, <span class='None'>False</span>: <span class='covered-line'>191k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='covered-line'><pre>79.3k</pre></td><td class='code'><pre>        bool Next = false;</pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='covered-line'><pre>79.3k</pre></td><td class='code'><pre>        if (SDst-&gt;getReg() != VCCReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L973' href='#L973'><span>973:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.7k</span>, <span class='None'>False</span>: <span class='covered-line'>48.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>          if (SDst-&gt;getReg().isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L974' href='#L974'><span>974:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.8k</span>, <span class='None'>False</span>: <span class='covered-line'>1.96k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>28.8k</pre></td><td class='code'><pre>            MRI-&gt;setRegAllocationHint(SDst-&gt;getReg(), 0, VCCReg);</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>          Next = true;</pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // All of the instructions with carry outs also have an SGPR input in</pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // src2.</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>79.3k</pre></td><td class='code'><pre>        const MachineOperand *Src2 = TII-&gt;getNamedOperand(MI,</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='covered-line'><pre>79.3k</pre></td><td class='code'><pre>                                                          AMDGPU::OpName::src2);</pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='covered-line'><pre>79.3k</pre></td><td class='code'><pre>        if (Src2 &amp;&amp; <div class='tooltip'>Src2-&gt;getReg() != VCCReg<span class='tooltip-content'>21.7k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L983' href='#L983'><span>983:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.4k</span>, <span class='None'>False</span>: <span class='covered-line'>67.9k</span>]
  Branch (<span class='line-number'><a name='L983' href='#L983'><span>983:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.7k</span>, <span class='None'>False</span>: <span class='covered-line'>57.6k</span>]
  Branch (<span class='line-number'><a name='L983' href='#L983'><span>983:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.4k</span>, <span class='None'>False</span>: <span class='covered-line'>10.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L983'><span>983:13</span></a></span>) to (<span class='line-number'><a href='#L983'><span>983:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (983:13)
     Condition C2 --> (983:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>          if (Src2-&gt;getReg().isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L984' href='#L984'><span>984:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.8k</span>, <span class='None'>False</span>: <span class='covered-line'>569</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='covered-line'><pre>10.8k</pre></td><td class='code'><pre>            MRI-&gt;setRegAllocationHint(Src2-&gt;getReg(), 0, VCCReg);</pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>          Next = true;</pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='covered-line'><pre>79.3k</pre></td><td class='code'><pre>        if (Next)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L989' href='#L989'><span>989:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.8k</span>, <span class='None'>False</span>: <span class='covered-line'>48.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='covered-line'><pre>79.3k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Pre-GFX10, shrinking VOP3 instructions pre-RA gave us the chance to</pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // fold an immediate into the shrunk instruction as a literal operand. In</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // GFX10 VOP3 instructions can take a literal operand anyway, so there is</pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // no advantage to doing this.</pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='covered-line'><pre>239k</pre></td><td class='code'><pre>      if (ST-&gt;hasVOP3Literal() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L997' href='#L997'><span>997:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72.5k</span>, <span class='None'>False</span>: <span class='covered-line'>167k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='covered-line'><pre>239k</pre></td><td class='code'><pre>          !MF.getProperties().hasProperty(</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L998' href='#L998'><span>998:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.7k</span>, <span class='None'>False</span>: <span class='covered-line'>42.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='covered-line'><pre>72.5k</pre></td><td class='code'><pre>              MachineFunctionProperties::Property::NoVRegs))</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L997'><span>997:11</span></a></span>) to (<span class='line-number'><a href='#L997'><span>999:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (997:11)
     Condition C2 --> (998:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='covered-line'><pre>29.7k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>      if (ST-&gt;hasTrue16BitInsts() &amp;&amp; <div class='tooltip'>AMDGPU::isTrue16Inst(MI.getOpcode())<span class='tooltip-content'>25.6k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1002' href='#L1002'><span>1002:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.6k</span>, <span class='None'>False</span>: <span class='covered-line'>184k</span>]
  Branch (<span class='line-number'><a name='L1002' href='#L1002'><span>1002:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.07k</span>, <span class='None'>False</span>: <span class='covered-line'>23.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>          <div class='tooltip'>!shouldShrinkTrue16(MI)<span class='tooltip-content'>2.07k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1003' href='#L1003'><span>1003:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.07k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1002'><span>1002:11</span></a></span>) to (<span class='line-number'><a href='#L1002'><span>1003:34</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1002:11)
     Condition C2 --> (1002:38)
     Condition C3 --> (1003:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We can shrink this instruction</pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Shrinking &quot; &lt;&lt; MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>133</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>133</span>, <span class='None'>False</span>: <span class='covered-line'>209k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>133</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>      MachineInstr *Inst32 = TII-&gt;buildShrunkInst(MI, Op32);</pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>      ++NumInstructionsShrunk;</pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Copy extra operands not present in the instruction definition.</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>      copyExtraImplicitOps(*Inst32, MI);</pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Copy deadness from the old explicit vcc def to the new implicit def.</pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>      if (SDst &amp;&amp; <div class='tooltip'>SDst-&gt;isDead()<span class='tooltip-content'>48.5k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1016' href='#L1016'><span>1016:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48.5k</span>, <span class='None'>False</span>: <span class='covered-line'>161k</span>]
  Branch (<span class='line-number'><a name='L1016' href='#L1016'><span>1016:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.8k</span>, <span class='None'>False</span>: <span class='covered-line'>31.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1016'><span>1016:11</span></a></span>) to (<span class='line-number'><a href='#L1016'><span>1016:33</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1016:11)
     Condition C2 --> (1016:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='covered-line'><pre>16.8k</pre></td><td class='code'><pre>        Inst32-&gt;findRegisterDefOperand(VCCReg, /*TRI=*/nullptr)-&gt;setIsDead();</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>      foldImmediates(*Inst32);</pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;e32 MI = &quot; &lt;&lt; *Inst32 &lt;&lt; &apos;\n&apos;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>133</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>133</span>, <span class='None'>False</span>: <span class='covered-line'>209k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>133</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='covered-line'><pre>187k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>