// Seed: 2149792498
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5, id_6;
endmodule
module module_1 ();
  uwire id_1;
  integer id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1
  );
  logic [7:0] id_4;
  logic [7:0] id_5;
  supply0 id_6, id_7;
  assign id_2 = 1;
  always
    if (1) begin : LABEL_0
      if (-1'b0) id_2 = -1 - 1;
      id_1 = 1;
      id_4[-1'b0][1] <= -1 - 1;
    end
  assign id_3 = id_5[1 :-1];
  id_8(
      id_2, ~"" - id_6
  );
endmodule
