// Generated by CIRCT firtool-1.133.0
module DualPortRAM(	// AgileHWProject/src/DualPortRAM.scala:6:7
  input         clock,	// AgileHWProject/src/DualPortRAM.scala:6:7
                io_Write_valid,	// AgileHWProject/src/DualPortRAM.scala:10:14
  input  [10:0] io_Write_bits_addr,	// AgileHWProject/src/DualPortRAM.scala:10:14
  input  [11:0] io_Write_bits_data,	// AgileHWProject/src/DualPortRAM.scala:10:14
  input  [10:0] io_Read_addr,	// AgileHWProject/src/DualPortRAM.scala:10:14
  output [11:0] io_Read_data	// AgileHWProject/src/DualPortRAM.scala:10:14
);

  mem_1028x12 mem_ext (	// AgileHWProject/src/DualPortRAM.scala:15:24
    .R0_addr (io_Read_addr),
    .R0_en   (1'h1),	// AgileHWProject/src/DualPortRAM.scala:6:7
    .R0_clk  (clock),
    .R0_data (io_Read_data),
    .W0_addr (io_Write_bits_addr),
    .W0_en   (io_Write_valid),
    .W0_clk  (clock),
    .W0_data (io_Write_bits_data)
  );	// AgileHWProject/src/DualPortRAM.scala:15:24
endmodule

