// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module makePatches_ShadowQuilt_fromEdges_add_patch6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        n_patches,
        n_patches_ap_vld,
        n_patches_read,
        patches_superpoints_address0,
        patches_superpoints_ce0,
        patches_superpoints_we0,
        patches_superpoints_d0,
        patches_superpoints_q0,
        patches_parameters_address0,
        patches_parameters_ce0,
        patches_parameters_we0,
        patches_parameters_d0,
        patches_parameters_q0,
        wp_superpoints_address0,
        wp_superpoints_ce0,
        wp_superpoints_q0,
        wp_parameters_address0,
        wp_parameters_ce0,
        wp_parameters_q0
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_pp1_stage0 = 15'd64;
parameter    ap_ST_fsm_state9 = 15'd128;
parameter    ap_ST_fsm_pp2_stage0 = 15'd256;
parameter    ap_ST_fsm_state12 = 15'd512;
parameter    ap_ST_fsm_state13 = 15'd1024;
parameter    ap_ST_fsm_pp3_stage0 = 15'd2048;
parameter    ap_ST_fsm_state16 = 15'd4096;
parameter    ap_ST_fsm_pp4_stage0 = 15'd8192;
parameter    ap_ST_fsm_state19 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] n_patches;
output   n_patches_ap_vld;
input  [31:0] n_patches_read;
output  [14:0] patches_superpoints_address0;
output   patches_superpoints_ce0;
output   patches_superpoints_we0;
output  [63:0] patches_superpoints_d0;
input  [63:0] patches_superpoints_q0;
output  [11:0] patches_parameters_address0;
output   patches_parameters_ce0;
output   patches_parameters_we0;
output  [63:0] patches_parameters_d0;
input  [63:0] patches_parameters_q0;
output  [9:0] wp_superpoints_address0;
output   wp_superpoints_ce0;
input  [63:0] wp_superpoints_q0;
output  [6:0] wp_parameters_address0;
output   wp_parameters_ce0;
input  [63:0] wp_parameters_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] n_patches;
reg n_patches_ap_vld;
reg[14:0] patches_superpoints_address0;
reg patches_superpoints_ce0;
reg patches_superpoints_we0;
reg[11:0] patches_parameters_address0;
reg patches_parameters_ce0;
reg patches_parameters_we0;
reg[9:0] wp_superpoints_address0;
reg wp_superpoints_ce0;
reg[6:0] wp_parameters_address0;
reg wp_parameters_ce0;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] indvar_flatten105_reg_333;
reg   [2:0] a_5_reg_344;
reg   [7:0] indvar_flatten81_reg_355;
reg   [1:0] b_7_reg_366;
reg   [6:0] indvar_flatten67_reg_377;
reg   [4:0] c_7_reg_388;
reg   [1:0] d_4_reg_399;
reg   [6:0] indvar_flatten127_reg_410;
reg   [2:0] a_6_reg_421;
reg   [5:0] indvar_flatten113_reg_432;
reg   [2:0] b_8_reg_443;
reg   [2:0] c_8_reg_454;
reg   [9:0] indvar_flatten37_reg_465;
reg   [2:0] a_reg_476;
reg   [7:0] indvar_flatten13_reg_487;
reg   [1:0] b_reg_498;
reg   [6:0] indvar_flatten_reg_509;
reg   [4:0] c_reg_520;
reg   [1:0] d_reg_531;
reg   [6:0] indvar_flatten59_reg_542;
reg   [2:0] a_4_reg_553;
reg   [5:0] indvar_flatten45_reg_564;
reg   [2:0] b_6_reg_575;
reg   [2:0] c_6_reg_586;
wire   [0:0] icmp_ln292_fu_607_p2;
reg   [0:0] icmp_ln292_reg_1925;
wire   [4:0] sub_fu_613_p2;
reg   [4:0] sub_reg_1929;
wire   [31:0] add_ln332_cast_fu_676_p1;
reg   [31:0] add_ln332_cast_reg_1940;
wire    ap_CS_fsm_state2;
wire   [31:0] empty_122_fu_680_p1;
reg   [31:0] empty_122_reg_1945;
wire   [0:0] icmp_ln330_fu_684_p2;
reg   [0:0] icmp_ln330_reg_1950;
wire   [0:0] icmp_ln330_1_fu_694_p2;
reg   [0:0] icmp_ln330_1_reg_1954;
wire    ap_CS_fsm_state3;
wire   [30:0] add_ln330_fu_699_p2;
reg   [30:0] add_ln330_reg_1958;
wire   [14:0] add_ln332_2_fu_734_p2;
reg   [14:0] add_ln332_2_reg_1963;
wire   [9:0] add_ln332_4_fu_775_p2;
reg   [9:0] add_ln332_4_reg_1973;
wire    ap_CS_fsm_state4;
wire   [0:0] grp_fu_597_p2;
reg   [0:0] icmp_ln332_reg_1993;
wire   [0:0] icmp_ln343_fu_821_p2;
reg   [0:0] icmp_ln343_reg_2000;
wire    ap_CS_fsm_state6;
wire   [34:0] add_ln353_fu_841_p2;
reg   [34:0] add_ln353_reg_2004;
wire   [9:0] add_ln345_1_fu_847_p2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state7_pp1_stage0_iter0;
wire    ap_block_state8_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln345_fu_853_p2;
reg   [0:0] icmp_ln345_reg_2015;
wire   [2:0] select_ln345_1_fu_879_p3;
reg   [2:0] select_ln345_1_reg_2019;
wire   [1:0] select_ln347_1_fu_994_p3;
reg   [1:0] select_ln347_1_reg_2024;
wire   [4:0] select_ln349_1_fu_1086_p3;
reg   [4:0] select_ln349_1_reg_2029;
wire   [14:0] add_ln353_6_fu_1162_p2;
reg   [14:0] add_ln353_6_reg_2034;
wire   [1:0] add_ln351_fu_1179_p2;
wire   [6:0] select_ln349_2_fu_1191_p3;
wire   [7:0] select_ln347_2_fu_1205_p3;
wire   [6:0] add_ln359_1_fu_1217_p2;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state10_pp2_stage0_iter0;
wire    ap_block_state11_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln359_fu_1223_p2;
reg   [0:0] icmp_ln359_reg_2064;
wire   [2:0] select_ln359_1_fu_1249_p3;
reg   [2:0] select_ln359_1_reg_2068;
wire   [2:0] select_ln361_fu_1299_p3;
reg   [2:0] select_ln361_reg_2074;
wire   [2:0] select_ln361_1_fu_1307_p3;
reg   [2:0] select_ln361_1_reg_2079;
wire   [2:0] add_ln363_fu_1366_p2;
wire   [5:0] select_ln361_2_fu_1378_p3;
wire   [9:0] add_ln295_1_fu_1465_p2;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_state14_pp3_stage0_iter0;
wire    ap_block_state15_pp3_stage0_iter1;
wire    ap_block_pp3_stage0_11001;
wire   [0:0] icmp_ln295_fu_1471_p2;
reg   [0:0] icmp_ln295_reg_2105;
wire   [2:0] select_ln295_1_fu_1497_p3;
reg   [2:0] select_ln295_1_reg_2109;
wire   [1:0] select_ln297_1_fu_1581_p3;
reg   [1:0] select_ln297_1_reg_2114;
wire   [4:0] select_ln299_1_fu_1655_p3;
reg   [4:0] select_ln299_1_reg_2119;
wire   [63:0] zext_ln303_5_fu_1705_p1;
reg   [63:0] zext_ln303_5_reg_2124;
wire   [1:0] add_ln301_fu_1710_p2;
wire   [6:0] select_ln299_2_fu_1722_p3;
wire   [7:0] select_ln297_2_fu_1736_p3;
wire   [6:0] add_ln309_1_fu_1744_p2;
wire    ap_CS_fsm_pp4_stage0;
reg    ap_enable_reg_pp4_iter0;
wire    ap_block_state17_pp4_stage0_iter0;
wire    ap_block_state18_pp4_stage0_iter1;
wire    ap_block_pp4_stage0_11001;
wire   [0:0] icmp_ln309_fu_1750_p2;
reg   [0:0] icmp_ln309_reg_2154;
wire   [2:0] select_ln309_1_fu_1776_p3;
reg   [2:0] select_ln309_1_reg_2158;
wire   [2:0] select_ln311_1_fu_1834_p3;
reg   [2:0] select_ln311_1_reg_2163;
wire   [63:0] zext_ln315_4_fu_1892_p1;
reg   [63:0] zext_ln315_4_reg_2168;
wire   [2:0] add_ln313_fu_1897_p2;
wire   [5:0] select_ln311_2_fu_1909_p3;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state7;
reg    ap_enable_reg_pp1_iter1;
wire    ap_CS_fsm_state9;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state10;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state14;
reg    ap_enable_reg_pp3_iter1;
wire    ap_CS_fsm_state16;
wire    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state17;
reg    ap_enable_reg_pp4_iter1;
reg   [30:0] i_reg_322;
wire    ap_CS_fsm_state5;
reg   [2:0] ap_phi_mux_a_5_phi_fu_348_p4;
wire    ap_block_pp1_stage0;
reg   [1:0] ap_phi_mux_b_7_phi_fu_370_p4;
reg   [4:0] ap_phi_mux_c_7_phi_fu_392_p4;
reg   [2:0] ap_phi_mux_a_6_phi_fu_425_p4;
wire    ap_block_pp2_stage0;
reg   [2:0] ap_phi_mux_b_8_phi_fu_447_p4;
reg   [2:0] ap_phi_mux_a_phi_fu_480_p4;
wire    ap_block_pp3_stage0;
reg   [1:0] ap_phi_mux_b_phi_fu_502_p4;
reg   [4:0] ap_phi_mux_c_phi_fu_524_p4;
reg   [2:0] ap_phi_mux_a_4_phi_fu_557_p4;
wire    ap_block_pp4_stage0;
reg   [2:0] ap_phi_mux_b_6_phi_fu_579_p4;
wire   [63:0] p_cast_fu_651_p1;
wire   [63:0] zext_ln332_2_fu_746_p1;
wire   [63:0] zext_ln332_3_fu_787_p1;
wire   [63:0] zext_ln333_fu_797_p1;
wire   [63:0] zext_ln333_1_fu_807_p1;
wire   [63:0] zext_ln353_13_fu_1174_p1;
wire   [63:0] zext_ln353_12_fu_1213_p1;
wire   [63:0] zext_ln365_7_fu_1361_p1;
wire   [63:0] zext_ln365_6_fu_1454_p1;
wire   [31:0] add_ln373_fu_1459_p2;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state19;
wire   [4:0] empty_fu_603_p1;
wire   [7:0] tmp_68_fu_627_p3;
wire   [11:0] tmp_s_fu_619_p3;
wire   [11:0] tmp_203_cast_fu_635_p1;
wire   [11:0] empty_120_fu_639_p2;
wire   [11:0] empty_121_fu_645_p2;
wire   [6:0] tmp_fu_659_p3;
wire   [7:0] zext_ln332_1_fu_666_p1;
wire   [7:0] zext_ln332_fu_656_p1;
wire   [7:0] add_ln332_fu_670_p2;
wire   [31:0] i_cast_fu_690_p1;
wire   [31:0] add_ln332_1_fu_705_p2;
wire   [7:0] trunc_ln332_fu_710_p1;
wire   [10:0] trunc_ln332_1_fu_722_p1;
wire   [14:0] p_shl11_cast_fu_714_p3;
wire   [14:0] p_shl12_cast_fu_726_p3;
wire   [14:0] add_ln332_3_fu_740_p2;
wire   [2:0] trunc_ln332_2_fu_751_p1;
wire   [5:0] trunc_ln332_3_fu_763_p1;
wire   [9:0] tmp_210_cast_fu_755_p3;
wire   [9:0] tmp_211_cast_fu_767_p3;
wire   [9:0] add_ln332_5_fu_781_p2;
wire   [14:0] add_ln333_fu_792_p2;
wire   [9:0] add_ln333_1_fu_802_p2;
wire   [26:0] tmp_109_fu_812_p4;
wire   [33:0] tmp_71_fu_830_p3;
wire   [34:0] zext_ln353_1_fu_837_p1;
wire   [34:0] zext_ln353_fu_827_p1;
wire   [0:0] icmp_ln347_fu_865_p2;
wire   [2:0] add_ln345_fu_859_p2;
wire   [34:0] zext_ln353_3_fu_891_p1;
wire   [34:0] add_ln353_1_fu_895_p2;
wire   [36:0] tmp_110_fu_904_p3;
wire   [57:0] zext_ln353_5_fu_912_p1;
wire   [57:0] zext_ln353_4_fu_900_p1;
wire   [4:0] tmp_72_fu_922_p3;
wire   [5:0] zext_ln353_6_fu_930_p1;
wire   [5:0] zext_ln353_2_fu_887_p1;
wire   [5:0] sub_ln353_1_fu_934_p2;
wire   [0:0] icmp_ln351_fu_950_p2;
wire   [0:0] xor_ln345_fu_944_p2;
wire   [0:0] icmp_ln349_fu_962_p2;
wire   [1:0] select_ln345_fu_871_p3;
wire   [0:0] and_ln345_1_fu_968_p2;
wire   [0:0] or_ln347_fu_980_p2;
wire   [1:0] add_ln347_fu_974_p2;
wire   [57:0] sub_ln353_fu_916_p2;
wire   [57:0] zext_ln353_8_fu_1006_p1;
wire   [57:0] add_ln353_2_fu_1010_p2;
wire  signed [6:0] sext_ln347_fu_940_p1;
wire   [6:0] zext_ln353_7_fu_1002_p1;
wire   [6:0] add_ln353_3_fu_1024_p2;
wire   [10:0] tmp_111_fu_1030_p3;
wire   [0:0] xor_ln347_fu_1042_p2;
wire   [0:0] and_ln345_fu_956_p2;
wire   [0:0] or_ln347_1_fu_1048_p2;
wire   [4:0] select_ln347_fu_986_p3;
wire   [0:0] and_ln347_fu_1054_p2;
wire   [0:0] or_ln349_fu_1066_p2;
wire   [0:0] or_ln349_1_fu_1072_p2;
wire   [4:0] add_ln349_fu_1060_p2;
wire   [61:0] tmp_219_cast_fu_1016_p3;
wire   [61:0] zext_ln353_9_fu_1094_p1;
wire   [61:0] add_ln353_4_fu_1098_p2;
wire   [12:0] trunc_ln353_1_fu_1108_p1;
wire   [14:0] p_shl15_cast_fu_1112_p3;
wire   [14:0] trunc_ln353_fu_1104_p1;
wire  signed [61:0] sext_ln349_fu_1038_p1;
wire   [61:0] add_ln353_5_fu_1126_p2;
wire   [7:0] trunc_ln353_3_fu_1136_p1;
wire   [9:0] p_shl14_cast_fu_1140_p3;
wire   [9:0] trunc_ln353_2_fu_1132_p1;
wire   [1:0] select_ln349_fu_1078_p3;
wire   [14:0] sub_ln353_2_fu_1120_p2;
wire   [14:0] zext_ln353_11_fu_1158_p1;
wire   [9:0] sub_ln353_3_fu_1148_p2;
wire   [9:0] zext_ln353_10_fu_1154_p1;
wire   [9:0] add_ln353_7_fu_1168_p2;
wire   [6:0] add_ln349_1_fu_1185_p2;
wire   [7:0] add_ln347_1_fu_1199_p2;
wire   [0:0] icmp_ln361_fu_1235_p2;
wire   [2:0] add_ln359_fu_1229_p2;
wire   [4:0] tmp_73_fu_1257_p3;
wire   [0:0] icmp_ln363_fu_1275_p2;
wire   [0:0] xor_ln359_fu_1269_p2;
wire   [2:0] select_ln359_fu_1241_p3;
wire   [0:0] and_ln359_fu_1281_p2;
wire   [0:0] or_ln361_fu_1293_p2;
wire   [2:0] add_ln361_fu_1287_p2;
wire   [5:0] zext_ln361_fu_1265_p1;
wire   [5:0] zext_ln365_2_fu_1315_p1;
wire   [5:0] add_ln365_2_fu_1319_p2;
wire   [3:0] trunc_ln365_2_fu_1325_p1;
wire   [6:0] p_shl18_cast_fu_1329_p3;
wire   [6:0] p_shl19_cast_fu_1337_p3;
wire   [6:0] sub_ln365_1_fu_1345_p2;
wire   [6:0] zext_ln365_4_fu_1351_p1;
wire   [6:0] add_ln365_4_fu_1355_p2;
wire   [5:0] add_ln361_1_fu_1372_p2;
wire   [34:0] zext_ln365_fu_1386_p1;
wire   [34:0] add_ln365_fu_1389_p2;
wire   [36:0] tmp_112_fu_1394_p3;
wire   [62:0] zext_ln365_1_fu_1402_p1;
wire   [62:0] zext_ln365_3_fu_1406_p1;
wire   [62:0] add_ln365_1_fu_1409_p2;
wire   [8:0] trunc_ln365_fu_1415_p1;
wire   [10:0] trunc_ln365_1_fu_1427_p1;
wire   [11:0] p_shl16_cast_fu_1419_p3;
wire   [11:0] p_shl17_cast_fu_1431_p3;
wire   [11:0] sub_ln365_fu_1439_p2;
wire   [11:0] zext_ln365_5_fu_1445_p1;
wire   [11:0] add_ln365_3_fu_1448_p2;
wire   [0:0] icmp_ln297_fu_1483_p2;
wire   [2:0] add_ln295_fu_1477_p2;
wire   [4:0] tmp_69_fu_1509_p3;
wire   [5:0] zext_ln303_1_fu_1517_p1;
wire   [5:0] zext_ln303_fu_1505_p1;
wire   [5:0] sub_ln303_fu_1521_p2;
wire   [0:0] icmp_ln301_fu_1537_p2;
wire   [0:0] xor_ln295_fu_1531_p2;
wire   [0:0] icmp_ln299_fu_1549_p2;
wire   [1:0] select_ln295_fu_1489_p3;
wire   [0:0] and_ln295_1_fu_1555_p2;
wire   [0:0] or_ln297_fu_1567_p2;
wire   [1:0] add_ln297_fu_1561_p2;
wire  signed [6:0] sext_ln297_fu_1527_p1;
wire   [6:0] zext_ln303_2_fu_1589_p1;
wire   [6:0] add_ln303_fu_1593_p2;
wire   [10:0] tmp_106_fu_1599_p3;
wire   [0:0] xor_ln297_fu_1611_p2;
wire   [0:0] and_ln295_fu_1543_p2;
wire   [0:0] or_ln297_1_fu_1617_p2;
wire   [4:0] select_ln297_fu_1573_p3;
wire   [0:0] and_ln297_fu_1623_p2;
wire   [0:0] or_ln299_fu_1635_p2;
wire   [0:0] or_ln299_1_fu_1641_p2;
wire   [4:0] add_ln299_fu_1629_p2;
wire  signed [61:0] sext_ln299_fu_1607_p1;
wire   [61:0] zext_ln303_3_fu_1663_p1;
wire   [61:0] add_ln303_1_fu_1667_p2;
wire   [12:0] trunc_ln303_1_fu_1677_p1;
wire   [14:0] p_shl_cast_fu_1681_p3;
wire   [14:0] trunc_ln303_fu_1673_p1;
wire   [1:0] select_ln299_fu_1647_p3;
wire   [14:0] sub_ln303_1_fu_1689_p2;
wire   [14:0] zext_ln303_4_fu_1695_p1;
wire   [14:0] add_ln303_2_fu_1699_p2;
wire   [6:0] add_ln299_1_fu_1716_p2;
wire   [7:0] add_ln297_1_fu_1730_p2;
wire   [0:0] icmp_ln311_fu_1762_p2;
wire   [2:0] add_ln309_fu_1756_p2;
wire   [4:0] tmp_70_fu_1784_p3;
wire   [0:0] icmp_ln313_fu_1802_p2;
wire   [0:0] xor_ln309_fu_1796_p2;
wire   [2:0] select_ln309_fu_1768_p3;
wire   [0:0] and_ln309_fu_1808_p2;
wire   [0:0] or_ln311_fu_1820_p2;
wire   [2:0] add_ln311_fu_1814_p2;
wire   [5:0] zext_ln311_fu_1792_p1;
wire   [5:0] zext_ln315_fu_1842_p1;
wire   [5:0] add_ln315_fu_1846_p2;
wire   [8:0] tmp_107_fu_1852_p3;
wire   [6:0] tmp_108_fu_1864_p3;
wire   [11:0] zext_ln315_1_fu_1860_p1;
wire   [11:0] zext_ln315_2_fu_1872_p1;
wire   [2:0] select_ln311_fu_1826_p3;
wire   [11:0] sub_ln315_fu_1876_p2;
wire   [11:0] zext_ln315_3_fu_1882_p1;
wire   [11:0] add_ln315_1_fu_1886_p2;
wire   [5:0] add_ln311_1_fu_1903_p2;
reg   [14:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state7) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln343_fu_821_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state7) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state7);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln343_fu_821_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state10) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state10) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state10);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp3_exit_iter0_state14) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln292_fu_607_p2 == 1'd1))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp3_exit_iter0_state14) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state14);
        end else if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln292_fu_607_p2 == 1'd1))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp4_exit_iter0_state17) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp4_exit_iter0_state17) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
            ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state17);
        end else if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp4_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        a_4_reg_553 <= 3'd0;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln309_reg_2154 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        a_4_reg_553 <= select_ln309_1_reg_2158;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln345_reg_2015 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        a_5_reg_344 <= select_ln345_1_reg_2019;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln343_fu_821_p2 == 1'd1))) begin
        a_5_reg_344 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        a_6_reg_421 <= 3'd0;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln359_reg_2064 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        a_6_reg_421 <= select_ln359_1_reg_2068;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln292_fu_607_p2 == 1'd1))) begin
        a_reg_476 <= 3'd0;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln295_reg_2105 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        a_reg_476 <= select_ln295_1_reg_2109;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_6_reg_575 <= 3'd0;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln309_reg_2154 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        b_6_reg_575 <= select_ln311_1_reg_2163;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln345_reg_2015 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        b_7_reg_366 <= select_ln347_1_reg_2024;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln343_fu_821_p2 == 1'd1))) begin
        b_7_reg_366 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        b_8_reg_443 <= 3'd0;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln359_reg_2064 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        b_8_reg_443 <= select_ln361_1_reg_2079;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln292_fu_607_p2 == 1'd1))) begin
        b_reg_498 <= 2'd0;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln295_reg_2105 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        b_reg_498 <= select_ln297_1_reg_2114;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        c_6_reg_586 <= 3'd0;
    end else if (((icmp_ln309_fu_1750_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        c_6_reg_586 <= add_ln313_fu_1897_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln345_reg_2015 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        c_7_reg_388 <= select_ln349_1_reg_2029;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln343_fu_821_p2 == 1'd1))) begin
        c_7_reg_388 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        c_8_reg_454 <= 3'd0;
    end else if (((icmp_ln359_fu_1223_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        c_8_reg_454 <= add_ln363_fu_1366_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln292_fu_607_p2 == 1'd1))) begin
        c_reg_520 <= 5'd0;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln295_reg_2105 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        c_reg_520 <= select_ln299_1_reg_2119;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln345_fu_853_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        d_4_reg_399 <= add_ln351_fu_1179_p2;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln343_fu_821_p2 == 1'd1))) begin
        d_4_reg_399 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln292_fu_607_p2 == 1'd1))) begin
        d_reg_531 <= 2'd0;
    end else if (((icmp_ln295_fu_1471_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        d_reg_531 <= add_ln301_fu_1710_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln330_fu_684_p2 == 1'd1))) begin
        i_reg_322 <= 31'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln332_reg_1993 == 1'd1) & (grp_fu_597_p2 == 1'd1) & (icmp_ln330_1_reg_1954 == 1'd1))) begin
        i_reg_322 <= add_ln330_reg_1958;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln345_fu_853_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        indvar_flatten105_reg_333 <= add_ln345_1_fu_847_p2;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln343_fu_821_p2 == 1'd1))) begin
        indvar_flatten105_reg_333 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        indvar_flatten113_reg_432 <= 6'd0;
    end else if (((icmp_ln359_fu_1223_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        indvar_flatten113_reg_432 <= select_ln361_2_fu_1378_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        indvar_flatten127_reg_410 <= 7'd0;
    end else if (((icmp_ln359_fu_1223_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        indvar_flatten127_reg_410 <= add_ln359_1_fu_1217_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln292_fu_607_p2 == 1'd1))) begin
        indvar_flatten13_reg_487 <= 8'd0;
    end else if (((icmp_ln295_fu_1471_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        indvar_flatten13_reg_487 <= select_ln297_2_fu_1736_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln292_fu_607_p2 == 1'd1))) begin
        indvar_flatten37_reg_465 <= 10'd0;
    end else if (((icmp_ln295_fu_1471_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        indvar_flatten37_reg_465 <= add_ln295_1_fu_1465_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        indvar_flatten45_reg_564 <= 6'd0;
    end else if (((icmp_ln309_fu_1750_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        indvar_flatten45_reg_564 <= select_ln311_2_fu_1909_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        indvar_flatten59_reg_542 <= 7'd0;
    end else if (((icmp_ln309_fu_1750_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        indvar_flatten59_reg_542 <= add_ln309_1_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln345_fu_853_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        indvar_flatten67_reg_377 <= select_ln349_2_fu_1191_p3;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln343_fu_821_p2 == 1'd1))) begin
        indvar_flatten67_reg_377 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln345_fu_853_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        indvar_flatten81_reg_355 <= select_ln347_2_fu_1205_p3;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln343_fu_821_p2 == 1'd1))) begin
        indvar_flatten81_reg_355 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln292_fu_607_p2 == 1'd1))) begin
        indvar_flatten_reg_509 <= 7'd0;
    end else if (((icmp_ln295_fu_1471_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        indvar_flatten_reg_509 <= select_ln299_2_fu_1722_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln330_reg_1958 <= add_ln330_fu_699_p2;
        icmp_ln330_1_reg_1954 <= icmp_ln330_1_fu_694_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln330_1_fu_694_p2 == 1'd1))) begin
        add_ln332_2_reg_1963[14 : 4] <= add_ln332_2_fu_734_p2[14 : 4];
        add_ln332_4_reg_1973[9 : 4] <= add_ln332_4_fu_775_p2[9 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln332_cast_reg_1940[7 : 0] <= add_ln332_cast_fu_676_p1[7 : 0];
        empty_122_reg_1945 <= empty_122_fu_680_p1;
        icmp_ln330_reg_1950 <= icmp_ln330_fu_684_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln345_fu_853_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln353_6_reg_2034 <= add_ln353_6_fu_1162_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln343_fu_821_p2 == 1'd1))) begin
        add_ln353_reg_2004 <= add_ln353_fu_841_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln292_reg_1925 <= icmp_ln292_fu_607_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        icmp_ln295_reg_2105 <= icmp_ln295_fu_1471_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        icmp_ln309_reg_2154 <= icmp_ln309_fu_1750_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln330_1_reg_1954 == 1'd1))) begin
        icmp_ln332_reg_1993 <= grp_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        icmp_ln343_reg_2000 <= icmp_ln343_fu_821_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln345_reg_2015 <= icmp_ln345_fu_853_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln359_reg_2064 <= icmp_ln359_fu_1223_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln295_fu_1471_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        select_ln295_1_reg_2109 <= select_ln295_1_fu_1497_p3;
        select_ln297_1_reg_2114 <= select_ln297_1_fu_1581_p3;
        select_ln299_1_reg_2119 <= select_ln299_1_fu_1655_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln309_fu_1750_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        select_ln309_1_reg_2158 <= select_ln309_1_fu_1776_p3;
        select_ln311_1_reg_2163 <= select_ln311_1_fu_1834_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln345_fu_853_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        select_ln345_1_reg_2019 <= select_ln345_1_fu_879_p3;
        select_ln347_1_reg_2024 <= select_ln347_1_fu_994_p3;
        select_ln349_1_reg_2029 <= select_ln349_1_fu_1086_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln359_fu_1223_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        select_ln359_1_reg_2068 <= select_ln359_1_fu_1249_p3;
        select_ln361_1_reg_2079 <= select_ln361_1_fu_1307_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln359_fu_1223_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        select_ln361_reg_2074 <= select_ln361_fu_1299_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (icmp_ln292_fu_607_p2 == 1'd0))) begin
        sub_reg_1929 <= sub_fu_613_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln295_fu_1471_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        zext_ln303_5_reg_2124[14 : 0] <= zext_ln303_5_fu_1705_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln309_fu_1750_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        zext_ln315_4_reg_2168[11 : 0] <= zext_ln315_4_fu_1892_p1[11 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln345_fu_853_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state7 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state7 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln359_fu_1223_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state10 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state10 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln295_fu_1471_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state14 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state14 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln309_fu_1750_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state17 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state17 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln309_reg_2154 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_a_4_phi_fu_557_p4 = select_ln309_1_reg_2158;
    end else begin
        ap_phi_mux_a_4_phi_fu_557_p4 = a_4_reg_553;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln345_reg_2015 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_a_5_phi_fu_348_p4 = select_ln345_1_reg_2019;
    end else begin
        ap_phi_mux_a_5_phi_fu_348_p4 = a_5_reg_344;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln359_reg_2064 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_a_6_phi_fu_425_p4 = select_ln359_1_reg_2068;
    end else begin
        ap_phi_mux_a_6_phi_fu_425_p4 = a_6_reg_421;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln295_reg_2105 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_a_phi_fu_480_p4 = select_ln295_1_reg_2109;
    end else begin
        ap_phi_mux_a_phi_fu_480_p4 = a_reg_476;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln309_reg_2154 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_b_6_phi_fu_579_p4 = select_ln311_1_reg_2163;
    end else begin
        ap_phi_mux_b_6_phi_fu_579_p4 = b_6_reg_575;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln345_reg_2015 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_b_7_phi_fu_370_p4 = select_ln347_1_reg_2024;
    end else begin
        ap_phi_mux_b_7_phi_fu_370_p4 = b_7_reg_366;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln359_reg_2064 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_b_8_phi_fu_447_p4 = select_ln361_1_reg_2079;
    end else begin
        ap_phi_mux_b_8_phi_fu_447_p4 = b_8_reg_443;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln295_reg_2105 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_b_phi_fu_502_p4 = select_ln297_1_reg_2114;
    end else begin
        ap_phi_mux_b_phi_fu_502_p4 = b_reg_498;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln345_reg_2015 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_c_7_phi_fu_392_p4 = select_ln349_1_reg_2029;
    end else begin
        ap_phi_mux_c_7_phi_fu_392_p4 = c_7_reg_388;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln295_reg_2105 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_c_phi_fu_524_p4 = select_ln299_1_reg_2119;
    end else begin
        ap_phi_mux_c_phi_fu_524_p4 = c_reg_520;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        n_patches = 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln343_reg_2000 == 1'd1) & (icmp_ln330_1_reg_1954 == 1'd1) & (icmp_ln330_reg_1950 == 1'd1) & (icmp_ln292_reg_1925 == 1'd0))) begin
        n_patches = add_ln373_fu_1459_p2;
    end else begin
        n_patches = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln343_reg_2000 == 1'd1) & (icmp_ln330_1_reg_1954 == 1'd1) & (icmp_ln330_reg_1950 == 1'd1) & (icmp_ln292_reg_1925 == 1'd0)))) begin
        n_patches_ap_vld = 1'b1;
    end else begin
        n_patches_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        patches_parameters_address0 = zext_ln315_4_reg_2168;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        patches_parameters_address0 = zext_ln365_6_fu_1454_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_address0 = p_cast_fu_651_p1;
    end else begin
        patches_parameters_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_ce0 = 1'b1;
    end else begin
        patches_parameters_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln309_reg_2154 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln359_reg_2064 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        patches_parameters_we0 = 1'b1;
    end else begin
        patches_parameters_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        patches_superpoints_address0 = zext_ln303_5_reg_2124;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        patches_superpoints_address0 = zext_ln353_12_fu_1213_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_address0 = zext_ln333_fu_797_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        patches_superpoints_address0 = zext_ln332_2_fu_746_p1;
    end else begin
        patches_superpoints_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        patches_superpoints_ce0 = 1'b1;
    end else begin
        patches_superpoints_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln295_reg_2105 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln345_reg_2015 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        patches_superpoints_we0 = 1'b1;
    end else begin
        patches_superpoints_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        wp_parameters_address0 = zext_ln315_4_fu_1892_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        wp_parameters_address0 = zext_ln365_7_fu_1361_p1;
    end else begin
        wp_parameters_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        wp_parameters_ce0 = 1'b1;
    end else begin
        wp_parameters_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0))) begin
        wp_superpoints_address0 = zext_ln303_5_fu_1705_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        wp_superpoints_address0 = zext_ln353_13_fu_1174_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        wp_superpoints_address0 = zext_ln333_1_fu_807_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        wp_superpoints_address0 = zext_ln332_3_fu_787_p1;
    end else begin
        wp_superpoints_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        wp_superpoints_ce0 = 1'b1;
    end else begin
        wp_superpoints_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln292_fu_607_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln292_fu_607_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln330_fu_684_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln332_reg_1993 == 1'd1) & (grp_fu_597_p2 == 1'd1) & (icmp_ln330_1_reg_1954 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln330_1_reg_1954 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln343_fu_821_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((icmp_ln345_fu_853_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((icmp_ln345_fu_853_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((icmp_ln359_fu_1223_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((icmp_ln359_fu_1223_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((icmp_ln295_fu_1471_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((icmp_ln295_fu_1471_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if (~((icmp_ln309_fu_1750_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if (((icmp_ln309_fu_1750_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln295_1_fu_1465_p2 = (indvar_flatten37_reg_465 + 10'd1);

assign add_ln295_fu_1477_p2 = (ap_phi_mux_a_phi_fu_480_p4 + 3'd1);

assign add_ln297_1_fu_1730_p2 = (indvar_flatten13_reg_487 + 8'd1);

assign add_ln297_fu_1561_p2 = (select_ln295_fu_1489_p3 + 2'd1);

assign add_ln299_1_fu_1716_p2 = (indvar_flatten_reg_509 + 7'd1);

assign add_ln299_fu_1629_p2 = (select_ln297_fu_1573_p3 + 5'd1);

assign add_ln301_fu_1710_p2 = (select_ln299_fu_1647_p3 + 2'd1);

assign add_ln303_1_fu_1667_p2 = ($signed(sext_ln299_fu_1607_p1) + $signed(zext_ln303_3_fu_1663_p1));

assign add_ln303_2_fu_1699_p2 = (sub_ln303_1_fu_1689_p2 + zext_ln303_4_fu_1695_p1);

assign add_ln303_fu_1593_p2 = ($signed(sext_ln297_fu_1527_p1) + $signed(zext_ln303_2_fu_1589_p1));

assign add_ln309_1_fu_1744_p2 = (indvar_flatten59_reg_542 + 7'd1);

assign add_ln309_fu_1756_p2 = (ap_phi_mux_a_4_phi_fu_557_p4 + 3'd1);

assign add_ln311_1_fu_1903_p2 = (indvar_flatten45_reg_564 + 6'd1);

assign add_ln311_fu_1814_p2 = (select_ln309_fu_1768_p3 + 3'd1);

assign add_ln313_fu_1897_p2 = (select_ln311_fu_1826_p3 + 3'd1);

assign add_ln315_1_fu_1886_p2 = (sub_ln315_fu_1876_p2 + zext_ln315_3_fu_1882_p1);

assign add_ln315_fu_1846_p2 = (zext_ln311_fu_1792_p1 + zext_ln315_fu_1842_p1);

assign add_ln330_fu_699_p2 = (i_reg_322 + 31'd1);

assign add_ln332_1_fu_705_p2 = (add_ln332_cast_reg_1940 + i_cast_fu_690_p1);

assign add_ln332_2_fu_734_p2 = (p_shl11_cast_fu_714_p3 + p_shl12_cast_fu_726_p3);

assign add_ln332_3_fu_740_p2 = (add_ln332_2_fu_734_p2 + 15'd99);

assign add_ln332_4_fu_775_p2 = (tmp_210_cast_fu_755_p3 + tmp_211_cast_fu_767_p3);

assign add_ln332_5_fu_781_p2 = (add_ln332_4_fu_775_p2 + 10'd99);

assign add_ln332_cast_fu_676_p1 = add_ln332_fu_670_p2;

assign add_ln332_fu_670_p2 = (zext_ln332_1_fu_666_p1 + zext_ln332_fu_656_p1);

assign add_ln333_1_fu_802_p2 = (add_ln332_4_reg_1973 + 10'd102);

assign add_ln333_fu_792_p2 = (add_ln332_2_reg_1963 + 15'd102);

assign add_ln345_1_fu_847_p2 = (indvar_flatten105_reg_333 + 10'd1);

assign add_ln345_fu_859_p2 = (ap_phi_mux_a_5_phi_fu_348_p4 + 3'd1);

assign add_ln347_1_fu_1199_p2 = (indvar_flatten81_reg_355 + 8'd1);

assign add_ln347_fu_974_p2 = (select_ln345_fu_871_p3 + 2'd1);

assign add_ln349_1_fu_1185_p2 = (indvar_flatten67_reg_377 + 7'd1);

assign add_ln349_fu_1060_p2 = (select_ln347_fu_986_p3 + 5'd1);

assign add_ln351_fu_1179_p2 = (select_ln349_fu_1078_p3 + 2'd1);

assign add_ln353_1_fu_895_p2 = (add_ln353_reg_2004 + zext_ln353_3_fu_891_p1);

assign add_ln353_2_fu_1010_p2 = (sub_ln353_fu_916_p2 + zext_ln353_8_fu_1006_p1);

assign add_ln353_3_fu_1024_p2 = ($signed(sext_ln347_fu_940_p1) + $signed(zext_ln353_7_fu_1002_p1));

assign add_ln353_4_fu_1098_p2 = (tmp_219_cast_fu_1016_p3 + zext_ln353_9_fu_1094_p1);

assign add_ln353_5_fu_1126_p2 = ($signed(sext_ln349_fu_1038_p1) + $signed(zext_ln353_9_fu_1094_p1));

assign add_ln353_6_fu_1162_p2 = (sub_ln353_2_fu_1120_p2 + zext_ln353_11_fu_1158_p1);

assign add_ln353_7_fu_1168_p2 = (sub_ln353_3_fu_1148_p2 + zext_ln353_10_fu_1154_p1);

assign add_ln353_fu_841_p2 = (zext_ln353_1_fu_837_p1 + zext_ln353_fu_827_p1);

assign add_ln359_1_fu_1217_p2 = (indvar_flatten127_reg_410 + 7'd1);

assign add_ln359_fu_1229_p2 = (ap_phi_mux_a_6_phi_fu_425_p4 + 3'd1);

assign add_ln361_1_fu_1372_p2 = (indvar_flatten113_reg_432 + 6'd1);

assign add_ln361_fu_1287_p2 = (select_ln359_fu_1241_p3 + 3'd1);

assign add_ln363_fu_1366_p2 = (select_ln361_fu_1299_p3 + 3'd1);

assign add_ln365_1_fu_1409_p2 = (zext_ln365_1_fu_1402_p1 + zext_ln365_3_fu_1406_p1);

assign add_ln365_2_fu_1319_p2 = (zext_ln361_fu_1265_p1 + zext_ln365_2_fu_1315_p1);

assign add_ln365_3_fu_1448_p2 = (sub_ln365_fu_1439_p2 + zext_ln365_5_fu_1445_p1);

assign add_ln365_4_fu_1355_p2 = (sub_ln365_1_fu_1345_p2 + zext_ln365_4_fu_1351_p1);

assign add_ln365_fu_1389_p2 = (add_ln353_reg_2004 + zext_ln365_fu_1386_p1);

assign add_ln373_fu_1459_p2 = (n_patches_read + 32'd1);

assign and_ln295_1_fu_1555_p2 = (xor_ln295_fu_1531_p2 & icmp_ln299_fu_1549_p2);

assign and_ln295_fu_1543_p2 = (xor_ln295_fu_1531_p2 & icmp_ln301_fu_1537_p2);

assign and_ln297_fu_1623_p2 = (or_ln297_1_fu_1617_p2 & and_ln295_fu_1543_p2);

assign and_ln309_fu_1808_p2 = (xor_ln309_fu_1796_p2 & icmp_ln313_fu_1802_p2);

assign and_ln345_1_fu_968_p2 = (xor_ln345_fu_944_p2 & icmp_ln349_fu_962_p2);

assign and_ln345_fu_956_p2 = (xor_ln345_fu_944_p2 & icmp_ln351_fu_950_p2);

assign and_ln347_fu_1054_p2 = (or_ln347_1_fu_1048_p2 & and_ln345_fu_956_p2);

assign and_ln359_fu_1281_p2 = (xor_ln359_fu_1269_p2 & icmp_ln363_fu_1275_p2);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign empty_120_fu_639_p2 = (tmp_s_fu_619_p3 - tmp_203_cast_fu_635_p1);

assign empty_121_fu_645_p2 = (empty_120_fu_639_p2 + 12'd102);

assign empty_122_fu_680_p1 = patches_parameters_q0[31:0];

assign empty_fu_603_p1 = n_patches_read[4:0];

assign grp_fu_597_p2 = ((patches_superpoints_q0 == wp_superpoints_q0) ? 1'b1 : 1'b0);

assign i_cast_fu_690_p1 = i_reg_322;

assign icmp_ln292_fu_607_p2 = ((n_patches_read == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln295_fu_1471_p2 = ((indvar_flatten37_reg_465 == 10'd720) ? 1'b1 : 1'b0);

assign icmp_ln297_fu_1483_p2 = ((indvar_flatten13_reg_487 == 8'd144) ? 1'b1 : 1'b0);

assign icmp_ln299_fu_1549_p2 = ((indvar_flatten_reg_509 == 7'd48) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_1537_p2 = ((d_reg_531 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln309_fu_1750_p2 = ((indvar_flatten59_reg_542 == 7'd120) ? 1'b1 : 1'b0);

assign icmp_ln311_fu_1762_p2 = ((indvar_flatten45_reg_564 == 6'd24) ? 1'b1 : 1'b0);

assign icmp_ln313_fu_1802_p2 = ((c_6_reg_586 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln330_1_fu_694_p2 = (($signed(i_cast_fu_690_p1) < $signed(empty_122_reg_1945)) ? 1'b1 : 1'b0);

assign icmp_ln330_fu_684_p2 = (($signed(empty_122_fu_680_p1) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln343_fu_821_p2 = (($signed(tmp_109_fu_812_p4) < $signed(27'd1)) ? 1'b1 : 1'b0);

assign icmp_ln345_fu_853_p2 = ((indvar_flatten105_reg_333 == 10'd720) ? 1'b1 : 1'b0);

assign icmp_ln347_fu_865_p2 = ((indvar_flatten81_reg_355 == 8'd144) ? 1'b1 : 1'b0);

assign icmp_ln349_fu_962_p2 = ((indvar_flatten67_reg_377 == 7'd48) ? 1'b1 : 1'b0);

assign icmp_ln351_fu_950_p2 = ((d_4_reg_399 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln359_fu_1223_p2 = ((indvar_flatten127_reg_410 == 7'd120) ? 1'b1 : 1'b0);

assign icmp_ln361_fu_1235_p2 = ((indvar_flatten113_reg_432 == 6'd24) ? 1'b1 : 1'b0);

assign icmp_ln363_fu_1275_p2 = ((c_8_reg_454 == 3'd6) ? 1'b1 : 1'b0);

assign or_ln297_1_fu_1617_p2 = (xor_ln297_fu_1611_p2 | icmp_ln297_fu_1483_p2);

assign or_ln297_fu_1567_p2 = (icmp_ln297_fu_1483_p2 | and_ln295_1_fu_1555_p2);

assign or_ln299_1_fu_1641_p2 = (or_ln299_fu_1635_p2 | icmp_ln297_fu_1483_p2);

assign or_ln299_fu_1635_p2 = (and_ln297_fu_1623_p2 | and_ln295_1_fu_1555_p2);

assign or_ln311_fu_1820_p2 = (icmp_ln311_fu_1762_p2 | and_ln309_fu_1808_p2);

assign or_ln347_1_fu_1048_p2 = (xor_ln347_fu_1042_p2 | icmp_ln347_fu_865_p2);

assign or_ln347_fu_980_p2 = (icmp_ln347_fu_865_p2 | and_ln345_1_fu_968_p2);

assign or_ln349_1_fu_1072_p2 = (or_ln349_fu_1066_p2 | icmp_ln347_fu_865_p2);

assign or_ln349_fu_1066_p2 = (and_ln347_fu_1054_p2 | and_ln345_1_fu_968_p2);

assign or_ln361_fu_1293_p2 = (icmp_ln361_fu_1235_p2 | and_ln359_fu_1281_p2);

assign p_cast_fu_651_p1 = empty_121_fu_645_p2;

assign p_shl11_cast_fu_714_p3 = {{trunc_ln332_fu_710_p1}, {7'd0}};

assign p_shl12_cast_fu_726_p3 = {{trunc_ln332_1_fu_722_p1}, {4'd0}};

assign p_shl14_cast_fu_1140_p3 = {{trunc_ln353_3_fu_1136_p1}, {2'd0}};

assign p_shl15_cast_fu_1112_p3 = {{trunc_ln353_1_fu_1108_p1}, {2'd0}};

assign p_shl16_cast_fu_1419_p3 = {{trunc_ln365_fu_1415_p1}, {3'd0}};

assign p_shl17_cast_fu_1431_p3 = {{trunc_ln365_1_fu_1427_p1}, {1'd0}};

assign p_shl18_cast_fu_1329_p3 = {{trunc_ln365_2_fu_1325_p1}, {3'd0}};

assign p_shl19_cast_fu_1337_p3 = {{add_ln365_2_fu_1319_p2}, {1'd0}};

assign p_shl_cast_fu_1681_p3 = {{trunc_ln303_1_fu_1677_p1}, {2'd0}};

assign patches_parameters_d0 = wp_parameters_q0;

assign patches_superpoints_d0 = wp_superpoints_q0;

assign select_ln295_1_fu_1497_p3 = ((icmp_ln297_fu_1483_p2[0:0] == 1'b1) ? add_ln295_fu_1477_p2 : ap_phi_mux_a_phi_fu_480_p4);

assign select_ln295_fu_1489_p3 = ((icmp_ln297_fu_1483_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_b_phi_fu_502_p4);

assign select_ln297_1_fu_1581_p3 = ((and_ln295_1_fu_1555_p2[0:0] == 1'b1) ? add_ln297_fu_1561_p2 : select_ln295_fu_1489_p3);

assign select_ln297_2_fu_1736_p3 = ((icmp_ln297_fu_1483_p2[0:0] == 1'b1) ? 8'd1 : add_ln297_1_fu_1730_p2);

assign select_ln297_fu_1573_p3 = ((or_ln297_fu_1567_p2[0:0] == 1'b1) ? 5'd0 : ap_phi_mux_c_phi_fu_524_p4);

assign select_ln299_1_fu_1655_p3 = ((and_ln297_fu_1623_p2[0:0] == 1'b1) ? add_ln299_fu_1629_p2 : select_ln297_fu_1573_p3);

assign select_ln299_2_fu_1722_p3 = ((or_ln297_fu_1567_p2[0:0] == 1'b1) ? 7'd1 : add_ln299_1_fu_1716_p2);

assign select_ln299_fu_1647_p3 = ((or_ln299_1_fu_1641_p2[0:0] == 1'b1) ? 2'd0 : d_reg_531);

assign select_ln309_1_fu_1776_p3 = ((icmp_ln311_fu_1762_p2[0:0] == 1'b1) ? add_ln309_fu_1756_p2 : ap_phi_mux_a_4_phi_fu_557_p4);

assign select_ln309_fu_1768_p3 = ((icmp_ln311_fu_1762_p2[0:0] == 1'b1) ? 3'd0 : ap_phi_mux_b_6_phi_fu_579_p4);

assign select_ln311_1_fu_1834_p3 = ((and_ln309_fu_1808_p2[0:0] == 1'b1) ? add_ln311_fu_1814_p2 : select_ln309_fu_1768_p3);

assign select_ln311_2_fu_1909_p3 = ((icmp_ln311_fu_1762_p2[0:0] == 1'b1) ? 6'd1 : add_ln311_1_fu_1903_p2);

assign select_ln311_fu_1826_p3 = ((or_ln311_fu_1820_p2[0:0] == 1'b1) ? 3'd0 : c_6_reg_586);

assign select_ln345_1_fu_879_p3 = ((icmp_ln347_fu_865_p2[0:0] == 1'b1) ? add_ln345_fu_859_p2 : ap_phi_mux_a_5_phi_fu_348_p4);

assign select_ln345_fu_871_p3 = ((icmp_ln347_fu_865_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_b_7_phi_fu_370_p4);

assign select_ln347_1_fu_994_p3 = ((and_ln345_1_fu_968_p2[0:0] == 1'b1) ? add_ln347_fu_974_p2 : select_ln345_fu_871_p3);

assign select_ln347_2_fu_1205_p3 = ((icmp_ln347_fu_865_p2[0:0] == 1'b1) ? 8'd1 : add_ln347_1_fu_1199_p2);

assign select_ln347_fu_986_p3 = ((or_ln347_fu_980_p2[0:0] == 1'b1) ? 5'd0 : ap_phi_mux_c_7_phi_fu_392_p4);

assign select_ln349_1_fu_1086_p3 = ((and_ln347_fu_1054_p2[0:0] == 1'b1) ? add_ln349_fu_1060_p2 : select_ln347_fu_986_p3);

assign select_ln349_2_fu_1191_p3 = ((or_ln347_fu_980_p2[0:0] == 1'b1) ? 7'd1 : add_ln349_1_fu_1185_p2);

assign select_ln349_fu_1078_p3 = ((or_ln349_1_fu_1072_p2[0:0] == 1'b1) ? 2'd0 : d_4_reg_399);

assign select_ln359_1_fu_1249_p3 = ((icmp_ln361_fu_1235_p2[0:0] == 1'b1) ? add_ln359_fu_1229_p2 : ap_phi_mux_a_6_phi_fu_425_p4);

assign select_ln359_fu_1241_p3 = ((icmp_ln361_fu_1235_p2[0:0] == 1'b1) ? 3'd0 : ap_phi_mux_b_8_phi_fu_447_p4);

assign select_ln361_1_fu_1307_p3 = ((and_ln359_fu_1281_p2[0:0] == 1'b1) ? add_ln361_fu_1287_p2 : select_ln359_fu_1241_p3);

assign select_ln361_2_fu_1378_p3 = ((icmp_ln361_fu_1235_p2[0:0] == 1'b1) ? 6'd1 : add_ln361_1_fu_1372_p2);

assign select_ln361_fu_1299_p3 = ((or_ln361_fu_1293_p2[0:0] == 1'b1) ? 3'd0 : c_8_reg_454);

assign sext_ln297_fu_1527_p1 = $signed(sub_ln303_fu_1521_p2);

assign sext_ln299_fu_1607_p1 = $signed(tmp_106_fu_1599_p3);

assign sext_ln347_fu_940_p1 = $signed(sub_ln353_1_fu_934_p2);

assign sext_ln349_fu_1038_p1 = $signed(tmp_111_fu_1030_p3);

assign sub_fu_613_p2 = ($signed(empty_fu_603_p1) + $signed(5'd31));

assign sub_ln303_1_fu_1689_p2 = (p_shl_cast_fu_1681_p3 - trunc_ln303_fu_1673_p1);

assign sub_ln303_fu_1521_p2 = (zext_ln303_1_fu_1517_p1 - zext_ln303_fu_1505_p1);

assign sub_ln315_fu_1876_p2 = (zext_ln315_1_fu_1860_p1 - zext_ln315_2_fu_1872_p1);

assign sub_ln353_1_fu_934_p2 = (zext_ln353_6_fu_930_p1 - zext_ln353_2_fu_887_p1);

assign sub_ln353_2_fu_1120_p2 = (p_shl15_cast_fu_1112_p3 - trunc_ln353_fu_1104_p1);

assign sub_ln353_3_fu_1148_p2 = (p_shl14_cast_fu_1140_p3 - trunc_ln353_2_fu_1132_p1);

assign sub_ln353_fu_916_p2 = (zext_ln353_5_fu_912_p1 - zext_ln353_4_fu_900_p1);

assign sub_ln365_1_fu_1345_p2 = (p_shl18_cast_fu_1329_p3 - p_shl19_cast_fu_1337_p3);

assign sub_ln365_fu_1439_p2 = (p_shl16_cast_fu_1419_p3 - p_shl17_cast_fu_1431_p3);

assign tmp_106_fu_1599_p3 = {{add_ln303_fu_1593_p2}, {4'd0}};

assign tmp_107_fu_1852_p3 = {{add_ln315_fu_1846_p2}, {3'd0}};

assign tmp_108_fu_1864_p3 = {{add_ln315_fu_1846_p2}, {1'd0}};

assign tmp_109_fu_812_p4 = {{n_patches_read[31:5]}};

assign tmp_110_fu_904_p3 = {{add_ln353_1_fu_895_p2}, {2'd0}};

assign tmp_111_fu_1030_p3 = {{add_ln353_3_fu_1024_p2}, {4'd0}};

assign tmp_112_fu_1394_p3 = {{add_ln365_fu_1389_p2}, {2'd0}};

assign tmp_203_cast_fu_635_p1 = tmp_68_fu_627_p3;

assign tmp_210_cast_fu_755_p3 = {{trunc_ln332_2_fu_751_p1}, {7'd0}};

assign tmp_211_cast_fu_767_p3 = {{trunc_ln332_3_fu_763_p1}, {4'd0}};

assign tmp_219_cast_fu_1016_p3 = {{add_ln353_2_fu_1010_p2}, {4'd0}};

assign tmp_68_fu_627_p3 = {{sub_fu_613_p2}, {3'd0}};

assign tmp_69_fu_1509_p3 = {{select_ln295_1_fu_1497_p3}, {2'd0}};

assign tmp_70_fu_1784_p3 = {{select_ln309_1_fu_1776_p3}, {2'd0}};

assign tmp_71_fu_830_p3 = {{n_patches_read}, {2'd0}};

assign tmp_72_fu_922_p3 = {{select_ln345_1_fu_879_p3}, {2'd0}};

assign tmp_73_fu_1257_p3 = {{select_ln359_1_fu_1249_p3}, {2'd0}};

assign tmp_fu_659_p3 = {{sub_reg_1929}, {2'd0}};

assign tmp_s_fu_619_p3 = {{sub_fu_613_p2}, {7'd0}};

assign trunc_ln303_1_fu_1677_p1 = add_ln303_1_fu_1667_p2[12:0];

assign trunc_ln303_fu_1673_p1 = add_ln303_1_fu_1667_p2[14:0];

assign trunc_ln332_1_fu_722_p1 = add_ln332_1_fu_705_p2[10:0];

assign trunc_ln332_2_fu_751_p1 = i_reg_322[2:0];

assign trunc_ln332_3_fu_763_p1 = i_reg_322[5:0];

assign trunc_ln332_fu_710_p1 = add_ln332_1_fu_705_p2[7:0];

assign trunc_ln353_1_fu_1108_p1 = add_ln353_4_fu_1098_p2[12:0];

assign trunc_ln353_2_fu_1132_p1 = add_ln353_5_fu_1126_p2[9:0];

assign trunc_ln353_3_fu_1136_p1 = add_ln353_5_fu_1126_p2[7:0];

assign trunc_ln353_fu_1104_p1 = add_ln353_4_fu_1098_p2[14:0];

assign trunc_ln365_1_fu_1427_p1 = add_ln365_1_fu_1409_p2[10:0];

assign trunc_ln365_2_fu_1325_p1 = add_ln365_2_fu_1319_p2[3:0];

assign trunc_ln365_fu_1415_p1 = add_ln365_1_fu_1409_p2[8:0];

assign xor_ln295_fu_1531_p2 = (icmp_ln297_fu_1483_p2 ^ 1'd1);

assign xor_ln297_fu_1611_p2 = (icmp_ln299_fu_1549_p2 ^ 1'd1);

assign xor_ln309_fu_1796_p2 = (icmp_ln311_fu_1762_p2 ^ 1'd1);

assign xor_ln345_fu_944_p2 = (icmp_ln347_fu_865_p2 ^ 1'd1);

assign xor_ln347_fu_1042_p2 = (icmp_ln349_fu_962_p2 ^ 1'd1);

assign xor_ln359_fu_1269_p2 = (icmp_ln361_fu_1235_p2 ^ 1'd1);

assign zext_ln303_1_fu_1517_p1 = tmp_69_fu_1509_p3;

assign zext_ln303_2_fu_1589_p1 = select_ln297_1_fu_1581_p3;

assign zext_ln303_3_fu_1663_p1 = select_ln299_1_fu_1655_p3;

assign zext_ln303_4_fu_1695_p1 = select_ln299_fu_1647_p3;

assign zext_ln303_5_fu_1705_p1 = add_ln303_2_fu_1699_p2;

assign zext_ln303_fu_1505_p1 = select_ln295_1_fu_1497_p3;

assign zext_ln311_fu_1792_p1 = tmp_70_fu_1784_p3;

assign zext_ln315_1_fu_1860_p1 = tmp_107_fu_1852_p3;

assign zext_ln315_2_fu_1872_p1 = tmp_108_fu_1864_p3;

assign zext_ln315_3_fu_1882_p1 = select_ln311_fu_1826_p3;

assign zext_ln315_4_fu_1892_p1 = add_ln315_1_fu_1886_p2;

assign zext_ln315_fu_1842_p1 = select_ln311_1_fu_1834_p3;

assign zext_ln332_1_fu_666_p1 = tmp_fu_659_p3;

assign zext_ln332_2_fu_746_p1 = add_ln332_3_fu_740_p2;

assign zext_ln332_3_fu_787_p1 = add_ln332_5_fu_781_p2;

assign zext_ln332_fu_656_p1 = sub_reg_1929;

assign zext_ln333_1_fu_807_p1 = add_ln333_1_fu_802_p2;

assign zext_ln333_fu_797_p1 = add_ln333_fu_792_p2;

assign zext_ln353_10_fu_1154_p1 = select_ln349_fu_1078_p3;

assign zext_ln353_11_fu_1158_p1 = select_ln349_fu_1078_p3;

assign zext_ln353_12_fu_1213_p1 = add_ln353_6_reg_2034;

assign zext_ln353_13_fu_1174_p1 = add_ln353_7_fu_1168_p2;

assign zext_ln353_1_fu_837_p1 = tmp_71_fu_830_p3;

assign zext_ln353_2_fu_887_p1 = select_ln345_1_fu_879_p3;

assign zext_ln353_3_fu_891_p1 = select_ln345_1_fu_879_p3;

assign zext_ln353_4_fu_900_p1 = add_ln353_1_fu_895_p2;

assign zext_ln353_5_fu_912_p1 = tmp_110_fu_904_p3;

assign zext_ln353_6_fu_930_p1 = tmp_72_fu_922_p3;

assign zext_ln353_7_fu_1002_p1 = select_ln347_1_fu_994_p3;

assign zext_ln353_8_fu_1006_p1 = select_ln347_1_fu_994_p3;

assign zext_ln353_9_fu_1094_p1 = select_ln349_1_fu_1086_p3;

assign zext_ln353_fu_827_p1 = n_patches_read;

assign zext_ln361_fu_1265_p1 = tmp_73_fu_1257_p3;

assign zext_ln365_1_fu_1402_p1 = tmp_112_fu_1394_p3;

assign zext_ln365_2_fu_1315_p1 = select_ln361_1_fu_1307_p3;

assign zext_ln365_3_fu_1406_p1 = select_ln361_1_reg_2079;

assign zext_ln365_4_fu_1351_p1 = select_ln361_fu_1299_p3;

assign zext_ln365_5_fu_1445_p1 = select_ln361_reg_2074;

assign zext_ln365_6_fu_1454_p1 = add_ln365_3_fu_1448_p2;

assign zext_ln365_7_fu_1361_p1 = add_ln365_4_fu_1355_p2;

assign zext_ln365_fu_1386_p1 = select_ln359_1_reg_2068;

always @ (posedge ap_clk) begin
    add_ln332_cast_reg_1940[31:8] <= 24'b000000000000000000000000;
    add_ln332_2_reg_1963[3:0] <= 4'b0000;
    add_ln332_4_reg_1973[3:0] <= 4'b0000;
    zext_ln303_5_reg_2124[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln315_4_reg_2168[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
end

endmodule //makePatches_ShadowQuilt_fromEdges_add_patch6
