static T_1 F_1 ( T_1 V_1 , const void T_2 * V_2 , void * V_3 )\r\n{\r\nregister unsigned long T_3 V_4 ( L_1 ) = 0x81UL ;\r\nunsigned long V_5 , V_6 ;\r\nV_5 = - 4096UL ;\r\nasm volatile(\r\n"0: .insn ss,0xc80000000000,0(%0,%2),0(%1),0\n"\r\n"9: jz 7f\n"\r\n"1:"ALR" %0,%3\n"\r\n" "SLR" %1,%3\n"\r\n" "SLR" %2,%3\n"\r\n" j 0b\n"\r\n"2: la %4,4095(%1)\n"\r\n" nr %4,%3\n"\r\n" "SLR" %4,%1\n"\r\n" "CLR" %0,%4\n"\r\n" jnh 4f\n"\r\n"3: .insn ss,0xc80000000000,0(%4,%2),0(%1),0\n"\r\n"10:"SLR" %0,%4\n"\r\n" "ALR" %2,%4\n"\r\n"4:"LHI" %4,-1\n"\r\n" "ALR" %4,%0\n"\r\n" bras %3,6f\n"\r\n" xc 0(1,%2),0(%2)\n"\r\n"5: xc 0(256,%2),0(%2)\n"\r\n" la %2,256(%2)\n"\r\n"6:"AHI" %4,-256\n"\r\n" jnm 5b\n"\r\n" ex %4,0(%3)\n"\r\n" j 8f\n"\r\n"7:"SLR" %0,%0\n"\r\n"8: \n"\r\nEX_TABLE(0b,2b) EX_TABLE(3b,4b) EX_TABLE(9b,2b) EX_TABLE(10b,4b)\r\n: "+a" (size), "+a" (ptr), "+a" (x), "+a" (tmp1), "=a" (tmp2)\r\n: "d" (reg0) : "cc", "memory");\r\nreturn V_1 ;\r\n}\r\nstatic T_1 F_2 ( T_1 V_1 , void T_2 * V_2 , const void * V_3 )\r\n{\r\nregister unsigned long T_3 V_4 ( L_1 ) = 0x810000UL ;\r\nunsigned long V_5 , V_6 ;\r\nV_5 = - 4096UL ;\r\nasm volatile(\r\n"0: .insn ss,0xc80000000000,0(%0,%1),0(%2),0\n"\r\n"6: jz 4f\n"\r\n"1:"ALR" %0,%3\n"\r\n" "SLR" %1,%3\n"\r\n" "SLR" %2,%3\n"\r\n" j 0b\n"\r\n"2: la %4,4095(%1)\n"\r\n" nr %4,%3\n"\r\n" "SLR" %4,%1\n"\r\n" "CLR" %0,%4\n"\r\n" jnh 5f\n"\r\n"3: .insn ss,0xc80000000000,0(%4,%1),0(%2),0\n"\r\n"7:"SLR" %0,%4\n"\r\n" j 5f\n"\r\n"4:"SLR" %0,%0\n"\r\n"5: \n"\r\nEX_TABLE(0b,2b) EX_TABLE(3b,5b) EX_TABLE(6b,2b) EX_TABLE(7b,5b)\r\n: "+a" (size), "+a" (ptr), "+a" (x), "+a" (tmp1), "=a" (tmp2)\r\n: "d" (reg0) : "cc", "memory");\r\nreturn V_1 ;\r\n}\r\nstatic T_1 F_3 ( T_1 V_1 , void T_2 * V_7 ,\r\nconst void T_2 * V_8 )\r\n{\r\nregister unsigned long T_3 V_4 ( L_1 ) = 0x810081UL ;\r\nunsigned long V_5 , V_6 ;\r\nV_5 = - 4096UL ;\r\nasm volatile(\r\n"0: .insn ss,0xc80000000000,0(%0,%1),0(%2),0\n"\r\n" jz 2f\n"\r\n"1:"ALR" %0,%3\n"\r\n" "SLR" %1,%3\n"\r\n" "SLR" %2,%3\n"\r\n" j 0b\n"\r\n"2:"SLR" %0,%0\n"\r\n"3: \n"\r\nEX_TABLE(0b,3b)\r\n: "+a" (size), "+a" (to), "+a" (from), "+a" (tmp1), "=a" (tmp2)\r\n: "d" (reg0) : "cc", "memory");\r\nreturn V_1 ;\r\n}\r\nstatic T_1 F_4 ( T_1 V_1 , void T_2 * V_7 )\r\n{\r\nregister unsigned long T_3 V_4 ( L_1 ) = 0x810000UL ;\r\nunsigned long V_5 , V_6 ;\r\nV_5 = - 4096UL ;\r\nasm volatile(\r\n"0: .insn ss,0xc80000000000,0(%0,%1),0(%4),0\n"\r\n" jz 4f\n"\r\n"1:"ALR" %0,%2\n"\r\n" "SLR" %1,%2\n"\r\n" j 0b\n"\r\n"2: la %3,4095(%1)\n"\r\n" nr %3,%2\n"\r\n" "SLR" %3,%1\n"\r\n" "CLR" %0,%3\n"\r\n" jnh 5f\n"\r\n"3: .insn ss,0xc80000000000,0(%3,%1),0(%4),0\n"\r\n" "SLR" %0,%3\n"\r\n" j 5f\n"\r\n"4:"SLR" %0,%0\n"\r\n"5: \n"\r\nEX_TABLE(0b,2b) EX_TABLE(3b,5b)\r\n: "+a" (size), "+a" (to), "+a" (tmp1), "=a" (tmp2)\r\n: "a" (empty_zero_page), "d" (reg0) : "cc", "memory");\r\nreturn V_1 ;\r\n}\r\nstatic T_1 F_5 ( T_1 V_9 , const char T_2 * V_10 )\r\n{\r\nT_1 V_11 , V_12 , V_13 , V_14 ;\r\nchar V_15 [ 256 ] ;\r\nV_11 = 0 ;\r\ndo {\r\nV_13 = ( T_1 ) V_10 & ~ V_16 ;\r\nV_12 = F_6 ( 256UL , V_17 - V_13 ) ;\r\nV_12 = F_6 ( V_9 - V_11 , V_12 ) ;\r\nif ( F_1 ( V_12 , V_10 , V_15 ) )\r\nreturn 0 ;\r\nV_14 = F_7 ( V_15 , V_12 ) ;\r\nV_11 += V_14 ;\r\nV_10 += V_14 ;\r\n} while ( ( V_14 == V_12 ) && ( V_11 < V_9 ) );\r\nreturn V_11 + 1 ;\r\n}\r\nstatic T_1 F_8 ( T_1 V_9 , const char T_2 * V_10 ,\r\nchar * V_18 )\r\n{\r\nT_1 V_11 , V_12 , V_13 , V_14 ;\r\nif ( F_9 ( ! V_9 ) )\r\nreturn 0 ;\r\nV_11 = 0 ;\r\ndo {\r\nV_13 = ( T_1 ) V_10 & ~ V_16 ;\r\nV_12 = F_6 ( V_9 - V_11 , V_17 - V_13 ) ;\r\nif ( F_1 ( V_12 , V_10 , V_18 ) )\r\nreturn - V_19 ;\r\nV_14 = F_7 ( V_18 , V_12 ) ;\r\nV_11 += V_14 ;\r\nV_10 += V_14 ;\r\nV_18 += V_14 ;\r\n} while ( ( V_14 == V_12 ) && ( V_11 < V_9 ) );\r\nreturn V_11 ;\r\n}
