<profile>

<section name = "Vitis HLS Report for 'mm_Pipeline_VITIS_LOOP_97_10'" level="0">
<item name = "Date">Mon Mar 11 09:38:32 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">proj_gemm_no_taffo</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7v585t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 25.714 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">259, 259, 6.660 us, 6.660 us, 259, 259, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_97_10">257, 257, 18, 16, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 25, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 128, 375, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 247, -</column>
<column name="Register">-, -, 537, -, -</column>
<specialColumn name="Available">1590, 1260, 728400, 364200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_2_no_dsp_1_U663">fadd_32ns_32ns_32_2_no_dsp_1, 0, 0, 128, 375, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln97_fu_315_p2">+, 0, 0, 13, 5, 1</column>
<column name="icmp_ln97_fu_309_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">81, 17, 1, 17</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_ii_1">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_sum_load">9, 2, 32, 64</column>
<column name="grp_fu_285_p0">13, 3, 32, 96</column>
<column name="grp_fu_285_p1">81, 17, 32, 544</column>
<column name="ii_fu_66">9, 2, 5, 10</column>
<column name="sum_fu_62">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="D_10_load_reg_513">32, 0, 32, 0</column>
<column name="D_11_load_reg_518">32, 0, 32, 0</column>
<column name="D_12_load_reg_523">32, 0, 32, 0</column>
<column name="D_13_load_reg_528">32, 0, 32, 0</column>
<column name="D_14_load_reg_533">32, 0, 32, 0</column>
<column name="D_15_load_reg_538">32, 0, 32, 0</column>
<column name="D_1_load_reg_468">32, 0, 32, 0</column>
<column name="D_2_load_reg_473">32, 0, 32, 0</column>
<column name="D_3_load_reg_478">32, 0, 32, 0</column>
<column name="D_4_load_reg_483">32, 0, 32, 0</column>
<column name="D_5_load_reg_488">32, 0, 32, 0</column>
<column name="D_6_load_reg_493">32, 0, 32, 0</column>
<column name="D_7_load_reg_498">32, 0, 32, 0</column>
<column name="D_8_load_reg_503">32, 0, 32, 0</column>
<column name="D_9_load_reg_508">32, 0, 32, 0</column>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln97_reg_374">1, 0, 1, 0</column>
<column name="ii_fu_66">5, 0, 5, 0</column>
<column name="sum_fu_62">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_97_10, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_97_10, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_97_10, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_97_10, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_97_10, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_97_10, return value</column>
<column name="D_address0">out, 4, ap_memory, D, array</column>
<column name="D_ce0">out, 1, ap_memory, D, array</column>
<column name="D_q0">in, 32, ap_memory, D, array</column>
<column name="D_1_address0">out, 4, ap_memory, D_1, array</column>
<column name="D_1_ce0">out, 1, ap_memory, D_1, array</column>
<column name="D_1_q0">in, 32, ap_memory, D_1, array</column>
<column name="D_2_address0">out, 4, ap_memory, D_2, array</column>
<column name="D_2_ce0">out, 1, ap_memory, D_2, array</column>
<column name="D_2_q0">in, 32, ap_memory, D_2, array</column>
<column name="D_3_address0">out, 4, ap_memory, D_3, array</column>
<column name="D_3_ce0">out, 1, ap_memory, D_3, array</column>
<column name="D_3_q0">in, 32, ap_memory, D_3, array</column>
<column name="D_4_address0">out, 4, ap_memory, D_4, array</column>
<column name="D_4_ce0">out, 1, ap_memory, D_4, array</column>
<column name="D_4_q0">in, 32, ap_memory, D_4, array</column>
<column name="D_5_address0">out, 4, ap_memory, D_5, array</column>
<column name="D_5_ce0">out, 1, ap_memory, D_5, array</column>
<column name="D_5_q0">in, 32, ap_memory, D_5, array</column>
<column name="D_6_address0">out, 4, ap_memory, D_6, array</column>
<column name="D_6_ce0">out, 1, ap_memory, D_6, array</column>
<column name="D_6_q0">in, 32, ap_memory, D_6, array</column>
<column name="D_7_address0">out, 4, ap_memory, D_7, array</column>
<column name="D_7_ce0">out, 1, ap_memory, D_7, array</column>
<column name="D_7_q0">in, 32, ap_memory, D_7, array</column>
<column name="D_8_address0">out, 4, ap_memory, D_8, array</column>
<column name="D_8_ce0">out, 1, ap_memory, D_8, array</column>
<column name="D_8_q0">in, 32, ap_memory, D_8, array</column>
<column name="D_9_address0">out, 4, ap_memory, D_9, array</column>
<column name="D_9_ce0">out, 1, ap_memory, D_9, array</column>
<column name="D_9_q0">in, 32, ap_memory, D_9, array</column>
<column name="D_10_address0">out, 4, ap_memory, D_10, array</column>
<column name="D_10_ce0">out, 1, ap_memory, D_10, array</column>
<column name="D_10_q0">in, 32, ap_memory, D_10, array</column>
<column name="D_11_address0">out, 4, ap_memory, D_11, array</column>
<column name="D_11_ce0">out, 1, ap_memory, D_11, array</column>
<column name="D_11_q0">in, 32, ap_memory, D_11, array</column>
<column name="D_12_address0">out, 4, ap_memory, D_12, array</column>
<column name="D_12_ce0">out, 1, ap_memory, D_12, array</column>
<column name="D_12_q0">in, 32, ap_memory, D_12, array</column>
<column name="D_13_address0">out, 4, ap_memory, D_13, array</column>
<column name="D_13_ce0">out, 1, ap_memory, D_13, array</column>
<column name="D_13_q0">in, 32, ap_memory, D_13, array</column>
<column name="D_14_address0">out, 4, ap_memory, D_14, array</column>
<column name="D_14_ce0">out, 1, ap_memory, D_14, array</column>
<column name="D_14_q0">in, 32, ap_memory, D_14, array</column>
<column name="D_15_address0">out, 4, ap_memory, D_15, array</column>
<column name="D_15_ce0">out, 1, ap_memory, D_15, array</column>
<column name="D_15_q0">in, 32, ap_memory, D_15, array</column>
<column name="sum_out">out, 32, ap_vld, sum_out, pointer</column>
<column name="sum_out_ap_vld">out, 1, ap_vld, sum_out, pointer</column>
</table>
</item>
</section>
</profile>
