/* Generated by Yosys 0.20+70 (git sha1 6e907acf86d, gcc 8.3.1 -fPIC -Os) */

module ram_example(oram_clk0, oram_clk1, oram_csb0, oram_csb1, oram_web0, oram_wmask0, oram_addr0, oram_din0, oram_dout0, oram_addr1, oram_dout1);
  input [7:0] oram_addr0;
  wire [7:0] oram_addr0;
  input [7:0] oram_addr1;
  wire [7:0] oram_addr1;
  input oram_clk0;
  wire oram_clk0;
  input oram_clk1;
  wire oram_clk1;
  input oram_csb0;
  wire oram_csb0;
  input oram_csb1;
  wire oram_csb1;
  input [31:0] oram_din0;
  wire [31:0] oram_din0;
  output [31:0] oram_dout0;
  wire [31:0] oram_dout0;
  output [31:0] oram_dout1;
  wire [31:0] oram_dout1;
  input oram_web0;
  wire oram_web0;
  input [3:0] oram_wmask0;
  wire [3:0] oram_wmask0;
  sky130_sram_1kbyte_1rw1r_32x256_8 openram_1kB (
    .addr0(oram_addr0),
    .addr1(oram_addr1),
    .clk0(oram_clk0),
    .clk1(oram_clk1),
    .csb0(oram_csb0),
    .csb1(oram_csb1),
    .din0(oram_din0),
    .dout0(oram_dout0),
    .dout1(oram_dout1),
    .web0(oram_web0),
    .wmask0(oram_wmask0)
  );
endmodule
