// Seed: 2614962570
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output wor id_3,
    input wire id_4,
    input supply1 id_5,
    input wor id_6,
    input tri0 id_7,
    input supply0 id_8
);
  wire id_10;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd8,
    parameter id_13 = 32'd76
) (
    input tri _id_0,
    input wor id_1,
    output uwire id_2,
    output wire id_3,
    input wor id_4,
    output tri id_5,
    output uwire id_6,
    output tri0 id_7,
    output wor id_8,
    input tri1 id_9,
    output supply1 id_10,
    output uwire id_11
);
  wire _id_13;
  assign id_7 = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_1,
      id_7,
      id_9,
      id_9,
      id_4,
      id_1,
      id_1
  );
  logic id_14;
  wire [id_0 : id_13] id_15;
endmodule
