
*** Running vivado
    with args -log system_ps_pl_axi4_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_ps_pl_axi4_0_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_ps_pl_axi4_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx2021/Vivado/2021.1/data/ip'.
Command: synth_design -top system_ps_pl_axi4_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 147664
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_ps_pl_axi4_0_0' [d:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.gen/sources_1/bd/system/ip/system_ps_pl_axi4_0_0/synth/system_ps_pl_axi4_0_0.vhd:92]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ps_pl_axi4_v1_0' declared at 'd:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.gen/sources_1/bd/system/ipshared/887e/hdl/ps_pl_axi4_v1_0.vhd:5' bound to instance 'U0' of component 'ps_pl_axi4_v1_0' [d:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.gen/sources_1/bd/system/ip/system_ps_pl_axi4_0_0/synth/system_ps_pl_axi4_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'ps_pl_axi4_v1_0' [d:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.gen/sources_1/bd/system/ipshared/887e/hdl/ps_pl_axi4_v1_0.vhd:61]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ps_pl_axi4_v1_0_S00_AXI' declared at 'd:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.gen/sources_1/bd/system/ipshared/887e/hdl/ps_pl_axi4_v1_0_S00_AXI.vhd:5' bound to instance 'ps_pl_axi4_v1_0_S00_AXI_inst' of component 'ps_pl_axi4_v1_0_S00_AXI' [d:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.gen/sources_1/bd/system/ipshared/887e/hdl/ps_pl_axi4_v1_0.vhd:112]
INFO: [Synth 8-638] synthesizing module 'ps_pl_axi4_v1_0_S00_AXI' [d:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.gen/sources_1/bd/system/ipshared/887e/hdl/ps_pl_axi4_v1_0_S00_AXI.vhd:99]
INFO: [Synth 8-226] default block is never used [d:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.gen/sources_1/bd/system/ipshared/887e/hdl/ps_pl_axi4_v1_0_S00_AXI.vhd:730]
INFO: [Synth 8-3491] module 'axi4_2_gmii' declared at 'd:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.gen/sources_1/bd/system/ipshared/887e/hdl/axi4_2_gmii.vhd:35' bound to instance 'inst_axi4_2_gmii' of component 'axi4_2_gmii' [d:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.gen/sources_1/bd/system/ipshared/887e/hdl/ps_pl_axi4_v1_0_S00_AXI.vhd:820]
INFO: [Synth 8-638] synthesizing module 'axi4_2_gmii' [d:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.gen/sources_1/bd/system/ipshared/887e/hdl/axi4_2_gmii.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'axi4_2_gmii' (1#1) [d:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.gen/sources_1/bd/system/ipshared/887e/hdl/axi4_2_gmii.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'ps_pl_axi4_v1_0_S00_AXI' (2#1) [d:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.gen/sources_1/bd/system/ipshared/887e/hdl/ps_pl_axi4_v1_0_S00_AXI.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'ps_pl_axi4_v1_0' (3#1) [d:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.gen/sources_1/bd/system/ipshared/887e/hdl/ps_pl_axi4_v1_0.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'system_ps_pl_axi4_0_0' (4#1) [d:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.gen/sources_1/bd/system/ip/system_ps_pl_axi4_0_0/synth/system_ps_pl_axi4_0_0.vhd:92]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1284.203 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1284.203 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1298.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1298.590 ; gain = 0.195
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.590 ; gain = 14.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.590 ; gain = 14.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.590 ; gain = 14.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.590 ; gain = 14.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 37    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 130   
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 33    
	   4 Input   32 Bit        Muxes := 1     
	  16 Input   32 Bit        Muxes := 16    
	   2 Input    8 Bit        Muxes := 6     
	   4 Input    8 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 88    
	   4 Input    1 Bit        Muxes := 70    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1298.590 ; gain = 14.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1298.590 ; gain = 14.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1298.590 ; gain = 14.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1307.562 ; gain = 23.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1307.562 ; gain = 23.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1307.562 ; gain = 23.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1307.562 ; gain = 23.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1307.562 ; gain = 23.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1307.562 ; gain = 23.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1307.562 ; gain = 23.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    27|
|2     |LUT1   |     3|
|3     |LUT2   |    78|
|4     |LUT3   |    60|
|5     |LUT4   |    13|
|6     |LUT5   |     6|
|7     |LUT6   |   566|
|8     |MUXF7  |   192|
|9     |MUXF8  |    32|
|10    |FDRE   |  2287|
|11    |FDSE   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1307.562 ; gain = 23.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1307.562 ; gain = 8.973
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1307.562 ; gain = 23.359
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1318.480 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 251 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1329.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f45cd0b1
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1329.359 ; gain = 45.156
INFO: [Common 17-1381] The checkpoint 'D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.runs/system_ps_pl_axi4_0_0_synth_1/system_ps_pl_axi4_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_ps_pl_axi4_0_0, cache-ID = 02780b3c9c64d57f
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/lwip_tcp_server_perf.runs/system_ps_pl_axi4_0_0_synth_1/system_ps_pl_axi4_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_ps_pl_axi4_0_0_utilization_synth.rpt -pb system_ps_pl_axi4_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 21 10:00:38 2025...

*** Running vivado
    with args -log system_ps_pl_axi4_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_ps_pl_axi4_0_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_ps_pl_axi4_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ASUS-PC/Desktop/temporary/lwip_tcp_server_perf/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx2021/Vivado/2021.1/data/ip'.
Command: synth_design -top system_ps_pl_axi4_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 192112
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1283.387 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_ps_pl_axi4_0_0' [d:/ASUS-PC/Desktop/temporary/FMCW_module_control/FMCW_module_control.gen/sources_1/bd/system/ip/system_ps_pl_axi4_0_0/synth/system_ps_pl_axi4_0_0.vhd:92]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ps_pl_axi4_v1_0' declared at 'd:/ASUS-PC/Desktop/temporary/FMCW_module_control/FMCW_module_control.gen/sources_1/bd/system/ipshared/887e/hdl/ps_pl_axi4_v1_0.vhd:5' bound to instance 'U0' of component 'ps_pl_axi4_v1_0' [d:/ASUS-PC/Desktop/temporary/FMCW_module_control/FMCW_module_control.gen/sources_1/bd/system/ip/system_ps_pl_axi4_0_0/synth/system_ps_pl_axi4_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'ps_pl_axi4_v1_0' [d:/ASUS-PC/Desktop/temporary/FMCW_module_control/FMCW_module_control.gen/sources_1/bd/system/ipshared/887e/hdl/ps_pl_axi4_v1_0.vhd:61]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ps_pl_axi4_v1_0_S00_AXI' declared at 'd:/ASUS-PC/Desktop/temporary/FMCW_module_control/FMCW_module_control.gen/sources_1/bd/system/ipshared/887e/hdl/ps_pl_axi4_v1_0_S00_AXI.vhd:5' bound to instance 'ps_pl_axi4_v1_0_S00_AXI_inst' of component 'ps_pl_axi4_v1_0_S00_AXI' [d:/ASUS-PC/Desktop/temporary/FMCW_module_control/FMCW_module_control.gen/sources_1/bd/system/ipshared/887e/hdl/ps_pl_axi4_v1_0.vhd:112]
INFO: [Synth 8-638] synthesizing module 'ps_pl_axi4_v1_0_S00_AXI' [d:/ASUS-PC/Desktop/temporary/FMCW_module_control/FMCW_module_control.gen/sources_1/bd/system/ipshared/887e/hdl/ps_pl_axi4_v1_0_S00_AXI.vhd:99]
INFO: [Synth 8-226] default block is never used [d:/ASUS-PC/Desktop/temporary/FMCW_module_control/FMCW_module_control.gen/sources_1/bd/system/ipshared/887e/hdl/ps_pl_axi4_v1_0_S00_AXI.vhd:730]
INFO: [Synth 8-3491] module 'axi4_2_gmii' declared at 'd:/ASUS-PC/Desktop/temporary/FMCW_module_control/FMCW_module_control.gen/sources_1/bd/system/ipshared/887e/hdl/axi4_2_gmii.vhd:35' bound to instance 'inst_axi4_2_gmii' of component 'axi4_2_gmii' [d:/ASUS-PC/Desktop/temporary/FMCW_module_control/FMCW_module_control.gen/sources_1/bd/system/ipshared/887e/hdl/ps_pl_axi4_v1_0_S00_AXI.vhd:820]
INFO: [Synth 8-638] synthesizing module 'axi4_2_gmii' [d:/ASUS-PC/Desktop/temporary/FMCW_module_control/FMCW_module_control.gen/sources_1/bd/system/ipshared/887e/hdl/axi4_2_gmii.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'axi4_2_gmii' (1#1) [d:/ASUS-PC/Desktop/temporary/FMCW_module_control/FMCW_module_control.gen/sources_1/bd/system/ipshared/887e/hdl/axi4_2_gmii.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'ps_pl_axi4_v1_0_S00_AXI' (2#1) [d:/ASUS-PC/Desktop/temporary/FMCW_module_control/FMCW_module_control.gen/sources_1/bd/system/ipshared/887e/hdl/ps_pl_axi4_v1_0_S00_AXI.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'ps_pl_axi4_v1_0' (3#1) [d:/ASUS-PC/Desktop/temporary/FMCW_module_control/FMCW_module_control.gen/sources_1/bd/system/ipshared/887e/hdl/ps_pl_axi4_v1_0.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'system_ps_pl_axi4_0_0' (4#1) [d:/ASUS-PC/Desktop/temporary/FMCW_module_control/FMCW_module_control.gen/sources_1/bd/system/ip/system_ps_pl_axi4_0_0/synth/system_ps_pl_axi4_0_0.vhd:92]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1283.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1283.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1283.387 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1283.387 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1298.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1298.043 ; gain = 0.023
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1298.043 ; gain = 14.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1298.043 ; gain = 14.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1298.043 ; gain = 14.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1298.043 ; gain = 14.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 37    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 130   
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 33    
	   4 Input   32 Bit        Muxes := 1     
	  16 Input   32 Bit        Muxes := 16    
	   2 Input    8 Bit        Muxes := 6     
	   4 Input    8 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 88    
	   4 Input    1 Bit        Muxes := 70    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1298.043 ; gain = 14.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.043 ; gain = 14.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.043 ; gain = 14.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1307.730 ; gain = 24.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1307.730 ; gain = 24.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1307.730 ; gain = 24.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1307.730 ; gain = 24.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1307.730 ; gain = 24.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1307.730 ; gain = 24.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1307.730 ; gain = 24.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    27|
|2     |LUT1   |     3|
|3     |LUT2   |    78|
|4     |LUT3   |    60|
|5     |LUT4   |    13|
|6     |LUT5   |     6|
|7     |LUT6   |   566|
|8     |MUXF7  |   192|
|9     |MUXF8  |    32|
|10    |FDRE   |  2287|
|11    |FDSE   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1307.730 ; gain = 24.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1307.730 ; gain = 9.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1307.730 ; gain = 24.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1319.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 251 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1329.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f45cd0b1
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1329.957 ; gain = 46.570
INFO: [Common 17-1381] The checkpoint 'D:/ASUS-PC/Desktop/temporary/FMCW_module_control/FMCW_module_control.runs/system_ps_pl_axi4_0_0_synth_1/system_ps_pl_axi4_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_ps_pl_axi4_0_0, cache-ID = 02780b3c9c64d57f
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/ASUS-PC/Desktop/temporary/FMCW_module_control/FMCW_module_control.runs/system_ps_pl_axi4_0_0_synth_1/system_ps_pl_axi4_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_ps_pl_axi4_0_0_utilization_synth.rpt -pb system_ps_pl_axi4_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 29 09:49:02 2025...
