{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1664948306299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1664948306299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 05 12:38:26 2022 " "Processing started: Wed Oct 05 12:38:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1664948306299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1664948306299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Data_pipeline -c Data_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off Data_pipeline -c Data_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1664948306299 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1664948306753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright1.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftright1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftright1 " "Found entity 1: shiftright1" {  } { { "shiftright1.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/shiftright1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664948306804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664948306804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_pipeline.bdf 1 1 " "Found 1 design units, including 1 entities, in source file data_pipeline.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Data_pipeline " "Found entity 1: Data_pipeline" {  } { { "Data_pipeline.bdf" "" { Schematic "C:/Users/ADMIN/workspace/Data_pipeline/Data_pipeline.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664948306806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664948306806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Full_adder " "Found entity 1: Full_adder" {  } { { "Full_adder.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664948306809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664948306809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.v 1 1 " "Found 1 design units, including 1 entities, in source file adder4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder4 " "Found entity 1: Adder4" {  } { { "Adder4.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Adder4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664948306811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664948306811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1 " "Found entity 1: MUX2to1" {  } { { "MUX2to1.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/MUX2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664948306814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664948306814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and16.v 1 1 " "Found 1 design units, including 1 entities, in source file and16.v" { { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "And16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/And16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664948306816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664948306816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or16.v 1 1 " "Found 1 design units, including 1 entities, in source file or16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or16 " "Found entity 1: Or16" {  } { { "Or16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Or16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664948306819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664948306819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not16.v 1 1 " "Found 1 design units, including 1 entities, in source file not16.v" { { "Info" "ISGN_ENTITY_NAME" "1 not16 " "Found entity 1: not16" {  } { { "Not16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Not16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664948306821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664948306821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor16.v 1 1 " "Found 1 design units, including 1 entities, in source file xor16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xor16 " "Found entity 1: Xor16" {  } { { "Xor16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Xor16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664948306823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664948306823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16.v 1 1 " "Found 1 design units, including 1 entities, in source file add16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "Add16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Add16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664948306826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664948306826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub16.v 1 1 " "Found 1 design units, including 1 entities, in source file sub16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sub16 " "Found entity 1: Sub16" {  } { { "Sub16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Sub16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664948306829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664948306829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4to1 " "Found entity 1: MUX4to1" {  } { { "MUX4to1.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/MUX4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664948306831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664948306831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright3.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftright3.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftright3 " "Found entity 1: shiftright3" {  } { { "shiftright3.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/shiftright3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664948306833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664948306833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file max_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 max_16bit " "Found entity 1: max_16bit" {  } { { "max_16_bit.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/max_16_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664948306836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664948306836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file min_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 min_16bit " "Found entity 1: min_16bit" {  } { { "min_16bit.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/min_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664948306838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664948306838 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t1 Full_adder.v(5) " "Verilog HDL Implicit Net warning at Full_adder.v(5): created implicit net for \"t1\"" {  } { { "Full_adder.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Full_adder.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t2 Full_adder.v(6) " "Verilog HDL Implicit Net warning at Full_adder.v(6): created implicit net for \"t2\"" {  } { { "Full_adder.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Full_adder.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t3 Full_adder.v(7) " "Verilog HDL Implicit Net warning at Full_adder.v(7): created implicit net for \"t3\"" {  } { { "Full_adder.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Full_adder.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c0 Adder4.v(7) " "Verilog HDL Implicit Net warning at Adder4.v(7): created implicit net for \"c0\"" {  } { { "Adder4.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Adder4.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 Adder4.v(8) " "Verilog HDL Implicit Net warning at Adder4.v(8): created implicit net for \"c1\"" {  } { { "Adder4.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Adder4.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 Adder4.v(9) " "Verilog HDL Implicit Net warning at Adder4.v(9): created implicit net for \"c2\"" {  } { { "Adder4.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Adder4.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c0 Add16.v(7) " "Verilog HDL Implicit Net warning at Add16.v(7): created implicit net for \"c0\"" {  } { { "Add16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Add16.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 Add16.v(8) " "Verilog HDL Implicit Net warning at Add16.v(8): created implicit net for \"c1\"" {  } { { "Add16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Add16.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 Add16.v(9) " "Verilog HDL Implicit Net warning at Add16.v(9): created implicit net for \"c2\"" {  } { { "Add16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Add16.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 Add16.v(10) " "Verilog HDL Implicit Net warning at Add16.v(10): created implicit net for \"c3\"" {  } { { "Add16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Add16.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c4 Add16.v(11) " "Verilog HDL Implicit Net warning at Add16.v(11): created implicit net for \"c4\"" {  } { { "Add16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Add16.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c5 Add16.v(12) " "Verilog HDL Implicit Net warning at Add16.v(12): created implicit net for \"c5\"" {  } { { "Add16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Add16.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c6 Add16.v(13) " "Verilog HDL Implicit Net warning at Add16.v(13): created implicit net for \"c6\"" {  } { { "Add16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Add16.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c7 Add16.v(14) " "Verilog HDL Implicit Net warning at Add16.v(14): created implicit net for \"c7\"" {  } { { "Add16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Add16.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c8 Add16.v(15) " "Verilog HDL Implicit Net warning at Add16.v(15): created implicit net for \"c8\"" {  } { { "Add16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Add16.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c9 Add16.v(16) " "Verilog HDL Implicit Net warning at Add16.v(16): created implicit net for \"c9\"" {  } { { "Add16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Add16.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c10 Add16.v(17) " "Verilog HDL Implicit Net warning at Add16.v(17): created implicit net for \"c10\"" {  } { { "Add16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Add16.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c11 Add16.v(18) " "Verilog HDL Implicit Net warning at Add16.v(18): created implicit net for \"c11\"" {  } { { "Add16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Add16.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c12 Add16.v(19) " "Verilog HDL Implicit Net warning at Add16.v(19): created implicit net for \"c12\"" {  } { { "Add16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Add16.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c13 Add16.v(20) " "Verilog HDL Implicit Net warning at Add16.v(20): created implicit net for \"c13\"" {  } { { "Add16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Add16.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c14 Add16.v(21) " "Verilog HDL Implicit Net warning at Add16.v(21): created implicit net for \"c14\"" {  } { { "Add16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Add16.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c0 Sub16.v(10) " "Verilog HDL Implicit Net warning at Sub16.v(10): created implicit net for \"c0\"" {  } { { "Sub16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Sub16.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 Sub16.v(11) " "Verilog HDL Implicit Net warning at Sub16.v(11): created implicit net for \"c1\"" {  } { { "Sub16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Sub16.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 Sub16.v(12) " "Verilog HDL Implicit Net warning at Sub16.v(12): created implicit net for \"c2\"" {  } { { "Sub16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Sub16.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 Sub16.v(13) " "Verilog HDL Implicit Net warning at Sub16.v(13): created implicit net for \"c3\"" {  } { { "Sub16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Sub16.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c4 Sub16.v(14) " "Verilog HDL Implicit Net warning at Sub16.v(14): created implicit net for \"c4\"" {  } { { "Sub16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Sub16.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c5 Sub16.v(15) " "Verilog HDL Implicit Net warning at Sub16.v(15): created implicit net for \"c5\"" {  } { { "Sub16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Sub16.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c6 Sub16.v(16) " "Verilog HDL Implicit Net warning at Sub16.v(16): created implicit net for \"c6\"" {  } { { "Sub16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Sub16.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c7 Sub16.v(17) " "Verilog HDL Implicit Net warning at Sub16.v(17): created implicit net for \"c7\"" {  } { { "Sub16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Sub16.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c8 Sub16.v(18) " "Verilog HDL Implicit Net warning at Sub16.v(18): created implicit net for \"c8\"" {  } { { "Sub16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Sub16.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c9 Sub16.v(19) " "Verilog HDL Implicit Net warning at Sub16.v(19): created implicit net for \"c9\"" {  } { { "Sub16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Sub16.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306840 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c10 Sub16.v(20) " "Verilog HDL Implicit Net warning at Sub16.v(20): created implicit net for \"c10\"" {  } { { "Sub16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Sub16.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306841 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c11 Sub16.v(21) " "Verilog HDL Implicit Net warning at Sub16.v(21): created implicit net for \"c11\"" {  } { { "Sub16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Sub16.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306841 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c12 Sub16.v(22) " "Verilog HDL Implicit Net warning at Sub16.v(22): created implicit net for \"c12\"" {  } { { "Sub16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Sub16.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306841 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c13 Sub16.v(23) " "Verilog HDL Implicit Net warning at Sub16.v(23): created implicit net for \"c13\"" {  } { { "Sub16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Sub16.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306841 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c14 Sub16.v(24) " "Verilog HDL Implicit Net warning at Sub16.v(24): created implicit net for \"c14\"" {  } { { "Sub16.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Sub16.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306841 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_ max_16_bit.v(6) " "Verilog HDL Implicit Net warning at max_16_bit.v(6): created implicit net for \"_\"" {  } { { "max_16_bit.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/max_16_bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306841 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry max_16_bit.v(6) " "Verilog HDL Implicit Net warning at max_16_bit.v(6): created implicit net for \"carry\"" {  } { { "max_16_bit.v" "" { Text "C:/Users/ADMIN/workspace/Data_pipeline/max_16_bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948306841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_pipeline " "Elaborating entity \"Data_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1664948306872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_16bit max_16bit:inst " "Elaborating entity \"max_16bit\" for hierarchy \"max_16bit:inst\"" {  } { { "Data_pipeline.bdf" "inst" { Schematic "C:/Users/ADMIN/workspace/Data_pipeline/Data_pipeline.bdf" { { 104 288 448 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664948306874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub16 max_16bit:inst\|Sub16:sub " "Elaborating entity \"Sub16\" for hierarchy \"max_16bit:inst\|Sub16:sub\"" {  } { { "max_16_bit.v" "sub" { Text "C:/Users/ADMIN/workspace/Data_pipeline/max_16_bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664948306898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_adder max_16bit:inst\|Sub16:sub\|Full_adder:sub16_adder0 " "Elaborating entity \"Full_adder\" for hierarchy \"max_16bit:inst\|Sub16:sub\|Full_adder:sub16_adder0\"" {  } { { "Sub16.v" "sub16_adder0" { Text "C:/Users/ADMIN/workspace/Data_pipeline/Sub16.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664948306900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1 max_16bit:inst\|MUX2to1:mux " "Elaborating entity \"MUX2to1\" for hierarchy \"max_16bit:inst\|MUX2to1:mux\"" {  } { { "max_16_bit.v" "mux" { Text "C:/Users/ADMIN/workspace/Data_pipeline/max_16_bit.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664948306922 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1664948307253 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1664948307559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664948307559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1664948307590 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1664948307590 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1664948307590 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1664948307590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1664948307609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 05 12:38:27 2022 " "Processing ended: Wed Oct 05 12:38:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1664948307609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1664948307609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1664948307609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664948307609 ""}
