import Why3.Base
import pearl.register_allocation_vcg.lean.register_allocation.Spec
import pearl.register_allocation_vcg.lean.register_allocation.DWP
open Classical
open Lean4Why3
namespace register_allocation_FiniteNumberOfRegisters_kqtvc
theorem k'vc : True
  := sorry
end register_allocation_FiniteNumberOfRegisters_kqtvc
