<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>SDL API Guide for J721E: sdl_ecc_soc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SDL API Guide for J721E
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('sdl__ecc__soc_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">sdl_ecc_soc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="sdl__ecc__soc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aa584c9edc9eb46d9661e89d89b20b127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa584c9edc9eb46d9661e89d89b20b127">SDL_ECC_WIDTH_UNDEFINED</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aa584c9edc9eb46d9661e89d89b20b127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9dee4975526efc2b6c0060220b91d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acc9dee4975526efc2b6c0060220b91d4">SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:acc9dee4975526efc2b6c0060220b91d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba09ce52773da5bd628675d03295126a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aba09ce52773da5bd628675d03295126a">SDL_MAIN_AC_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:aba09ce52773da5bd628675d03295126a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a693f42366db833b4eeeddb6a9857b96e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a693f42366db833b4eeeddb6a9857b96e">SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a693f42366db833b4eeeddb6a9857b96e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbdb699f46b935fe396fd64e8c4200d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8cbdb699f46b935fe396fd64e8c4200d">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a8cbdb699f46b935fe396fd64e8c4200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1673341820e294237218fd1d1b2c3885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1673341820e294237218fd1d1b2c3885">SDL_PCIE2_ECC_AGGR_CORE_0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:a1673341820e294237218fd1d1b2c3885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60890e5668be3893558cecc7fd6da7bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a60890e5668be3893558cecc7fd6da7bd">SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:a60890e5668be3893558cecc7fd6da7bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a274804ffeef030c23f7561a74fcddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0a274804ffeef030c23f7561a74fcddb">SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a0a274804ffeef030c23f7561a74fcddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa6dad107f8ee3784945bd7be3aa33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aeaa6dad107f8ee3784945bd7be3aa33d">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:aeaa6dad107f8ee3784945bd7be3aa33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c6cb3330587e78998e2a2214d95dc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad1c6cb3330587e78998e2a2214d95dc5">SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ad1c6cb3330587e78998e2a2214d95dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1be7b0e29711343222335f40d3c53f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1be7b0e29711343222335f40d3c53f5a">SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a1be7b0e29711343222335f40d3c53f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22959efb7d33898647f488f8d987b58c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a22959efb7d33898647f488f8d987b58c">SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a22959efb7d33898647f488f8d987b58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f17dcb54fe8aa7afbb9c02c5f2c7f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1f17dcb54fe8aa7afbb9c02c5f2c7f9e">SDL_PCIE2_ECC_AGGR_CORE_AXI_0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a1f17dcb54fe8aa7afbb9c02c5f2c7f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cdeedf82c085fcefa981bc7651ff199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8cdeedf82c085fcefa981bc7651ff199">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a8cdeedf82c085fcefa981bc7651ff199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3821f7529020e647bf34ba104474725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac3821f7529020e647bf34ba104474725">SDL_MCU_R5FSS0_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ac3821f7529020e647bf34ba104474725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33c3e806a5e1f3067df85839dc74dffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a33c3e806a5e1f3067df85839dc74dffb">SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a33c3e806a5e1f3067df85839dc74dffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf8777f228479ebddfe6cf05af43471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afaf8777f228479ebddfe6cf05af43471">SDL_MCU_I3C0_I3C_S_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:afaf8777f228479ebddfe6cf05af43471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e40eff7a8ff3172f30e08a025b40831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5e40eff7a8ff3172f30e08a025b40831">SDL_NAVSS0_UDMASS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(68U)</td></tr>
<tr class="separator:a5e40eff7a8ff3172f30e08a025b40831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb86c2791c9e71301d96fca677d6a6ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#adb86c2791c9e71301d96fca677d6a6ca">SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:adb86c2791c9e71301d96fca677d6a6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07a322f31fa2994913c5f7013b8691f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a07a322f31fa2994913c5f7013b8691f2">SDL_R5FSS1_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:a07a322f31fa2994913c5f7013b8691f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2c6a844d825c3a4f134176b69939b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aca2c6a844d825c3a4f134176b69939b2">SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:aca2c6a844d825c3a4f134176b69939b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb8bdfc811c305a29c6b79904b819e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4cb8bdfc811c305a29c6b79904b819e0">SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:a4cb8bdfc811c305a29c6b79904b819e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab74ea2803a1cf18358e617b47fb5a131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab74ea2803a1cf18358e617b47fb5a131">SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ab74ea2803a1cf18358e617b47fb5a131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9af7488a736689fd2847732abcc43aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae9af7488a736689fd2847732abcc43aa">SDL_NAVSS0_MODSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ae9af7488a736689fd2847732abcc43aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacea6a24b0358fb33748517075c246a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aacea6a24b0358fb33748517075c246a6">SDL_R5FSS0_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:aacea6a24b0358fb33748517075c246a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf13a01a465e25aac92c038b2859de48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abf13a01a465e25aac92c038b2859de48">SDL_PCIE0_ECC_AGGR_CORE_0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:abf13a01a465e25aac92c038b2859de48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a833afa302f1183a8c70f5efe45afac43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a833afa302f1183a8c70f5efe45afac43">SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a833afa302f1183a8c70f5efe45afac43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6be853ba5fc91afa325b40698c3cc50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae6be853ba5fc91afa325b40698c3cc50">SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ae6be853ba5fc91afa325b40698c3cc50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a718f1e5091bd599da629f2e51f044bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a718f1e5091bd599da629f2e51f044bbb">SDL_PCIE0_ECC_AGGR_CORE_AXI_0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a718f1e5091bd599da629f2e51f044bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e7807f9c66e007dcac7dc0d891e228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab6e7807f9c66e007dcac7dc0d891e228">SDL_I3C0_I3C_S_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ab6e7807f9c66e007dcac7dc0d891e228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2f75826d09610b86bdfcee7af6b03d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae2f75826d09610b86bdfcee7af6b03d0">SDL_VPAC0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ae2f75826d09610b86bdfcee7af6b03d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97c3ebbc63a81d9abb961ee24ac78013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a97c3ebbc63a81d9abb961ee24ac78013">SDL_NAVSS0_VIRTSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(34U)</td></tr>
<tr class="separator:a97c3ebbc63a81d9abb961ee24ac78013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46bf730456837c1f91195bec0e24b0a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a46bf730456837c1f91195bec0e24b0a2">SDL_MCU_I3C0_I3C_P_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a46bf730456837c1f91195bec0e24b0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda9deec522cc7786730de0d36b76e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afda9deec522cc7786730de0d36b76e7c">SDL_PCIE1_ECC_AGGR_CORE_0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:afda9deec522cc7786730de0d36b76e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ecbc44d66a978f8d6169d73bc2e365d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5ecbc44d66a978f8d6169d73bc2e365d">SDL_R5FSS1_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:a5ecbc44d66a978f8d6169d73bc2e365d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0df6f0b5735a57097dc04d56ef96afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac0df6f0b5735a57097dc04d56ef96afc">SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ac0df6f0b5735a57097dc04d56ef96afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a014089d32986518238a85af084e3c3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a014089d32986518238a85af084e3c3b1">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a014089d32986518238a85af084e3c3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53ce4f3bb95b2d018c98c22abb8e6856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a53ce4f3bb95b2d018c98c22abb8e6856">SDL_NAVSS0_NBSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a53ce4f3bb95b2d018c98c22abb8e6856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c30da4b8b510dbb2191d178143143b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab4c30da4b8b510dbb2191d178143143b">SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ab4c30da4b8b510dbb2191d178143143b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15cca479c8b89b182df5b52509bbc50a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a15cca479c8b89b182df5b52509bbc50a">SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a15cca479c8b89b182df5b52509bbc50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f013580ba7c2c2bba495c75fcca3ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3f013580ba7c2c2bba495c75fcca3ec5">SDL_IDOM1_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a3f013580ba7c2c2bba495c75fcca3ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af89cb87a1a5ed01fe43302111808cb0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af89cb87a1a5ed01fe43302111808cb0a">SDL_IDOM1_ECC_AGGR1_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:af89cb87a1a5ed01fe43302111808cb0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360c8a6e2bdc2ff90f2e477276a32dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a360c8a6e2bdc2ff90f2e477276a32dff">SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a360c8a6e2bdc2ff90f2e477276a32dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb331e26b62b98ba9393aac8edfd402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1eb331e26b62b98ba9393aac8edfd402">SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a1eb331e26b62b98ba9393aac8edfd402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc6ec8dae62be9af358a1d7a1b25293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#adfc6ec8dae62be9af358a1d7a1b25293">SDL_PCIE1_ECC_AGGR_CORE_AXI_0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:adfc6ec8dae62be9af358a1d7a1b25293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6844d0460ba10039fc17c6e77104d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad6844d0460ba10039fc17c6e77104d98">SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ad6844d0460ba10039fc17c6e77104d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf3c40098df921691c723f50b4814f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aaaf3c40098df921691c723f50b4814f5">SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:aaaf3c40098df921691c723f50b4814f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e7b7ed1cbf0891662a1d008b476d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa4e7b7ed1cbf0891662a1d008b476d65">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:aa4e7b7ed1cbf0891662a1d008b476d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbe843445621bc664d720478b343fa4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afbe843445621bc664d720478b343fa4b">SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:afbe843445621bc664d720478b343fa4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c4cffc8db723de906eb7d17593faf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad9c4cffc8db723de906eb7d17593faf4">SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ad9c4cffc8db723de906eb7d17593faf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af97c8eeca84f120d5551929bf65ccc06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af97c8eeca84f120d5551929bf65ccc06">SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:af97c8eeca84f120d5551929bf65ccc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ea774ff2eb2b1ad4a951f5b52c7e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a57ea774ff2eb2b1ad4a951f5b52c7e6f">SDL_MCU_I3C1_I3C_S_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:a57ea774ff2eb2b1ad4a951f5b52c7e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a866796686b1c11154c99e63c321276de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a866796686b1c11154c99e63c321276de">SDL_MCU_I3C1_I3C_P_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a866796686b1c11154c99e63c321276de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfa8178904a77bdf7d88ee9c7af07cc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abfa8178904a77bdf7d88ee9c7af07cc2">SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:abfa8178904a77bdf7d88ee9c7af07cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb60a1583d1653b59c68413f51821547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afb60a1583d1653b59c68413f51821547">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:afb60a1583d1653b59c68413f51821547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3b28d229f4e8fa03356206a37bf4789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa3b28d229f4e8fa03356206a37bf4789">SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:aa3b28d229f4e8fa03356206a37bf4789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbe54ea1c47a0d3b8d3814ba887f8e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afbe54ea1c47a0d3b8d3814ba887f8e00">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:afbe54ea1c47a0d3b8d3814ba887f8e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fbd841d70410d54ce81e34d771264ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6fbd841d70410d54ce81e34d771264ba">SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a6fbd841d70410d54ce81e34d771264ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0b3804b3a96f453845d3d415f6e8a90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad0b3804b3a96f453845d3d415f6e8a90">SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ad0b3804b3a96f453845d3d415f6e8a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3e7f7efb07c3a8ec165b40b741f506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afa3e7f7efb07c3a8ec165b40b741f506">SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:afa3e7f7efb07c3a8ec165b40b741f506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c1f92be753c6b5d05b40aad63996d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7c1f92be753c6b5d05b40aad63996d1b">SDL_PCIE3_ECC_AGGR_CORE_0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:a7c1f92be753c6b5d05b40aad63996d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c601b8e8fec3f579907e678b173718e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3c601b8e8fec3f579907e678b173718e">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(59U)</td></tr>
<tr class="separator:a3c601b8e8fec3f579907e678b173718e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae777cccde18823694e6419277d48efdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae777cccde18823694e6419277d48efdf">SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ae777cccde18823694e6419277d48efdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4edc85231a4a6fc663dbf422f8d81974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4edc85231a4a6fc663dbf422f8d81974">SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a4edc85231a4a6fc663dbf422f8d81974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a970205c963850cdab1beb1c4a3c517d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a970205c963850cdab1beb1c4a3c517d3">SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a970205c963850cdab1beb1c4a3c517d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66722fea9680b6c634af6874070ffae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a66722fea9680b6c634af6874070ffae5">SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a66722fea9680b6c634af6874070ffae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aaa03adad55c177822534f2fc127a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1aaa03adad55c177822534f2fc127a67">SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a1aaa03adad55c177822534f2fc127a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f180cbfc36ddba9878558a402f87c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3f180cbfc36ddba9878558a402f87c94">SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:a3f180cbfc36ddba9878558a402f87c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26039c9af190030456fec51b9c7d364e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a26039c9af190030456fec51b9c7d364e">SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:a26039c9af190030456fec51b9c7d364e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae134395b36afc099276f1e52b41d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#adae134395b36afc099276f1e52b41d15">SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:adae134395b36afc099276f1e52b41d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0e28c5b957123d3d0ca36bfc0a5550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8e0e28c5b957123d3d0ca36bfc0a5550">SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a8e0e28c5b957123d3d0ca36bfc0a5550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c932da93a88b06e09d4daec8984a56c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1c932da93a88b06e09d4daec8984a56c">SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a1c932da93a88b06e09d4daec8984a56c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a113dd24dc0e6817f0de9c58bf6518571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a113dd24dc0e6817f0de9c58bf6518571">SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a113dd24dc0e6817f0de9c58bf6518571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5fac2372c058a2c0055a42c8ca864f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae5fac2372c058a2c0055a42c8ca864f2">SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ae5fac2372c058a2c0055a42c8ca864f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae56b0d66ff0720473b3a35ff6156dff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae56b0d66ff0720473b3a35ff6156dff4">SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ae56b0d66ff0720473b3a35ff6156dff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae010955f8b54b21e10f19ae13d9b9956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae010955f8b54b21e10f19ae13d9b9956">SDL_PCIE3_ECC_AGGR_CORE_AXI_0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ae010955f8b54b21e10f19ae13d9b9956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a01755ef35bc6056ce3961149d74580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5a01755ef35bc6056ce3961149d74580">SDL_I3C0_I3C_P_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a5a01755ef35bc6056ce3961149d74580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a455476ef1e2e0cb00af1078205cf80d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a455476ef1e2e0cb00af1078205cf80d3">SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:a455476ef1e2e0cb00af1078205cf80d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94cb9c51b73da141f8fa2a772fb454d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a94cb9c51b73da141f8fa2a772fb454d3">SDL_CBASS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a94cb9c51b73da141f8fa2a772fb454d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14bc34e30c593d01d31bfb4b746e1030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a14bc34e30c593d01d31bfb4b746e1030">SDL_MAIN_RC_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a14bc34e30c593d01d31bfb4b746e1030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8a7e5046a5b73d36c6b40d1f56ad53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4b8a7e5046a5b73d36c6b40d1f56ad53">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a4b8a7e5046a5b73d36c6b40d1f56ad53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2efdc9fb60d0f81e71aa57a6659479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7e2efdc9fb60d0f81e71aa57a6659479">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a7e2efdc9fb60d0f81e71aa57a6659479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f9a3dfa5b6147cde6b0308d2d32ca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a58f9a3dfa5b6147cde6b0308d2d32ca7">SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a58f9a3dfa5b6147cde6b0308d2d32ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b2d7350268b6d29182a5654c0581a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2b2d7350268b6d29182a5654c0581a98">SDL_DMPAC0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a2b2d7350268b6d29182a5654c0581a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd80821d9b5fcb78c33034541e45848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7dd80821d9b5fcb78c33034541e45848">SDL_MAIN_HC_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a7dd80821d9b5fcb78c33034541e45848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace9d779514cb0d8101e5d49dfa3c727f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ace9d779514cb0d8101e5d49dfa3c727f">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ace9d779514cb0d8101e5d49dfa3c727f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e920195b3611a533d874fdf984f46e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8e920195b3611a533d874fdf984f46e2">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a8e920195b3611a533d874fdf984f46e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a851f9ca9d49ff42d919889c24abd56a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a851f9ca9d49ff42d919889c24abd56a6">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a851f9ca9d49ff42d919889c24abd56a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63e808311fc8055f547ec38d373f501c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a63e808311fc8055f547ec38d373f501c">SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a63e808311fc8055f547ec38d373f501c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ad4622fc1bcce4cc4034cbc88cf0f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a14ad4622fc1bcce4cc4034cbc88cf0f8">SDL_VPAC0_LDC_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:a14ad4622fc1bcce4cc4034cbc88cf0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a304eb5c836dd14e7c4e226409de223d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a304eb5c836dd14e7c4e226409de223d2">SDL_R5FSS0_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:a304eb5c836dd14e7c4e226409de223d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9402988e3c8b3bd22903ef3994ecc803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9402988e3c8b3bd22903ef3994ecc803">SDL_NAVSS_VIRTSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a9402988e3c8b3bd22903ef3994ecc803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73151e5c1fb716a20be7ea535671b120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a73151e5c1fb716a20be7ea535671b120">SDL_MCU_R5FSS0_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:a73151e5c1fb716a20be7ea535671b120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab147b56e6718fce614a0797840539b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab147b56e6718fce614a0797840539b5b">SDL_MCU_CBASS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ab147b56e6718fce614a0797840539b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae234e687e2798657019edd4414330a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae234e687e2798657019edd4414330a96">SDL_VPAC0_VISS_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(38U)</td></tr>
<tr class="separator:ae234e687e2798657019edd4414330a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a618ef4126bfdd24b013b858d490b53d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a618ef4126bfdd24b013b858d490b53d7">SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a618ef4126bfdd24b013b858d490b53d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a015d24afa5e8384395878f5bce678bc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a015d24afa5e8384395878f5bce678bc2">SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:a015d24afa5e8384395878f5bce678bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a232ec44ab99036bd2514ecffc9e99c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a232ec44ab99036bd2514ecffc9e99c0f">SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a232ec44ab99036bd2514ecffc9e99c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc44fbf07ba220d813544ef17314fc8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afc44fbf07ba220d813544ef17314fc8b">SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:afc44fbf07ba220d813544ef17314fc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb37dc37f71db3e1b5201f089f43649f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afb37dc37f71db3e1b5201f089f43649f">SDL_MCU_CPSW0_0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:afb37dc37f71db3e1b5201f089f43649f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab45e6f372ce68ad32928ab89bdac263e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab45e6f372ce68ad32928ab89bdac263e">SDL_MCU_FSS0_0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ab45e6f372ce68ad32928ab89bdac263e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6602b7d1532f3b9520a72018db351cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6602b7d1532f3b9520a72018db351cb7">SDL_MCU_FSS0_1_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a6602b7d1532f3b9520a72018db351cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4dae75c1bc06ecd83171c2ed7461ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac4dae75c1bc06ecd83171c2ed7461ff0">SDL_MCU_FSS0_2_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ac4dae75c1bc06ecd83171c2ed7461ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a303fb0447b4c895c14f0a61f69ba11d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a303fb0447b4c895c14f0a61f69ba11d3">SDL_WKUP_DMSC0_0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a303fb0447b4c895c14f0a61f69ba11d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a346f9a32541bd00f68e6bd61e1db977d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a346f9a32541bd00f68e6bd61e1db977d">SDL_COMPUTE_CLUSTER0_10_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a346f9a32541bd00f68e6bd61e1db977d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac99df890a46e20f0ff4fa8c0d9067fc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac99df890a46e20f0ff4fa8c0d9067fc1">SDL_CPSW0_0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ac99df890a46e20f0ff4fa8c0d9067fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38bde9b0e871a908aed7c89424839272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a38bde9b0e871a908aed7c89424839272">SDL_ECC_VIM_RAM_ID_WIDTH_CORRECTION</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a38bde9b0e871a908aed7c89424839272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2333203d749c12c0f4fe7699f3ad921a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2333203d749c12c0f4fe7699f3ad921a">SDL_ECC_AGGREGATOR_MAX_LOW_ENTRIES</a>&#160;&#160;&#160;(SDL_NAVSS0_UDMASS_ECC_AGGR0+1u)</td></tr>
<tr class="separator:a2333203d749c12c0f4fe7699f3ad921a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0831451d8d12397ca26fb29c0de4b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab0831451d8d12397ca26fb29c0de4b74">SDL_ECC_AGGREGATOR_MAX_HIGH_ENTRIES</a></td></tr>
<tr class="separator:ab0831451d8d12397ca26fb29c0de4b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b19f3a31e53ae979659592a6b84701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a94b19f3a31e53ae979659592a6b84701">SDL_ECC_AGGREGATOR_MAX_ENTRIES</a></td></tr>
<tr class="separator:a94b19f3a31e53ae979659592a6b84701"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a7d81c500675aa638bc960694dc45ba44"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7d81c500675aa638bc960694dc45ba44">SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#acc9dee4975526efc2b6c0060220b91d4">SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a7d81c500675aa638bc960694dc45ba44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4388c4cda686e1f51775b3d445e75240"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4388c4cda686e1f51775b3d445e75240">SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SLV0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SLV0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4388c4cda686e1f51775b3d445e75240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38a55230cdc1f364b138d7af459b79fe"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a38a55230cdc1f364b138d7af459b79fe">SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a38a55230cdc1f364b138d7af459b79fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e5329380b7451ca9b3223ee07a9091"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a11e5329380b7451ca9b3223ee07a9091">SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM1_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM1_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a11e5329380b7451ca9b3223ee07a9091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8175f7441f38e43ed8c481bc579b245a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8175f7441f38e43ed8c481bc579b245a">SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8175f7441f38e43ed8c481bc579b245a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca3b37e3a67af43469db23ff53d8464"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8ca3b37e3a67af43469db23ff53d8464">SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR1_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR1_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8ca3b37e3a67af43469db23ff53d8464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7902e2799c185eeecc6ce65441f5cc36"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7902e2799c185eeecc6ce65441f5cc36">SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7902e2799c185eeecc6ce65441f5cc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e95bdc729a73fee2ba3f584d60fa50"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a19e95bdc729a73fee2ba3f584d60fa50">SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a19e95bdc729a73fee2ba3f584d60fa50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a755e38e766f992edd6009f7e6704e026"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a755e38e766f992edd6009f7e6704e026">SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a755e38e766f992edd6009f7e6704e026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39f6552272a26615aff1643a585b084f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a39f6552272a26615aff1643a585b084f">SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a39f6552272a26615aff1643a585b084f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1217b8cc7409712a6a62780e8dc163"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acb1217b8cc7409712a6a62780e8dc163">SDL_MAIN_AC_ECC_AGGR0_IJ7_AC_CBASS_MAIN_FW_CBASS_0_J7_AC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_IJ7_AC_CBASS_MAIN_FW_CBASS_0_J7_AC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acb1217b8cc7409712a6a62780e8dc163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272ac6173973029c1402576671833d00"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a272ac6173973029c1402576671833d00">SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_DMSC_FW_SCR_SCR_J7_AC_CBASS_MAIN_FW_CBASS_DMSC_FW_SCR_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_DMSC_FW_SCR_SCR_J7_AC_CBASS_MAIN_FW_CBASS_DMSC_FW_SCR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a272ac6173973029c1402576671833d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a665361bdfd3786886ce4b64ffcc579e4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a665361bdfd3786886ce4b64ffcc579e4">SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a665361bdfd3786886ce4b64ffcc579e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33863bfe81bc86ddfca9110e2ee95730"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a33863bfe81bc86ddfca9110e2ee95730">SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_BRIDGE_BUSECC_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a33863bfe81bc86ddfca9110e2ee95730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a502eb1962cce390f5156612ef89d85fc"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a502eb1962cce390f5156612ef89d85fc">SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a502eb1962cce390f5156612ef89d85fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb99614312cf182e999f84af05127011"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afb99614312cf182e999f84af05127011">SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afb99614312cf182e999f84af05127011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1293916e2e7703622ecff1aa3ec3660"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af1293916e2e7703622ecff1aa3ec3660">SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SCR_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SCR_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af1293916e2e7703622ecff1aa3ec3660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e4de8f8f6ba9043718998b4955cf7ac"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3e4de8f8f6ba9043718998b4955cf7ac">SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_DMPAC_PSIL_RETIME_BR_MAIN_0__J7_MAIN_AC_DMPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_DMPAC_PSIL_RETIME_BR_MAIN_0__J7_MAIN_AC_DMPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3e4de8f8f6ba9043718998b4955cf7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922f6cafbb59fd68bb0ecfaa6626dd79"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a922f6cafbb59fd68bb0ecfaa6626dd79">SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_DMPAC_PSIL_RETIME_BR_MAIN_1__J7_MAIN_AC_DMPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_DMPAC_PSIL_RETIME_BR_MAIN_1__J7_MAIN_AC_DMPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a922f6cafbb59fd68bb0ecfaa6626dd79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723c6835b3242d4d0b63b7db55361549"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a723c6835b3242d4d0b63b7db55361549">SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_VPAC_PSIL_RETIME_BR_MAIN_0__J7_MAIN_AC_VPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_VPAC_PSIL_RETIME_BR_MAIN_0__J7_MAIN_AC_VPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a723c6835b3242d4d0b63b7db55361549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b060c5ebe0fc71471e7bc20f55d71a9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5b060c5ebe0fc71471e7bc20f55d71a9">SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_VPAC_PSIL_RETIME_BR_MAIN_1__J7_MAIN_AC_VPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_VPAC_PSIL_RETIME_BR_MAIN_1__J7_MAIN_AC_VPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5b060c5ebe0fc71471e7bc20f55d71a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f0a111e20837a16ae7e2653a8f24d7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad2f0a111e20837a16ae7e2653a8f24d7">SDL_MAIN_AC_ECC_AGGR0_J7_MAIN_AC_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_MAIN_AC_ECC_AGGR0_J7_MAIN_AC_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad2f0a111e20837a16ae7e2653a8f24d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeffa352153391dec1c646b1fbbd38732"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aeffa352153391dec1c646b1fbbd38732">SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a693f42366db833b4eeeddb6a9857b96e">SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:aeffa352153391dec1c646b1fbbd38732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ebb8b0849e2dc2e73e542296c97bb9c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5ebb8b0849e2dc2e73e542296c97bb9c">SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_0_groupEntries</a> [SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5ebb8b0849e2dc2e73e542296c97bb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acccfdefa31cedfa16271d0945cbfb6d5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acccfdefa31cedfa16271d0945cbfb6d5">SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_groupEntries</a> [SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acccfdefa31cedfa16271d0945cbfb6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b480d563432fe53cdffd65436ac607"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a31b480d563432fe53cdffd65436ac607">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_0_groupEntries</a> [SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a31b480d563432fe53cdffd65436ac607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a576a05066bca50a3c05e6dec539f62a8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a576a05066bca50a3c05e6dec539f62a8">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_1_groupEntries</a> [SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a576a05066bca50a3c05e6dec539f62a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ce81091d452895b3ad88f1b74463384"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2ce81091d452895b3ad88f1b74463384">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_2_groupEntries</a> [SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2ce81091d452895b3ad88f1b74463384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b33450f38809e43bb8bf63ad71441c7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1b33450f38809e43bb8bf63ad71441c7">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_3_groupEntries</a> [SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_3_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1b33450f38809e43bb8bf63ad71441c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20862742566e0889147f62540637a865"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a20862742566e0889147f62540637a865">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CTL_WRAP_VBUSP2AHB_EDC_CTRL_0_groupEntries</a> [SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CTL_WRAP_VBUSP2AHB_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a20862742566e0889147f62540637a865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a533468f1ba8ae8e5936b83ef73fd6481"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a533468f1ba8ae8e5936b83ef73fd6481">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a533468f1ba8ae8e5936b83ef73fd6481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697cb723823e1d993819e2f59c8ab165"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a697cb723823e1d993819e2f59c8ab165">SDL_PCIE2_ECC_AGGR_CORE_0_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a1673341820e294237218fd1d1b2c3885">SDL_PCIE2_ECC_AGGR_CORE_0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a697cb723823e1d993819e2f59c8ab165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa008b93a92a787de4af12f2f706466a8"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa008b93a92a787de4af12f2f706466a8">SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a60890e5668be3893558cecc7fd6da7bd">SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:aa008b93a92a787de4af12f2f706466a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb7621927bfaf40d4b6b57e95bd73c3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4eb7621927bfaf40d4b6b57e95bd73c3">SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4eb7621927bfaf40d4b6b57e95bd73c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99c504836f18553145d006857edde3fb"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a99c504836f18553145d006857edde3fb">SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a99c504836f18553145d006857edde3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c3074be097d912b55d7f7ffa04677c6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9c3074be097d912b55d7f7ffa04677c6">SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9c3074be097d912b55d7f7ffa04677c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5669dec7767d48ffb21ee681c67f9de8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5669dec7767d48ffb21ee681c67f9de8">SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5669dec7767d48ffb21ee681c67f9de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18bfc638caa2d0752b7eeb6830cd5e5e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a18bfc638caa2d0752b7eeb6830cd5e5e">SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_SCR1_SCR_A72_J7_COREPAC_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_SCR1_SCR_A72_J7_COREPAC_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a18bfc638caa2d0752b7eeb6830cd5e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7cbb8f00c2a10774da43a804405fa56"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad7cbb8f00c2a10774da43a804405fa56">SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad7cbb8f00c2a10774da43a804405fa56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ab14a00e037b6a77662dde816f28ccf"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3ab14a00e037b6a77662dde816f28ccf">SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_DST_M2P_SRC_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_DST_M2P_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3ab14a00e037b6a77662dde816f28ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae236189f0560d465d6a4baadcb27ad38"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae236189f0560d465d6a4baadcb27ad38">SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_DST_VBUSS_groupEntries</a> [SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_DST_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae236189f0560d465d6a4baadcb27ad38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb6e3b7e066431c442cbd7c8011f5398"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abb6e3b7e066431c442cbd7c8011f5398">SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_M2M_VBUSS_groupEntries</a> [SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_M2M_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abb6e3b7e066431c442cbd7c8011f5398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9018a36161ee0c8d83ed034cb9016ad1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9018a36161ee0c8d83ed034cb9016ad1">SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_DST_M2P_DST_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_DST_M2P_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9018a36161ee0c8d83ed034cb9016ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a21636a2334739010efe2bbcf22f593"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9a21636a2334739010efe2bbcf22f593">SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_groupEntries</a> [SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9a21636a2334739010efe2bbcf22f593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f5d1eb6971a605f72309408231a8b2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a76f5d1eb6971a605f72309408231a8b2">SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_groupEntries</a> [SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a76f5d1eb6971a605f72309408231a8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be6f4bdb01444198e8bdb1f6fefc25c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9be6f4bdb01444198e8bdb1f6fefc25c">SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9be6f4bdb01444198e8bdb1f6fefc25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2806471873b947830c61cec1e9db50b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa2806471873b947830c61cec1e9db50b">SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries</a> [SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa2806471873b947830c61cec1e9db50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3751f66c0bd6d6985a57c814c607a22"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad3751f66c0bd6d6985a57c814c607a22">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#aeaa6dad107f8ee3784945bd7be3aa33d">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ad3751f66c0bd6d6985a57c814c607a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9825d678ebee009d78d42e5b26de47cb"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9825d678ebee009d78d42e5b26de47cb">SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ad1c6cb3330587e78998e2a2214d95dc5">SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a9825d678ebee009d78d42e5b26de47cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a814d36fae2ded1970e869d1e088e0cbe"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a814d36fae2ded1970e869d1e088e0cbe">SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_groupEntries</a> [SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a814d36fae2ded1970e869d1e088e0cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad97f9fe2148dc156186fc84ec123c0a9"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad97f9fe2148dc156186fc84ec123c0a9">SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a1be7b0e29711343222335f40d3c53f5a">SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ad97f9fe2148dc156186fc84ec123c0a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e59dca3db24603e51d0dec8e070aa04"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6e59dca3db24603e51d0dec8e070aa04">SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a22959efb7d33898647f488f8d987b58c">SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a6e59dca3db24603e51d0dec8e070aa04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433252acce22fb0aa5093e8217dda782"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a433252acce22fb0aa5093e8217dda782">SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a433252acce22fb0aa5093e8217dda782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a651e5892be117051362bb931321b4853"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a651e5892be117051362bb931321b4853">SDL_PCIE2_ECC_AGGR_CORE_AXI_0_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a1f17dcb54fe8aa7afbb9c02c5f2c7f9e">SDL_PCIE2_ECC_AGGR_CORE_AXI_0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a651e5892be117051362bb931321b4853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ee9a30e1b18da5c99a58c336aefeaa1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7ee9a30e1b18da5c99a58c336aefeaa1">SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_groupEntries</a> [SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7ee9a30e1b18da5c99a58c336aefeaa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc083664619a87e2bb7a60b2fb4fcf7c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abc083664619a87e2bb7a60b2fb4fcf7c">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_VOLTAGE_DOMAIN1_EDC_CTRL_0_groupEntries</a> [SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_VOLTAGE_DOMAIN1_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abc083664619a87e2bb7a60b2fb4fcf7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3984e4824afd490357c44e1b240d4997"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3984e4824afd490357c44e1b240d4997">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3984e4824afd490357c44e1b240d4997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af921b48c689551eb206eda21a28c4e1e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af921b48c689551eb206eda21a28c4e1e">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2P_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2P_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af921b48c689551eb206eda21a28c4e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c1f4f115d9d27cadb705884ef926192"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7c1f4f115d9d27cadb705884ef926192">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2P_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2P_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7c1f4f115d9d27cadb705884ef926192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84341e18d4ef36472a4108eda98a9cd1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a84341e18d4ef36472a4108eda98a9cd1">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CFG_GCLK_EDC_CTRL_0_groupEntries</a> [SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CFG_GCLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a84341e18d4ef36472a4108eda98a9cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b4921af79a89672f26a2f460be8f8d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a85b4921af79a89672f26a2f460be8f8d">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries</a> [SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a85b4921af79a89672f26a2f460be8f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a9c7b7c563abf147e9c0448f3b04702"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9a9c7b7c563abf147e9c0448f3b04702">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9a9c7b7c563abf147e9c0448f3b04702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27611ec0ad1b6642242285dd52172d11"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a27611ec0ad1b6642242285dd52172d11">SDL_MCU_R5FSS0_CORE0_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ac3821f7529020e647bf34ba104474725">SDL_MCU_R5FSS0_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a27611ec0ad1b6642242285dd52172d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4690f3fdf9032d53e9b2b8c2cb1f5fc5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4690f3fdf9032d53e9b2b8c2cb1f5fc5">SDL_MCU_R5FSS0_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL_groupEntries</a> [SDL_MCU_R5FSS0_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4690f3fdf9032d53e9b2b8c2cb1f5fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa6a2be4ebb3902e4fbe09169c0d1a7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0fa6a2be4ebb3902e4fbe09169c0d1a7">SDL_MCU_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</a> [SDL_MCU_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0fa6a2be4ebb3902e4fbe09169c0d1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a149d679901067f3a139c3bdeaac4a7d9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a149d679901067f3a139c3bdeaac4a7d9">SDL_MCU_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</a> [SDL_MCU_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a149d679901067f3a139c3bdeaac4a7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942e117e38d013fd012f29c1253edb3d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a942e117e38d013fd012f29c1253edb3d">SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</a> [SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a942e117e38d013fd012f29c1253edb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c014c569acd5a5db56c56c00fa3b11"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a49c014c569acd5a5db56c56c00fa3b11">SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</a> [SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a49c014c569acd5a5db56c56c00fa3b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f31280bbdbd83287fd3d747be687911"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4f31280bbdbd83287fd3d747be687911">SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_groupEntries</a> [SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4f31280bbdbd83287fd3d747be687911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f63a43588447d8f4a7385993136734"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a07f63a43588447d8f4a7385993136734">SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_groupEntries</a> [SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a07f63a43588447d8f4a7385993136734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d1ae2be03a822f6e397c5056f5f2e63"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9d1ae2be03a822f6e397c5056f5f2e63">SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9d1ae2be03a822f6e397c5056f5f2e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a862f431934f29d39fe57500c5a819715"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a862f431934f29d39fe57500c5a819715">SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a33c3e806a5e1f3067df85839dc74dffb">SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a862f431934f29d39fe57500c5a819715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f2070ae0c3814e4826aa0612ee5ff4"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab7f2070ae0c3814e4826aa0612ee5ff4">SDL_MCU_I3C0_I3C_S_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#afaf8777f228479ebddfe6cf05af43471">SDL_MCU_I3C0_I3C_S_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ab7f2070ae0c3814e4826aa0612ee5ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92e618895d9127907e79ffa70fed681e"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a92e618895d9127907e79ffa70fed681e">SDL_NAVSS0_UDMASS_ECC_AGGR0_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a5e40eff7a8ff3172f30e08a025b40831">SDL_NAVSS0_UDMASS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a92e618895d9127907e79ffa70fed681e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b87bb0940b2cd2c4f9db1a22b5f9bf1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8b87bb0940b2cd2c4f9db1a22b5f9bf1">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8b87bb0940b2cd2c4f9db1a22b5f9bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2edda92d56838066f62694ce2651ac"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3e2edda92d56838066f62694ce2651ac">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3e2edda92d56838066f62694ce2651ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c1aab99066951082ccec7ba755f67d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a19c1aab99066951082ccec7ba755f67d">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_1_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a19c1aab99066951082ccec7ba755f67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af695d2a41aa5857c46aa4cb5801cdf8b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af695d2a41aa5857c46aa4cb5801cdf8b">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_2_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af695d2a41aa5857c46aa4cb5801cdf8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78fadea78d1a1030a73a96eb8d38c404"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a78fadea78d1a1030a73a96eb8d38c404">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_RINGACC0_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_RINGACC0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a78fadea78d1a1030a73a96eb8d38c404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1069d53beb75e8b98008642844951238"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1069d53beb75e8b98008642844951238">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_RINGACC0_EDC_CTRL_1_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_RINGACC0_EDC_CTRL_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1069d53beb75e8b98008642844951238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65021e460848fda8583c3bb539930a9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae65021e460848fda8583c3bb539930a9">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_INTA0_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_INTA0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae65021e460848fda8583c3bb539930a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0b60115fa67436215c145588c385049"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae0b60115fa67436215c145588c385049">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_MSRAM0_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_MSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae0b60115fa67436215c145588c385049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7550698ce8dd8dc5cfa05bcbe5dae7be"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7550698ce8dd8dc5cfa05bcbe5dae7be">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_NAVSS_TR_PSIL_RT_BRIDGE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_NAVSS_TR_PSIL_RT_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7550698ce8dd8dc5cfa05bcbe5dae7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa81e488f530c2715e33e60243dc0a74a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa81e488f530c2715e33e60243dc0a74a">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_NAVSS_LOC_PSIL_SAFEG_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_NAVSS_LOC_PSIL_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa81e488f530c2715e33e60243dc0a74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b6b47ea6bd2998deae5828657ee9026"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0b6b47ea6bd2998deae5828657ee9026">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_UDMAP0_STRM_SAFEG_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_UDMAP0_STRM_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0b6b47ea6bd2998deae5828657ee9026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64d36933ef1be372aa04fa8105c91a79"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a64d36933ef1be372aa04fa8105c91a79">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_NAVSS_LOC_PSIL_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_NAVSS_LOC_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a64d36933ef1be372aa04fa8105c91a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19b754ab852c3376ff0fe86c948cdc95"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a19b754ab852c3376ff0fe86c948cdc95">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_NAVSS_TR_PSIL_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_NAVSS_TR_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a19b754ab852c3376ff0fe86c948cdc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae536082a4e2ec7c629723b841404f6d8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae536082a4e2ec7c629723b841404f6d8">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_UDMAP0_STRM_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_UDMAP0_STRM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae536082a4e2ec7c629723b841404f6d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cac6a0746029271c5ea819da9641942"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6cac6a0746029271c5ea819da9641942">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CFG_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CFG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6cac6a0746029271c5ea819da9641942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06b3a8a9cf597ab11011bd31830472e9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a06b3a8a9cf597ab11011bd31830472e9">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a06b3a8a9cf597ab11011bd31830472e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273b4c675df06c60eb7c5301d36cf963"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a273b4c675df06c60eb7c5301d36cf963">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a273b4c675df06c60eb7c5301d36cf963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af640dee227f0c7fd89ca1f79a02210c3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af640dee227f0c7fd89ca1f79a02210c3">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af640dee227f0c7fd89ca1f79a02210c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0ab5962d928813b888d84d04339e99d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af0ab5962d928813b888d84d04339e99d">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af0ab5962d928813b888d84d04339e99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1194467c7a6afb0cc39a70d7eb0a9799"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1194467c7a6afb0cc39a70d7eb0a9799">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_AS_BRIDGE_EDC_CTRL_MCLK_CLK_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_AS_BRIDGE_EDC_CTRL_MCLK_CLK_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1194467c7a6afb0cc39a70d7eb0a9799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d59628638bc957e0ea563346d69208"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a65d59628638bc957e0ea563346d69208">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_AS_BRIDGE_EDC_CTRL_SCLK_CLK_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_AS_BRIDGE_EDC_CTRL_SCLK_CLK_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a65d59628638bc957e0ea563346d69208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c5fc8f364026d1f69ce89ebff0f5776"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0c5fc8f364026d1f69ce89ebff0f5776">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_SAFEG_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0c5fc8f364026d1f69ce89ebff0f5776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b12646197c5a3e36a04034e74a4681b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6b12646197c5a3e36a04034e74a4681b">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_NAVSS_TR_PSIL_RT_BRIDGE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_NAVSS_TR_PSIL_RT_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6b12646197c5a3e36a04034e74a4681b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a403db3d9deb851199173ffc22d3aaab6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a403db3d9deb851199173ffc22d3aaab6">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_MSMC0_PSIL_RT_BRIDGE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_MSMC0_PSIL_RT_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a403db3d9deb851199173ffc22d3aaab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64831f994ba76aeca7a4b461e0458924"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a64831f994ba76aeca7a4b461e0458924">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_VPAC_TC0_CC_PSIL_RT_BRIDGE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_VPAC_TC0_CC_PSIL_RT_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a64831f994ba76aeca7a4b461e0458924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5884285e933256e905d1dd96d5a51ea4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5884285e933256e905d1dd96d5a51ea4">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_VPAC_TC1_CC_PSIL_RT_BRIDGE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_VPAC_TC1_CC_PSIL_RT_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5884285e933256e905d1dd96d5a51ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9ddf5adfdb589f27cdaa7032925ff11"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab9ddf5adfdb589f27cdaa7032925ff11">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_DMPAC_TC0_CC_PSIL_RT_BRIDGE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_DMPAC_TC0_CC_PSIL_RT_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab9ddf5adfdb589f27cdaa7032925ff11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f5bee6d5aa60075c40f59e2ae527b25"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2f5bee6d5aa60075c40f59e2ae527b25">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_TRSTRM_SAFEG_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_TRSTRM_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2f5bee6d5aa60075c40f59e2ae527b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02a6be43acbc50f2e8014349d938896d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a02a6be43acbc50f2e8014349d938896d">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a02a6be43acbc50f2e8014349d938896d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e221a71af5861868b6faeb45c318a5e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1e221a71af5861868b6faeb45c318a5e">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1e221a71af5861868b6faeb45c318a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ddad3157a5b25ef9f5f3313e3d6b0af"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7ddad3157a5b25ef9f5f3313e3d6b0af">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_TRSTRM_BRIDGE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_TRSTRM_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7ddad3157a5b25ef9f5f3313e3d6b0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4761cca7f6128721f344722bb3360cc"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa4761cca7f6128721f344722bb3360cc">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa4761cca7f6128721f344722bb3360cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a287e46bbd1606936e412d301233483ee"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a287e46bbd1606936e412d301233483ee">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a287e46bbd1606936e412d301233483ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68319eb9793653cd37d4593795cc1004"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a68319eb9793653cd37d4593795cc1004">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_NAVSS_TR_PSIL_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_NAVSS_TR_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a68319eb9793653cd37d4593795cc1004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c0726c3765bbb14f50da0e7da5912e6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9c0726c3765bbb14f50da0e7da5912e6">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_MSMC0_PSIL_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_MSMC0_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9c0726c3765bbb14f50da0e7da5912e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6229919d6906088c8dfb8c086310892"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac6229919d6906088c8dfb8c086310892">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_VPAC_TC0_CC_PSIL_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_VPAC_TC0_CC_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac6229919d6906088c8dfb8c086310892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ae89a007b8362ff465e0515997e5b5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a26ae89a007b8362ff465e0515997e5b5">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_VPAC_TC1_CC_PSIL_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_VPAC_TC1_CC_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a26ae89a007b8362ff465e0515997e5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08cb6c7462407f9a1ee53041b5e86a26"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a08cb6c7462407f9a1ee53041b5e86a26">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_DMPAC_TC0_CC_PSIL_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_DMPAC_TC0_CC_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a08cb6c7462407f9a1ee53041b5e86a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f260a5ababc732105a8e0609c9398a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a46f260a5ababc732105a8e0609c9398a">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_UDMAP0_TRSTRM_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_UDMAP0_TRSTRM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a46f260a5ababc732105a8e0609c9398a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadfb77b76ee00834a1ad82d62f8b4721"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aadfb77b76ee00834a1ad82d62f8b4721">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_UDMAP0_CFGSTRM_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_UDMAP0_CFGSTRM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aadfb77b76ee00834a1ad82d62f8b4721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98495b8d3cd7ff75092b5f1babbcd603"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a98495b8d3cd7ff75092b5f1babbcd603">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a98495b8d3cd7ff75092b5f1babbcd603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4bd5b36b7e49c969c0c749167de188e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac4bd5b36b7e49c969c0c749167de188e">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CFG_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CFG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac4bd5b36b7e49c969c0c749167de188e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e5eb2b9a4ccb00006eefee1ee747bbc"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2e5eb2b9a4ccb00006eefee1ee747bbc">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2e5eb2b9a4ccb00006eefee1ee747bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfd4c23e227ca40c99789e21c244026f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acfd4c23e227ca40c99789e21c244026f">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acfd4c23e227ca40c99789e21c244026f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1b8cc92bff94d2292954475fe968df4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af1b8cc92bff94d2292954475fe968df4">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af1b8cc92bff94d2292954475fe968df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa324c8a16e3aa55fff78456013ab6ac"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aaa324c8a16e3aa55fff78456013ab6ac">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aaa324c8a16e3aa55fff78456013ab6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cff08007ea325c0c3eb2f1f7699f3be"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0cff08007ea325c0c3eb2f1f7699f3be">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_MST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_MST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0cff08007ea325c0c3eb2f1f7699f3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb45e21dc70cd86cc369e7e01aa79f2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aaeb45e21dc70cd86cc369e7e01aa79f2">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aaeb45e21dc70cd86cc369e7e01aa79f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a428a6d5c8ff3bfc92a351dfada3beca7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a428a6d5c8ff3bfc92a351dfada3beca7">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_MEM0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_MEM0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a428a6d5c8ff3bfc92a351dfada3beca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01010b5c4189e8e10dfadde0fadfb49f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a01010b5c4189e8e10dfadde0fadfb49f">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_MEM1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_MEM1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a01010b5c4189e8e10dfadde0fadfb49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a342bb9bd523e915d2e02bc0c03025ad1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a342bb9bd523e915d2e02bc0c03025ad1">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_UMEMW_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_UMEMW_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a342bb9bd523e915d2e02bc0c03025ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b05f90d73b4ba8ccbcc5762ed75108d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4b05f90d73b4ba8ccbcc5762ed75108d">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_UMEMR_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_UMEMR_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4b05f90d73b4ba8ccbcc5762ed75108d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea1733f476a57b51bd0b017e5a14ec17"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aea1733f476a57b51bd0b017e5a14ec17">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aea1733f476a57b51bd0b017e5a14ec17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a75d9535cb6d3245f8271bf1dc991a0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7a75d9535cb6d3245f8271bf1dc991a0">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7a75d9535cb6d3245f8271bf1dc991a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa502e571705d79e010c138e2b87d3408"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa502e571705d79e010c138e2b87d3408">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa502e571705d79e010c138e2b87d3408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78ef9e90c81ad3ef8bbb9fb61a052454"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a78ef9e90c81ad3ef8bbb9fb61a052454">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a78ef9e90c81ad3ef8bbb9fb61a052454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b16af6620797c0db629724ca7212777"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8b16af6620797c0db629724ca7212777">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8b16af6620797c0db629724ca7212777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a053b1c284c6979505277da988e52a4b8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a053b1c284c6979505277da988e52a4b8">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a053b1c284c6979505277da988e52a4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2496baa01a838ff7361921018e8d32b6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2496baa01a838ff7361921018e8d32b6">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2496baa01a838ff7361921018e8d32b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af192c222e489dc725cb3cc9b85590d80"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af192c222e489dc725cb3cc9b85590d80">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af192c222e489dc725cb3cc9b85590d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d258ee70083ce508328d093ffb7aa6d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0d258ee70083ce508328d093ffb7aa6d">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0d258ee70083ce508328d093ffb7aa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acad7297ab8d97bdb831553425df58d15"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acad7297ab8d97bdb831553425df58d15">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acad7297ab8d97bdb831553425df58d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a62e25549f36246a02f557fc6c430bb"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1a62e25549f36246a02f557fc6c430bb">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1a62e25549f36246a02f557fc6c430bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4e55251f155f9c14e099e1fa310e3b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8a4e55251f155f9c14e099e1fa310e3b">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8a4e55251f155f9c14e099e1fa310e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63be27dee4d01c844f4d8facc8701e88"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a63be27dee4d01c844f4d8facc8701e88">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a63be27dee4d01c844f4d8facc8701e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb4ee05d02545d75b134f8e731d73ec7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abb4ee05d02545d75b134f8e731d73ec7">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abb4ee05d02545d75b134f8e731d73ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54cec559dbaa2ef662789ac44f4917f2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a54cec559dbaa2ef662789ac44f4917f2">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a54cec559dbaa2ef662789ac44f4917f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c78d2a49bb91da6ca972f4a63f6c640"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0c78d2a49bb91da6ca972f4a63f6c640">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0c78d2a49bb91da6ca972f4a63f6c640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dc1e90e192a6b64f59e1d2c1424cbe7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9dc1e90e192a6b64f59e1d2c1424cbe7">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9dc1e90e192a6b64f59e1d2c1424cbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b2bce633595940cf15052d6b21b3491"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6b2bce633595940cf15052d6b21b3491">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6b2bce633595940cf15052d6b21b3491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc6569c062fe1e1465a9e22037233d48"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afc6569c062fe1e1465a9e22037233d48">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSM_SCR_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSM_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afc6569c062fe1e1465a9e22037233d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf7a6c355bf42fb6a739ed7c5adcdb53"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aaf7a6c355bf42fb6a739ed7c5adcdb53">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSM_SCR_EDC_CTRL_1_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSM_SCR_EDC_CTRL_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aaf7a6c355bf42fb6a739ed7c5adcdb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1542107327766f4312f1cb00fe62f209"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1542107327766f4312f1cb00fe62f209">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1542107327766f4312f1cb00fe62f209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a450e6a8593aa59cf18bb86c47a21d03c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a450e6a8593aa59cf18bb86c47a21d03c">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a450e6a8593aa59cf18bb86c47a21d03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac432c0c5e50082a2d8c9490c324bb96a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac432c0c5e50082a2d8c9490c324bb96a">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac432c0c5e50082a2d8c9490c324bb96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdca461b72dccc669e25965c71184f61"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acdca461b72dccc669e25965c71184f61">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acdca461b72dccc669e25965c71184f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaed7a54ee442d1c3a1aec146c5564de"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aeaed7a54ee442d1c3a1aec146c5564de">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aeaed7a54ee442d1c3a1aec146c5564de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab20678c19deb660be1bcc758c83d7d5e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab20678c19deb660be1bcc758c83d7d5e">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab20678c19deb660be1bcc758c83d7d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62e74a8c84e75a77f1bdaf0456e81d09"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a62e74a8c84e75a77f1bdaf0456e81d09">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a62e74a8c84e75a77f1bdaf0456e81d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c775581fb18477e0c9ca014e0d36eb5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1c775581fb18477e0c9ca014e0d36eb5">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1c775581fb18477e0c9ca014e0d36eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a165ba85590a4179024ba959dd0607f7d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a165ba85590a4179024ba959dd0607f7d">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a165ba85590a4179024ba959dd0607f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58351c3f381142d15d6bfafe87f8d4d8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a58351c3f381142d15d6bfafe87f8d4d8">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a58351c3f381142d15d6bfafe87f8d4d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1bf9d59f8a25f179dfd6b6c3a745dc"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0b1bf9d59f8a25f179dfd6b6c3a745dc">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0b1bf9d59f8a25f179dfd6b6c3a745dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d5bf44d980978538f3127c1e590561a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9d5bf44d980978538f3127c1e590561a">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9d5bf44d980978538f3127c1e590561a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1871b22c8c5d6cb1f36f251e4b0cf26a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1871b22c8c5d6cb1f36f251e4b0cf26a">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1871b22c8c5d6cb1f36f251e4b0cf26a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a274052e94e5e4539e3553febe1e03cd8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a274052e94e5e4539e3553febe1e03cd8">SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_VD2GCLK_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_VD2GCLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a274052e94e5e4539e3553febe1e03cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc70098bf961523f52b057ea4031d5dc"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#adc70098bf961523f52b057ea4031d5dc">SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#adb86c2791c9e71301d96fca677d6a6ca">SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:adc70098bf961523f52b057ea4031d5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b6e3bcbfb9e8df477398fd2ec671e6"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac2b6e3bcbfb9e8df477398fd2ec671e6">SDL_R5FSS1_CORE1_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a07a322f31fa2994913c5f7013b8691f2">SDL_R5FSS1_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ac2b6e3bcbfb9e8df477398fd2ec671e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e1f845245ce19ef87faca3707038be6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9e1f845245ce19ef87faca3707038be6">SDL_R5FSS1_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL_groupEntries</a> [SDL_R5FSS1_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9e1f845245ce19ef87faca3707038be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef5969765fe5f8b847d3e902073ff610"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aef5969765fe5f8b847d3e902073ff610">SDL_R5FSS1_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</a> [SDL_R5FSS1_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aef5969765fe5f8b847d3e902073ff610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac60d058ae60d6a250edfc36e6726c5c2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac60d058ae60d6a250edfc36e6726c5c2">SDL_R5FSS1_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</a> [SDL_R5FSS1_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac60d058ae60d6a250edfc36e6726c5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4666463b8ae29489cac35b83af0fff93"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4666463b8ae29489cac35b83af0fff93">SDL_R5FSS1_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</a> [SDL_R5FSS1_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4666463b8ae29489cac35b83af0fff93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8db375e418bf021f1abc94c9289d7c58"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8db375e418bf021f1abc94c9289d7c58">SDL_R5FSS1_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</a> [SDL_R5FSS1_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8db375e418bf021f1abc94c9289d7c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4408d541a80903327dec7e03f2af0ca5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4408d541a80903327dec7e03f2af0ca5">SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_groupEntries</a> [SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4408d541a80903327dec7e03f2af0ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab287a7e5369e551aa757ac4b63f365b0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab287a7e5369e551aa757ac4b63f365b0">SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab287a7e5369e551aa757ac4b63f365b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd24e562bad1f2bf485cf7604a0e4561"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acd24e562bad1f2bf485cf7604a0e4561">SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#aca2c6a844d825c3a4f134176b69939b2">SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:acd24e562bad1f2bf485cf7604a0e4561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae627b9ac9bb9301be120f80159da4481"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae627b9ac9bb9301be120f80159da4481">SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_groupEntries</a> [SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae627b9ac9bb9301be120f80159da4481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07793707bbf0ec5a1be1523ec3777e01"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a07793707bbf0ec5a1be1523ec3777e01">SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a4cb8bdfc811c305a29c6b79904b819e0">SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a07793707bbf0ec5a1be1523ec3777e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b35dab28f26a02c5391ba97ff40151"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a87b35dab28f26a02c5391ba97ff40151">SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_groupEntries</a> [SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a87b35dab28f26a02c5391ba97ff40151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ef92b06ae056ffe87c2fc6b2c066f5"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a49ef92b06ae056ffe87c2fc6b2c066f5">SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ab74ea2803a1cf18358e617b47fb5a131">SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a49ef92b06ae056ffe87c2fc6b2c066f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5b4719e1217e24b4c15c6301e398f5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6f5b4719e1217e24b4c15c6301e398f5">SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6f5b4719e1217e24b4c15c6301e398f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6890c2774510f78589206295f9c12022"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6890c2774510f78589206295f9c12022">SDL_NAVSS0_MODSS_ECC_AGGR0_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ae9af7488a736689fd2847732abcc43aa">SDL_NAVSS0_MODSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a6890c2774510f78589206295f9c12022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6202633fc3c59c9e0af225e93836e0e2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6202633fc3c59c9e0af225e93836e0e2">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_ECCAGGR0_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_ECCAGGR0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6202633fc3c59c9e0af225e93836e0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4ed09f7e348d3cd9cfbff872e2c361"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8e4ed09f7e348d3cd9cfbff872e2c361">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8e4ed09f7e348d3cd9cfbff872e2c361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab90d20b427de03f4fa6a79089c9d8c39"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab90d20b427de03f4fa6a79089c9d8c39">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_1_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab90d20b427de03f4fa6a79089c9d8c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a110dc32d19d638896ec1cddec6061aba"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a110dc32d19d638896ec1cddec6061aba">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a110dc32d19d638896ec1cddec6061aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8a824ad9cbd8076fa35530272c1e20"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1f8a824ad9cbd8076fa35530272c1e20">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_1_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1f8a824ad9cbd8076fa35530272c1e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7488628943506d65ba7e8668c6e33c1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab7488628943506d65ba7e8668c6e33c1">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_2_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab7488628943506d65ba7e8668c6e33c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e86c950592a794fc6a9a052ad224ab"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a52e86c950592a794fc6a9a052ad224ab">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR0_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a52e86c950592a794fc6a9a052ad224ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe9f43db4cb729496955a78c58444b3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abbe9f43db4cb729496955a78c58444b3">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR1_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR1_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abbe9f43db4cb729496955a78c58444b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a926ba859475544f0f394140578fd50df"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a926ba859475544f0f394140578fd50df">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a926ba859475544f0f394140578fd50df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac17464c7dd9f017c1d361c3fdf5ab638"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac17464c7dd9f017c1d361c3fdf5ab638">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac17464c7dd9f017c1d361c3fdf5ab638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70bf887fbad08543cdd3c9defad649bc"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a70bf887fbad08543cdd3c9defad649bc">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_PROXY0_BUF_DST_BR_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_PROXY0_BUF_DST_BR_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a70bf887fbad08543cdd3c9defad649bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a194a6270f6d0bbaac5b111856836f4f9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a194a6270f6d0bbaac5b111856836f4f9">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_PROXY0_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_PROXY0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a194a6270f6d0bbaac5b111856836f4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95b9be410b4b53824b931ccf46666c0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab95b9be410b4b53824b931ccf46666c0">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SEC_PROXY0_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SEC_PROXY0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab95b9be410b4b53824b931ccf46666c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c6572f13f890c7dd26d4909a988f42"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a82c6572f13f890c7dd26d4909a988f42">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR0_VIRTID_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR0_VIRTID_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a82c6572f13f890c7dd26d4909a988f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f68ec5291ac33adc1121835dca1d87e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8f68ec5291ac33adc1121835dca1d87e">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR1_VIRTID_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR1_VIRTID_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8f68ec5291ac33adc1121835dca1d87e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa005013574942825c7d068e6606b21f3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa005013574942825c7d068e6606b21f3">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa005013574942825c7d068e6606b21f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6186c55ed6a65a330be485c4a9646f60"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6186c55ed6a65a330be485c4a9646f60">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6186c55ed6a65a330be485c4a9646f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b7e4f39aea806a5e59c79c257c8713"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a70b7e4f39aea806a5e59c79c257c8713">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a70b7e4f39aea806a5e59c79c257c8713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12b5de02765f9c5a4dfd64e48d4ebb2a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a12b5de02765f9c5a4dfd64e48d4ebb2a">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a12b5de02765f9c5a4dfd64e48d4ebb2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7fa7857cb0a7c351ad7004fd9a40682"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af7fa7857cb0a7c351ad7004fd9a40682">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af7fa7857cb0a7c351ad7004fd9a40682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a455edacacd0917c6632a8c7a04f88b26"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a455edacacd0917c6632a8c7a04f88b26">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_DDR0_VIRT_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_DDR0_VIRT_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a455edacacd0917c6632a8c7a04f88b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dccf2bc8e05e4ce88066c3cc1fb84f8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5dccf2bc8e05e4ce88066c3cc1fb84f8">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_DDR1_VIRT_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_DDR1_VIRT_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5dccf2bc8e05e4ce88066c3cc1fb84f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a6f9746f69f00e99dd0b5391f7c113"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a47a6f9746f69f00e99dd0b5391f7c113">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a47a6f9746f69f00e99dd0b5391f7c113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b8dd45f12f06031cb3cac508b66f72"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a54b8dd45f12f06031cb3cac508b66f72">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a54b8dd45f12f06031cb3cac508b66f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af72d97178d31b98fe297f9e30fa5d6b6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af72d97178d31b98fe297f9e30fa5d6b6">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SPINLOCK0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SPINLOCK0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af72d97178d31b98fe297f9e30fa5d6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1166f4d13e890434742ae8054d9f749b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1166f4d13e890434742ae8054d9f749b">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1166f4d13e890434742ae8054d9f749b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ebc3c4a018d28f7743af9c3bf39770"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a44ebc3c4a018d28f7743af9c3bf39770">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a44ebc3c4a018d28f7743af9c3bf39770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c3378872cf62b8c69e511881a13c85"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a52c3378872cf62b8c69e511881a13c85">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a52c3378872cf62b8c69e511881a13c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89af63135805c5aea5409160fb0a195e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a89af63135805c5aea5409160fb0a195e">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a89af63135805c5aea5409160fb0a195e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d33cc796a8df05fb59f2c78cb1d7d48"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9d33cc796a8df05fb59f2c78cb1d7d48">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9d33cc796a8df05fb59f2c78cb1d7d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8329650a2c63ffdba3b0899ceb2514cc"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8329650a2c63ffdba3b0899ceb2514cc">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8329650a2c63ffdba3b0899ceb2514cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad412d9e653d410e8237da14bd81c7a85"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad412d9e653d410e8237da14bd81c7a85">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad412d9e653d410e8237da14bd81c7a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5706788440f67956d32eb339cfc345ac"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5706788440f67956d32eb339cfc345ac">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5706788440f67956d32eb339cfc345ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06b7769c94b58a289ea789bfdc9a59c7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a06b7769c94b58a289ea789bfdc9a59c7">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a06b7769c94b58a289ea789bfdc9a59c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad10f22ebd0f874f717ab1bdf01cb3723"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad10f22ebd0f874f717ab1bdf01cb3723">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad10f22ebd0f874f717ab1bdf01cb3723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16091e174a33a1e28a857f8940362ee3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a16091e174a33a1e28a857f8940362ee3">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a16091e174a33a1e28a857f8940362ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed8ca54d606155b2f191e62b0b37e0c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abed8ca54d606155b2f191e62b0b37e0c">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abed8ca54d606155b2f191e62b0b37e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7173c16edd95fb417b427c0fe76818a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab7173c16edd95fb417b427c0fe76818a">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab7173c16edd95fb417b427c0fe76818a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884f685d3cdf180ca32640ff3bef4c9c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a884f685d3cdf180ca32640ff3bef4c9c">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a884f685d3cdf180ca32640ff3bef4c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0fa1d1597c4c7728bdf1e7efe1b52b5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae0fa1d1597c4c7728bdf1e7efe1b52b5">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae0fa1d1597c4c7728bdf1e7efe1b52b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ada40a556fce24c834a2c92468f94ac"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3ada40a556fce24c834a2c92468f94ac">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3ada40a556fce24c834a2c92468f94ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8500343078390dd1c4a30fd5dff2244"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae8500343078390dd1c4a30fd5dff2244">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae8500343078390dd1c4a30fd5dff2244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a239fef1d186556e72abebc5c9073ac81"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a239fef1d186556e72abebc5c9073ac81">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a239fef1d186556e72abebc5c9073ac81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7597a880398b6f1586f237ab7eb5caf8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7597a880398b6f1586f237ab7eb5caf8">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7597a880398b6f1586f237ab7eb5caf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76acb40aafbe58213497bddd462d10f6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a76acb40aafbe58213497bddd462d10f6">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a76acb40aafbe58213497bddd462d10f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a83c929519ca0a68fef452b072b64e5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0a83c929519ca0a68fef452b072b64e5">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0a83c929519ca0a68fef452b072b64e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75c42bb8e6188d3d39de9e672abe7b4d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a75c42bb8e6188d3d39de9e672abe7b4d">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a75c42bb8e6188d3d39de9e672abe7b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24631b710c7c802ee74863b92b47ed34"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a24631b710c7c802ee74863b92b47ed34">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_MST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_MST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a24631b710c7c802ee74863b92b47ed34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9782b1feb0f89e7d0d117c75b42a792"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af9782b1feb0f89e7d0d117c75b42a792">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af9782b1feb0f89e7d0d117c75b42a792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09e86f6edd5cd397d7a83160425baedd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a09e86f6edd5cd397d7a83160425baedd">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a09e86f6edd5cd397d7a83160425baedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a73a6b02ddd3079591eb9cade643fe2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7a73a6b02ddd3079591eb9cade643fe2">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7a73a6b02ddd3079591eb9cade643fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee484a6c451e3792bc766035cf5c6e78"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aee484a6c451e3792bc766035cf5c6e78">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aee484a6c451e3792bc766035cf5c6e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477303b5c402ea96f94f04e0089f4fbc"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a477303b5c402ea96f94f04e0089f4fbc">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a477303b5c402ea96f94f04e0089f4fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2364d8cbdd88811914fd7b48b8b84392"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2364d8cbdd88811914fd7b48b8b84392">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2364d8cbdd88811914fd7b48b8b84392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc1057a63b1e8c2f297372aceead651"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abfc1057a63b1e8c2f297372aceead651">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abfc1057a63b1e8c2f297372aceead651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a964a3dafb79cfc69a0f0ffbfd007599e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a964a3dafb79cfc69a0f0ffbfd007599e">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a964a3dafb79cfc69a0f0ffbfd007599e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5305340ccc49bc1fd63ed66b01d10a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3d5305340ccc49bc1fd63ed66b01d10a">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_1_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3d5305340ccc49bc1fd63ed66b01d10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff0186038a7214c702e6fe1de9afab11"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aff0186038a7214c702e6fe1de9afab11">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_2_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aff0186038a7214c702e6fe1de9afab11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14a5b2967f7ca413129ae844e89e7a5b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a14a5b2967f7ca413129ae844e89e7a5b">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a14a5b2967f7ca413129ae844e89e7a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe803a044e5c4b5f72ccfacbd5215a8a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abe803a044e5c4b5f72ccfacbd5215a8a">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abe803a044e5c4b5f72ccfacbd5215a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f176a52d7525786aee2d1318164a339"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0f176a52d7525786aee2d1318164a339">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0f176a52d7525786aee2d1318164a339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff5cc6c4ed3a8d15571e2492b1d1e3fa"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aff5cc6c4ed3a8d15571e2492b1d1e3fa">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aff5cc6c4ed3a8d15571e2492b1d1e3fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85c67609117be92a6b300546bb10b700"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a85c67609117be92a6b300546bb10b700">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a85c67609117be92a6b300546bb10b700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d9d94ad97d775456562eb8dd3cc8d6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad9d9d94ad97d775456562eb8dd3cc8d6">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad9d9d94ad97d775456562eb8dd3cc8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2cbbb485bf0623845bd3f7b7314dd23"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af2cbbb485bf0623845bd3f7b7314dd23">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af2cbbb485bf0623845bd3f7b7314dd23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b91697e406900440442dcf64a2d6da6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1b91697e406900440442dcf64a2d6da6">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1b91697e406900440442dcf64a2d6da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a677aac70064de01326800b5b7d618e91"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a677aac70064de01326800b5b7d618e91">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a677aac70064de01326800b5b7d618e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85fe5eb20a4c04671dc186934bda1ae"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad85fe5eb20a4c04671dc186934bda1ae">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad85fe5eb20a4c04671dc186934bda1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab942e19745132ab294ed12510d75183"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aab942e19745132ab294ed12510d75183">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aab942e19745132ab294ed12510d75183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a397c7f1d16a19716e10bb9b925977986"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a397c7f1d16a19716e10bb9b925977986">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a397c7f1d16a19716e10bb9b925977986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad31d8767521fad77b1680c082eae9da3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad31d8767521fad77b1680c082eae9da3">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad31d8767521fad77b1680c082eae9da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8942fe2fb99eeee1748964ee28c6d4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0e8942fe2fb99eeee1748964ee28c6d4">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0e8942fe2fb99eeee1748964ee28c6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6e9450643f5d89d0976a5d95651a966"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af6e9450643f5d89d0976a5d95651a966">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af6e9450643f5d89d0976a5d95651a966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a480df7d963fb18af7545ee61dcb89e85"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a480df7d963fb18af7545ee61dcb89e85">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a480df7d963fb18af7545ee61dcb89e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af13f1c1966d367101ddc1ad9c2b35617"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af13f1c1966d367101ddc1ad9c2b35617">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af13f1c1966d367101ddc1ad9c2b35617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab10e1ca0cc7606403e8185c7407d8975"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab10e1ca0cc7606403e8185c7407d8975">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab10e1ca0cc7606403e8185c7407d8975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ff6d9f7bf30cbc9dfb1bae10e4fc02"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab1ff6d9f7bf30cbc9dfb1bae10e4fc02">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab1ff6d9f7bf30cbc9dfb1bae10e4fc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae271d2aba5c5b621f2c79db4986c6675"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae271d2aba5c5b621f2c79db4986c6675">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae271d2aba5c5b621f2c79db4986c6675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f57c7ff69387effe07a3659119814b2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0f57c7ff69387effe07a3659119814b2">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0f57c7ff69387effe07a3659119814b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13acc164e80275496a786fd311c5c4e3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a13acc164e80275496a786fd311c5c4e3">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a13acc164e80275496a786fd311c5c4e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc3fff616dfd35bb3c2462ee8751b57f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afc3fff616dfd35bb3c2462ee8751b57f">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2GCLK_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2GCLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afc3fff616dfd35bb3c2462ee8751b57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc52337e44fdf29ed0cefea8698ffd6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abfc52337e44fdf29ed0cefea8698ffd6">SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2GCLK_EDC_CTRL_1_groupEntries</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2GCLK_EDC_CTRL_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abfc52337e44fdf29ed0cefea8698ffd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d7ae8dc17e332ff02aea61d6cb55d8"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad3d7ae8dc17e332ff02aea61d6cb55d8">SDL_R5FSS0_CORE0_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#aacea6a24b0358fb33748517075c246a6">SDL_R5FSS0_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ad3d7ae8dc17e332ff02aea61d6cb55d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca4bb2e350350e4bd244c4434932aa9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acca4bb2e350350e4bd244c4434932aa9">SDL_R5FSS0_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL_groupEntries</a> [SDL_R5FSS0_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acca4bb2e350350e4bd244c4434932aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27753caeed24563ae2a1a3a8e1a3e7da"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a27753caeed24563ae2a1a3a8e1a3e7da">SDL_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</a> [SDL_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a27753caeed24563ae2a1a3a8e1a3e7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f5de276b72df476697ca178cc668f94"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9f5de276b72df476697ca178cc668f94">SDL_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</a> [SDL_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9f5de276b72df476697ca178cc668f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a558ec9013a8c7613462f53b87da7fd6e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a558ec9013a8c7613462f53b87da7fd6e">SDL_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</a> [SDL_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a558ec9013a8c7613462f53b87da7fd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec8acbca2b0311f0068a166617044b1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8ec8acbca2b0311f0068a166617044b1">SDL_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</a> [SDL_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8ec8acbca2b0311f0068a166617044b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04c388833d77c796201bc030c6081826"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a04c388833d77c796201bc030c6081826">SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_groupEntries</a> [SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a04c388833d77c796201bc030c6081826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addbf2fc7fae0a774a5245982f03915dd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#addbf2fc7fae0a774a5245982f03915dd">SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_groupEntries</a> [SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:addbf2fc7fae0a774a5245982f03915dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae027529f5bfb32e75b8721c2a7b47a86"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae027529f5bfb32e75b8721c2a7b47a86">SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae027529f5bfb32e75b8721c2a7b47a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d93549482e69e0b24cae89b7828102f"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5d93549482e69e0b24cae89b7828102f">SDL_PCIE0_ECC_AGGR_CORE_0_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#abf13a01a465e25aac92c038b2859de48">SDL_PCIE0_ECC_AGGR_CORE_0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a5d93549482e69e0b24cae89b7828102f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2bcedb1a02604bc78e46322f8692ed9"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac2bcedb1a02604bc78e46322f8692ed9">SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a833afa302f1183a8c70f5efe45afac43">SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ac2bcedb1a02604bc78e46322f8692ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b0bce100903296630fc5cafdfe694e4"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3b0bce100903296630fc5cafdfe694e4">SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ae6be853ba5fc91afa325b40698c3cc50">SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a3b0bce100903296630fc5cafdfe694e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf557a67f8eafedb24e4994af940515"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afaf557a67f8eafedb24e4994af940515">SDL_PCIE0_ECC_AGGR_CORE_AXI_0_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a718f1e5091bd599da629f2e51f044bbb">SDL_PCIE0_ECC_AGGR_CORE_AXI_0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:afaf557a67f8eafedb24e4994af940515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ee61b67abaf430018d40c3e4fead79"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac8ee61b67abaf430018d40c3e4fead79">SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_groupEntries</a> [SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac8ee61b67abaf430018d40c3e4fead79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f6cf62a9e15d343731ef53e5a9d33c5"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5f6cf62a9e15d343731ef53e5a9d33c5">SDL_I3C0_I3C_S_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ab6e7807f9c66e007dcac7dc0d891e228">SDL_I3C0_I3C_S_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a5f6cf62a9e15d343731ef53e5a9d33c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04c6f1fbd92c5e496e7c815d03a627bb"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a04c6f1fbd92c5e496e7c815d03a627bb">SDL_VPAC0_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ae2f75826d09610b86bdfcee7af6b03d0">SDL_VPAC0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a04c6f1fbd92c5e496e7c815d03a627bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac81ecbc52c915ee14c877374532710fd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac81ecbc52c915ee14c877374532710fd">SDL_VPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_CMD_EDC_CTRL_0_groupEntries</a> [SDL_VPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_CMD_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac81ecbc52c915ee14c877374532710fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ca3ef9da7c81f28b33e1e8af386bc09"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1ca3ef9da7c81f28b33e1e8af386bc09">SDL_VPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_PSIL_CMD_EDC_CTRL_0_groupEntries</a> [SDL_VPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_PSIL_CMD_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1ca3ef9da7c81f28b33e1e8af386bc09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f595919d2d1f5cf57528505ec1eda4b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6f595919d2d1f5cf57528505ec1eda4b">SDL_VPAC0_ECC_AGGR_DRU_UTC_VPAC_CORE_CMD_EDC_CTRL_0_groupEntries</a> [SDL_VPAC0_ECC_AGGR_DRU_UTC_VPAC_CORE_CMD_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6f595919d2d1f5cf57528505ec1eda4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44d064a1c4f1b1527eac2cf839d37401"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a44d064a1c4f1b1527eac2cf839d37401">SDL_VPAC0_ECC_AGGR_DRU_UTC_VPAC_CORE_PSIL_CMD_EDC_CTRL_0_groupEntries</a> [SDL_VPAC0_ECC_AGGR_DRU_UTC_VPAC_CORE_PSIL_CMD_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a44d064a1c4f1b1527eac2cf839d37401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabd5be197b44dcd38396ebb4c344fb48"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aabd5be197b44dcd38396ebb4c344fb48">SDL_NAVSS0_VIRTSS_ECC_AGGR0_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a97c3ebbc63a81d9abb961ee24ac78013">SDL_NAVSS0_VIRTSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:aabd5be197b44dcd38396ebb4c344fb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b096d56a6b0ece4e0b6f7530e56a378"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3b096d56a6b0ece4e0b6f7530e56a378">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_ECCAGGR_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_ECCAGGR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3b096d56a6b0ece4e0b6f7530e56a378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc8b3519bd144518beb84e0a0e338a53"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abc8b3519bd144518beb84e0a0e338a53">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT0_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abc8b3519bd144518beb84e0a0e338a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a917915c1c49b74244721f99c1793d212"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a917915c1c49b74244721f99c1793d212">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT1_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT1_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a917915c1c49b74244721f99c1793d212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90877456113d03d6d6b2497b8fa27921"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a90877456113d03d6d6b2497b8fa27921">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT2_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT2_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a90877456113d03d6d6b2497b8fa27921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90b3c2126972df8db5669fa29f4adb8a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a90b3c2126972df8db5669fa29f4adb8a">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT3_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT3_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a90b3c2126972df8db5669fa29f4adb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a080c31891ccbff7bee5539a4adda01c4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a080c31891ccbff7bee5539a4adda01c4">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT4_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT4_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a080c31891ccbff7bee5539a4adda01c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32022704e4e94d1098493858f4558eac"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a32022704e4e94d1098493858f4558eac">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_PVU0_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_PVU0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a32022704e4e94d1098493858f4558eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08eefc4581ba641d2fb6e83462493080"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a08eefc4581ba641d2fb6e83462493080">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_PVU1_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_PVU1_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a08eefc4581ba641d2fb6e83462493080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a1eb42ef25c01e4c902695df7becd0b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8a1eb42ef25c01e4c902695df7becd0b">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DMA_PVU1_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DMA_PVU1_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8a1eb42ef25c01e4c902695df7becd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9520700e19928a02acf0519a9fbed503"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9520700e19928a02acf0519a9fbed503">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_M2AXI_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_M2AXI_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9520700e19928a02acf0519a9fbed503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb58f270eea322a3fa6698cb9e2bbad5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abb58f270eea322a3fa6698cb9e2bbad5">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_AXI2M_KSBUS_AXI2VBUSM_R_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_AXI2M_KSBUS_AXI2VBUSM_R_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abb58f270eea322a3fa6698cb9e2bbad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0cac04424f0ef90bda97aada8105b4e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad0cac04424f0ef90bda97aada8105b4e">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_AXI2M_KSBUS_AXI2VBUSM_W_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_AXI2M_KSBUS_AXI2VBUSM_W_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad0cac04424f0ef90bda97aada8105b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c27a3004dfa96e664a4cbb5168ff6ce"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6c27a3004dfa96e664a4cbb5168ff6ce">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6c27a3004dfa96e664a4cbb5168ff6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528165593ac3c8415c03aecfaa9b84e8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a528165593ac3c8415c03aecfaa9b84e8">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a528165593ac3c8415c03aecfaa9b84e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60862ab5beedaecaa9aff6a3be0a671"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae60862ab5beedaecaa9aff6a3be0a671">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_TCU_AXI2M_KSBUS_AXI2VBUSM_R_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_TCU_AXI2M_KSBUS_AXI2VBUSM_R_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae60862ab5beedaecaa9aff6a3be0a671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a186fbbc818f708e01868ecede593c7af"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a186fbbc818f708e01868ecede593c7af">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_TCU_AXI2M_KSBUS_AXI2VBUSM_W_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_TCU_AXI2M_KSBUS_AXI2VBUSM_W_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a186fbbc818f708e01868ecede593c7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06dbc0a23a6a39dab8ec796c361ac80c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a06dbc0a23a6a39dab8ec796c361ac80c">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER0_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER0_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a06dbc0a23a6a39dab8ec796c361ac80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfb4613db987929cf0dc804cac9a05a9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abfb4613db987929cf0dc804cac9a05a9">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER1_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER1_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abfb4613db987929cf0dc804cac9a05a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9450bbdb8f005f106d9a9a403a7f311"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa9450bbdb8f005f106d9a9a403a7f311">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER2_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER2_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa9450bbdb8f005f106d9a9a403a7f311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b737fd694061bd4a5ed926df3b2a05e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4b737fd694061bd4a5ed926df3b2a05e">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4b737fd694061bd4a5ed926df3b2a05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9ef642ed959dcd3ee8d7b5f26df72cb"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab9ef642ed959dcd3ee8d7b5f26df72cb">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab9ef642ed959dcd3ee8d7b5f26df72cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80ef5b312fa22e5f2c8212d40467e59c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a80ef5b312fa22e5f2c8212d40467e59c">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a80ef5b312fa22e5f2c8212d40467e59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9690f8446e1f8d53da161674c8b405"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3b9690f8446e1f8d53da161674c8b405">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3b9690f8446e1f8d53da161674c8b405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae995cc978612a8e4354f8674c2dde9b6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae995cc978612a8e4354f8674c2dde9b6">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae995cc978612a8e4354f8674c2dde9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae287dc20dffcfde3ad0ba9a312160f84"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae287dc20dffcfde3ad0ba9a312160f84">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae287dc20dffcfde3ad0ba9a312160f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecbb604bbbb7c68888a3eb1dca601eb0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aecbb604bbbb7c68888a3eb1dca601eb0">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aecbb604bbbb7c68888a3eb1dca601eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1836a23fbee7e5f12217d8568a8ac8d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab1836a23fbee7e5f12217d8568a8ac8d">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab1836a23fbee7e5f12217d8568a8ac8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb803b361fd1a1ac147ac8f054d2b7bd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aeb803b361fd1a1ac147ac8f054d2b7bd">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aeb803b361fd1a1ac147ac8f054d2b7bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00a5f3b94e97876ede16b985d379655e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a00a5f3b94e97876ede16b985d379655e">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a00a5f3b94e97876ede16b985d379655e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734e6527fe2952b74083859e9f5c410b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a734e6527fe2952b74083859e9f5c410b">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a734e6527fe2952b74083859e9f5c410b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4872644c6005791572d2ace53891f90"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa4872644c6005791572d2ace53891f90">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa4872644c6005791572d2ace53891f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3579702c006d3e731bbc5595fc527a3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac3579702c006d3e731bbc5595fc527a3">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac3579702c006d3e731bbc5595fc527a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9400b702a1443cc54659c846539cae74"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9400b702a1443cc54659c846539cae74">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9400b702a1443cc54659c846539cae74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a5f922ccffb575f06217a8cebee0db7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3a5f922ccffb575f06217a8cebee0db7">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3a5f922ccffb575f06217a8cebee0db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38364339de84e20cd2979e0cd3f3b7b7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a38364339de84e20cd2979e0cd3f3b7b7">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT2_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT2_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a38364339de84e20cd2979e0cd3f3b7b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca7474dc29184ab7d1578d6f7ee9a83"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8ca7474dc29184ab7d1578d6f7ee9a83">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT3_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT3_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8ca7474dc29184ab7d1578d6f7ee9a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cbcc6eae6965c8dfb233513153a625a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5cbcc6eae6965c8dfb233513153a625a">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT4_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT4_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5cbcc6eae6965c8dfb233513153a625a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a052336e2fe304dc156eee7423af49dcd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a052336e2fe304dc156eee7423af49dcd">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a052336e2fe304dc156eee7423af49dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e60cbf9f0b619a21cabce55c32a664"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a52e60cbf9f0b619a21cabce55c32a664">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a52e60cbf9f0b619a21cabce55c32a664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207d570d2ebb1ff1d516951ef47864e7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a207d570d2ebb1ff1d516951ef47864e7">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_PVU1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_PVU1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a207d570d2ebb1ff1d516951ef47864e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd607c5d7b34305c4c6799c57b97d9a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aacd607c5d7b34305c4c6799c57b97d9a">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aacd607c5d7b34305c4c6799c57b97d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb4e3793f0fc3d20de9f270de7dac1ea"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aeb4e3793f0fc3d20de9f270de7dac1ea">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aeb4e3793f0fc3d20de9f270de7dac1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b148078ac7579eec2689fbcf7abe7f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad9b148078ac7579eec2689fbcf7abe7f">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad9b148078ac7579eec2689fbcf7abe7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45f8da8b8bcd9e696c8b3b95d6d81a6c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a45f8da8b8bcd9e696c8b3b95d6d81a6c">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a45f8da8b8bcd9e696c8b3b95d6d81a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfcdd2506faeb945038c11591e2389b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3dfcdd2506faeb945038c11591e2389b">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3dfcdd2506faeb945038c11591e2389b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d1280bc1c97d403e511ab74934f84d7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0d1280bc1c97d403e511ab74934f84d7">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0d1280bc1c97d403e511ab74934f84d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f8d24335079ac17d8a34d0566ec6e2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a97f8d24335079ac17d8a34d0566ec6e2">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV2_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV2_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a97f8d24335079ac17d8a34d0566ec6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e4050577b99527617a2eb190f10a65"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af9e4050577b99527617a2eb190f10a65">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV3_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV3_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af9e4050577b99527617a2eb190f10a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d7b06bce7c79db7290cd79bdaaa8e3d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3d7b06bce7c79db7290cd79bdaaa8e3d">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3d7b06bce7c79db7290cd79bdaaa8e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a008c4d5cee3ea89ad5087e84902b84f0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a008c4d5cee3ea89ad5087e84902b84f0">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a008c4d5cee3ea89ad5087e84902b84f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e63b570d44ea6d1f8b4b10c287a0b5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa5e63b570d44ea6d1f8b4b10c287a0b5">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT2_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT2_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa5e63b570d44ea6d1f8b4b10c287a0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3227c1a43dc2182e37b0d70658fa44f1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3227c1a43dc2182e37b0d70658fa44f1">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT3_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT3_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3227c1a43dc2182e37b0d70658fa44f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8c89113509209525caebb9098cc5212"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad8c89113509209525caebb9098cc5212">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT4_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT4_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad8c89113509209525caebb9098cc5212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0f02ba3cc5157259209c2fa1cd5b61"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1b0f02ba3cc5157259209c2fa1cd5b61">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1b0f02ba3cc5157259209c2fa1cd5b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7508c32c1157c0304ee7d4e7220d8522"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7508c32c1157c0304ee7d4e7220d8522">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7508c32c1157c0304ee7d4e7220d8522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd1639c9240bafbfd8f6f0c89c76c487"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afd1639c9240bafbfd8f6f0c89c76c487">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_PVU1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_PVU1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afd1639c9240bafbfd8f6f0c89c76c487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75dde04ed10c6339d4993d024c585688"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a75dde04ed10c6339d4993d024c585688">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER0_IN_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER0_IN_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a75dde04ed10c6339d4993d024c585688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8214daaccf193aa1996a8828679a23f8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8214daaccf193aa1996a8828679a23f8">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER1_IN_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER1_IN_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8214daaccf193aa1996a8828679a23f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a087def1f27691b91a2de4ce9ac414142"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a087def1f27691b91a2de4ce9ac414142">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER2_IN_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER2_IN_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a087def1f27691b91a2de4ce9ac414142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2827bc7caa0a5a7e82704cce95714a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4d2827bc7caa0a5a7e82704cce95714a">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4d2827bc7caa0a5a7e82704cce95714a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af716aae43e6910858f8a5d71e4441235"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af716aae43e6910858f8a5d71e4441235">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af716aae43e6910858f8a5d71e4441235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21f793122f24269081a3338ce9fdca3d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a21f793122f24269081a3338ce9fdca3d">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_1_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a21f793122f24269081a3338ce9fdca3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac78ddd4a85599add5fe419d39fac6988"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac78ddd4a85599add5fe419d39fac6988">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_2_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac78ddd4a85599add5fe419d39fac6988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afca1ef062cfbed98d2940b43328a6781"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afca1ef062cfbed98d2940b43328a6781">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_3_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_3_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afca1ef062cfbed98d2940b43328a6781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e39b02023220e7b1e671a110a468f25"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4e39b02023220e7b1e671a110a468f25">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_4_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_4_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4e39b02023220e7b1e671a110a468f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04bfb7116415edbba4e700eb5d852fc6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a04bfb7116415edbba4e700eb5d852fc6">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_5_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_5_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a04bfb7116415edbba4e700eb5d852fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ac22405eb82eb8fbd9ac11a1ce7ca6f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7ac22405eb82eb8fbd9ac11a1ce7ca6f">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_6_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_6_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7ac22405eb82eb8fbd9ac11a1ce7ca6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accd412852d0c40e509dfa5f7a8e64b85"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#accd412852d0c40e509dfa5f7a8e64b85">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_7_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_7_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:accd412852d0c40e509dfa5f7a8e64b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f730071a0fc8bd0fa5f1a1eec1004c5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7f730071a0fc8bd0fa5f1a1eec1004c5">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_8_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_8_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7f730071a0fc8bd0fa5f1a1eec1004c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f7dbb8238d8b37956b1727ff9f1b0a9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2f7dbb8238d8b37956b1727ff9f1b0a9">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_9_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_9_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2f7dbb8238d8b37956b1727ff9f1b0a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d469c7fbd905a279618473070e2a837"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6d469c7fbd905a279618473070e2a837">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6d469c7fbd905a279618473070e2a837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d664f899216c391e083301b1d282beb"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1d664f899216c391e083301b1d282beb">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1d664f899216c391e083301b1d282beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae61a2b878315850bf33081e0986bec36"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae61a2b878315850bf33081e0986bec36">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae61a2b878315850bf33081e0986bec36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73969dc986fc55f91f651ba6fa45665a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a73969dc986fc55f91f651ba6fa45665a">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a73969dc986fc55f91f651ba6fa45665a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6732a2fcf88739f52fa86b43517be5d9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6732a2fcf88739f52fa86b43517be5d9">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6732a2fcf88739f52fa86b43517be5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a1b6a614d109329b415d83f979932cd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0a1b6a614d109329b415d83f979932cd">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0a1b6a614d109329b415d83f979932cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2ea8e39bdaf1b2288bb5c1ee19ce8a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aca2ea8e39bdaf1b2288bb5c1ee19ce8a">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_GCLK_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_GCLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aca2ea8e39bdaf1b2288bb5c1ee19ce8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e8e075ab0080b76c9549c6afc985ca1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1e8e075ab0080b76c9549c6afc985ca1">SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_GCLK_EDC_CTRL_1_groupEntries</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_GCLK_EDC_CTRL_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1e8e075ab0080b76c9549c6afc985ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4fbc1a5895f9f0d4530b1406032df0d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa4fbc1a5895f9f0d4530b1406032df0d">SDL_MCU_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_groupEntries</a> [SDL_MCU_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa4fbc1a5895f9f0d4530b1406032df0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d854fd8a68a029f3a70f91d60ed6ce2"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4d854fd8a68a029f3a70f91d60ed6ce2">SDL_PCIE1_ECC_AGGR_CORE_0_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#afda9deec522cc7786730de0d36b76e7c">SDL_PCIE1_ECC_AGGR_CORE_0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a4d854fd8a68a029f3a70f91d60ed6ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e8cd4b27490dd18078350b8a74d2e86"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4e8cd4b27490dd18078350b8a74d2e86">SDL_R5FSS1_CORE0_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a5ecbc44d66a978f8d6169d73bc2e365d">SDL_R5FSS1_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a4e8cd4b27490dd18078350b8a74d2e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e6247f032c869628e9b6a41c40f5d7d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4e6247f032c869628e9b6a41c40f5d7d">SDL_R5FSS1_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL_groupEntries</a> [SDL_R5FSS1_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4e6247f032c869628e9b6a41c40f5d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0297bbe7631116c7b7d975f32b9ff315"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0297bbe7631116c7b7d975f32b9ff315">SDL_R5FSS1_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</a> [SDL_R5FSS1_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0297bbe7631116c7b7d975f32b9ff315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae08e4f367de7ad02724dff9f8dd048f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aae08e4f367de7ad02724dff9f8dd048f">SDL_R5FSS1_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</a> [SDL_R5FSS1_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aae08e4f367de7ad02724dff9f8dd048f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae612c754be9e015061e0acc933a35d1f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae612c754be9e015061e0acc933a35d1f">SDL_R5FSS1_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</a> [SDL_R5FSS1_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae612c754be9e015061e0acc933a35d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97cef16a01745e63a53b95007197d965"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a97cef16a01745e63a53b95007197d965">SDL_R5FSS1_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</a> [SDL_R5FSS1_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a97cef16a01745e63a53b95007197d965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe50f678287c7ccdcc6e4e4557e72d6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abbe50f678287c7ccdcc6e4e4557e72d6">SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_groupEntries</a> [SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abbe50f678287c7ccdcc6e4e4557e72d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadb6896576dea6c0e4b4ec9e7529a0cc"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aadb6896576dea6c0e4b4ec9e7529a0cc">SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_groupEntries</a> [SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aadb6896576dea6c0e4b4ec9e7529a0cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af099843ab9902257ac4a01d3dde0bcbc"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af099843ab9902257ac4a01d3dde0bcbc">SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af099843ab9902257ac4a01d3dde0bcbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addea8f48a3c39f0b12b8dc77054f831a"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#addea8f48a3c39f0b12b8dc77054f831a">SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ac0df6f0b5735a57097dc04d56ef96afc">SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:addea8f48a3c39f0b12b8dc77054f831a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26f965006d017c624096b00baeb0540"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae26f965006d017c624096b00baeb0540">SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_EDC_CTRL_0_groupEntries</a> [SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae26f965006d017c624096b00baeb0540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b3efa6d3fa1795515eba806e0cbfa7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a73b3efa6d3fa1795515eba806e0cbfa7">SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a73b3efa6d3fa1795515eba806e0cbfa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac47c7eaf351d2a4d20c1e57f902c3353"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac47c7eaf351d2a4d20c1e57f902c3353">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a014089d32986518238a85af084e3c3b1">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ac47c7eaf351d2a4d20c1e57f902c3353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac194052230b00e6fd1fe8cb3195f334d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac194052230b00e6fd1fe8cb3195f334d">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_ECCAGGR0_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_ECCAGGR0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac194052230b00e6fd1fe8cb3195f334d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09ad9d071baa1752409dbfc1edc509fb"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a09ad9d071baa1752409dbfc1edc509fb">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCMF0_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCMF0_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a09ad9d071baa1752409dbfc1edc509fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae1ac9e2d0807b73e61abf845f7a454"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aeae1ac9e2d0807b73e61abf845f7a454">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCMF1_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCMF1_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aeae1ac9e2d0807b73e61abf845f7a454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9abf9bd7d81eee18bdd814a074e5cf2b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9abf9bd7d81eee18bdd814a074e5cf2b">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM0_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM0_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9abf9bd7d81eee18bdd814a074e5cf2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f9f3b33fc814cfe17e22c8cb37acab"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a59f9f3b33fc814cfe17e22c8cb37acab">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM0_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM0_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a59f9f3b33fc814cfe17e22c8cb37acab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03d9c93d4db1c72c7fd4d5d9e813d62d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a03d9c93d4db1c72c7fd4d5d9e813d62d">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM1_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM1_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a03d9c93d4db1c72c7fd4d5d9e813d62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22f0e2fe9a49a41a408a085e751d60d4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a22f0e2fe9a49a41a408a085e751d60d4">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM1_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM1_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a22f0e2fe9a49a41a408a085e751d60d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9c099d338abf8c7971330c133ce7414"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac9c099d338abf8c7971330c133ce7414">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCS_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCS_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac9c099d338abf8c7971330c133ce7414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5341a2a782fd34d296050336cd1ce088"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5341a2a782fd34d296050336cd1ce088">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCS_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCS_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5341a2a782fd34d296050336cd1ce088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c685083acf21d684ce1ed33ce3b5575"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7c685083acf21d684ce1ed33ce3b5575">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_MS_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_MS_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7c685083acf21d684ce1ed33ce3b5575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf304637af6d1ac6ea863ee0d1c1276"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8cf304637af6d1ac6ea863ee0d1c1276">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8cf304637af6d1ac6ea863ee0d1c1276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6699d9d19d1a90c1947cd2417cad1a9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa6699d9d19d1a90c1947cd2417cad1a9">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa6699d9d19d1a90c1947cd2417cad1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3315b25e98b93077aeef8e0027b9faae"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3315b25e98b93077aeef8e0027b9faae">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3315b25e98b93077aeef8e0027b9faae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a182409c00e70dc6d2f0d491f5d1576ea"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a182409c00e70dc6d2f0d491f5d1576ea">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a182409c00e70dc6d2f0d491f5d1576ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4f2113c3d708eb7ca5580e1ff01b75"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9a4f2113c3d708eb7ca5580e1ff01b75">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_MS_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_MS_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9a4f2113c3d708eb7ca5580e1ff01b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6570486ea8920a360edae18679deac4d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6570486ea8920a360edae18679deac4d">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCMF0_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCMF0_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6570486ea8920a360edae18679deac4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2833856daf2db7e618df18dfe2f1053a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2833856daf2db7e618df18dfe2f1053a">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCMF1_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCMF1_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2833856daf2db7e618df18dfe2f1053a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0cf8a7e49a4ff64e0078f1043d30538"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab0cf8a7e49a4ff64e0078f1043d30538">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM0_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM0_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab0cf8a7e49a4ff64e0078f1043d30538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b79bf53c7b849af62d0a2b13cfefe75"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2b79bf53c7b849af62d0a2b13cfefe75">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM0_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM0_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2b79bf53c7b849af62d0a2b13cfefe75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e4188d59617408a8a22a01aa6ab1fbc"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3e4188d59617408a8a22a01aa6ab1fbc">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM1_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM1_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3e4188d59617408a8a22a01aa6ab1fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42c0424e1bcafa64acc7208147fb38b1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a42c0424e1bcafa64acc7208147fb38b1">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM1_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM1_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a42c0424e1bcafa64acc7208147fb38b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2012c417e7db5462a4ca899ba193384e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2012c417e7db5462a4ca899ba193384e">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCS_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCS_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2012c417e7db5462a4ca899ba193384e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a338c2b21c14ce3661ac6c0cab5e94129"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a338c2b21c14ce3661ac6c0cab5e94129">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCS_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCS_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a338c2b21c14ce3661ac6c0cab5e94129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa68de176a3d9d3543ff0dd915b9d8575"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa68de176a3d9d3543ff0dd915b9d8575">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_MS_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_MS_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa68de176a3d9d3543ff0dd915b9d8575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cff0d0d20dd8345f48edee7813ff4aa"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4cff0d0d20dd8345f48edee7813ff4aa">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4cff0d0d20dd8345f48edee7813ff4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecb56f0a319479149344c4efc67c2e6d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aecb56f0a319479149344c4efc67c2e6d">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aecb56f0a319479149344c4efc67c2e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9208ed8b09a967ac0226f52dc4021e24"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9208ed8b09a967ac0226f52dc4021e24">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9208ed8b09a967ac0226f52dc4021e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f15858b45379556f948d01e8711be8a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3f15858b45379556f948d01e8711be8a">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3f15858b45379556f948d01e8711be8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2915f89aaf2a8eef413b27ed27336aae"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2915f89aaf2a8eef413b27ed27336aae">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_MS_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_MS_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2915f89aaf2a8eef413b27ed27336aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80a63ea39a0a9e094107e25f232ac80a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a80a63ea39a0a9e094107e25f232ac80a">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_MSMC0_SLV_VIRTID_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_MSMC0_SLV_VIRTID_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a80a63ea39a0a9e094107e25f232ac80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a013030efee44ca313189c2eb8bf4cc9b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a013030efee44ca313189c2eb8bf4cc9b">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a013030efee44ca313189c2eb8bf4cc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d96eb3c0892b7aa8494825c196c241d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8d96eb3c0892b7aa8494825c196c241d">SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_CBASS_VD2GCLK_EDC_CTRL_0_groupEntries</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_CBASS_VD2GCLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8d96eb3c0892b7aa8494825c196c241d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83042fde3d06de7eea9f9d31fca3ba8"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa83042fde3d06de7eea9f9d31fca3ba8">SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ab4c30da4b8b510dbb2191d178143143b">SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:aa83042fde3d06de7eea9f9d31fca3ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d019e9dcea9e3aa8257388d3d71c2e7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8d019e9dcea9e3aa8257388d3d71c2e7">SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8d019e9dcea9e3aa8257388d3d71c2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a985854ee4d399ab085bb4b5808f42f6b"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a985854ee4d399ab085bb4b5808f42f6b">SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a15cca479c8b89b182df5b52509bbc50a">SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a985854ee4d399ab085bb4b5808f42f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac74a022d598628e60c0d9e734ecceb2d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac74a022d598628e60c0d9e734ecceb2d">SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_CPU1_SLV_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_CPU1_SLV_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac74a022d598628e60c0d9e734ecceb2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae882d1adcc5240c367c4cd6a4c28132f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae882d1adcc5240c367c4cd6a4c28132f">SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_CPU1_SLV_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_CPU1_SLV_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae882d1adcc5240c367c4cd6a4c28132f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adda420848b6c673976bd6584fa645a38"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#adda420848b6c673976bd6584fa645a38">SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:adda420848b6c673976bd6584fa645a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ba23a98cdc8fce2ab1adb813d60644"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac9ba23a98cdc8fce2ab1adb813d60644">SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac9ba23a98cdc8fce2ab1adb813d60644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08f4f589f77f55c2fc1e5acdecac3bb6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a08f4f589f77f55c2fc1e5acdecac3bb6">SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_RMST1_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_RMST1_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a08f4f589f77f55c2fc1e5acdecac3bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a153a79d384255ee4d5263b13a264eb18"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a153a79d384255ee4d5263b13a264eb18">SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_RMST1_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_RMST1_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a153a79d384255ee4d5263b13a264eb18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a4a34af776e109e0fca98c690ab39a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a06a4a34af776e109e0fca98c690ab39a">SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_WMST1_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_WMST1_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a06a4a34af776e109e0fca98c690ab39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8581dfb89f2693901cfffd80218ee5f2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8581dfb89f2693901cfffd80218ee5f2">SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_WMST1_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_WMST1_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8581dfb89f2693901cfffd80218ee5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8f8905a610dbd897e0d56bdd796b6c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6d8f8905a610dbd897e0d56bdd796b6c">SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_RMST1_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_RMST1_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6d8f8905a610dbd897e0d56bdd796b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa74dde97ee5e99f18ba88ea6a6332d93"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa74dde97ee5e99f18ba88ea6a6332d93">SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_RMST1_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_RMST1_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa74dde97ee5e99f18ba88ea6a6332d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ef99b8f758a7f805592761447e3d00c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7ef99b8f758a7f805592761447e3d00c">SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_WMST1_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_WMST1_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7ef99b8f758a7f805592761447e3d00c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5aed2b70f760cb830b676a76bbe1c13"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa5aed2b70f760cb830b676a76bbe1c13">SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_WMST1_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_WMST1_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa5aed2b70f760cb830b676a76bbe1c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17699b72f5fa40855966f3d07025fba2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a17699b72f5fa40855966f3d07025fba2">SDL_IDOM1_ECC_AGGR0_IDOM1_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_IDOM1_ECC_AGGR0_IDOM1_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a17699b72f5fa40855966f3d07025fba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c256b9ec78e3f3c003f7bacc731494"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae9c256b9ec78e3f3c003f7bacc731494">SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae9c256b9ec78e3f3c003f7bacc731494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7746bfc77441cd2ce90151f416b595ba"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7746bfc77441cd2ce90151f416b595ba">SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7746bfc77441cd2ce90151f416b595ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e66cd9e91605fade19d6fc9abbccc5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac2e66cd9e91605fade19d6fc9abbccc5">SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_CPU1_SLV_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_CPU1_SLV_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac2e66cd9e91605fade19d6fc9abbccc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6004f36e56797e2cd6327458e92b4950"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6004f36e56797e2cd6327458e92b4950">SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_CPU1_SLV_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_CPU1_SLV_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6004f36e56797e2cd6327458e92b4950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30df97bdfc69a760975b9f81229f8f07"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a30df97bdfc69a760975b9f81229f8f07">SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a30df97bdfc69a760975b9f81229f8f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f6f24b6f7ced6c6af7add62a860d85"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a70f6f24b6f7ced6c6af7add62a860d85">SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a70f6f24b6f7ced6c6af7add62a860d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3592a8562dbf03173b38b1f2052a0d70"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3592a8562dbf03173b38b1f2052a0d70">SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_RMST1_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_RMST1_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3592a8562dbf03173b38b1f2052a0d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cbcae53d3a1aa962c1eed4904a4b358"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9cbcae53d3a1aa962c1eed4904a4b358">SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_RMST1_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_RMST1_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9cbcae53d3a1aa962c1eed4904a4b358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae69b024bad982ed1dbdb12855861fa4a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae69b024bad982ed1dbdb12855861fa4a">SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_WMST1_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_WMST1_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae69b024bad982ed1dbdb12855861fa4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3132f676b47df73d23f1603be73318f3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3132f676b47df73d23f1603be73318f3">SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_WMST1_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_WMST1_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3132f676b47df73d23f1603be73318f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57cbb9b281c9f808ba4ce57ce7df9e0d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a57cbb9b281c9f808ba4ce57ce7df9e0d">SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_RMST1_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_RMST1_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a57cbb9b281c9f808ba4ce57ce7df9e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8290bc9ecc7e165f610b28e3d140e6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acf8290bc9ecc7e165f610b28e3d140e6">SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_RMST1_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_RMST1_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acf8290bc9ecc7e165f610b28e3d140e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac44f7bccef20ff1be7b5b0acc1e89d64"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac44f7bccef20ff1be7b5b0acc1e89d64">SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_WMST1_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_WMST1_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac44f7bccef20ff1be7b5b0acc1e89d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf32a3a87c52d9f9f3b496c67ab2d88"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2cf32a3a87c52d9f9f3b496c67ab2d88">SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_WMST1_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_WMST1_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2cf32a3a87c52d9f9f3b496c67ab2d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a295adcc329f6a15c8ef39de6e1af8a21"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a295adcc329f6a15c8ef39de6e1af8a21">SDL_IDOM1_ECC_AGGR1_IDOM1_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_IDOM1_ECC_AGGR1_IDOM1_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a295adcc329f6a15c8ef39de6e1af8a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29dcc2ed2ffa969215aec71e27312452"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a29dcc2ed2ffa969215aec71e27312452">SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a29dcc2ed2ffa969215aec71e27312452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9936e7ff2c39e3c720858b3260ec1aa2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9936e7ff2c39e3c720858b3260ec1aa2">SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9936e7ff2c39e3c720858b3260ec1aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81ae18c377245fa9ce07fefdc67e32e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae81ae18c377245fa9ce07fefdc67e32e">SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae81ae18c377245fa9ce07fefdc67e32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36f86db6c5cb6eafebc8f4b0198ea407"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a36f86db6c5cb6eafebc8f4b0198ea407">SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a36f86db6c5cb6eafebc8f4b0198ea407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a517af90f5025de9d1dcfabd0804f73b6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a517af90f5025de9d1dcfabd0804f73b6">SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a517af90f5025de9d1dcfabd0804f73b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ad44eb6badf26fb48cc8889ac9ab11"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac3ad44eb6badf26fb48cc8889ac9ab11">SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac3ad44eb6badf26fb48cc8889ac9ab11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00106306a0ebbcadd7c68b44b21eaad7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a00106306a0ebbcadd7c68b44b21eaad7">SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a00106306a0ebbcadd7c68b44b21eaad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9874c672341ca1c2da23af7d31556c0f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9874c672341ca1c2da23af7d31556c0f">SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9874c672341ca1c2da23af7d31556c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e29dd07179d87c846fd688ddf8820a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab2e29dd07179d87c846fd688ddf8820a">SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab2e29dd07179d87c846fd688ddf8820a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80f8c0d4e99be9b4a86a730931799cd9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a80f8c0d4e99be9b4a86a730931799cd9">SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a80f8c0d4e99be9b4a86a730931799cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb2b04c45805ee78e31e1946551fe8a6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abb2b04c45805ee78e31e1946551fe8a6">SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abb2b04c45805ee78e31e1946551fe8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e772aaef0749201d791a38420b56b4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a18e772aaef0749201d791a38420b56b4">SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a18e772aaef0749201d791a38420b56b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fdcecf4e221b2e068ea0aaf5d3282b6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5fdcecf4e221b2e068ea0aaf5d3282b6">SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5fdcecf4e221b2e068ea0aaf5d3282b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4a059c4410dd136f704d051f1d265d0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af4a059c4410dd136f704d051f1d265d0">SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af4a059c4410dd136f704d051f1d265d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c67f6c307bdf8aab66ce52595941ccf"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8c67f6c307bdf8aab66ce52595941ccf">SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8c67f6c307bdf8aab66ce52595941ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6393ccbf2641619c7bd285c5cfb7649f"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6393ccbf2641619c7bd285c5cfb7649f">SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a1eb331e26b62b98ba9393aac8edfd402">SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a6393ccbf2641619c7bd285c5cfb7649f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb2ec4a77913d921f9086bc09e7b4e6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3fb2ec4a77913d921f9086bc09e7b4e6">SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3fb2ec4a77913d921f9086bc09e7b4e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51de4aa029c8109c17b18a25c5135d57"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a51de4aa029c8109c17b18a25c5135d57">SDL_PCIE1_ECC_AGGR_CORE_AXI_0_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#adfc6ec8dae62be9af358a1d7a1b25293">SDL_PCIE1_ECC_AGGR_CORE_AXI_0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a51de4aa029c8109c17b18a25c5135d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2acc9a14c9068112a72996d2caa3cc6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad2acc9a14c9068112a72996d2caa3cc6">SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_groupEntries</a> [SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad2acc9a14c9068112a72996d2caa3cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cd049066289ad76fc3dd1e56fe66ed5"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3cd049066289ad76fc3dd1e56fe66ed5">SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ad6844d0460ba10039fc17c6e77104d98">SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a3cd049066289ad76fc3dd1e56fe66ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884c1f92d6345cc8c3159f2305cd1853"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a884c1f92d6345cc8c3159f2305cd1853">SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#aaaf3c40098df921691c723f50b4814f5">SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a884c1f92d6345cc8c3159f2305cd1853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aa9b68e4d77945f7988e12014811a23"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9aa9b68e4d77945f7988e12014811a23">SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9aa9b68e4d77945f7988e12014811a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c0d64c5ad62e0fc54847b99cf2c5e16"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9c0d64c5ad62e0fc54847b99cf2c5e16">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#aa4e7b7ed1cbf0891662a1d008b476d65">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a9c0d64c5ad62e0fc54847b99cf2c5e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05112a2aaa06605bec8b9d6bda37ba4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad05112a2aaa06605bec8b9d6bda37ba4">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad05112a2aaa06605bec8b9d6bda37ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac35319f0556b10e970e68b87cb836714"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac35319f0556b10e970e68b87cb836714">SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#afbe843445621bc664d720478b343fa4b">SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ac35319f0556b10e970e68b87cb836714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af967bcd6226c7d13daf085879b7e12d8"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af967bcd6226c7d13daf085879b7e12d8">SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ad9c4cffc8db723de906eb7d17593faf4">SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:af967bcd6226c7d13daf085879b7e12d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8da527a6ddaac7e69f794542712a83e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae8da527a6ddaac7e69f794542712a83e">SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_groupEntries</a> [SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae8da527a6ddaac7e69f794542712a83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6005e665e5132b7e99ec6109df625676"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6005e665e5132b7e99ec6109df625676">SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6005e665e5132b7e99ec6109df625676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23be48383948d8eff7ac3ebf121f7dec"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a23be48383948d8eff7ac3ebf121f7dec">SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a23be48383948d8eff7ac3ebf121f7dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05b28ce2978a7fc28de935ba55dd30ec"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a05b28ce2978a7fc28de935ba55dd30ec">SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a05b28ce2978a7fc28de935ba55dd30ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf965a055e379d87d9a7081025f359e8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aaf965a055e379d87d9a7081025f359e8">SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aaf965a055e379d87d9a7081025f359e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68c62c150fcaea2af5cd772fbc5111ee"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a68c62c150fcaea2af5cd772fbc5111ee">SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a68c62c150fcaea2af5cd772fbc5111ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a881a842f8b3bb12d2dfe59c45b3cb42f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a881a842f8b3bb12d2dfe59c45b3cb42f">SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a881a842f8b3bb12d2dfe59c45b3cb42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aa31071942c6de6b14649c82fed0f00"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5aa31071942c6de6b14649c82fed0f00">SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5aa31071942c6de6b14649c82fed0f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00f3d9870ed9a2e5f5cf0fd62722dfb"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac00f3d9870ed9a2e5f5cf0fd62722dfb">SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac00f3d9870ed9a2e5f5cf0fd62722dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a672900a51e5b620ed6b7dd48420d2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a77a672900a51e5b620ed6b7dd48420d2">SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a77a672900a51e5b620ed6b7dd48420d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb8f095d7007e4ae6717e18141ae4c73"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acb8f095d7007e4ae6717e18141ae4c73">SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acb8f095d7007e4ae6717e18141ae4c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca243805bb5adc37b998985dc0b3558"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#adca243805bb5adc37b998985dc0b3558">SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:adca243805bb5adc37b998985dc0b3558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac38e536f429307fbc9d6763d4f199963"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac38e536f429307fbc9d6763d4f199963">SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac38e536f429307fbc9d6763d4f199963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13b4e7c4e31ec433c24f9902392e3adb"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a13b4e7c4e31ec433c24f9902392e3adb">SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a13b4e7c4e31ec433c24f9902392e3adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a602623d273575099309f4358f0ae8c85"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a602623d273575099309f4358f0ae8c85">SDL_MCU_I3C1_I3C_S_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a57ea774ff2eb2b1ad4a951f5b52c7e6f">SDL_MCU_I3C1_I3C_S_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a602623d273575099309f4358f0ae8c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb28c0a2cc1c1ec967ed2fb12c5cadc"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6fb28c0a2cc1c1ec967ed2fb12c5cadc">SDL_MCU_I3C1_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_groupEntries</a> [SDL_MCU_I3C1_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6fb28c0a2cc1c1ec967ed2fb12c5cadc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5cdcb2f2d314427f1dd00563d752e6a"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad5cdcb2f2d314427f1dd00563d752e6a">SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#abfa8178904a77bdf7d88ee9c7af07cc2">SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ad5cdcb2f2d314427f1dd00563d752e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42c38af7707e6f776b11f3305918a239"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a42c38af7707e6f776b11f3305918a239">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#afb60a1583d1653b59c68413f51821547">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a42c38af7707e6f776b11f3305918a239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17ec65ba00eb27ff96ddc210c2c52895"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a17ec65ba00eb27ff96ddc210c2c52895">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a17ec65ba00eb27ff96ddc210c2c52895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c65833fc174a2e297bcad95f57dc4ad"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1c65833fc174a2e297bcad95f57dc4ad">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1c65833fc174a2e297bcad95f57dc4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1a263278bfdcca6eb48652d35563ef8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac1a263278bfdcca6eb48652d35563ef8">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_SCRP_WKUP_FW_CLK4_SCR_J7_WKUP_FW_CBASS_SCRP_WKUP_FW_CLK4_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_SCRP_WKUP_FW_CLK4_SCR_J7_WKUP_FW_CBASS_SCRP_WKUP_FW_CLK4_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac1a263278bfdcca6eb48652d35563ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a951ac63a0164babace063a924dfca916"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a951ac63a0164babace063a924dfca916">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_3_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a951ac63a0164babace063a924dfca916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f725cb5621e1e6158f6e7a33ebd04f1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3f725cb5621e1e6158f6e7a33ebd04f1">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_4_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_4_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3f725cb5621e1e6158f6e7a33ebd04f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f7c31f2c803291270f5959d1f7de13"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a86f7c31f2c803291270f5959d1f7de13">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_5_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_5_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a86f7c31f2c803291270f5959d1f7de13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dc943912e5d01d3aa75d6514facdf1c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2dc943912e5d01d3aa75d6514facdf1c">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_6_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_6_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2dc943912e5d01d3aa75d6514facdf1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f0aeb74bc6cd8958ea9e15c62df04e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a76f0aeb74bc6cd8958ea9e15c62df04e">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a76f0aeb74bc6cd8958ea9e15c62df04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb10fd34df41b74154edb02430d5a74b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abb10fd34df41b74154edb02430d5a74b">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abb10fd34df41b74154edb02430d5a74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca2f68639a9235643bc2e8b9880c5e6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#adca2f68639a9235643bc2e8b9880c5e6">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IDMSC_WKUP_0_VBUSP_S_P2P_BRIDGE_IDMSC_WKUP_0_VBUSP_S_BRIDGE_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IDMSC_WKUP_0_VBUSP_S_P2P_BRIDGE_IDMSC_WKUP_0_VBUSP_S_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:adca2f68639a9235643bc2e8b9880c5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7e30574bf1f271d9cd8a485f606b545"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa7e30574bf1f271d9cd8a485f606b545">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa7e30574bf1f271d9cd8a485f606b545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab04edd7736fdaf42df53e50230eb18c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aab04edd7736fdaf42df53e50230eb18c">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aab04edd7736fdaf42df53e50230eb18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa86d99f9a4bfce2277ba0c60f3dfd93d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa86d99f9a4bfce2277ba0c60f3dfd93d">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa86d99f9a4bfce2277ba0c60f3dfd93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94fbb53b7d1ea1d30cd03075d8a66301"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a94fbb53b7d1ea1d30cd03075d8a66301">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_REASSEMBLY_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_REASSEMBLY_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a94fbb53b7d1ea1d30cd03075d8a66301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d46924b5c4c2909e79ee5c8eef3235f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4d46924b5c4c2909e79ee5c8eef3235f">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4d46924b5c4c2909e79ee5c8eef3235f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a483f055ff00a060455e9eda54f994b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2a483f055ff00a060455e9eda54f994b">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2a483f055ff00a060455e9eda54f994b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac334be9d5d2fa42818436203ea01e4be"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac334be9d5d2fa42818436203ea01e4be">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac334be9d5d2fa42818436203ea01e4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a5e1c55b64ec3e66ffd841788827a9a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2a5e1c55b64ec3e66ffd841788827a9a">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2a5e1c55b64ec3e66ffd841788827a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dd4eae4cb0c41887c71eb1b9e9961db"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4dd4eae4cb0c41887c71eb1b9e9961db">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4dd4eae4cb0c41887c71eb1b9e9961db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d5a23e83bb1b2c1b6965d280b85b253"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6d5a23e83bb1b2c1b6965d280b85b253">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6d5a23e83bb1b2c1b6965d280b85b253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cd89f6e761dc89b08a21f55d2fc8bc0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3cd89f6e761dc89b08a21f55d2fc8bc0">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3cd89f6e761dc89b08a21f55d2fc8bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b65d595353f2132af2107027ee81d8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a68b65d595353f2132af2107027ee81d8">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a68b65d595353f2132af2107027ee81d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1142055abd2fe2561be44e34df448f90"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1142055abd2fe2561be44e34df448f90">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SCR_J7_WKUP_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SCR_J7_WKUP_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1142055abd2fe2561be44e34df448f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2cd49abf33ec43209c4750c763651e0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa2cd49abf33ec43209c4750c763651e0">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa2cd49abf33ec43209c4750c763651e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5f17b49496590bec445fd43e735ee0f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae5f17b49496590bec445fd43e735ee0f">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae5f17b49496590bec445fd43e735ee0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ee82c6130e505cda1d81ce58219b2cb"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3ee82c6130e505cda1d81ce58219b2cb">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_INT_DMSC_SCR_J7_WKUP_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_INT_DMSC_SCR_J7_WKUP_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3ee82c6130e505cda1d81ce58219b2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e0500f37bb6efd39c11fcbe0484f4d3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9e0500f37bb6efd39c11fcbe0484f4d3">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9e0500f37bb6efd39c11fcbe0484f4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80f4f66b0c2876e5490ca121c49ed797"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a80f4f66b0c2876e5490ca121c49ed797">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a80f4f66b0c2876e5490ca121c49ed797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806f816de31a95827980ca5397b63e22"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a806f816de31a95827980ca5397b63e22">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a806f816de31a95827980ca5397b63e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb6b0bcff5be26dff7f9475150e59b2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1eb6b0bcff5be26dff7f9475150e59b2">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_2_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1eb6b0bcff5be26dff7f9475150e59b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eaaf6cff937c833fab70f90fbe912df"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5eaaf6cff937c833fab70f90fbe912df">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_7_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_7_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5eaaf6cff937c833fab70f90fbe912df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3522a31af29cff71739ef6060eec2800"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3522a31af29cff71739ef6060eec2800">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3522a31af29cff71739ef6060eec2800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2b12543031366af79383cb08751a8f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3e2b12543031366af79383cb08751a8f">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WAKEUP_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WAKEUP_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3e2b12543031366af79383cb08751a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f6b8f21cfb33379fd7b6b1fe926616b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8f6b8f21cfb33379fd7b6b1fe926616b">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_INFRA_SAFEG_EDC_CTRL_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_INFRA_SAFEG_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8f6b8f21cfb33379fd7b6b1fe926616b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f2deaa4721528b4530c6cb99a786e62"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1f2deaa4721528b4530c6cb99a786e62">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_M2M_SRC_VBUSS_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_M2M_SRC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1f2deaa4721528b4530c6cb99a786e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e8d7f8834c87c8b12c942304bb66d0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac3e8d7f8834c87c8b12c942304bb66d0">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_DST_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac3e8d7f8834c87c8b12c942304bb66d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b67ec53a1ab851dc188fd2541ad793e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1b67ec53a1ab851dc188fd2541ad793e">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1b67ec53a1ab851dc188fd2541ad793e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a397b6f333de660ba9ee78e127ccda88e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a397b6f333de660ba9ee78e127ccda88e">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_SRC_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a397b6f333de660ba9ee78e127ccda88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6c0f878fb58608d37d0852a5fb463f8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af6c0f878fb58608d37d0852a5fb463f8">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af6c0f878fb58608d37d0852a5fb463f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa7ff2fa454f99bd1432ebd07c898c9b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aaa7ff2fa454f99bd1432ebd07c898c9b">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_3_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_3_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aaa7ff2fa454f99bd1432ebd07c898c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d3c0082d45aa8029ad63db0fc938b19"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7d3c0082d45aa8029ad63db0fc938b19">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_6_BUSECC_0_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_6_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7d3c0082d45aa8029ad63db0fc938b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb95a01643300250d5f5d0b3bc0f5a98"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#adb95a01643300250d5f5d0b3bc0f5a98">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_6_BUSECC_1_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_6_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:adb95a01643300250d5f5d0b3bc0f5a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f5318a88ff59b28e4d29b29415138bc"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7f5318a88ff59b28e4d29b29415138bc">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7f5318a88ff59b28e4d29b29415138bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d0c165e39963ddc1ddee00203635bb0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5d0c165e39963ddc1ddee00203635bb0">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5d0c165e39963ddc1ddee00203635bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a104997bdf86c0e69b7fbebcf297de731"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a104997bdf86c0e69b7fbebcf297de731">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_2_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a104997bdf86c0e69b7fbebcf297de731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2248bc6c0d8e54e15536207d8c0830a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad2248bc6c0d8e54e15536207d8c0830a">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_3_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad2248bc6c0d8e54e15536207d8c0830a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99a8d4bf310a39c3cb4ffd9a76abe124"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a99a8d4bf310a39c3cb4ffd9a76abe124">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_4_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_4_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a99a8d4bf310a39c3cb4ffd9a76abe124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a5241498dc7b3a37c9cb0708203cf1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a47a5241498dc7b3a37c9cb0708203cf1">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_5_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_5_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a47a5241498dc7b3a37c9cb0708203cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d77c459a5702da42c868b75cb8cfae3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8d77c459a5702da42c868b75cb8cfae3">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_6_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_6_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8d77c459a5702da42c868b75cb8cfae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57bb264f3c40a70c5aebf72482621dcc"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a57bb264f3c40a70c5aebf72482621dcc">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_7_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_7_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a57bb264f3c40a70c5aebf72482621dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc71fb2241e7cb4178c9f95f5ac6bc1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#accc71fb2241e7cb4178c9f95f5ac6bc1">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:accc71fb2241e7cb4178c9f95f5ac6bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b753089fe47b5a0eb8aa8ab126b558"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a76b753089fe47b5a0eb8aa8ab126b558">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a76b753089fe47b5a0eb8aa8ab126b558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3020a18089192c3472d61221bf6cb755"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3020a18089192c3472d61221bf6cb755">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SCR_J7_WKUP_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SCR_J7_WKUP_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3020a18089192c3472d61221bf6cb755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86235497bacdc041dd08b2415694b78e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a86235497bacdc041dd08b2415694b78e">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a86235497bacdc041dd08b2415694b78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2f7d6283f06527796a38ed246f7d114"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab2f7d6283f06527796a38ed246f7d114">SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#aa3b28d229f4e8fa03356206a37bf4789">SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ab2f7d6283f06527796a38ed246f7d114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa86bfb4947370701356d782b394798b5"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa86bfb4947370701356d782b394798b5">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#afbe54ea1c47a0d3b8d3814ba887f8e00">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:aa86bfb4947370701356d782b394798b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa73564a68a211e128e718cca4b27ce38"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa73564a68a211e128e718cca4b27ce38">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_ECCAGGR0_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_ECCAGGR0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa73564a68a211e128e718cca4b27ce38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea6542593d4a70c2e5cec4202bfa2e2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6ea6542593d4a70c2e5cec4202bfa2e2">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_PROXY0_BUF_DST_BR_SRC_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_PROXY0_BUF_DST_BR_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6ea6542593d4a70c2e5cec4202bfa2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad828025e58a34b41c9210df40a3fedf7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad828025e58a34b41c9210df40a3fedf7">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_PROXY0_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_PROXY0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad828025e58a34b41c9210df40a3fedf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab34abefb1e0be641aafbf9631bf67b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aaab34abefb1e0be641aafbf9631bf67b">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_SEC_PROXY0_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_SEC_PROXY0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aaab34abefb1e0be641aafbf9631bf67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b598ef3736e72b2670025f8fb4028e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a76b598ef3736e72b2670025f8fb4028e">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_MSRAM0_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_MSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a76b598ef3736e72b2670025f8fb4028e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d17dabe471a5006673afe0d7e5266d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a84d17dabe471a5006673afe0d7e5266d">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_MSRAM1_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_MSRAM1_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a84d17dabe471a5006673afe0d7e5266d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6133808a05a88c25b46fed4ac87ec383"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6133808a05a88c25b46fed4ac87ec383">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6133808a05a88c25b46fed4ac87ec383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2528d2d63462d62559acc71893edcb5b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2528d2d63462d62559acc71893edcb5b">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2528d2d63462d62559acc71893edcb5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a712d34fb6dae7235078b190e7879bdbd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a712d34fb6dae7235078b190e7879bdbd">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a712d34fb6dae7235078b190e7879bdbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084c784af24361bbaee4c6460ea61495"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a084c784af24361bbaee4c6460ea61495">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_MEM0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_MEM0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a084c784af24361bbaee4c6460ea61495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbebd6cd7a967e0410f927330bc9db69"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#adbebd6cd7a967e0410f927330bc9db69">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_MEM1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_MEM1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:adbebd6cd7a967e0410f927330bc9db69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af46000de94099a264a073604354ef0c5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af46000de94099a264a073604354ef0c5">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_UMEMW_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_UMEMW_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af46000de94099a264a073604354ef0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae353b5726fb8e3ce749f74795209e3b6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae353b5726fb8e3ce749f74795209e3b6">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_UMEMR_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_UMEMR_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae353b5726fb8e3ce749f74795209e3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a892382c6d9a643f4ca7447ff7d5ff6f9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a892382c6d9a643f4ca7447ff7d5ff6f9">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_NAV_MCU_DST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_NAV_MCU_DST0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a892382c6d9a643f4ca7447ff7d5ff6f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79b702cb1db4b7a583a8212bff8d09ec"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a79b702cb1db4b7a583a8212bff8d09ec">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a79b702cb1db4b7a583a8212bff8d09ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e9f0044d2a4718951a55e64d5f07a41"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9e9f0044d2a4718951a55e64d5f07a41">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9e9f0044d2a4718951a55e64d5f07a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa58fa2e3d00e932121064907a68dfbb0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa58fa2e3d00e932121064907a68dfbb0">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa58fa2e3d00e932121064907a68dfbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff932523861c2fbc545e8aac4b3c162"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aaff932523861c2fbc545e8aac4b3c162">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aaff932523861c2fbc545e8aac4b3c162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0350d7af83807cdeec8473ed0e4da62"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac0350d7af83807cdeec8473ed0e4da62">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac0350d7af83807cdeec8473ed0e4da62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc6f7547c28fe1eb289096b83d10774e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acc6f7547c28fe1eb289096b83d10774e">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acc6f7547c28fe1eb289096b83d10774e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca7910bd086816bea96e498ccb30f92"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#adca7910bd086816bea96e498ccb30f92">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:adca7910bd086816bea96e498ccb30f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6941b0b891376b80f676443717a42c7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab6941b0b891376b80f676443717a42c7">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab6941b0b891376b80f676443717a42c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f2702b304d13f67d7edf34431a266b7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1f2702b304d13f67d7edf34431a266b7">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1f2702b304d13f67d7edf34431a266b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f561c71a7b806c1779a063a588d73ad"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7f561c71a7b806c1779a063a588d73ad">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7f561c71a7b806c1779a063a588d73ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87ca07075ee5a656ca0d0acc77ee63c8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a87ca07075ee5a656ca0d0acc77ee63c8">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a87ca07075ee5a656ca0d0acc77ee63c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefdf460c192c929fb172a0d4f987fa5a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aefdf460c192c929fb172a0d4f987fa5a">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aefdf460c192c929fb172a0d4f987fa5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a235f9de4b7d34298fd6e1d906d477175"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a235f9de4b7d34298fd6e1d906d477175">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a235f9de4b7d34298fd6e1d906d477175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34d75ca52619039d81487465bc67903"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af34d75ca52619039d81487465bc67903">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af34d75ca52619039d81487465bc67903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e011c0f380bd6a07f3198a36a1c028c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1e011c0f380bd6a07f3198a36a1c028c">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1e011c0f380bd6a07f3198a36a1c028c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c4ce6e104cdb59fbcdeb3285fb15b48"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1c4ce6e104cdb59fbcdeb3285fb15b48">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1c4ce6e104cdb59fbcdeb3285fb15b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56e2a6b5a3edcf553e4c8a639ea5855c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a56e2a6b5a3edcf553e4c8a639ea5855c">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_NAV_MCU_SRC0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_NAV_MCU_SRC0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a56e2a6b5a3edcf553e4c8a639ea5855c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad91c47b92f316d0d0f1c8ce15e48b6fa"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad91c47b92f316d0d0f1c8ce15e48b6fa">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_CFG_SCR_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_CFG_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad91c47b92f316d0d0f1c8ce15e48b6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74b57272468e2724655a9fa7e1193dc0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a74b57272468e2724655a9fa7e1193dc0">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_OTHERS_SCR_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_OTHERS_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a74b57272468e2724655a9fa7e1193dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f676aba6a5a724996f5fdc56221e5e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a42f676aba6a5a724996f5fdc56221e5e">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_OTHERS_SCR_EDC_CTRL_1_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_OTHERS_SCR_EDC_CTRL_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a42f676aba6a5a724996f5fdc56221e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeee8a8a0348de9e1d0f6aa59d5869b1d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aeee8a8a0348de9e1d0f6aa59d5869b1d">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aeee8a8a0348de9e1d0f6aa59d5869b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c764c268f218df299c36c7e503fe26a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0c764c268f218df299c36c7e503fe26a">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0c764c268f218df299c36c7e503fe26a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5468d29d87571800441ad1f7b8a84d33"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5468d29d87571800441ad1f7b8a84d33">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5468d29d87571800441ad1f7b8a84d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad81a9f19c7131a588dddd09d717c35"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8ad81a9f19c7131a588dddd09d717c35">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8ad81a9f19c7131a588dddd09d717c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a522faf4b263d6bca62dd8df6daf22505"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a522faf4b263d6bca62dd8df6daf22505">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a522faf4b263d6bca62dd8df6daf22505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01c79455638695f4aefc15cd194d38c5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a01c79455638695f4aefc15cd194d38c5">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a01c79455638695f4aefc15cd194d38c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a110da401bc95e118c743530e725230ee"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a110da401bc95e118c743530e725230ee">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a110da401bc95e118c743530e725230ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8988d1c4525efa05462c81f8e880e3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8c8988d1c4525efa05462c81f8e880e3">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8c8988d1c4525efa05462c81f8e880e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a414ec0744fcb3cbcf4240711402d3814"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a414ec0744fcb3cbcf4240711402d3814">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a414ec0744fcb3cbcf4240711402d3814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c641866e976805d98fb1e9364d1346b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2c641866e976805d98fb1e9364d1346b">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2c641866e976805d98fb1e9364d1346b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdfa184d48de1df8a24b2a9695e2591c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afdfa184d48de1df8a24b2a9695e2591c">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afdfa184d48de1df8a24b2a9695e2591c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9587cbc2d8ade72ee8add38457f7dde0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9587cbc2d8ade72ee8add38457f7dde0">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9587cbc2d8ade72ee8add38457f7dde0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76030b2285232bf2ca6bcc361e955b66"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a76030b2285232bf2ca6bcc361e955b66">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a76030b2285232bf2ca6bcc361e955b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a16377083ba846e8fc1e8ee69c2f90"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad1a16377083ba846e8fc1e8ee69c2f90">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad1a16377083ba846e8fc1e8ee69c2f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2529e108c27cd8f93508bc6ba5781767"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2529e108c27cd8f93508bc6ba5781767">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2529e108c27cd8f93508bc6ba5781767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fa2c986415b57209bb8f2f29a77646c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7fa2c986415b57209bb8f2f29a77646c">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7fa2c986415b57209bb8f2f29a77646c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae80cbc50850ed66298ca966b8c20f1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7ae80cbc50850ed66298ca966b8c20f1">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7ae80cbc50850ed66298ca966b8c20f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ce04f06234e9ef5c71b7681c0a51fce"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2ce04f06234e9ef5c71b7681c0a51fce">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2ce04f06234e9ef5c71b7681c0a51fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86adc417febdfd8a9590a0cac0d42dea"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a86adc417febdfd8a9590a0cac0d42dea">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a86adc417febdfd8a9590a0cac0d42dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a589d1f097a214d92b42a0694d4bf2fa3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a589d1f097a214d92b42a0694d4bf2fa3">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a589d1f097a214d92b42a0694d4bf2fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa54f3e55f4e4eb3512aeb78f81d7a6d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aaa54f3e55f4e4eb3512aeb78f81d7a6d">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2GCLK_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2GCLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aaa54f3e55f4e4eb3512aeb78f81d7a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6046509328a03dbdbc3d082a97fd00d9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6046509328a03dbdbc3d082a97fd00d9">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2GCLK_EDC_CTRL_1_groupEntries</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2GCLK_EDC_CTRL_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6046509328a03dbdbc3d082a97fd00d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfe4e928d8905ed8b8e6279500c33712"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abfe4e928d8905ed8b8e6279500c33712">SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a6fbd841d70410d54ce81e34d771264ba">SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:abfe4e928d8905ed8b8e6279500c33712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ef0ee8a88cf44d0c5ac6c1cddb50438"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5ef0ee8a88cf44d0c5ac6c1cddb50438">SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_K3_DSS_DSI_DSI_TOP_DSI_EDC_CTRL_SYS_EDC_CTRL_0_groupEntries</a> [SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_K3_DSS_DSI_DSI_TOP_DSI_EDC_CTRL_SYS_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5ef0ee8a88cf44d0c5ac6c1cddb50438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54acb663e446b4303991e8f3332282d4"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a54acb663e446b4303991e8f3332282d4">SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#afa3e7f7efb07c3a8ec165b40b741f506">SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a54acb663e446b4303991e8f3332282d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e2b1d34f083462099cb2ad1550aefb"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad8e2b1d34f083462099cb2ad1550aefb">SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad8e2b1d34f083462099cb2ad1550aefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabad3393ff2bb8be72701cdde829246a"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aabad3393ff2bb8be72701cdde829246a">SDL_PCIE3_ECC_AGGR_CORE_0_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a7c1f92be753c6b5d05b40aad63996d1b">SDL_PCIE3_ECC_AGGR_CORE_0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:aabad3393ff2bb8be72701cdde829246a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacdf941a9bd869b4a725c089ac2c4938"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aacdf941a9bd869b4a725c089ac2c4938">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a3c601b8e8fec3f579907e678b173718e">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:aacdf941a9bd869b4a725c089ac2c4938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c38274dfbe404444d191a6b8e7bc7c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a26c38274dfbe404444d191a6b8e7bc7c">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a26c38274dfbe404444d191a6b8e7bc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ee3519b816e508f4564679e5d83c84c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7ee3519b816e508f4564679e5d83c84c">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7ee3519b816e508f4564679e5d83c84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2edd73c655a373403df20c44a707bbfe"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2edd73c655a373403df20c44a707bbfe">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_1_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2edd73c655a373403df20c44a707bbfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa5a5843a68000969dda16f75df423e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aeaa5a5843a68000969dda16f75df423e">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_2_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aeaa5a5843a68000969dda16f75df423e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a743d927647ffca8b070685d2c3d931ab"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a743d927647ffca8b070685d2c3d931ab">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a743d927647ffca8b070685d2c3d931ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a13203d85287f32720592d019568c6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad1a13203d85287f32720592d019568c6">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_1_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad1a13203d85287f32720592d019568c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a2bbe6d728be15ab594ba72e2dc74d2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3a2bbe6d728be15ab594ba72e2dc74d2">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_INTA0_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_INTA0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3a2bbe6d728be15ab594ba72e2dc74d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf34c15577b2991176f50c82cd0c458"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aadf34c15577b2991176f50c82cd0c458">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_MCLK_CLK_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_MCLK_CLK_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aadf34c15577b2991176f50c82cd0c458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0510fa1530aeb8444f98154161581739"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0510fa1530aeb8444f98154161581739">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_SCLK_CLK_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_SCLK_CLK_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0510fa1530aeb8444f98154161581739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac215a1f1491383eae3220c052f924304"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac215a1f1491383eae3220c052f924304">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac215a1f1491383eae3220c052f924304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3ec6701b2307af00aa7b25aab5113be"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af3ec6701b2307af00aa7b25aab5113be">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af3ec6701b2307af00aa7b25aab5113be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a874bd1c760d5eee025b497ba8326c25a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a874bd1c760d5eee025b497ba8326c25a">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a874bd1c760d5eee025b497ba8326c25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97703c8c4f4cb3dc7bf2cb99f88a99f6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a97703c8c4f4cb3dc7bf2cb99f88a99f6">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU2_PSIL_SAFEG_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU2_PSIL_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a97703c8c4f4cb3dc7bf2cb99f88a99f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5358c6ffd10ebd946a8bca87af83a2ff"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5358c6ffd10ebd946a8bca87af83a2ff">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_ADC_PSIL_SAFEG_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_ADC_PSIL_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5358c6ffd10ebd946a8bca87af83a2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a246f4d598da0cc0b4a25ae93074a256f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a246f4d598da0cc0b4a25ae93074a256f">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_SAFEG_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a246f4d598da0cc0b4a25ae93074a256f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e14a8206cb7c8a98f8be229d8476265"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7e14a8206cb7c8a98f8be229d8476265">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7e14a8206cb7c8a98f8be229d8476265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1200e6c8d29d8f4f10fd0ccb55f94ce9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1200e6c8d29d8f4f10fd0ccb55f94ce9">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1200e6c8d29d8f4f10fd0ccb55f94ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91dd508723ec7af44c7b6c13db126af6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a91dd508723ec7af44c7b6c13db126af6">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a91dd508723ec7af44c7b6c13db126af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ab7a3655ed01e11cf5d2434d25c09a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac6ab7a3655ed01e11cf5d2434d25c09a">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_BRIDGE_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac6ab7a3655ed01e11cf5d2434d25c09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11943504facd7eedd31312dfdb5dd7da"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a11943504facd7eedd31312dfdb5dd7da">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a11943504facd7eedd31312dfdb5dd7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65b8aba300b3cfd264fc3ff7a59b8d25"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a65b8aba300b3cfd264fc3ff7a59b8d25">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a65b8aba300b3cfd264fc3ff7a59b8d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a398c32462b361f2a95b1dc71b568ceeb"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a398c32462b361f2a95b1dc71b568ceeb">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_NAVSS_PSIL_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_NAVSS_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a398c32462b361f2a95b1dc71b568ceeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a733d2365d69f5bcd7d8142450303fd05"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a733d2365d69f5bcd7d8142450303fd05">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_CPSW0_PSIL_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_CPSW0_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a733d2365d69f5bcd7d8142450303fd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d00e7002d8d7c21733333096754c3e1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7d00e7002d8d7c21733333096754c3e1">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7d00e7002d8d7c21733333096754c3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee92e125764d4505b7e0466f99294610"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aee92e125764d4505b7e0466f99294610">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aee92e125764d4505b7e0466f99294610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a46d769d4cbaa790589ef43a138af42"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8a46d769d4cbaa790589ef43a138af42">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU2_PSIL_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU2_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8a46d769d4cbaa790589ef43a138af42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa691cba0d0efae7a0a715aa38de84541"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa691cba0d0efae7a0a715aa38de84541">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_ADC_PSIL_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_ADC_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa691cba0d0efae7a0a715aa38de84541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeed6fdd53794d15d5b426432a0317d21"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aeed6fdd53794d15d5b426432a0317d21">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_SAUL0_PSIL_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_SAUL0_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aeed6fdd53794d15d5b426432a0317d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a633747bfc1533ac0cfceea6550baa2a4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a633747bfc1533ac0cfceea6550baa2a4">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_STRM_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_STRM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a633747bfc1533ac0cfceea6550baa2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7e5f8c9178781feb2987d6852683e29"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab7e5f8c9178781feb2987d6852683e29">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab7e5f8c9178781feb2987d6852683e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c4d3325d885a10554b672edcf5e4b92"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4c4d3325d885a10554b672edcf5e4b92">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4c4d3325d885a10554b672edcf5e4b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79246d821cda792b12e1ad26e4ae9439"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a79246d821cda792b12e1ad26e4ae9439">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a79246d821cda792b12e1ad26e4ae9439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d52f85cd417337b3c6179d231a8b5b1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8d52f85cd417337b3c6179d231a8b5b1">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8d52f85cd417337b3c6179d231a8b5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2975a01393f91f627b0e3432d5b8694"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac2975a01393f91f627b0e3432d5b8694">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac2975a01393f91f627b0e3432d5b8694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4ac1ff9687a95efc8fc58533bbc793"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4d4ac1ff9687a95efc8fc58533bbc793">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4d4ac1ff9687a95efc8fc58533bbc793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbffe835c0396bf713b1f005b1a1c185"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acbffe835c0396bf713b1f005b1a1c185">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acbffe835c0396bf713b1f005b1a1c185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae09550c100b4d1f35d3c7b4c6bfcdbae"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae09550c100b4d1f35d3c7b4c6bfcdbae">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae09550c100b4d1f35d3c7b4c6bfcdbae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a457c32d15deab6482d80c5816f2932f8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a457c32d15deab6482d80c5816f2932f8">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a457c32d15deab6482d80c5816f2932f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d9890c46738cb00930a6f0b7e048e1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a34d9890c46738cb00930a6f0b7e048e1">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a34d9890c46738cb00930a6f0b7e048e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0f72d2828f1752f497c509aa9dfc922"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae0f72d2828f1752f497c509aa9dfc922">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae0f72d2828f1752f497c509aa9dfc922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643b54b551e6779e62ccb31867052c04"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a643b54b551e6779e62ccb31867052c04">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_1_groupEntries</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a643b54b551e6779e62ccb31867052c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad481c775865e501b3d6c2138a6038053"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad481c775865e501b3d6c2138a6038053">SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ae777cccde18823694e6419277d48efdf">SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ad481c775865e501b3d6c2138a6038053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa48976283b3accd469b673ed2b858095"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa48976283b3accd469b673ed2b858095">SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_EDC_CTRL_0_groupEntries</a> [SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa48976283b3accd469b673ed2b858095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1723667850fe5800b5594954e3d890e5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1723667850fe5800b5594954e3d890e5">SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1723667850fe5800b5594954e3d890e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8efc852c26af830a62cbd4421b02c9ee"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8efc852c26af830a62cbd4421b02c9ee">SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a4edc85231a4a6fc663dbf422f8d81974">SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a8efc852c26af830a62cbd4421b02c9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b717d0c14f7821b78e30f07c41f1b83"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1b717d0c14f7821b78e30f07c41f1b83">SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1b717d0c14f7821b78e30f07c41f1b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe5e775fab1d267614cff022eb4a6645"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abe5e775fab1d267614cff022eb4a6645">SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a970205c963850cdab1beb1c4a3c517d3">SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:abe5e775fab1d267614cff022eb4a6645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad38d3337b36c0f6cc8dff812fe6e6961"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad38d3337b36c0f6cc8dff812fe6e6961">SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad38d3337b36c0f6cc8dff812fe6e6961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a405a5a010f1bf273c6f52f610cbfc880"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a405a5a010f1bf273c6f52f610cbfc880">SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a66722fea9680b6c634af6874070ffae5">SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a405a5a010f1bf273c6f52f610cbfc880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf0c6148f3643017629d4d1e8fec9785"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acf0c6148f3643017629d4d1e8fec9785">SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acf0c6148f3643017629d4d1e8fec9785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb927912373bd8485ddbc92608f1284f"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abb927912373bd8485ddbc92608f1284f">SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a1aaa03adad55c177822534f2fc127a67">SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:abb927912373bd8485ddbc92608f1284f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e4b10c599733953f5602c4224ac2909"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5e4b10c599733953f5602c4224ac2909">SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a3f180cbfc36ddba9878558a402f87c94">SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a5e4b10c599733953f5602c4224ac2909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba92f8b4f2d62fb15bae52b448c0b5a3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aba92f8b4f2d62fb15bae52b448c0b5a3">SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aba92f8b4f2d62fb15bae52b448c0b5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae95b64ad05408bb7a0bf430e84d1f3a4"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae95b64ad05408bb7a0bf430e84d1f3a4">SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a26039c9af190030456fec51b9c7d364e">SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ae95b64ad05408bb7a0bf430e84d1f3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b1b05eda4247d5487153dc0246e655"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a72b1b05eda4247d5487153dc0246e655">SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU1_groupEntries</a> [SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a72b1b05eda4247d5487153dc0246e655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfdce0a0d3a92840cf664ec2e8181913"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abfdce0a0d3a92840cf664ec2e8181913">SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#adae134395b36afc099276f1e52b41d15">SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:abfdce0a0d3a92840cf664ec2e8181913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86c00c6944e8dcabf2b1c5b715f9e521"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a86c00c6944e8dcabf2b1c5b715f9e521">SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a86c00c6944e8dcabf2b1c5b715f9e521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d75f49ca9f20b0434724146554c977"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae6d75f49ca9f20b0434724146554c977">SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a8e0e28c5b957123d3d0ca36bfc0a5550">SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ae6d75f49ca9f20b0434724146554c977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a37bbc7c518e3cac79c04b47141703"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a26a37bbc7c518e3cac79c04b47141703">SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a26a37bbc7c518e3cac79c04b47141703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e17ca642d5ba1157943c8c5ed3caa48"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8e17ca642d5ba1157943c8c5ed3caa48">SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a1c932da93a88b06e09d4daec8984a56c">SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a8e17ca642d5ba1157943c8c5ed3caa48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ce3f64dba918f5ee0520138855c229f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8ce3f64dba918f5ee0520138855c229f">SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_EDC_CTRL_0_groupEntries</a> [SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8ce3f64dba918f5ee0520138855c229f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6da469fe9fff1c41d88b93a0eb5de7f5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6da469fe9fff1c41d88b93a0eb5de7f5">SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6da469fe9fff1c41d88b93a0eb5de7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94314b506af37e635c9f3e145da068a"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae94314b506af37e635c9f3e145da068a">SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a113dd24dc0e6817f0de9c58bf6518571">SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ae94314b506af37e635c9f3e145da068a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade4cad06d09ba1f019af25450f89a2b1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ade4cad06d09ba1f019af25450f89a2b1">SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ade4cad06d09ba1f019af25450f89a2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0168b27b183582c89447b6b3ef1c42c"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac0168b27b183582c89447b6b3ef1c42c">SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ae5fac2372c058a2c0055a42c8ca864f2">SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ac0168b27b183582c89447b6b3ef1c42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3036d50de055a1f08688594ad4d96449"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3036d50de055a1f08688594ad4d96449">SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ae56b0d66ff0720473b3a35ff6156dff4">SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a3036d50de055a1f08688594ad4d96449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b4b807db54982bc9f9963ed8df5ae2"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a85b4b807db54982bc9f9963ed8df5ae2">SDL_PCIE3_ECC_AGGR_CORE_AXI_0_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ae010955f8b54b21e10f19ae13d9b9956">SDL_PCIE3_ECC_AGGR_CORE_AXI_0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a85b4b807db54982bc9f9963ed8df5ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbad6f4135b070563d29df4833daee9a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afbad6f4135b070563d29df4833daee9a">SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_groupEntries</a> [SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afbad6f4135b070563d29df4833daee9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7745a7d99ee98be914a8b8904bcb641"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab7745a7d99ee98be914a8b8904bcb641">SDL_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_groupEntries</a> [SDL_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab7745a7d99ee98be914a8b8904bcb641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07e8bb7bb079b20a600ced5f3680bea5"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a07e8bb7bb079b20a600ced5f3680bea5">SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a455476ef1e2e0cb00af1078205cf80d3">SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a07e8bb7bb079b20a600ced5f3680bea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a671269b38fad388bcb1910c184199d36"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a671269b38fad388bcb1910c184199d36">SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a671269b38fad388bcb1910c184199d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b4bd5810ecb5d64423322da810cf74"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae3b4bd5810ecb5d64423322da810cf74">SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae3b4bd5810ecb5d64423322da810cf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36b4a558c24d9b8328749f26c1baa60e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a36b4a558c24d9b8328749f26c1baa60e">SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_2_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a36b4a558c24d9b8328749f26c1baa60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f39046829cc205fe9bbbcf048f0d82"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a88f39046829cc205fe9bbbcf048f0d82">SDL_CBASS_ECC_AGGR0_J7_MAIN_SEC_MMR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_SEC_MMR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a88f39046829cc205fe9bbbcf048f0d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1902cdcc5f38341eb30a7fb9119779"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2b1902cdcc5f38341eb30a7fb9119779">SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2b1902cdcc5f38341eb30a7fb9119779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5454a82ebeed01120ebaf79184adbda5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5454a82ebeed01120ebaf79184adbda5">SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_10_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_10_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5454a82ebeed01120ebaf79184adbda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f689a29d4c22a4669692ed9edd7a471"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6f689a29d4c22a4669692ed9edd7a471">SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_11_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_11_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6f689a29d4c22a4669692ed9edd7a471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9225438fa7058297578c9814b600184"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af9225438fa7058297578c9814b600184">SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_12_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_12_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af9225438fa7058297578c9814b600184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3261131d220097db16d4fca7523d3046"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3261131d220097db16d4fca7523d3046">SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_13_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_13_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3261131d220097db16d4fca7523d3046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d37c8106573c450ec5ecfd8674f7eb"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a57d37c8106573c450ec5ecfd8674f7eb">SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_14_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_14_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a57d37c8106573c450ec5ecfd8674f7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2548183b0abbed34b31be18fe049dfd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad2548183b0abbed34b31be18fe049dfd">SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad2548183b0abbed34b31be18fe049dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3c3621b747d6392b9d4dd8b2bfc8f07"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad3c3621b747d6392b9d4dd8b2bfc8f07">SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_2_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad3c3621b747d6392b9d4dd8b2bfc8f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac568dc4ad6281ca0dd86bf22cc93f478"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac568dc4ad6281ca0dd86bf22cc93f478">SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_3_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac568dc4ad6281ca0dd86bf22cc93f478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a534b5edea80a217eb783b1cb72ba2c1f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a534b5edea80a217eb783b1cb72ba2c1f">SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_4_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_4_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a534b5edea80a217eb783b1cb72ba2c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6efb75f74e9e8622d19de5c648f5da81"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6efb75f74e9e8622d19de5c648f5da81">SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_5_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_5_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6efb75f74e9e8622d19de5c648f5da81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a109b78a3d1b09b40d80893685429e4aa"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a109b78a3d1b09b40d80893685429e4aa">SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_6_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_6_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a109b78a3d1b09b40d80893685429e4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7e90f8d4e2cc3524fb4422b058960a4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab7e90f8d4e2cc3524fb4422b058960a4">SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_7_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_7_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab7e90f8d4e2cc3524fb4422b058960a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4444f750c613f35eafdb46d4e79c57"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9a4444f750c613f35eafdb46d4e79c57">SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_8_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_8_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9a4444f750c613f35eafdb46d4e79c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d774816ed26143e110ff5d548079ea7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8d774816ed26143e110ff5d548079ea7">SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_9_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_9_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8d774816ed26143e110ff5d548079ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a217953b975e675343562e8c1755e18ea"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a217953b975e675343562e8c1755e18ea">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a217953b975e675343562e8c1755e18ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a3677110c2bbbf23beb8bf205d5f9d2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8a3677110c2bbbf23beb8bf205d5f9d2">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8a3677110c2bbbf23beb8bf205d5f9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab02fa347d4dfc770cf4b371331dcb089"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab02fa347d4dfc770cf4b371331dcb089">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_BUSECC_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab02fa347d4dfc770cf4b371331dcb089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9838788a06fd3d8d339c6cabaad6ac1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad9838788a06fd3d8d339c6cabaad6ac1">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad9838788a06fd3d8d339c6cabaad6ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d1ce644e9595a4041b35373bdbcbbe5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7d1ce644e9595a4041b35373bdbcbbe5">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7d1ce644e9595a4041b35373bdbcbbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afae415eb72062be4d7aefbb47c3ddc17"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afae415eb72062be4d7aefbb47c3ddc17">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afae415eb72062be4d7aefbb47c3ddc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a565b3caf1721026f5481d87d63573c5d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a565b3caf1721026f5481d87d63573c5d">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_BRIDGE_BUSECC_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a565b3caf1721026f5481d87d63573c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4762b728375ff8bd681dc4c5b4c26051"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4762b728375ff8bd681dc4c5b4c26051">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4762b728375ff8bd681dc4c5b4c26051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d5ea5f49db8f8c475d3f9d9a2ea354"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a21d5ea5f49db8f8c475d3f9d9a2ea354">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_RAM_VB_BRIDGE_BUSECC_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_RAM_VB_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a21d5ea5f49db8f8c475d3f9d9a2ea354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce33842f43c95553dd4eadc8050d257"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afce33842f43c95553dd4eadc8050d257">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afce33842f43c95553dd4eadc8050d257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963490a84e4106401b63d00dea2b4c7f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a963490a84e4106401b63d00dea2b4c7f">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a963490a84e4106401b63d00dea2b4c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e5e2fd980c912c5e588ccf1cec0ccf"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a75e5e2fd980c912c5e588ccf1cec0ccf">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_2_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a75e5e2fd980c912c5e588ccf1cec0ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5694d1284797e2f5e4dc13778f7ba446"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5694d1284797e2f5e4dc13778f7ba446">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_3_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5694d1284797e2f5e4dc13778f7ba446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab918d2f0b9cd20333268b00f7d273db6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab918d2f0b9cd20333268b00f7d273db6">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_4_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_4_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab918d2f0b9cd20333268b00f7d273db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb7dc895449507696eef5b41781ce8a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0cb7dc895449507696eef5b41781ce8a">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_5_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_5_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0cb7dc895449507696eef5b41781ce8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc6f34a9fdd71db13b3edab3d385967"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9cc6f34a9fdd71db13b3edab3d385967">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_6_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_6_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9cc6f34a9fdd71db13b3edab3d385967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a7757a450097b9d12e041a5039f089"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a51a7757a450097b9d12e041a5039f089">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_MCLK4_TEST_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_MCLK4_TEST_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_MCLK4_TEST_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_MCLK4_TEST_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a51a7757a450097b9d12e041a5039f089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa709915d752ef563bb62151783b98e10"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa709915d752ef563bb62151783b98e10">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa709915d752ef563bb62151783b98e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7ac4166d601524372169e58a71c1eca"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad7ac4166d601524372169e58a71c1eca">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad7ac4166d601524372169e58a71c1eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab261d25ff85884d3f471418ed987c3bf"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab261d25ff85884d3f471418ed987c3bf">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SCR_J7_MAIN_INFRA_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SCR_J7_MAIN_INFRA_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab261d25ff85884d3f471418ed987c3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac7dcc460915c17caa0a1c840504478f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aac7dcc460915c17caa0a1c840504478f">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_P2P_BRIDGE_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_BRIDGE_BUSECC_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_P2P_BRIDGE_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aac7dcc460915c17caa0a1c840504478f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1338b9fcde8d5d1c8fb7cd6ea2c306a8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1338b9fcde8d5d1c8fb7cd6ea2c306a8">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1338b9fcde8d5d1c8fb7cd6ea2c306a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec264dd8864d45b05aaaf737cc6f91d7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aec264dd8864d45b05aaaf737cc6f91d7">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aec264dd8864d45b05aaaf737cc6f91d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b367b937910814136940411d8493c94"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3b367b937910814136940411d8493c94">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_10_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_10_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3b367b937910814136940411d8493c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7600e62cffc734e9fe4615926ab03b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5f7600e62cffc734e9fe4615926ab03b">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_11_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_11_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5f7600e62cffc734e9fe4615926ab03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadfbec1467ad322fc545c41e292253b0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aadfbec1467ad322fc545c41e292253b0">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_12_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_12_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aadfbec1467ad322fc545c41e292253b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9019f355566d5e63835d0fa918986f79"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9019f355566d5e63835d0fa918986f79">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_13_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_13_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9019f355566d5e63835d0fa918986f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a174a268d5abdef7c4b8323eaa99a8eb1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a174a268d5abdef7c4b8323eaa99a8eb1">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_14_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_14_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a174a268d5abdef7c4b8323eaa99a8eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1841fff3d1c81b5fe61130025fe4b2e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae1841fff3d1c81b5fe61130025fe4b2e">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_15_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_15_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae1841fff3d1c81b5fe61130025fe4b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a042a9c29144706f6a8ab703af88e8b4d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a042a9c29144706f6a8ab703af88e8b4d">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_16_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_16_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a042a9c29144706f6a8ab703af88e8b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a0eed8944276058512f2773df9b42c4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7a0eed8944276058512f2773df9b42c4">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_17_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_17_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7a0eed8944276058512f2773df9b42c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba0e599aa1b2640e7dcd9bea1638f163"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aba0e599aa1b2640e7dcd9bea1638f163">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_18_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_18_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aba0e599aa1b2640e7dcd9bea1638f163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a539e94f922fdc203b02c709c0a82e6cd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a539e94f922fdc203b02c709c0a82e6cd">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_19_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_19_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a539e94f922fdc203b02c709c0a82e6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3595045b7102f9fdfb3d185bb0bc2d44"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3595045b7102f9fdfb3d185bb0bc2d44">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_20_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_20_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3595045b7102f9fdfb3d185bb0bc2d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a9506b3fd44ae79ee04334556f473e3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0a9506b3fd44ae79ee04334556f473e3">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0a9506b3fd44ae79ee04334556f473e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4877a43a1fc20fc058ca63f18b11d3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aae4877a43a1fc20fc058ca63f18b11d3">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_2_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aae4877a43a1fc20fc058ca63f18b11d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1737b392a1be0a0eea883d180dcca99e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1737b392a1be0a0eea883d180dcca99e">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_3_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1737b392a1be0a0eea883d180dcca99e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a500831fea1c64f6fe96063ce838c29f1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a500831fea1c64f6fe96063ce838c29f1">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_4_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_4_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a500831fea1c64f6fe96063ce838c29f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab57a846997c4d6c5fb28831868b4181e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab57a846997c4d6c5fb28831868b4181e">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_5_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_5_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab57a846997c4d6c5fb28831868b4181e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac308ede0053ab1ae2d21289550161188"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac308ede0053ab1ae2d21289550161188">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_6_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_6_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac308ede0053ab1ae2d21289550161188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfd8e78635808af48a960ffdad3ddb5a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abfd8e78635808af48a960ffdad3ddb5a">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_7_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_7_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abfd8e78635808af48a960ffdad3ddb5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad16230f3a84ad0d6a0bb5b4acc5cab9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aad16230f3a84ad0d6a0bb5b4acc5cab9">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_8_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_8_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aad16230f3a84ad0d6a0bb5b4acc5cab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e1b21fc986a450b703065dc7772e007"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5e1b21fc986a450b703065dc7772e007">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_9_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_9_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5e1b21fc986a450b703065dc7772e007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedde1152c666085dc2a84fd8c01aad78"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aedde1152c666085dc2a84fd8c01aad78">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_INT_DMSC_SCR_J7_MAIN_INFRA_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_INT_DMSC_SCR_J7_MAIN_INFRA_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aedde1152c666085dc2a84fd8c01aad78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6025cc3a750a716cd74d4f506db2d43a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6025cc3a750a716cd74d4f506db2d43a">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6025cc3a750a716cd74d4f506db2d43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5df88a4af612906c92b38b904367f9d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae5df88a4af612906c92b38b904367f9d">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae5df88a4af612906c92b38b904367f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ce6ce76e52c0f6e5d537a8f6de9a426"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1ce6ce76e52c0f6e5d537a8f6de9a426">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_0_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1ce6ce76e52c0f6e5d537a8f6de9a426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a837a2b3510b9c210a18ce8455c76822f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a837a2b3510b9c210a18ce8455c76822f">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_1_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a837a2b3510b9c210a18ce8455c76822f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ba7b54099da51bcedaf60c0313f1d17"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5ba7b54099da51bcedaf60c0313f1d17">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_2_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5ba7b54099da51bcedaf60c0313f1d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc640b2c0ca3b1343d589987cce4e2b1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abc640b2c0ca3b1343d589987cce4e2b1">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_3_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_3_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abc640b2c0ca3b1343d589987cce4e2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5427d93b5193d6fd58f2748986f5fed"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa5427d93b5193d6fd58f2748986f5fed">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_4_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_4_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa5427d93b5193d6fd58f2748986f5fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f71bf55b02b8883dafa2e6a8b9e9af1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2f71bf55b02b8883dafa2e6a8b9e9af1">SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_3_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2f71bf55b02b8883dafa2e6a8b9e9af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7abc815d37fa231fdb1726a59ce2a358"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7abc815d37fa231fdb1726a59ce2a358">SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7abc815d37fa231fdb1726a59ce2a358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15ce7ccd0df10eeb097e40544f30c5ca"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a15ce7ccd0df10eeb097e40544f30c5ca">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a15ce7ccd0df10eeb097e40544f30c5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e4c52ec48c1a4da7cbb93727265fae"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa3e4c52ec48c1a4da7cbb93727265fae">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa3e4c52ec48c1a4da7cbb93727265fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b3de6000484a92ee04fee61cc02057"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab1b3de6000484a92ee04fee61cc02057">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab1b3de6000484a92ee04fee61cc02057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb66549bfa76480de158e6f5a69fd6c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6fb66549bfa76480de158e6f5a69fd6c">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6fb66549bfa76480de158e6f5a69fd6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a425213a9b3406d3a0fa6d9ec36c0d53a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a425213a9b3406d3a0fa6d9ec36c0d53a">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a425213a9b3406d3a0fa6d9ec36c0d53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c6181be9ef82f8d815db9f3327af0d8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4c6181be9ef82f8d815db9f3327af0d8">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4c6181be9ef82f8d815db9f3327af0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82072101802556e8daa771ea127c9bac"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a82072101802556e8daa771ea127c9bac">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a82072101802556e8daa771ea127c9bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaea7fd23b9c40a5a83193b5825895b9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aaaea7fd23b9c40a5a83193b5825895b9">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aaaea7fd23b9c40a5a83193b5825895b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec0e8c82cd0c34c74841bc97ce4f4c93"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aec0e8c82cd0c34c74841bc97ce4f4c93">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_FROM_64M_M2M_BRIDGE_J7_RC_CBASS_BR_FROM_64M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_FROM_64M_M2M_BRIDGE_J7_RC_CBASS_BR_FROM_64M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aec0e8c82cd0c34c74841bc97ce4f4c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe570f208decb0cbf6de030643618909"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abe570f208decb0cbf6de030643618909">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_TO_64M_M2M_BRIDGE_J7_RC_CBASS_BR_TO_64M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_TO_64M_M2M_BRIDGE_J7_RC_CBASS_BR_TO_64M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abe570f208decb0cbf6de030643618909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af650c022ff808b9333f7615140fd76b6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af650c022ff808b9333f7615140fd76b6">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_FROM_32M_M2M_BRIDGE_J7_RC_CBASS_BR_FROM_32M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_FROM_32M_M2M_BRIDGE_J7_RC_CBASS_BR_FROM_32M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af650c022ff808b9333f7615140fd76b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad871c60459606ebabd8ab68a826dced9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad871c60459606ebabd8ab68a826dced9">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad871c60459606ebabd8ab68a826dced9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc73c055440b41de24857bc039a795e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5fc73c055440b41de24857bc039a795e">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5fc73c055440b41de24857bc039a795e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e667bfe073e0e76539e261c34d7b7c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad2e667bfe073e0e76539e261c34d7b7c">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad2e667bfe073e0e76539e261c34d7b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60ed1a50ef2bb2f3dabbb6c7ae9eb880"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a60ed1a50ef2bb2f3dabbb6c7ae9eb880">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a60ed1a50ef2bb2f3dabbb6c7ae9eb880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ca52e57a89abc85626106c45d43f60"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a92ca52e57a89abc85626106c45d43f60">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a92ca52e57a89abc85626106c45d43f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f8e6364736d1e8d741bb64c75856298"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7f8e6364736d1e8d741bb64c75856298">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7f8e6364736d1e8d741bb64c75856298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bd41fbe5e01a7b6fee849dba8929358"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6bd41fbe5e01a7b6fee849dba8929358">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6bd41fbe5e01a7b6fee849dba8929358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a198fd01913819664b4a59e73968446fc"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a198fd01913819664b4a59e73968446fc">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a198fd01913819664b4a59e73968446fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7bd70ddf6668a30bf74c6eb2059fc6d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae7bd70ddf6668a30bf74c6eb2059fc6d">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_RD_VBUSM_M2M_BRIDGE_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_RD_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_RD_VBUSM_M2M_BRIDGE_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_RD_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae7bd70ddf6668a30bf74c6eb2059fc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dbfb37b4c15c860f0b7d168e22dca58"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5dbfb37b4c15c860f0b7d168e22dca58">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_WR_VBUSM_M2M_BRIDGE_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_WR_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_WR_VBUSM_M2M_BRIDGE_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_WR_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5dbfb37b4c15c860f0b7d168e22dca58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08a590510e1119533d5937282132ad6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab08a590510e1119533d5937282132ad6">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_J7_RC_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_J7_RC_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab08a590510e1119533d5937282132ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48f2f5c6a276ae371457777247a0ae38"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a48f2f5c6a276ae371457777247a0ae38">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_TO_32M_M2M_BRIDGE_J7_RC_CBASS_BR_TO_32M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_TO_32M_M2M_BRIDGE_J7_RC_CBASS_BR_TO_32M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a48f2f5c6a276ae371457777247a0ae38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca208edb343d8c8c63a80e846e4bef7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6ca208edb343d8c8c63a80e846e4bef7">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6ca208edb343d8c8c63a80e846e4bef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39fb39ca4ea9a85862b439faa79ac746"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a39fb39ca4ea9a85862b439faa79ac746">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a39fb39ca4ea9a85862b439faa79ac746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a916d7f33487fee78651b1be56f9b9d48"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a916d7f33487fee78651b1be56f9b9d48">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a916d7f33487fee78651b1be56f9b9d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0078d0ea847a05d652cef7a20cf41311"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0078d0ea847a05d652cef7a20cf41311">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0078d0ea847a05d652cef7a20cf41311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48849d4d6210f399ddf3e11e508edf14"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a48849d4d6210f399ddf3e11e508edf14">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a48849d4d6210f399ddf3e11e508edf14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37724f1265e1b51bf710a7ae858c52bf"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a37724f1265e1b51bf710a7ae858c52bf">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a37724f1265e1b51bf710a7ae858c52bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae98dffef9e98773ffb44f2b787c1b0ae"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae98dffef9e98773ffb44f2b787c1b0ae">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae98dffef9e98773ffb44f2b787c1b0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac071249fbe968e042ffe6298fe643f12"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac071249fbe968e042ffe6298fe643f12">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac071249fbe968e042ffe6298fe643f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a404db2347e49bdb32ea550b5592500a9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a404db2347e49bdb32ea550b5592500a9">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a404db2347e49bdb32ea550b5592500a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14cf2ef4556c10dc3292d227f977ef3b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a14cf2ef4556c10dc3292d227f977ef3b">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a14cf2ef4556c10dc3292d227f977ef3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c1f7d499d88128c03a3f2026be250c3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0c1f7d499d88128c03a3f2026be250c3">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0c1f7d499d88128c03a3f2026be250c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f60a51a1c59de7b1a3d3fc5414518d6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1f60a51a1c59de7b1a3d3fc5414518d6">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1f60a51a1c59de7b1a3d3fc5414518d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0858557ccd93cf957b909f0c544f2297"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0858557ccd93cf957b909f0c544f2297">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0858557ccd93cf957b909f0c544f2297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61c0ba15641f3792c3168252db19a679"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a61c0ba15641f3792c3168252db19a679">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a61c0ba15641f3792c3168252db19a679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc2044966d1c2d7f87b726b275ebd89"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7fc2044966d1c2d7f87b726b275ebd89">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7fc2044966d1c2d7f87b726b275ebd89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad50a5ee8153624dfa43d5365ac44e32e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad50a5ee8153624dfa43d5365ac44e32e">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad50a5ee8153624dfa43d5365ac44e32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6140248692fb1c2a4b110a4766f1dbf1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6140248692fb1c2a4b110a4766f1dbf1">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6140248692fb1c2a4b110a4766f1dbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9641d452442c3e8ecdc791e48e80eeab"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9641d452442c3e8ecdc791e48e80eeab">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9641d452442c3e8ecdc791e48e80eeab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addef18f98baa2c03aeb1f144a0f50174"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#addef18f98baa2c03aeb1f144a0f50174">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:addef18f98baa2c03aeb1f144a0f50174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b341ca880c73f6f285d8414a93dc052"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3b341ca880c73f6f285d8414a93dc052">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3b341ca880c73f6f285d8414a93dc052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9878d3caade9a21f5a2fff59ab8ad29c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9878d3caade9a21f5a2fff59ab8ad29c">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_J7_RC_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_J7_RC_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9878d3caade9a21f5a2fff59ab8ad29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab601f0f697134514508f4795e53ee399"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab601f0f697134514508f4795e53ee399">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab601f0f697134514508f4795e53ee399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff5cf424a1efd362c103301ba88477be"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aff5cf424a1efd362c103301ba88477be">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aff5cf424a1efd362c103301ba88477be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66dcdeabd73d57378f9d857c11dc2bda"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a66dcdeabd73d57378f9d857c11dc2bda">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU0_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU0_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a66dcdeabd73d57378f9d857c11dc2bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae01bae6de53e40acfbb1f6bbc14eb546"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae01bae6de53e40acfbb1f6bbc14eb546">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU1_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU1_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU1_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU1_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae01bae6de53e40acfbb1f6bbc14eb546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e3d03a6c37e283bcb74950b8e5a07fa"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4e3d03a6c37e283bcb74950b8e5a07fa">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU0_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU0_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4e3d03a6c37e283bcb74950b8e5a07fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ec844f0d047a48eb25853f3a8c01643"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5ec844f0d047a48eb25853f3a8c01643">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU1_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU1_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU1_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU1_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5ec844f0d047a48eb25853f3a8c01643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af41f0348674ea2d1fb75b1b0845bfd5a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af41f0348674ea2d1fb75b1b0845bfd5a">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af41f0348674ea2d1fb75b1b0845bfd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fa9d1f136a6c7c3654588f3b96b0173"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6fa9d1f136a6c7c3654588f3b96b0173">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6fa9d1f136a6c7c3654588f3b96b0173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74d99ded9032efe70ee7db05a9d67fe2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a74d99ded9032efe70ee7db05a9d67fe2">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_2_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a74d99ded9032efe70ee7db05a9d67fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54318c3dfeb3fada27af561044c33020"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a54318c3dfeb3fada27af561044c33020">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_3_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a54318c3dfeb3fada27af561044c33020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b609f0ffbd59a2fd59e49332a219e2a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0b609f0ffbd59a2fd59e49332a219e2a">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0b609f0ffbd59a2fd59e49332a219e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10386e34a2c8060695fb775fae46012b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a10386e34a2c8060695fb775fae46012b">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a10386e34a2c8060695fb775fae46012b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add441fd851bdf7a0898fbc8d90e7ae21"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#add441fd851bdf7a0898fbc8d90e7ae21">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_2_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:add441fd851bdf7a0898fbc8d90e7ae21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94aa8fef7c378c58920284804ee8c1c4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a94aa8fef7c378c58920284804ee8c1c4">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_3_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a94aa8fef7c378c58920284804ee8c1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49d5e1526a02a09fef34e7e450231d2c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a49d5e1526a02a09fef34e7e450231d2c">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M32_SCR_J7_RC_CBASS_RC_M32_SCR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M32_SCR_J7_RC_CBASS_RC_M32_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a49d5e1526a02a09fef34e7e450231d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920e3d8e9fffff29515e6ef23028ec68"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a920e3d8e9fffff29515e6ef23028ec68">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M32_SCR_J7_RC_CBASS_RC_M32_SCR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M32_SCR_J7_RC_CBASS_RC_M32_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a920e3d8e9fffff29515e6ef23028ec68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9af9c97c92da1e05a4215f5343e9c2d8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9af9c97c92da1e05a4215f5343e9c2d8">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9af9c97c92da1e05a4215f5343e9c2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5369141467b7fbb863fa6efb73b7ff81"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5369141467b7fbb863fa6efb73b7ff81">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5369141467b7fbb863fa6efb73b7ff81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a9bbbcddfe593ec1af2d75bd3b5e8ac"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5a9bbbcddfe593ec1af2d75bd3b5e8ac">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5a9bbbcddfe593ec1af2d75bd3b5e8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace7c25816202edc1ded335c9dd240a8d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ace7c25816202edc1ded335c9dd240a8d">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_INT_DMSC_SCR_J7_RC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_INT_DMSC_SCR_J7_RC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ace7c25816202edc1ded335c9dd240a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbab1534c841788192b26759943f9e65"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#adbab1534c841788192b26759943f9e65">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_ERR_J7_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_ERR_J7_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:adbab1534c841788192b26759943f9e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04531d7d11df2cbf7204c7a55bc54289"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a04531d7d11df2cbf7204c7a55bc54289">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_0_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a04531d7d11df2cbf7204c7a55bc54289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a530546328ad54731f485a8b8e3fb362d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a530546328ad54731f485a8b8e3fb362d">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_1_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a530546328ad54731f485a8b8e3fb362d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa60c7d4a57a186d934fd100a479d9902"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa60c7d4a57a186d934fd100a479d9902">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_2_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa60c7d4a57a186d934fd100a479d9902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa33e3cfd6b701fdfc2e99795e97eead5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa33e3cfd6b701fdfc2e99795e97eead5">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_3_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_3_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa33e3cfd6b701fdfc2e99795e97eead5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae50d38d43016fd2090bc278b36fce003"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae50d38d43016fd2090bc278b36fce003">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae50d38d43016fd2090bc278b36fce003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5b2a646d36b9b1a428f314c5d6c6178"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae5b2a646d36b9b1a428f314c5d6c6178">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae5b2a646d36b9b1a428f314c5d6c6178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a4de6c0508ebd6523256ff6ee1de551"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4a4de6c0508ebd6523256ff6ee1de551">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4a4de6c0508ebd6523256ff6ee1de551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d4eb8ffdba1328b93fa168ee2ec0082"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5d4eb8ffdba1328b93fa168ee2ec0082">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5d4eb8ffdba1328b93fa168ee2ec0082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a630c11fa865a75b4439fcff6df2dbe76"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a630c11fa865a75b4439fcff6df2dbe76">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a630c11fa865a75b4439fcff6df2dbe76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb385a030ed4befce756a4b6244a2cb"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1fb385a030ed4befce756a4b6244a2cb">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1fb385a030ed4befce756a4b6244a2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dd24fcaef4a09774c56d438f752dc53"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4dd24fcaef4a09774c56d438f752dc53">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4dd24fcaef4a09774c56d438f752dc53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b24062d3920ff8f301178c4075ab3a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a27b24062d3920ff8f301178c4075ab3a">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a27b24062d3920ff8f301178c4075ab3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a001f722b5179e8815218a002c0c2da5e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a001f722b5179e8815218a002c0c2da5e">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a001f722b5179e8815218a002c0c2da5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab017372c1e8e74888feaa37a7a175a5c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab017372c1e8e74888feaa37a7a175a5c">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab017372c1e8e74888feaa37a7a175a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355d487eb66ae4d937e69dc2cb75843d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a355d487eb66ae4d937e69dc2cb75843d">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a355d487eb66ae4d937e69dc2cb75843d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac47d0f8e28889fd7f7bcc32bab93428c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac47d0f8e28889fd7f7bcc32bab93428c">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac47d0f8e28889fd7f7bcc32bab93428c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6312be0a09356d4f2ed9efa475c9e0e4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6312be0a09356d4f2ed9efa475c9e0e4">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6312be0a09356d4f2ed9efa475c9e0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d3297910d422d8298bb38ea1f4e8985"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9d3297910d422d8298bb38ea1f4e8985">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_BRIDGE_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9d3297910d422d8298bb38ea1f4e8985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99dea9207757a276ec4f63742d9cf798"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a99dea9207757a276ec4f63742d9cf798">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_BRIDGE_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a99dea9207757a276ec4f63742d9cf798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f6d05f35e123846e7fe4e15d8fce28a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7f6d05f35e123846e7fe4e15d8fce28a">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_BRIDGE_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7f6d05f35e123846e7fe4e15d8fce28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad17d4293d5ec9e731ad0b0554832abaf"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad17d4293d5ec9e731ad0b0554832abaf">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_BRIDGE_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad17d4293d5ec9e731ad0b0554832abaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ed021f355ffe1b0e33882487210a8d4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9ed021f355ffe1b0e33882487210a8d4">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9ed021f355ffe1b0e33882487210a8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2078a5e0c51a5674a0bb85fe9fc2fa5e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2078a5e0c51a5674a0bb85fe9fc2fa5e">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2078a5e0c51a5674a0bb85fe9fc2fa5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa6467ce7e513090be20c5e6975fed9d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aaa6467ce7e513090be20c5e6975fed9d">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aaa6467ce7e513090be20c5e6975fed9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2da99daa1ee24ec7e8f4e39b82c71bec"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2da99daa1ee24ec7e8f4e39b82c71bec">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2da99daa1ee24ec7e8f4e39b82c71bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47922dfa139778c1e9cf0288ac0b8729"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a47922dfa139778c1e9cf0288ac0b8729">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a47922dfa139778c1e9cf0288ac0b8729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd72349a1fde406a2c754c257911b269"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acd72349a1fde406a2c754c257911b269">SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acd72349a1fde406a2c754c257911b269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7484fcc59e6377d22bcf4ee44ca37723"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7484fcc59e6377d22bcf4ee44ca37723">SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7484fcc59e6377d22bcf4ee44ca37723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb267520d61bfa56880f77e939fc031d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afb267520d61bfa56880f77e939fc031d">SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afb267520d61bfa56880f77e939fc031d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2197887228ef93c22ee65d96586c1546"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2197887228ef93c22ee65d96586c1546">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SCR_J7_RC_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SCR_J7_RC_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2197887228ef93c22ee65d96586c1546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a933a4d85ea6722b6fba026d60a4adeb7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a933a4d85ea6722b6fba026d60a4adeb7">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a933a4d85ea6722b6fba026d60a4adeb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8fcd7fa87a81d37272e378f4023e03"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0e8fcd7fa87a81d37272e378f4023e03">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0e8fcd7fa87a81d37272e378f4023e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee12fa7f75a3f8678fc5d94db481f916"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aee12fa7f75a3f8678fc5d94db481f916">SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_DST_M2P_DST_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_DST_M2P_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aee12fa7f75a3f8678fc5d94db481f916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4c9d9bb84c5621f22b0204fbff87dd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1d4c9d9bb84c5621f22b0204fbff87dd">SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_DST_M2P_SRC_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_DST_M2P_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1d4c9d9bb84c5621f22b0204fbff87dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ef3dfd94e38ce3fc7f5ec964b29a6e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a05ef3dfd94e38ce3fc7f5ec964b29a6e">SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a05ef3dfd94e38ce3fc7f5ec964b29a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65e68a9e0d97cc93020c76e78f8c61c6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a65e68a9e0d97cc93020c76e78f8c61c6">SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_M2M_VBUSS_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_M2M_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a65e68a9e0d97cc93020c76e78f8c61c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fe4d36741aefcb7f173ed07998a436b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5fe4d36741aefcb7f173ed07998a436b">SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_DST_M2P_DST_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_DST_M2P_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5fe4d36741aefcb7f173ed07998a436b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94c8cbb67554e7c932a45417b5739f2c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a94c8cbb67554e7c932a45417b5739f2c">SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_DST_M2P_SRC_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_DST_M2P_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a94c8cbb67554e7c932a45417b5739f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ca94b8d69c912ab47cd2e784796f50"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a51ca94b8d69c912ab47cd2e784796f50">SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a51ca94b8d69c912ab47cd2e784796f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab117174e008c95d84300cb5bf26f8c8a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab117174e008c95d84300cb5bf26f8c8a">SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_M2M_VBUSS_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_M2M_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab117174e008c95d84300cb5bf26f8c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b54591fec4cde034f9117a7edb0c14"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa4b54591fec4cde034f9117a7edb0c14">SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_DST_M2P_DST_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_DST_M2P_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa4b54591fec4cde034f9117a7edb0c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0936f448938240c8a1e50f20103cba39"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0936f448938240c8a1e50f20103cba39">SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_DST_M2P_SRC_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_DST_M2P_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0936f448938240c8a1e50f20103cba39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a990a714ca8f79ebb1ce7deddac5acfb3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a990a714ca8f79ebb1ce7deddac5acfb3">SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a990a714ca8f79ebb1ce7deddac5acfb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb170c6fc5c1fb3be0955511e5a40eb8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afb170c6fc5c1fb3be0955511e5a40eb8">SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_M2M_VBUSS_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_M2M_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afb170c6fc5c1fb3be0955511e5a40eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5cb785ebec5144414b775a09a37d0e7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa5cb785ebec5144414b775a09a37d0e7">SDL_MAIN_RC_ECC_AGGR0_IMAIN_J7_IPPHY_CBASS_MAIN_FW_CBASS_0_J7_IPPHY_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_IMAIN_J7_IPPHY_CBASS_MAIN_FW_CBASS_0_J7_IPPHY_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa5cb785ebec5144414b775a09a37d0e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a066a321844ecc38f361384cd1c2f130e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a066a321844ecc38f361384cd1c2f130e">SDL_MAIN_RC_ECC_AGGR0_J7_AASRC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_AASRC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a066a321844ecc38f361384cd1c2f130e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a1d0e08ab7326e4de2571da02430b4f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4a1d0e08ab7326e4de2571da02430b4f">SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4a1d0e08ab7326e4de2571da02430b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16a24a74b69e3dfbcad56ff17d54c4aa"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a16a24a74b69e3dfbcad56ff17d54c4aa">SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a16a24a74b69e3dfbcad56ff17d54c4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b766ed9dafcb42a63c5a8281b0f7e36"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5b766ed9dafcb42a63c5a8281b0f7e36">SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_INFRA_CBASS_DMSC_SLV_BRIDGE_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_INFRA_CBASS_DMSC_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5b766ed9dafcb42a63c5a8281b0f7e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa882022cc67f1fd0179268d56ef36f41"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa882022cc67f1fd0179268d56ef36f41">SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_J7_MAIN_INFRA_FW_TO_FW_P2P_BRIDGE_J7_MAIN_INFRA_FW_TO_FW_BRIDGE_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_J7_MAIN_INFRA_FW_TO_FW_P2P_BRIDGE_J7_MAIN_INFRA_FW_TO_FW_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa882022cc67f1fd0179268d56ef36f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af120b3f7da5aa68199b07222a45115d5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af120b3f7da5aa68199b07222a45115d5">SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af120b3f7da5aa68199b07222a45115d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33ae7cdc56d076f12e7b0c534e4649d2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a33ae7cdc56d076f12e7b0c534e4649d2">SDL_MAIN_RC_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a33ae7cdc56d076f12e7b0c534e4649d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a62ee981019701f9c1ea4eec2206ce"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a40a62ee981019701f9c1ea4eec2206ce">SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_DST_VBUSS_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_DST_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a40a62ee981019701f9c1ea4eec2206ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d03ee07a12b98fe8a2840ccf609df2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab0d03ee07a12b98fe8a2840ccf609df2">SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_M2M_VBUSS_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_M2M_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab0d03ee07a12b98fe8a2840ccf609df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd4adf8b3228ed82bed480b9d24713f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3fd4adf8b3228ed82bed480b9d24713f">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3fd4adf8b3228ed82bed480b9d24713f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c4c925dd8c574459936990ccbf4c91"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab7c4c925dd8c574459936990ccbf4c91">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab7c4c925dd8c574459936990ccbf4c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb97aaa9f6f1ad2e0b7bb8d3a820a48d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afb97aaa9f6f1ad2e0b7bb8d3a820a48d">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afb97aaa9f6f1ad2e0b7bb8d3a820a48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab60a3efe609d3f6417ff444d4706f59d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab60a3efe609d3f6417ff444d4706f59d">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab60a3efe609d3f6417ff444d4706f59d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a24131a635db16d8b4e5107e1b7d4b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a48a24131a635db16d8b4e5107e1b7d4b">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a48a24131a635db16d8b4e5107e1b7d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8af541b4dd8621a7db0b458c224156a8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8af541b4dd8621a7db0b458c224156a8">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8af541b4dd8621a7db0b458c224156a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1141f8b7f5563ec7a5c15bfc1b29bb0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab1141f8b7f5563ec7a5c15bfc1b29bb0">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_BRIDGE_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab1141f8b7f5563ec7a5c15bfc1b29bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaccd5a3bc1793bf5bd3124b45f2c7345"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aaccd5a3bc1793bf5bd3124b45f2c7345">SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IMSRAM32KX256E_MAIN_0_SLV_M2M_BRIDGE_J7_RC_CBASS_IMSRAM32KX256E_MAIN_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IMSRAM32KX256E_MAIN_0_SLV_M2M_BRIDGE_J7_RC_CBASS_IMSRAM32KX256E_MAIN_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aaccd5a3bc1793bf5bd3124b45f2c7345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55a9cf83e63ef8b78a9de7a96d0a3eae"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a55a9cf83e63ef8b78a9de7a96d0a3eae">SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_J7_TO_J7_RC_FW_CBAS_P2P_BRIDGE_J7_TO_J7_RC_FW_CBAS_BRIDGE_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_J7_TO_J7_RC_FW_CBAS_P2P_BRIDGE_J7_TO_J7_RC_FW_CBAS_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a55a9cf83e63ef8b78a9de7a96d0a3eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce64088820988f82363c7e64a1d3591"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#adce64088820988f82363c7e64a1d3591">SDL_MAIN_RC_ECC_AGGR0_J7_AASRC_CBASS_MAIN_FW_CBASS_FW_TO_AASRC_FW_P2P_BRIDGE_FW_TO_AASRC_FW_BRIDGE_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_AASRC_CBASS_MAIN_FW_CBASS_FW_TO_AASRC_FW_P2P_BRIDGE_FW_TO_AASRC_FW_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:adce64088820988f82363c7e64a1d3591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af040ebf941062eead2f77b5bd3ee3413"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af040ebf941062eead2f77b5bd3ee3413">SDL_MAIN_RC_ECC_AGGR0_IMAIN_J7_IPPHY_CBASS_MAIN_FW_CBASS_0_J7_IPPHY_CBASS_MAIN_FW_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_IMAIN_J7_IPPHY_CBASS_MAIN_FW_CBASS_0_J7_IPPHY_CBASS_MAIN_FW_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af040ebf941062eead2f77b5bd3ee3413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8d269dd81306cb165d497c673718e20"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac8d269dd81306cb165d497c673718e20">SDL_MAIN_RC_ECC_AGGR0_J7_DEBUG_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_DEBUG_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac8d269dd81306cb165d497c673718e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4e39c6aefa4bd2a7a8749c800d26523"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af4e39c6aefa4bd2a7a8749c800d26523">SDL_MAIN_RC_ECC_AGGR0_J7_DEBUG_CBASS_MAIN_FW_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_DEBUG_CBASS_MAIN_FW_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af4e39c6aefa4bd2a7a8749c800d26523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a696678f0b542d7587ce3d8783e6d387d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a696678f0b542d7587ce3d8783e6d387d">SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_NAVMCU_PSIL_RETIME_BR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_NAVMCU_PSIL_RETIME_BR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a696678f0b542d7587ce3d8783e6d387d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda6496fba5087a2d6bffeeb139d18ba"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acda6496fba5087a2d6bffeeb139d18ba">SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acda6496fba5087a2d6bffeeb139d18ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3994ae062d5c3103823766792173dc89"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3994ae062d5c3103823766792173dc89">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_VBUSMC2AXI_V512D32E_D_VEDC_CTRL_0_groupEntries</a> [SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_VBUSMC2AXI_V512D32E_D_VEDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3994ae062d5c3103823766792173dc89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0181cabd42126e21558c4d69e15a58a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa0181cabd42126e21558c4d69e15a58a">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_WR_SRC_VBUSS_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_WR_SRC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa0181cabd42126e21558c4d69e15a58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad633b60f67837c218d64fd64bc2cc1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4ad633b60f67837c218d64fd64bc2cc1">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_M2M_VBUSS_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_M2M_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4ad633b60f67837c218d64fd64bc2cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8da559673394ec69982bcb86447dcc9f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8da559673394ec69982bcb86447dcc9f">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_M2M_VBUSS_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_M2M_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8da559673394ec69982bcb86447dcc9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2338895d31dc3526f4d98b12aac91de8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2338895d31dc3526f4d98b12aac91de8">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_DST_M2P_DST_BUSECC_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_DST_M2P_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2338895d31dc3526f4d98b12aac91de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16076f875b8520d029da17eb25f9ddec"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a16076f875b8520d029da17eb25f9ddec">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_DST_M2P_SRC_BUSECC_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_DST_M2P_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a16076f875b8520d029da17eb25f9ddec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c013af3317e367f887ed1263659f42c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6c013af3317e367f887ed1263659f42c">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_DST_VBUSS_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_DST_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6c013af3317e367f887ed1263659f42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebc1995f7d3dfa67bfa0b39d23f1b7c9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aebc1995f7d3dfa67bfa0b39d23f1b7c9">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_DST_VBUSS_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_DST_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aebc1995f7d3dfa67bfa0b39d23f1b7c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada1293dd3342c06e6375ea686008a57"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aada1293dd3342c06e6375ea686008a57">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_DST_M2P_DST_BUSECC_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_DST_M2P_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aada1293dd3342c06e6375ea686008a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a611e1ef44208d8d767d9ab547be0435e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a611e1ef44208d8d767d9ab547be0435e">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_M2M_VBUSS_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_M2M_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a611e1ef44208d8d767d9ab547be0435e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89818d8a58166d4556fb31c98d6c7eb0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a89818d8a58166d4556fb31c98d6c7eb0">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_DST_M2P_DST_BUSECC_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_DST_M2P_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a89818d8a58166d4556fb31c98d6c7eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac651c8bf7dfdbb96a0255267e009439d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac651c8bf7dfdbb96a0255267e009439d">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_DST_M2P_SRC_BUSECC_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_DST_M2P_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac651c8bf7dfdbb96a0255267e009439d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef8f6e03bf429b7c4fd58e5e51c39d0c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aef8f6e03bf429b7c4fd58e5e51c39d0c">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_M2M_VBUSS_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_M2M_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aef8f6e03bf429b7c4fd58e5e51c39d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f25f8732fe35d6e074b950cfbf347cb"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8f25f8732fe35d6e074b950cfbf347cb">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_M2M_VBUSS_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_M2M_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8f25f8732fe35d6e074b950cfbf347cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c8cf9742a40f3726f1cc5eb0bfdcc20"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2c8cf9742a40f3726f1cc5eb0bfdcc20">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_MST0_SRC_NB_MST0_SRC_VBUSS_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_MST0_SRC_NB_MST0_SRC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2c8cf9742a40f3726f1cc5eb0bfdcc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b7b33b1765252b442fc681a8175abab"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7b7b33b1765252b442fc681a8175abab">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_RD_SRC_VBUSS_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_RD_SRC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7b7b33b1765252b442fc681a8175abab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9290d41915a11071372c1c7f4e6340df"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9290d41915a11071372c1c7f4e6340df">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_DST_VBUSS_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_DST_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9290d41915a11071372c1c7f4e6340df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd76d773aee74d875c1d576eda14b8d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9fd76d773aee74d875c1d576eda14b8d">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_DST_VBUSS_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_DST_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9fd76d773aee74d875c1d576eda14b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b0c2a9d514ed23d1cdbffce88b0214"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa4b0c2a9d514ed23d1cdbffce88b0214">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_DST_VBUSS_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_DST_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa4b0c2a9d514ed23d1cdbffce88b0214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e4491dea6a635a1bdbdc5e324fac4d3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6e4491dea6a635a1bdbdc5e324fac4d3">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_DST_VBUSS_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_DST_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6e4491dea6a635a1bdbdc5e324fac4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb190fc28c585c26c74a813dcebef70f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afb190fc28c585c26c74a813dcebef70f">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_M2M_VBUSS_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_M2M_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afb190fc28c585c26c74a813dcebef70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92299de7d8b3fdadd8058281fa751784"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a92299de7d8b3fdadd8058281fa751784">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_M2M_VBUSS_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_M2M_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a92299de7d8b3fdadd8058281fa751784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbdafe6adb88bca66fbb1a6ce26c910a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#adbdafe6adb88bca66fbb1a6ce26c910a">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_DST_M2P_SRC_BUSECC_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_DST_M2P_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:adbdafe6adb88bca66fbb1a6ce26c910a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab667689793fe0d93dbe600cf28af826e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab667689793fe0d93dbe600cf28af826e">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_DST_VBUSS_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_DST_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab667689793fe0d93dbe600cf28af826e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a760cd1f07aa088f607ff36ad35be1529"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a760cd1f07aa088f607ff36ad35be1529">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_J7_NAVSS512L_NBSS_PHYS_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_J7_NAVSS512L_NBSS_PHYS_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a760cd1f07aa088f607ff36ad35be1529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a586b963eb920b57c196efd69daa450fa"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a586b963eb920b57c196efd69daa450fa">SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a586b963eb920b57c196efd69daa450fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9164977e295f81cae41efc2753e7827d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9164977e295f81cae41efc2753e7827d">SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_VBUSP_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_VBUSP_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9164977e295f81cae41efc2753e7827d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae2eb80d57cce54d345c19e4f43c5b54"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aae2eb80d57cce54d345c19e4f43c5b54">SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aae2eb80d57cce54d345c19e4f43c5b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc2bfd9af50496419dc042caf35a5b34"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afc2bfd9af50496419dc042caf35a5b34">SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afc2bfd9af50496419dc042caf35a5b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec69cdd18f63118df5cd66ad79ea01f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1ec69cdd18f63118df5cd66ad79ea01f">SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_DP_groupEntries</a> [SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_DP_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1ec69cdd18f63118df5cd66ad79ea01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3351c044d1a4fe8068ca4dab334edbb1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3351c044d1a4fe8068ca4dab334edbb1">SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_P2_groupEntries</a> [SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_P2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3351c044d1a4fe8068ca4dab334edbb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a5fa8391b4d557e5d12708ded7ec471"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5a5fa8391b4d557e5d12708ded7ec471">SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_DP_groupEntries</a> [SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_DP_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5a5fa8391b4d557e5d12708ded7ec471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462949be713440e7a58c0a418352a65b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a462949be713440e7a58c0a418352a65b">SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_P2_groupEntries</a> [SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_P2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a462949be713440e7a58c0a418352a65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69be0e8580f6e9447eb040322ea527b1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a69be0e8580f6e9447eb040322ea527b1">SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_DP_groupEntries</a> [SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_DP_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a69be0e8580f6e9447eb040322ea527b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5df2089c0df8ab61a1793e5d95707f1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac5df2089c0df8ab61a1793e5d95707f1">SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_P2_groupEntries</a> [SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_P2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac5df2089c0df8ab61a1793e5d95707f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeebe9bb65c4279cfa9bfdfc3e6a038bf"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aeebe9bb65c4279cfa9bfdfc3e6a038bf">SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_DP_groupEntries</a> [SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_DP_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aeebe9bb65c4279cfa9bfdfc3e6a038bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64c14e2d9ab54666d9a4b605eb24f65c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a64c14e2d9ab54666d9a4b605eb24f65c">SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_P2_groupEntries</a> [SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_P2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a64c14e2d9ab54666d9a4b605eb24f65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acedef51dbc2268d62da7308beac5828d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acedef51dbc2268d62da7308beac5828d">SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_DMC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_DMC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acedef51dbc2268d62da7308beac5828d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a679af3ecd925f8ea88b7298217e17d88"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a679af3ecd925f8ea88b7298217e17d88">SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_TAGRAM_DMC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_TAGRAM_DMC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a679af3ecd925f8ea88b7298217e17d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a244c774b902c3c73a9c37a05e654b066"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a244c774b902c3c73a9c37a05e654b066">SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_0_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_0_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a244c774b902c3c73a9c37a05e654b066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01936ae42dc028af46a20374f67b0869"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a01936ae42dc028af46a20374f67b0869">SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_1_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_1_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a01936ae42dc028af46a20374f67b0869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16381c578c753e26ae038a4585b7a90"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab16381c578c753e26ae038a4585b7a90">SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_PMC_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_PMC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab16381c578c753e26ae038a4585b7a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa68d6745d8523e4b488b727a350f9ee6"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa68d6745d8523e4b488b727a350f9ee6">SDL_DMPAC0_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a2b2d7350268b6d29182a5654c0581a98">SDL_DMPAC0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:aa68d6745d8523e4b488b727a350f9ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade850d0584f90b8ce3ba8b1784c31f8b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ade850d0584f90b8ce3ba8b1784c31f8b">SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_CMD_EDC_CTRL_0_groupEntries</a> [SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_CMD_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ade850d0584f90b8ce3ba8b1784c31f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ed8cd09106092270773e5bf5b8927a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a57ed8cd09106092270773e5bf5b8927a">SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_PSIL_CMD_EDC_CTRL_0_groupEntries</a> [SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_PSIL_CMD_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a57ed8cd09106092270773e5bf5b8927a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa50d4433896cf93dd9ba1cbf7fc3352"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afa50d4433896cf93dd9ba1cbf7fc3352">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afa50d4433896cf93dd9ba1cbf7fc3352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53e287557e95eac2d7082ebc4e18f0a8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a53e287557e95eac2d7082ebc4e18f0a8">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a53e287557e95eac2d7082ebc4e18f0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fed5cd716812bfbc6d42fd1cf94188b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7fed5cd716812bfbc6d42fd1cf94188b">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7fed5cd716812bfbc6d42fd1cf94188b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ae27dfa4f08b2d7fd9e979703c70da"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae4ae27dfa4f08b2d7fd9e979703c70da">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae4ae27dfa4f08b2d7fd9e979703c70da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f49527b9efe50fca84ea3285c8f830"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac6f49527b9efe50fca84ea3285c8f830">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac6f49527b9efe50fca84ea3285c8f830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b8e9ab36c276ca923cd223a2988aad"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a46b8e9ab36c276ca923cd223a2988aad">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a46b8e9ab36c276ca923cd223a2988aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc4b6397dabe5c1af3526c621b73fd6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7fc4b6397dabe5c1af3526c621b73fd6">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7fc4b6397dabe5c1af3526c621b73fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3e4940f4a0cf56f934011642d7d7cab"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af3e4940f4a0cf56f934011642d7d7cab">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af3e4940f4a0cf56f934011642d7d7cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab45f1b647b0cda8af841b8eed39f2289"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab45f1b647b0cda8af841b8eed39f2289">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab45f1b647b0cda8af841b8eed39f2289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d02728e46e69e4bb4e3e1eb163bf7e0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5d02728e46e69e4bb4e3e1eb163bf7e0">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5d02728e46e69e4bb4e3e1eb163bf7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660dc33e668668238a70f52c66b6482f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a660dc33e668668238a70f52c66b6482f">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_2_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a660dc33e668668238a70f52c66b6482f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa5f4a7a2411570590335c4109334d4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aafa5f4a7a2411570590335c4109334d4">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_3_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aafa5f4a7a2411570590335c4109334d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d44fe8b8b950e973e090702a37d3324"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9d44fe8b8b950e973e090702a37d3324">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9d44fe8b8b950e973e090702a37d3324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af04353a5b1ed2186a18176196ff0dd97"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af04353a5b1ed2186a18176196ff0dd97">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af04353a5b1ed2186a18176196ff0dd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89043fd7ecdef81d72dbf161f09700e5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a89043fd7ecdef81d72dbf161f09700e5">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a89043fd7ecdef81d72dbf161f09700e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e97900d45579d68553408e24259cd74"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8e97900d45579d68553408e24259cd74">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_INT_DMSC_SCR_J7_HC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_INT_DMSC_SCR_J7_HC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8e97900d45579d68553408e24259cd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f731d5b4059a0ab7d1d8b10ce7a0171"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8f731d5b4059a0ab7d1d8b10ce7a0171">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_ERR_J7_HC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_ERR_J7_HC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8f731d5b4059a0ab7d1d8b10ce7a0171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aee651e47cb88a0add349724a83aaef"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2aee651e47cb88a0add349724a83aaef">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_0_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2aee651e47cb88a0add349724a83aaef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43a5792a5c467f2bbe793dc9ace01ff0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a43a5792a5c467f2bbe793dc9ace01ff0">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_1_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a43a5792a5c467f2bbe793dc9ace01ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b9d18d9be015422e80f128906a27229"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2b9d18d9be015422e80f128906a27229">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_2_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2b9d18d9be015422e80f128906a27229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a209ba18413bd31cfc168429c8d9f1b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5a209ba18413bd31cfc168429c8d9f1b">SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5a209ba18413bd31cfc168429c8d9f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef128abd882642e11dfc8ccdc4f33bef"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aef128abd882642e11dfc8ccdc4f33bef">SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aef128abd882642e11dfc8ccdc4f33bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e79b9f4155a6f8e224cf8b942c3d656"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5e79b9f4155a6f8e224cf8b942c3d656">SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_HC2_SCR_J7_HC2_CBASS_HC2_SCR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_HC2_SCR_J7_HC2_CBASS_HC2_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5e79b9f4155a6f8e224cf8b942c3d656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95611b2dbc7d5657697839e0a9cb2fd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af95611b2dbc7d5657697839e0a9cb2fd">SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_HC2_SCR_J7_HC2_CBASS_HC2_SCR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_HC2_SCR_J7_HC2_CBASS_HC2_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af95611b2dbc7d5657697839e0a9cb2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8e2d95f3fc55d3a2c15d2616df05735"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae8e2d95f3fc55d3a2c15d2616df05735">SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae8e2d95f3fc55d3a2c15d2616df05735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add224ea0f8a30fe3150117bdfae87b56"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#add224ea0f8a30fe3150117bdfae87b56">SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:add224ea0f8a30fe3150117bdfae87b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cc92c201443f122af9a18bfd56e4970"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6cc92c201443f122af9a18bfd56e4970">SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6cc92c201443f122af9a18bfd56e4970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0905ea295db01ef6d1bf58d452850442"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0905ea295db01ef6d1bf58d452850442">SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_INT_DMSC_SCR_J7_HC2_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_INT_DMSC_SCR_J7_HC2_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0905ea295db01ef6d1bf58d452850442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdcba7f86a040b0c75816e88ee931b5b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abdcba7f86a040b0c75816e88ee931b5b">SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_ERR_J7_HC2_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_ERR_J7_HC2_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abdcba7f86a040b0c75816e88ee931b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9d642576e964adb0e63628d09b590b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0b9d642576e964adb0e63628d09b590b">SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0b9d642576e964adb0e63628d09b590b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73ebf0a82e401d47ca4483fb706aa0c6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a73ebf0a82e401d47ca4483fb706aa0c6">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a73ebf0a82e401d47ca4483fb706aa0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a526d62998fed268ea35707af12d0d081"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a526d62998fed268ea35707af12d0d081">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a526d62998fed268ea35707af12d0d081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9a7e01a8f85517e2d57f79e68274f2c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac9a7e01a8f85517e2d57f79e68274f2c">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac9a7e01a8f85517e2d57f79e68274f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e519daa7b802e3fb60c7b9805b18935"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0e519daa7b802e3fb60c7b9805b18935">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0e519daa7b802e3fb60c7b9805b18935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f026ddca53e04b7ea94eaea2fe4c698"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9f026ddca53e04b7ea94eaea2fe4c698">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9f026ddca53e04b7ea94eaea2fe4c698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace1aabbd2ff4cf2b7a4165b9838bc49"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aace1aabbd2ff4cf2b7a4165b9838bc49">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aace1aabbd2ff4cf2b7a4165b9838bc49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab309b5028ddff020486be0cad2e4c585"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab309b5028ddff020486be0cad2e4c585">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab309b5028ddff020486be0cad2e4c585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d38432328853b6c45f2a9f673cde78a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8d38432328853b6c45f2a9f673cde78a">SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8d38432328853b6c45f2a9f673cde78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c4e18c20cf58d90300cacdaeb0886e4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7c4e18c20cf58d90300cacdaeb0886e4">SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SCR_J7_HC2_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SCR_J7_HC2_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7c4e18c20cf58d90300cacdaeb0886e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12db6f5316ab8972539cad210180673d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a12db6f5316ab8972539cad210180673d">SDL_MAIN_HC_ECC_AGGR0_IJ7_MAIN_HC_FW_CBASS_0_J7_MAIN_HC_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_IJ7_MAIN_HC_FW_CBASS_0_J7_MAIN_HC_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a12db6f5316ab8972539cad210180673d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34938aadf25f22c5bc722ed20dd06eba"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a34938aadf25f22c5bc722ed20dd06eba">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SCR_J7_HC_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SCR_J7_HC_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a34938aadf25f22c5bc722ed20dd06eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b32cf1f350c7002c635b58c51b51db6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1b32cf1f350c7002c635b58c51b51db6">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1b32cf1f350c7002c635b58c51b51db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a986674320c4b8edf4d7e182d76a9d83e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a986674320c4b8edf4d7e182d76a9d83e">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a986674320c4b8edf4d7e182d76a9d83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8e9070472dc529f24ef885218483b2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aeb8e9070472dc529f24ef885218483b2">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_4_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_4_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aeb8e9070472dc529f24ef885218483b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18504b8884249feda1ad4c9e831da270"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a18504b8884249feda1ad4c9e831da270">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_5_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_5_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a18504b8884249feda1ad4c9e831da270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c131f06961ab5ad19eab3881a92a669"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6c131f06961ab5ad19eab3881a92a669">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_6_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_6_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6c131f06961ab5ad19eab3881a92a669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9398122e4c44defb4c29d43f38c4ac7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad9398122e4c44defb4c29d43f38c4ac7">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_7_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_7_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad9398122e4c44defb4c29d43f38c4ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1fee313451e054fc5faed6a4676736d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae1fee313451e054fc5faed6a4676736d">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_8_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_8_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae1fee313451e054fc5faed6a4676736d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5de3b03b615bc74d8fb2f744f64de86"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad5de3b03b615bc74d8fb2f744f64de86">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_9_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_9_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad5de3b03b615bc74d8fb2f744f64de86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e3a59fa172d2b73bac92de2c46e39e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a08e3a59fa172d2b73bac92de2c46e39e">SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a08e3a59fa172d2b73bac92de2c46e39e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3942a41d0ab76ba487da2ab2b981eea3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3942a41d0ab76ba487da2ab2b981eea3">SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3942a41d0ab76ba487da2ab2b981eea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8199c66f06758ba20624aef94196b1be"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8199c66f06758ba20624aef94196b1be">SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8199c66f06758ba20624aef94196b1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac32d17f4c2a4f19f5ffa0fb860a2ede4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac32d17f4c2a4f19f5ffa0fb860a2ede4">SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac32d17f4c2a4f19f5ffa0fb860a2ede4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af54122346998ed41b5ca0433206ff499"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af54122346998ed41b5ca0433206ff499">SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af54122346998ed41b5ca0433206ff499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9984619a1b04a0aecb26b38e45e2421"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac9984619a1b04a0aecb26b38e45e2421">SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_BRIDGE_BUSECC_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac9984619a1b04a0aecb26b38e45e2421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f11494acfcd3a994ca15bef9bb2783"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa5f11494acfcd3a994ca15bef9bb2783">SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa5f11494acfcd3a994ca15bef9bb2783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33568a6eb78f750e01b3e2b3adf6b408"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a33568a6eb78f750e01b3e2b3adf6b408">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a33568a6eb78f750e01b3e2b3adf6b408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c14ac2491904708756eb5d8e9bf624"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad1c14ac2491904708756eb5d8e9bf624">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_DDRSS0_ASAFE_SI_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_DDRSS0_ASAFE_SI_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad1c14ac2491904708756eb5d8e9bf624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66432afb5413f565f4e4ee00934624c1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a66432afb5413f565f4e4ee00934624c1">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a66432afb5413f565f4e4ee00934624c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac148645849d005bf1682cda36e8cf7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acac148645849d005bf1682cda36e8cf7">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EDC_CTRL_ECCAGGR1_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EDC_CTRL_ECCAGGR1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acac148645849d005bf1682cda36e8cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb256c110cbbcb5f623f5dd047decfc"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0cb256c110cbbcb5f623f5dd047decfc">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_VBUSP_DRU_MMR_FW_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_VBUSP_DRU_MMR_FW_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0cb256c110cbbcb5f623f5dd047decfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafda13daa47b44e89da9a713504a47eb"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aafda13daa47b44e89da9a713504a47eb">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aafda13daa47b44e89da9a713504a47eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac53d5946c461f3768a2ec42723898ab3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac53d5946c461f3768a2ec42723898ab3">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_BOOT_DMSC_MMR_BOOT_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_BOOT_DMSC_MMR_BOOT_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac53d5946c461f3768a2ec42723898ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47bc314034e83321c5a3e3039318afa4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a47bc314034e83321c5a3e3039318afa4">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_EMULATION_DMSC_MMR_EMULATION_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_EMULATION_DMSC_MMR_EMULATION_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a47bc314034e83321c5a3e3039318afa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d84b5e082356bebf5c547ad77e4da90"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7d84b5e082356bebf5c547ad77e4da90">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_PRIVID_DMSC_MMR_PRIVID_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_PRIVID_DMSC_MMR_PRIVID_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7d84b5e082356bebf5c547ad77e4da90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add121191c22a6605e0e1c842a6911bb4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#add121191c22a6605e0e1c842a6911bb4">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_CLK4_CLK_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_CLK4_CLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:add121191c22a6605e0e1c842a6911bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a295a3672b3ed3842b846ee87e23ef984"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a295a3672b3ed3842b846ee87e23ef984">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a295a3672b3ed3842b846ee87e23ef984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2187c7497f1b8cdd7cf0d3498cb93e2d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2187c7497f1b8cdd7cf0d3498cb93e2d">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2187c7497f1b8cdd7cf0d3498cb93e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea9be15d60dbb0b9737918bfbd416fd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8ea9be15d60dbb0b9737918bfbd416fd">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR1_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR1_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8ea9be15d60dbb0b9737918bfbd416fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab088b40a807ce80683f6f4133eab681"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aab088b40a807ce80683f6f4133eab681">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_CLK4_CLK_CLK_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_CLK4_CLK_CLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aab088b40a807ce80683f6f4133eab681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dde4e5430d65b793a4cd966a3452419"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6dde4e5430d65b793a4cd966a3452419">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6dde4e5430d65b793a4cd966a3452419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ea57ebc886446058690b29725aea36"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a61ea57ebc886446058690b29725aea36">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_SRC_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a61ea57ebc886446058690b29725aea36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af93e513fd93a5a5d306d5786fd3ca7a9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af93e513fd93a5a5d306d5786fd3ca7a9">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af93e513fd93a5a5d306d5786fd3ca7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55568b279dec475d43dafd9178103d8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af55568b279dec475d43dafd9178103d8">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af55568b279dec475d43dafd9178103d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45c6ac75ee8590ed8219c560a5e31c92"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a45c6ac75ee8590ed8219c560a5e31c92">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a45c6ac75ee8590ed8219c560a5e31c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae529356c548770b09ea9a0db9effce9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aae529356c548770b09ea9a0db9effce9">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aae529356c548770b09ea9a0db9effce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c2c5c1bb75f7819b774740a63e5d34"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae7c2c5c1bb75f7819b774740a63e5d34">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_GSKT_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_GSKT_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae7c2c5c1bb75f7819b774740a63e5d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac996ef9eb4fd46390cb47d2e25be3993"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac996ef9eb4fd46390cb47d2e25be3993">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_DDRSS0_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_DDRSS0_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac996ef9eb4fd46390cb47d2e25be3993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a9901b721c2c351d92cba441265801"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a92a9901b721c2c351d92cba441265801">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_M2M_SRC_VBUSS_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_M2M_SRC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a92a9901b721c2c351d92cba441265801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a772786383e99a6564740315a03f4ef66"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a772786383e99a6564740315a03f4ef66">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a772786383e99a6564740315a03f4ef66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a3f0fd2543a0e33fbe9b88c2356817"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a42a3f0fd2543a0e33fbe9b88c2356817">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_REASSEMBLY_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_REASSEMBLY_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a42a3f0fd2543a0e33fbe9b88c2356817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcf5fe0034060ce01c73f63116244b31"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afcf5fe0034060ce01c73f63116244b31">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_GICSS_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_GICSS_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afcf5fe0034060ce01c73f63116244b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8cb163433c5a86dcc40a12ece00194"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afb8cb163433c5a86dcc40a12ece00194">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_GICSS_M2M_BRIDGE_DST_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_GICSS_M2M_BRIDGE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afb8cb163433c5a86dcc40a12ece00194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9491262411281c3b4b54b29c93899096"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9491262411281c3b4b54b29c93899096">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_VBUSP_CFG_DSP4_P2P_SRC_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_VBUSP_CFG_DSP4_P2P_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9491262411281c3b4b54b29c93899096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad50102ed5d187a9baca2c4f44c072940"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad50102ed5d187a9baca2c4f44c072940">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_VBUSP_CFG_ECC_AGGR2_P2P_SRC_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_VBUSP_CFG_ECC_AGGR2_P2P_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad50102ed5d187a9baca2c4f44c072940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fad32b3e684a394622f074af3ea6110"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8fad32b3e684a394622f074af3ea6110">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR2_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR2_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8fad32b3e684a394622f074af3ea6110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad92309a5ffef1182d71d2b7e95509739"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad92309a5ffef1182d71d2b7e95509739">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a851f9ca9d49ff42d919889c24abd56a6">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ad92309a5ffef1182d71d2b7e95509739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af36a8efe8e020061b404462940e1ff63"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af36a8efe8e020061b404462940e1ff63">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EDC_CTRL_ECCAGGR0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EDC_CTRL_ECCAGGR0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af36a8efe8e020061b404462940e1ff63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8ad928711fe2b8a02953b6b6ed07b52"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab8ad928711fe2b8a02953b6b6ed07b52">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_DMSC_SCR_EDC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_DMSC_SCR_EDC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab8ad928711fe2b8a02953b6b6ed07b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a252d6e8202a8aadd52630da433ca6020"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a252d6e8202a8aadd52630da433ca6020">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_DMSC_SLV_BRDG_EDC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_DMSC_SLV_BRDG_EDC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a252d6e8202a8aadd52630da433ca6020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bcc7075d8c07e6802467d44ff438d3f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3bcc7075d8c07e6802467d44ff438d3f">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_EDC_CTRL_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3bcc7075d8c07e6802467d44ff438d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ae5120740d91ae28928c55ed2b09078"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3ae5120740d91ae28928c55ed2b09078">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_CFG_EDC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_CFG_EDC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3ae5120740d91ae28928c55ed2b09078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa38461f4ff4bd4bc71685a4a56955a27"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa38461f4ff4bd4bc71685a4a56955a27">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_EDC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_EDC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa38461f4ff4bd4bc71685a4a56955a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4709154ba13a877a1fae6fbdcfa220d9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4709154ba13a877a1fae6fbdcfa220d9">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_EDC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_EDC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4709154ba13a877a1fae6fbdcfa220d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17b67f06dd1d3357574ff5e871fe7a3d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a17b67f06dd1d3357574ff5e871fe7a3d">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_BR_EDC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_BR_EDC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a17b67f06dd1d3357574ff5e871fe7a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b13ac851159741127d509260e1e1f1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa7b13ac851159741127d509260e1e1f1">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa7b13ac851159741127d509260e1e1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdf2941fe6cd0dcd28d538e4211c87e4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abdf2941fe6cd0dcd28d538e4211c87e4">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SCR_EDC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SCR_EDC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abdf2941fe6cd0dcd28d538e4211c87e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad318aad1331a089a7033f6af8b474ce0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad318aad1331a089a7033f6af8b474ce0">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SLV_BRDG_ECC_EDC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SLV_BRDG_ECC_EDC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad318aad1331a089a7033f6af8b474ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1191833bf684219eb31c21ca5e5e436"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af1191833bf684219eb31c21ca5e5e436">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CORE_PSIL_CMD_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CORE_PSIL_CMD_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af1191833bf684219eb31c21ca5e5e436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c6eb73622ade1d9e9c11bbb1a4b8de"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad9c6eb73622ade1d9e9c11bbb1a4b8de">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_0_EDC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_0_EDC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad9c6eb73622ade1d9e9c11bbb1a4b8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae808952b2c36d05dae792ed59e16d2c4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae808952b2c36d05dae792ed59e16d2c4">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_1_EDC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_1_EDC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae808952b2c36d05dae792ed59e16d2c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfb840287976a3ec2a9107878d08c4d1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abfb840287976a3ec2a9107878d08c4d1">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_ENG_EDC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_ENG_EDC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abfb840287976a3ec2a9107878d08c4d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2e20074aa60cf79049d6715257a15a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abf2e20074aa60cf79049d6715257a15a">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_QUEUE_EDC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_QUEUE_EDC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abf2e20074aa60cf79049d6715257a15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa86a72dc4f84955340a779477a8b2797"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa86a72dc4f84955340a779477a8b2797">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_RD_BUF_EDC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_RD_BUF_EDC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa86a72dc4f84955340a779477a8b2797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5898b9f8b51e3dfe9c348ca0da86300"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae5898b9f8b51e3dfe9c348ca0da86300">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_MMR_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_MMR_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae5898b9f8b51e3dfe9c348ca0da86300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b38f60278a0adbf663811f3e34485b6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6b38f60278a0adbf663811f3e34485b6">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_POSTARB_PIPE_CFG_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_POSTARB_PIPE_CFG_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6b38f60278a0adbf663811f3e34485b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acadbe38d4775b665c679e71f21c9347b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acadbe38d4775b665c679e71f21c9347b">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_SLV_LOCAL_ARB_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_SLV_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acadbe38d4775b665c679e71f21c9347b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c12ff8904aaff5bc1d721ef13872970"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1c12ff8904aaff5bc1d721ef13872970">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_SLV_LOCAL_ARB_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_SLV_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1c12ff8904aaff5bc1d721ef13872970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa688f6239cf652f26f27948dd23dd65c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa688f6239cf652f26f27948dd23dd65c">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa688f6239cf652f26f27948dd23dd65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf82999496c54b2a001db607289fe4d8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acf82999496c54b2a001db607289fe4d8">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acf82999496c54b2a001db607289fe4d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a869ded947b7395dadb7c005219762fee"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a869ded947b7395dadb7c005219762fee">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_SLV_PIPE_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_SLV_PIPE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a869ded947b7395dadb7c005219762fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd722e75a30f2a1aaaec1d48921c00e8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acd722e75a30f2a1aaaec1d48921c00e8">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acd722e75a30f2a1aaaec1d48921c00e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af418614292158adfde80a882275d4477"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af418614292158adfde80a882275d4477">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_SLV_LOCAL_ARB_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_SLV_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af418614292158adfde80a882275d4477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbfcc86dba8d37ef09795032b0311f1d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acbfcc86dba8d37ef09795032b0311f1d">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acbfcc86dba8d37ef09795032b0311f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77fa70828b5784213f628dad5fc35163"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a77fa70828b5784213f628dad5fc35163">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_SLV_LOCAL_ARB_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_SLV_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a77fa70828b5784213f628dad5fc35163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abafa0442296a96fb8c9f4ec79a4118e2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abafa0442296a96fb8c9f4ec79a4118e2">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abafa0442296a96fb8c9f4ec79a4118e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606e5a76e13ecb079c066bfd3cee4bb0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a606e5a76e13ecb079c066bfd3cee4bb0">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_SLV_LOCAL_ARB_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_SLV_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a606e5a76e13ecb079c066bfd3cee4bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c841293e6111f71e8c635a4ca0e2460"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1c841293e6111f71e8c635a4ca0e2460">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1c841293e6111f71e8c635a4ca0e2460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a446d3ff342831f7bd592992abb53f62f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a446d3ff342831f7bd592992abb53f62f">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_SLV_LOCAL_ARB_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_SLV_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a446d3ff342831f7bd592992abb53f62f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355ddeda9c7e517468cfa2c842cb24d7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a355ddeda9c7e517468cfa2c842cb24d7">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a355ddeda9c7e517468cfa2c842cb24d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40975bb69679b78ef3ced29505b38ebd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a40975bb69679b78ef3ced29505b38ebd">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EN_MSMC_P0_BUSECC_DATA_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EN_MSMC_P0_BUSECC_DATA_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a40975bb69679b78ef3ced29505b38ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4d75ce043df2c8302fa3ce0f1fcb956"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac4d75ce043df2c8302fa3ce0f1fcb956">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EN_MSMC_P0_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EN_MSMC_P0_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac4d75ce043df2c8302fa3ce0f1fcb956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cea09de9b2a011b9081efdd97e285da"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7cea09de9b2a011b9081efdd97e285da">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7cea09de9b2a011b9081efdd97e285da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fcfdaec0e9c914687fe51164d39ed17"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0fcfdaec0e9c914687fe51164d39ed17">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_CACHE_TAG_PIPE_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_CACHE_TAG_PIPE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0fcfdaec0e9c914687fe51164d39ed17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a5e3d36686a3278e13f3b3ffd27fb7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a79a5e3d36686a3278e13f3b3ffd27fb7">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_QUEUE_BUSECC_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_QUEUE_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a79a5e3d36686a3278e13f3b3ffd27fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac89763a2830025a135248c8d08715b54"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac89763a2830025a135248c8d08715b54">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_QUEUE_BUSECC_1_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_QUEUE_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac89763a2830025a135248c8d08715b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1522648dbc7ee6bdad513ff0e607c581"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1522648dbc7ee6bdad513ff0e607c581">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_RMW_TAG_UPDATE_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_RMW_TAG_UPDATE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1522648dbc7ee6bdad513ff0e607c581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaad57e245927e178836461eaebd97a9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aeaad57e245927e178836461eaebd97a9">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_SRAM_SF_PIPE_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_SRAM_SF_PIPE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aeaad57e245927e178836461eaebd97a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac874d256b8e0d99aa768c215f8d3deda"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac874d256b8e0d99aa768c215f8d3deda">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM0_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM0_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac874d256b8e0d99aa768c215f8d3deda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a8c646706a06b8de382593b952588b2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8a8c646706a06b8de382593b952588b2">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK0_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK0_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8a8c646706a06b8de382593b952588b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ec94c1aa7afd1a3ec8a69062a38aa65"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5ec94c1aa7afd1a3ec8a69062a38aa65">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5ec94c1aa7afd1a3ec8a69062a38aa65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac23e6996e2c69606402a6ef8e86ec489"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac23e6996e2c69606402a6ef8e86ec489">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_CACHE_TAG_PIPE_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_CACHE_TAG_PIPE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac23e6996e2c69606402a6ef8e86ec489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5766644fbc9ab607d166a071aeab9b0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad5766644fbc9ab607d166a071aeab9b0">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_QUEUE_BUSECC_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_QUEUE_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad5766644fbc9ab607d166a071aeab9b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ae78077f52cb0b1fad78f11b3382ad7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6ae78077f52cb0b1fad78f11b3382ad7">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_QUEUE_BUSECC_1_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_QUEUE_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6ae78077f52cb0b1fad78f11b3382ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a73cc005d35bd3ec6ce2848467c5f40"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9a73cc005d35bd3ec6ce2848467c5f40">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_RMW_TAG_UPDATE_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_RMW_TAG_UPDATE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9a73cc005d35bd3ec6ce2848467c5f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88f9655b5c944496185fe785f702ef6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab88f9655b5c944496185fe785f702ef6">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_SRAM_SF_PIPE_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_SRAM_SF_PIPE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab88f9655b5c944496185fe785f702ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fb8f8a0e9c7246697047e5a18324e2e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4fb8f8a0e9c7246697047e5a18324e2e">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM1_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM1_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4fb8f8a0e9c7246697047e5a18324e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8cbdd7c724f4215e3f1c16cbf5c8ad"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#adb8cbdd7c724f4215e3f1c16cbf5c8ad">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK1_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK1_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:adb8cbdd7c724f4215e3f1c16cbf5c8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af741d095892209ad67021e46dfb8d43c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af741d095892209ad67021e46dfb8d43c">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af741d095892209ad67021e46dfb8d43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10281b8f63935f6920dd31399b86b86b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a10281b8f63935f6920dd31399b86b86b">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_CACHE_TAG_PIPE_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_CACHE_TAG_PIPE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a10281b8f63935f6920dd31399b86b86b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a779f8b2d924af49c8c9b845364ef8dc4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a779f8b2d924af49c8c9b845364ef8dc4">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_QUEUE_BUSECC_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_QUEUE_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a779f8b2d924af49c8c9b845364ef8dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae5893a66a1e1cdd2b6aceafdfc2435"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abae5893a66a1e1cdd2b6aceafdfc2435">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_QUEUE_BUSECC_1_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_QUEUE_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abae5893a66a1e1cdd2b6aceafdfc2435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a337fadd3bb56694a2515cfec70f0b8f0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a337fadd3bb56694a2515cfec70f0b8f0">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_RMW_TAG_UPDATE_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_RMW_TAG_UPDATE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a337fadd3bb56694a2515cfec70f0b8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a659e183dfd560906243610fcaebcbf74"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a659e183dfd560906243610fcaebcbf74">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_SRAM_SF_PIPE_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_SRAM_SF_PIPE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a659e183dfd560906243610fcaebcbf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa214aedb0437135b29f312cbe7629358"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa214aedb0437135b29f312cbe7629358">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM2_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM2_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa214aedb0437135b29f312cbe7629358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61c456f042168e96a83fcf6b00eec886"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a61c456f042168e96a83fcf6b00eec886">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK2_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK2_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a61c456f042168e96a83fcf6b00eec886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fde2191848a4bb4a8ec1243f4364c3d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7fde2191848a4bb4a8ec1243f4364c3d">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7fde2191848a4bb4a8ec1243f4364c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e732f48ab69aee7c9cd962e5b14c136"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0e732f48ab69aee7c9cd962e5b14c136">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_CACHE_TAG_PIPE_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_CACHE_TAG_PIPE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0e732f48ab69aee7c9cd962e5b14c136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63a04427eb306934ce3add0295edd1f1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a63a04427eb306934ce3add0295edd1f1">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_QUEUE_BUSECC_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_QUEUE_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a63a04427eb306934ce3add0295edd1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a296305ba4f6fb9ce5fec633a93f11998"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a296305ba4f6fb9ce5fec633a93f11998">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_QUEUE_BUSECC_1_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_QUEUE_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a296305ba4f6fb9ce5fec633a93f11998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf1ab9e5176a91fc78215445458a0894"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acf1ab9e5176a91fc78215445458a0894">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_RMW_TAG_UPDATE_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_RMW_TAG_UPDATE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acf1ab9e5176a91fc78215445458a0894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a682f50692e38980eadf7ab0e0bd324b1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a682f50692e38980eadf7ab0e0bd324b1">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_SRAM_SF_PIPE_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_SRAM_SF_PIPE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a682f50692e38980eadf7ab0e0bd324b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0779d640d2110990c29eb90b3680b1f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa0779d640d2110990c29eb90b3680b1f">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM3_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM3_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa0779d640d2110990c29eb90b3680b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a37252a8bb37857b4bcb6eeaa1355fa"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0a37252a8bb37857b4bcb6eeaa1355fa">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK3_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK3_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0a37252a8bb37857b4bcb6eeaa1355fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8082d1b898d41139d2913a1539f2c38"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab8082d1b898d41139d2913a1539f2c38">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab8082d1b898d41139d2913a1539f2c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec505b6ba4ffb73768445b85c97e275b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aec505b6ba4ffb73768445b85c97e275b">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_VBUSP_CFG_DSP4_P2P_DST_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_VBUSP_CFG_DSP4_P2P_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aec505b6ba4ffb73768445b85c97e275b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4408450cef87a93d933c4e42803ba8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2e4408450cef87a93d933c4e42803ba8">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF_0_VSAFE_SI_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF_0_VSAFE_SI_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2e4408450cef87a93d933c4e42803ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12631d6bd8082cd626dbe5a9f65c6578"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a12631d6bd8082cd626dbe5a9f65c6578">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CLEC_J7ES_CLEC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CLEC_J7ES_CLEC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a12631d6bd8082cd626dbe5a9f65c6578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e74d6215a14105435440011687e3699"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5e74d6215a14105435440011687e3699">SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a63e808311fc8055f547ec38d373f501c">SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a5e74d6215a14105435440011687e3699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92afd6779b1dcd5034b2b470170b9527"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a92afd6779b1dcd5034b2b470170b9527">SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a92afd6779b1dcd5034b2b470170b9527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53adf4b5f5b5bd6f412591a644b7bc34"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a53adf4b5f5b5bd6f412591a644b7bc34">SDL_VPAC0_LDC_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a14ad4622fc1bcce4cc4034cbc88cf0f8">SDL_VPAC0_LDC_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a53adf4b5f5b5bd6f412591a644b7bc34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf4957a5e6bb9434190b6a3dcdadf011"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aaf4957a5e6bb9434190b6a3dcdadf011">SDL_R5FSS0_CORE1_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a304eb5c836dd14e7c4e226409de223d2">SDL_R5FSS0_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:aaf4957a5e6bb9434190b6a3dcdadf011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadb46ba7bc916b02c29f9322a764c269"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aadb46ba7bc916b02c29f9322a764c269">SDL_R5FSS0_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL_groupEntries</a> [SDL_R5FSS0_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aadb46ba7bc916b02c29f9322a764c269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e359a0f48ea8c33ffc7f12222f1f19"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a11e359a0f48ea8c33ffc7f12222f1f19">SDL_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</a> [SDL_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a11e359a0f48ea8c33ffc7f12222f1f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53a6b5148fde58027d4e715b97a0c06c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a53a6b5148fde58027d4e715b97a0c06c">SDL_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</a> [SDL_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a53a6b5148fde58027d4e715b97a0c06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5210bfc6960259c6fa234f2130a5a9d1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5210bfc6960259c6fa234f2130a5a9d1">SDL_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</a> [SDL_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5210bfc6960259c6fa234f2130a5a9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0834f417aba3e7684ebf09292be634f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac0834f417aba3e7684ebf09292be634f">SDL_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</a> [SDL_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac0834f417aba3e7684ebf09292be634f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2465df0e581ddd3d7f50834dfd79453"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad2465df0e581ddd3d7f50834dfd79453">SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_groupEntries</a> [SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad2465df0e581ddd3d7f50834dfd79453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f9ae6636d22fd1c2b69eaa02aedbc26"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8f9ae6636d22fd1c2b69eaa02aedbc26">SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8f9ae6636d22fd1c2b69eaa02aedbc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a082567658a6e011232313b470ff53cd4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a082567658a6e011232313b470ff53cd4">SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a082567658a6e011232313b470ff53cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa49c2422f6ca480d067371e9166f70d6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa49c2422f6ca480d067371e9166f70d6">SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa49c2422f6ca480d067371e9166f70d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0c37eb91c925b01e131cef5bb311d34"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad0c37eb91c925b01e131cef5bb311d34">SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad0c37eb91c925b01e131cef5bb311d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1fcc0ae0ea233f24f74af66777c6eb7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac1fcc0ae0ea233f24f74af66777c6eb7">SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac1fcc0ae0ea233f24f74af66777c6eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e03601820f79577a9ec66c6e65178b2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3e03601820f79577a9ec66c6e65178b2">SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3e03601820f79577a9ec66c6e65178b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ae2bd3ff0471d8bfdde2c7cf5c3dac"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa5ae2bd3ff0471d8bfdde2c7cf5c3dac">SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa5ae2bd3ff0471d8bfdde2c7cf5c3dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a004b434cd39f70a382c4a9e337b1ef11"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a004b434cd39f70a382c4a9e337b1ef11">SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a004b434cd39f70a382c4a9e337b1ef11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af026ff22ae56da00e36192b3556d4f95"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af026ff22ae56da00e36192b3556d4f95">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_M2M_SRC_VBUSS_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_M2M_SRC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af026ff22ae56da00e36192b3556d4f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c4b66e2f67fdaf73b81395a57c50d4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a91c4b66e2f67fdaf73b81395a57c50d4">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_DST_BUSECC_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a91c4b66e2f67fdaf73b81395a57c50d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30532cfb52f429dfcf850a66daecbd3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa30532cfb52f429dfcf850a66daecbd3">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa30532cfb52f429dfcf850a66daecbd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f27486f75e930dfc6e4e0d9d464f85"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a88f27486f75e930dfc6e4e0d9d464f85">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_SRC_BUSECC_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a88f27486f75e930dfc6e4e0d9d464f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a855268230b49387f4c90f909143b2b97"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a855268230b49387f4c90f909143b2b97">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_M2M_SRC_VBUSS_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_M2M_SRC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a855268230b49387f4c90f909143b2b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a556070bf4a54636e06d816081fb5a09d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a556070bf4a54636e06d816081fb5a09d">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_DST_BUSECC_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a556070bf4a54636e06d816081fb5a09d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab211f523f068bc05f829639480ba6ae4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab211f523f068bc05f829639480ba6ae4">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_REASSEMBLY_BUSECC_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_REASSEMBLY_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab211f523f068bc05f829639480ba6ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa14c7d96754cad619b128fb08db44751"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa14c7d96754cad619b128fb08db44751">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_SRC_BUSECC_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa14c7d96754cad619b128fb08db44751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d50de79ba1f05423a1fcb428704298"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a92d50de79ba1f05423a1fcb428704298">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_DST_VBUSS_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_DST_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a92d50de79ba1f05423a1fcb428704298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a859bd06e237d134c6fd6410be86a5fe6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a859bd06e237d134c6fd6410be86a5fe6">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_M2M_VBUSS_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_M2M_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a859bd06e237d134c6fd6410be86a5fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59d70595737b96385e35a14b1b7b3a76"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a59d70595737b96385e35a14b1b7b3a76">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_DST_VBUSS_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_DST_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a59d70595737b96385e35a14b1b7b3a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a2214f24a16fc24e6d02447f492968"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae1a2214f24a16fc24e6d02447f492968">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_M2M_VBUSS_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_M2M_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae1a2214f24a16fc24e6d02447f492968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67bd096eed2c1b4b00f74ca0e97dcc54"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a67bd096eed2c1b4b00f74ca0e97dcc54">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_DST_VBUSS_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_DST_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a67bd096eed2c1b4b00f74ca0e97dcc54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1e4fd6ed7cdd00109d986c6a3b81400"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac1e4fd6ed7cdd00109d986c6a3b81400">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_M2M_VBUSS_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_M2M_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac1e4fd6ed7cdd00109d986c6a3b81400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a082d2b64d91c0064291f88d509a6df0e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a082d2b64d91c0064291f88d509a6df0e">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV0_SRC_VBUSS_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV0_SRC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a082d2b64d91c0064291f88d509a6df0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a117d2b3434de41b7420bc79c2f678a97"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a117d2b3434de41b7420bc79c2f678a97">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV1_SRC_VBUSS_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV1_SRC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a117d2b3434de41b7420bc79c2f678a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6985be6d50b0b2b264cbbaa2924eac6e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6985be6d50b0b2b264cbbaa2924eac6e">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV2_SRC_VBUSS_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV2_SRC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6985be6d50b0b2b264cbbaa2924eac6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4e5698b5200ae3d2cd6ea487919ced"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6f4e5698b5200ae3d2cd6ea487919ced">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV3_SRC_VBUSS_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV3_SRC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6f4e5698b5200ae3d2cd6ea487919ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9190c46b8d96b82e43ff42b4a5e92ef8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9190c46b8d96b82e43ff42b4a5e92ef8">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_M2M_SRC_VBUSS_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_M2M_SRC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9190c46b8d96b82e43ff42b4a5e92ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58b0b06e4acec7949923c3360e27372d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a58b0b06e4acec7949923c3360e27372d">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_REASSEMBLY_BUSECC_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_REASSEMBLY_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a58b0b06e4acec7949923c3360e27372d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7791b512e87f38ab335d057c7296655"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab7791b512e87f38ab335d057c7296655">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_DST_BUSECC_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab7791b512e87f38ab335d057c7296655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f1eb55856f8685ddec81fc51f46d1a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a01f1eb55856f8685ddec81fc51f46d1a">SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_SRC_BUSECC_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a01f1eb55856f8685ddec81fc51f46d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c1ba2affb8b30fff3041f08d8e3a271"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5c1ba2affb8b30fff3041f08d8e3a271">SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5c1ba2affb8b30fff3041f08d8e3a271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae09ecca0239113b8b9c0b7847370289b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae09ecca0239113b8b9c0b7847370289b">SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_FW_TO_J7_FW_P2P_BRIDGE_FW_TO_J7_FW_BRIDGE_BUSECC_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_FW_TO_J7_FW_P2P_BRIDGE_FW_TO_J7_FW_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae09ecca0239113b8b9c0b7847370289b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59b72d560b4cac18a6d6ce51ed3278df"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a59b72d560b4cac18a6d6ce51ed3278df">SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_NAVSS512L_VIRTSS_PHYS_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_NAVSS512L_VIRTSS_PHYS_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a59b72d560b4cac18a6d6ce51ed3278df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ba357a09e84ddeff8d9e41f0a3ff17c"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4ba357a09e84ddeff8d9e41f0a3ff17c">SDL_MCU_R5FSS0_CORE1_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a73151e5c1fb716a20be7ea535671b120">SDL_MCU_R5FSS0_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a4ba357a09e84ddeff8d9e41f0a3ff17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80946e949e06e973b10b7f10fe9fc6b9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a80946e949e06e973b10b7f10fe9fc6b9">SDL_MCU_R5FSS0_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL_groupEntries</a> [SDL_MCU_R5FSS0_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a80946e949e06e973b10b7f10fe9fc6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a335296088dd7e93905c49388d69d1018"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a335296088dd7e93905c49388d69d1018">SDL_MCU_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</a> [SDL_MCU_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a335296088dd7e93905c49388d69d1018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb17a29b991ef387a7e57ef6eec831a4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abb17a29b991ef387a7e57ef6eec831a4">SDL_MCU_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</a> [SDL_MCU_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abb17a29b991ef387a7e57ef6eec831a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37cfa19bc75d2694130cd7f549b50604"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a37cfa19bc75d2694130cd7f549b50604">SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</a> [SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a37cfa19bc75d2694130cd7f549b50604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b5cb6196c994e19e3d69c11f2c4883e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5b5cb6196c994e19e3d69c11f2c4883e">SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</a> [SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5b5cb6196c994e19e3d69c11f2c4883e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8985dc28b4ec92ce4498e256782b1d7c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8985dc28b4ec92ce4498e256782b1d7c">SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_groupEntries</a> [SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8985dc28b4ec92ce4498e256782b1d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9db45bbbbeeb2e27e07025fd8ccfb9c1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9db45bbbbeeb2e27e07025fd8ccfb9c1">SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9db45bbbbeeb2e27e07025fd8ccfb9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dc6f5038d6b82c36d0ba1967b785f2a"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1dc6f5038d6b82c36d0ba1967b785f2a">SDL_MCU_CBASS_ECC_AGGR0_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ab147b56e6718fce614a0797840539b5b">SDL_MCU_CBASS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a1dc6f5038d6b82c36d0ba1967b785f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4750ad34efee882d12717e84b85c425"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae4750ad34efee882d12717e84b85c425">SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_EDC_CTRL_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae4750ad34efee882d12717e84b85c425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff754284c2a5413292015a59654483ed"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aff754284c2a5413292015a59654483ed">SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_DST_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aff754284c2a5413292015a59654483ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afec3c70bc8ffac2054441e384267f22f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afec3c70bc8ffac2054441e384267f22f">SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_SRC_VBUSS_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_SRC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afec3c70bc8ffac2054441e384267f22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b46d4b6592d626cfdd68b2ae41f533e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1b46d4b6592d626cfdd68b2ae41f533e">SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1b46d4b6592d626cfdd68b2ae41f533e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd9b6f3eb31333627a2a9122ff46c2c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8bd9b6f3eb31333627a2a9122ff46c2c">SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_SRC_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8bd9b6f3eb31333627a2a9122ff46c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0881c994268ab3f2e2c31b33460d2740"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0881c994268ab3f2e2c31b33460d2740">SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0881c994268ab3f2e2c31b33460d2740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe53958ee459b8233172416f866b242e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afe53958ee459b8233172416f866b242e">SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_M2M_VBUSS_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_M2M_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afe53958ee459b8233172416f866b242e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa88e8932ec23960d0974b50c02dcd6b6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa88e8932ec23960d0974b50c02dcd6b6">SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa88e8932ec23960d0974b50c02dcd6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c339805f04eeb39c896e5bd0c05ce65"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8c339805f04eeb39c896e5bd0c05ce65">SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_EDC_CTRL_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8c339805f04eeb39c896e5bd0c05ce65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4a38a66b85d71ce52a924f190d367a6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac4a38a66b85d71ce52a924f190d367a6">SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_DST_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac4a38a66b85d71ce52a924f190d367a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a248be4ec8df87b8ba9043c214221de"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2a248be4ec8df87b8ba9043c214221de">SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_SRC_VBUSS_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_SRC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2a248be4ec8df87b8ba9043c214221de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f291257a420619bb0f463396d940dea"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5f291257a420619bb0f463396d940dea">SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5f291257a420619bb0f463396d940dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a498f547930d2c1eebd3ce23e01f0de01"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a498f547930d2c1eebd3ce23e01f0de01">SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_SRC_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a498f547930d2c1eebd3ce23e01f0de01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdfeef5fc42bc29b9f39cf3af2e77782"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abdfeef5fc42bc29b9f39cf3af2e77782">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abdfeef5fc42bc29b9f39cf3af2e77782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20b5c272365f936c316cb89798bf3d3b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a20b5c272365f936c316cb89798bf3d3b">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a20b5c272365f936c316cb89798bf3d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f7e1f83f001a7b99633e9727d991553"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4f7e1f83f001a7b99633e9727d991553">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4f7e1f83f001a7b99633e9727d991553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2d50c86bf6eb2a79a065684d6a4b18"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3e2d50c86bf6eb2a79a065684d6a4b18">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3e2d50c86bf6eb2a79a065684d6a4b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b21006656d7f9547b295d6e58ec006"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a04b21006656d7f9547b295d6e58ec006">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_J7_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_J7_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a04b21006656d7f9547b295d6e58ec006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad935bfcc401f3d4118a5ab08d2dbd22f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad935bfcc401f3d4118a5ab08d2dbd22f">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad935bfcc401f3d4118a5ab08d2dbd22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c560e3ea7c704c47997624969f57af0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7c560e3ea7c704c47997624969f57af0">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7c560e3ea7c704c47997624969f57af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a014af9645cf503efb2790978e6da2533"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a014af9645cf503efb2790978e6da2533">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IMSRAM128KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM128KX64E_MCU_0_CFG_BRIDGE_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IMSRAM128KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM128KX64E_MCU_0_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a014af9645cf503efb2790978e6da2533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af16a8815dfaf0e7aec74ac95afcef0e8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af16a8815dfaf0e7aec74ac95afcef0e8">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af16a8815dfaf0e7aec74ac95afcef0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ff444a4157be7234dd8fda1c89ee9da"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4ff444a4157be7234dd8fda1c89ee9da">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4ff444a4157be7234dd8fda1c89ee9da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ec374e32233b82dc04861ade4e9697a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5ec374e32233b82dc04861ade4e9697a">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5ec374e32233b82dc04861ade4e9697a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37a3e53751ff2c265a45348fed566cd2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a37a3e53751ff2c265a45348fed566cd2">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a37a3e53751ff2c265a45348fed566cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383cabae8347f11c652ec376aec0dba6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a383cabae8347f11c652ec376aec0dba6">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a383cabae8347f11c652ec376aec0dba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ba3b82debd616f493ce03faef6fad2f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7ba3b82debd616f493ce03faef6fad2f">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7ba3b82debd616f493ce03faef6fad2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c6343313ff7b02ef727a7d181cacdc6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8c6343313ff7b02ef727a7d181cacdc6">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_P2P_BRIDGE_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_BRIDGE_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_P2P_BRIDGE_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8c6343313ff7b02ef727a7d181cacdc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a6d511641ba4239a3555da7747cf80b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7a6d511641ba4239a3555da7747cf80b">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7a6d511641ba4239a3555da7747cf80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdf2bb24880f69bb6e9dcef4569c8ce6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afdf2bb24880f69bb6e9dcef4569c8ce6">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afdf2bb24880f69bb6e9dcef4569c8ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e519b7bd52676869d4dcf4cf2ce568"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad0e519b7bd52676869d4dcf4cf2ce568">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_J7_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_J7_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad0e519b7bd52676869d4dcf4cf2ce568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6030aa66ab5f938c3f1e39a77f38ffec"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6030aa66ab5f938c3f1e39a77f38ffec">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6030aa66ab5f938c3f1e39a77f38ffec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eae9543c7b22c0e696719567ca0c735"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5eae9543c7b22c0e696719567ca0c735">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5eae9543c7b22c0e696719567ca0c735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad27a10315b37e4738da1da1ba3cb58a9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad27a10315b37e4738da1da1ba3cb58a9">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_2_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad27a10315b37e4738da1da1ba3cb58a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8659edb413858de5543540b7b819ddd5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8659edb413858de5543540b7b819ddd5">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_3_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8659edb413858de5543540b7b819ddd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb8229f212634b554b786e75d53b908f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abb8229f212634b554b786e75d53b908f">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_4_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_4_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abb8229f212634b554b786e75d53b908f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8b70c3ab9181d5da76b0c4e91a2ddd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ade8b70c3ab9181d5da76b0c4e91a2ddd">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_5_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_5_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ade8b70c3ab9181d5da76b0c4e91a2ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5af1f9bb67403023fad2cd5bae00d0d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab5af1f9bb67403023fad2cd5bae00d0d">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab5af1f9bb67403023fad2cd5bae00d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74953eb0d72ce36489d2069c05b67f39"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a74953eb0d72ce36489d2069c05b67f39">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a74953eb0d72ce36489d2069c05b67f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad71bba66e0c1da57493eaa96f398a647"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad71bba66e0c1da57493eaa96f398a647">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_2_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad71bba66e0c1da57493eaa96f398a647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4f356ef10965d5b546a04475fcff968"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa4f356ef10965d5b546a04475fcff968">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa4f356ef10965d5b546a04475fcff968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eea8d1b503ba61ae008fee12b308c59"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1eea8d1b503ba61ae008fee12b308c59">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1eea8d1b503ba61ae008fee12b308c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab165d7285681eedcbbc32ceb6aeeba04"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab165d7285681eedcbbc32ceb6aeeba04">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_2_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab165d7285681eedcbbc32ceb6aeeba04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94063284a5cf26852d096feb9afc178"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae94063284a5cf26852d096feb9afc178">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_3_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae94063284a5cf26852d096feb9afc178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac374066d68b195ff210fb2a78cca2124"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac374066d68b195ff210fb2a78cca2124">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_4_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_4_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac374066d68b195ff210fb2a78cca2124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf1e14fcf942cc8c689c70919b83610"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0bf1e14fcf942cc8c689c70919b83610">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK12_SCR_J7_MCU_CBASS_SCRP_32_PCLK12_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK12_SCR_J7_MCU_CBASS_SCRP_32_PCLK12_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0bf1e14fcf942cc8c689c70919b83610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8df39b969325f7b6e2f7d482aabccb56"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8df39b969325f7b6e2f7d482aabccb56">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8df39b969325f7b6e2f7d482aabccb56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e516e977cec24fc3b24263d6940c7c0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6e516e977cec24fc3b24263d6940c7c0">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6e516e977cec24fc3b24263d6940c7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf256dfd64b12b81d8afe0b8955a765"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aabf256dfd64b12b81d8afe0b8955a765">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_2_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aabf256dfd64b12b81d8afe0b8955a765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e2520c078ae30fe13373ea850a1aca"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a55e2520c078ae30fe13373ea850a1aca">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_3_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a55e2520c078ae30fe13373ea850a1aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f265edefdcda320f9ffcc3443ffdae7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1f265edefdcda320f9ffcc3443ffdae7">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_4_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_4_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1f265edefdcda320f9ffcc3443ffdae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af429f6096cedf593157a32698caba29d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af429f6096cedf593157a32698caba29d">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_5_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_5_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af429f6096cedf593157a32698caba29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb549b87d906431ea38eb798b307903"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afeb549b87d906431ea38eb798b307903">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_6_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_6_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afeb549b87d906431ea38eb798b307903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf41d51511e7f45acd6cb50fda0817fe"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acf41d51511e7f45acd6cb50fda0817fe">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_7_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_7_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acf41d51511e7f45acd6cb50fda0817fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a86e9ab5e2292356c967257e96e4509"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5a86e9ab5e2292356c967257e96e4509">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_8_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_8_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5a86e9ab5e2292356c967257e96e4509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d1f23ea3681764e634f3fc22f732b45"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2d1f23ea3681764e634f3fc22f732b45">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_9_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_9_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2d1f23ea3681764e634f3fc22f732b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb9de7ecee3c17e2af15d853a8ec370c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afb9de7ecee3c17e2af15d853a8ec370c">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_10_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_10_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afb9de7ecee3c17e2af15d853a8ec370c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38383bbd10d8aa99a07fb86a1edf3bf0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a38383bbd10d8aa99a07fb86a1edf3bf0">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_11_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_11_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a38383bbd10d8aa99a07fb86a1edf3bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6c92e2e6f9be0107b88bc62e2680b8b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae6c92e2e6f9be0107b88bc62e2680b8b">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_12_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_12_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae6c92e2e6f9be0107b88bc62e2680b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae679192f9d80819037301df828b08fec"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae679192f9d80819037301df828b08fec">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_13_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_13_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae679192f9d80819037301df828b08fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c5e844133f3483b24f38a0c8521c97"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a38c5e844133f3483b24f38a0c8521c97">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_14_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_14_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a38c5e844133f3483b24f38a0c8521c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a94b3ea71919464d1859309350b26d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae5a94b3ea71919464d1859309350b26d">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_15_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_15_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae5a94b3ea71919464d1859309350b26d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac302a5fbb95914f9abe32147bff81cee"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac302a5fbb95914f9abe32147bff81cee">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_16_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_16_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac302a5fbb95914f9abe32147bff81cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa779495a26b72ec0677cb038cee9c02"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aaa779495a26b72ec0677cb038cee9c02">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_17_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_17_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aaa779495a26b72ec0677cb038cee9c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69d6f6e72a367d6e38e10aefe750ad9a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a69d6f6e72a367d6e38e10aefe750ad9a">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_18_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_18_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a69d6f6e72a367d6e38e10aefe750ad9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae31b9c3cc278002eb655d1ae47e76899"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae31b9c3cc278002eb655d1ae47e76899">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_19_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_19_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae31b9c3cc278002eb655d1ae47e76899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9e5b8564f068a1cd7c7f7de05b2424c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa9e5b8564f068a1cd7c7f7de05b2424c">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_20_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_20_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa9e5b8564f068a1cd7c7f7de05b2424c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59db56c34cc604948934e92c631766db"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a59db56c34cc604948934e92c631766db">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_21_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_21_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a59db56c34cc604948934e92c631766db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09b3372fd160050c3550f74056f996e1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a09b3372fd160050c3550f74056f996e1">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_22_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_22_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a09b3372fd160050c3550f74056f996e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e114881d86fbda1fcd588865b469dc6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6e114881d86fbda1fcd588865b469dc6">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_23_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_23_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6e114881d86fbda1fcd588865b469dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7b717ab12d154f1bed6613086f9d92b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af7b717ab12d154f1bed6613086f9d92b">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_24_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_24_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af7b717ab12d154f1bed6613086f9d92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e2d511b7bee4b304e034afbf4303bda"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4e2d511b7bee4b304e034afbf4303bda">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_25_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_25_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4e2d511b7bee4b304e034afbf4303bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1b37ac4167e9650db21bea626fa440"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acb1b37ac4167e9650db21bea626fa440">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_26_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_26_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acb1b37ac4167e9650db21bea626fa440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6559fc3f0c37ae3f37a4c93d4c6dce3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac6559fc3f0c37ae3f37a4c93d4c6dce3">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_27_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_27_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac6559fc3f0c37ae3f37a4c93d4c6dce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d054a43cb735ccaaeb3ff950386b23"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab1d054a43cb735ccaaeb3ff950386b23">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_28_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_28_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab1d054a43cb735ccaaeb3ff950386b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca9d0e56d6f637271c0ab20669184e5a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aca9d0e56d6f637271c0ab20669184e5a">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_29_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_29_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aca9d0e56d6f637271c0ab20669184e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82a3d1214ebedc4380f7aaed552cccfb"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a82a3d1214ebedc4380f7aaed552cccfb">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_30_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_30_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a82a3d1214ebedc4380f7aaed552cccfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe5dfe45a65707fe9ae78b9a71a536a4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afe5dfe45a65707fe9ae78b9a71a536a4">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_31_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_31_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afe5dfe45a65707fe9ae78b9a71a536a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea4a7387798114043914dbbeef48dc6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6ea4a7387798114043914dbbeef48dc6">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6ea4a7387798114043914dbbeef48dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3e9473c39261bdbe572a47b84cc233f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae3e9473c39261bdbe572a47b84cc233f">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae3e9473c39261bdbe572a47b84cc233f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a048f71c6137960a92b4017b5f7e77036"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a048f71c6137960a92b4017b5f7e77036">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_INT_DMSC_SCR_J7_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_INT_DMSC_SCR_J7_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a048f71c6137960a92b4017b5f7e77036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512819a4945bce76e02a31c32bf0202c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a512819a4945bce76e02a31c32bf0202c">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a512819a4945bce76e02a31c32bf0202c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a0fae90df840e241d636e912258828"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae3a0fae90df840e241d636e912258828">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae3a0fae90df840e241d636e912258828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59b10bb0cc948c1badbf5690c89d9894"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a59b10bb0cc948c1badbf5690c89d9894">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a59b10bb0cc948c1badbf5690c89d9894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ac4337befafbef2fbbb724aa750888a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0ac4337befafbef2fbbb724aa750888a">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SCR_J7_MCU_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SCR_J7_MCU_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0ac4337befafbef2fbbb724aa750888a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adabcfa3a0b0d576331776e5ace9d88db"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#adabcfa3a0b0d576331776e5ace9d88db">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_12_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_12_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_12_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_12_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:adabcfa3a0b0d576331776e5ace9d88db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74cb7fbca90d552ab052d202718e44d7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a74cb7fbca90d552ab052d202718e44d7">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_0_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a74cb7fbca90d552ab052d202718e44d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a03b6c2f0e52c24125ce0612f3464b4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5a03b6c2f0e52c24125ce0612f3464b4">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_1_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5a03b6c2f0e52c24125ce0612f3464b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b3315a8f54c290ece61746c6baa956"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a22b3315a8f54c290ece61746c6baa956">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_2_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a22b3315a8f54c290ece61746c6baa956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f7769ee8f7f26cdcfafbd6e623c183c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9f7769ee8f7f26cdcfafbd6e623c183c">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_0_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9f7769ee8f7f26cdcfafbd6e623c183c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64406ff3f8c7af82f3e4c698edc24f76"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a64406ff3f8c7af82f3e4c698edc24f76">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_1_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a64406ff3f8c7af82f3e4c698edc24f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a086e841b6964c2cd5095d127d138b0ad"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a086e841b6964c2cd5095d127d138b0ad">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_2_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a086e841b6964c2cd5095d127d138b0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4a4a54cce60b3db083df40b38c68cd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8a4a4a54cce60b3db083df40b38c68cd">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_3_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_3_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8a4a4a54cce60b3db083df40b38c68cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ba4b502280b4a1bcf8c88bcaf9dde1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a68ba4b502280b4a1bcf8c88bcaf9dde1">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_P2P_BRIDGE_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_BRIDGE_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_P2P_BRIDGE_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a68ba4b502280b4a1bcf8c88bcaf9dde1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a326631ef8a0692f9b7f97e738ead32"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5a326631ef8a0692f9b7f97e738ead32">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5a326631ef8a0692f9b7f97e738ead32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17ff11eeab29f9d8e1447eced84800dc"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a17ff11eeab29f9d8e1447eced84800dc">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a17ff11eeab29f9d8e1447eced84800dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaca48e71e073d332a0644ee56da38c8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#adaca48e71e073d332a0644ee56da38c8">SDL_MCU_CBASS_ECC_AGGR0_IVDC_DATA_SAFEG_VBUSM_64B_REF_EDC_CTRL_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_IVDC_DATA_SAFEG_VBUSM_64B_REF_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:adaca48e71e073d332a0644ee56da38c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f16fab5256ef64e3acf43da24c52132"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9f16fab5256ef64e3acf43da24c52132">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_SEC_MMR_MCU_0_J7_MCU_SEC_MMR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_SEC_MMR_MCU_0_J7_MCU_SEC_MMR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9f16fab5256ef64e3acf43da24c52132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae165d064e80a399d42e071b9e374515c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae165d064e80a399d42e071b9e374515c">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_PLL_MMR_MCU_0_J7_MCU_PLL_MMR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_PLL_MMR_MCU_0_J7_MCU_PLL_MMR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae165d064e80a399d42e071b9e374515c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74285c08488e515f8668d9cc0550f116"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a74285c08488e515f8668d9cc0550f116">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CTRL_MMR_MCU_0_J7_MCU_CTRL_MMR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CTRL_MMR_MCU_0_J7_MCU_CTRL_MMR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a74285c08488e515f8668d9cc0550f116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4146e4194c1328a709932c3083be6313"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4146e4194c1328a709932c3083be6313">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4146e4194c1328a709932c3083be6313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d190ac29bc725a188643181cd6371fb"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8d190ac29bc725a188643181cd6371fb">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8d190ac29bc725a188643181cd6371fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afba992aa21a07f1e472625208329e29d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afba992aa21a07f1e472625208329e29d">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_J7_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_J7_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afba992aa21a07f1e472625208329e29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec20652f5c49e4cf4d502485f3f170d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4ec20652f5c49e4cf4d502485f3f170d">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4ec20652f5c49e4cf4d502485f3f170d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c24bf4014603c62d0e4697f2e000ab6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3c24bf4014603c62d0e4697f2e000ab6">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3c24bf4014603c62d0e4697f2e000ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d19cd8cd729805de20d1666d2929af"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a09d19cd8cd729805de20d1666d2929af">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a09d19cd8cd729805de20d1666d2929af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac77205af08f2b63e470b97c997e382cd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac77205af08f2b63e470b97c997e382cd">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SCR_J7_MCU_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SCR_J7_MCU_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac77205af08f2b63e470b97c997e382cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a667c6b8fe229b6dc3a09eaa1bd4dcde9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a667c6b8fe229b6dc3a09eaa1bd4dcde9">SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_BRIDGE_BUSECC_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a667c6b8fe229b6dc3a09eaa1bd4dcde9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5976ea2066a1bf23a7d2365e63ae68a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae5976ea2066a1bf23a7d2365e63ae68a">SDL_MCU_CBASS_ECC_AGGR0_LOCAL_EDC_CTRL_groupEntries</a> [SDL_MCU_CBASS_ECC_AGGR0_LOCAL_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae5976ea2066a1bf23a7d2365e63ae68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd74cfeb9de79ed9041c04bdcc3d0468"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abd74cfeb9de79ed9041c04bdcc3d0468">SDL_VPAC0_VISS_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ae234e687e2798657019edd4414330a96">SDL_VPAC0_VISS_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:abd74cfeb9de79ed9041c04bdcc3d0468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac96646ce5bf91df6dd12b07bde4b58"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afac96646ce5bf91df6dd12b07bde4b58">SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a618ef4126bfdd24b013b858d490b53d7">SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:afac96646ce5bf91df6dd12b07bde4b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a052d9a46636ac869df6cbd4728b1f4ee"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a052d9a46636ac869df6cbd4728b1f4ee">SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a052d9a46636ac869df6cbd4728b1f4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf23a0315c91b0494e2e3c459977e22a"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abf23a0315c91b0494e2e3c459977e22a">SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a015d24afa5e8384395878f5bce678bc2">SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:abf23a0315c91b0494e2e3c459977e22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbd1820c4e79ce3d053eedffe7967185"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afbd1820c4e79ce3d053eedffe7967185">SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a232ec44ab99036bd2514ecffc9e99c0f">SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:afbd1820c4e79ce3d053eedffe7967185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae47a8ce893bd3dc663e522d4af592370"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae47a8ce893bd3dc663e522d4af592370">SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae47a8ce893bd3dc663e522d4af592370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4c50ff5d6aa82cd7088686f9cd8c13d"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa4c50ff5d6aa82cd7088686f9cd8c13d">SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#afc44fbf07ba220d813544ef17314fc8b">SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:aa4c50ff5d6aa82cd7088686f9cd8c13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2100a8027105f1998d11b56aa907d9e8"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2100a8027105f1998d11b56aa907d9e8">SDL_MCU_FSS0_0_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ab45e6f372ce68ad32928ab89bdac263e">SDL_MCU_FSS0_0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a2100a8027105f1998d11b56aa907d9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3265ab63151254f3ab814356d0b13002"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3265ab63151254f3ab814356d0b13002">SDL_MCU_FSS0_1_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a6602b7d1532f3b9520a72018db351cb7">SDL_MCU_FSS0_1_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a3265ab63151254f3ab814356d0b13002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fa796db9227352e76d3ce5d13be5a1f"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8fa796db9227352e76d3ce5d13be5a1f">SDL_MCU_FSS0_2_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ac4dae75c1bc06ecd83171c2ed7461ff0">SDL_MCU_FSS0_2_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a8fa796db9227352e76d3ce5d13be5a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c3645179fc7216a4180a96868be988"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac7c3645179fc7216a4180a96868be988">SDL_MCU_CPSW0_0_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#afb37dc37f71db3e1b5201f089f43649f">SDL_MCU_CPSW0_0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ac7c3645179fc7216a4180a96868be988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa47facfaaff01d4935216aea4c3daa17"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa47facfaaff01d4935216aea4c3daa17">SDL_WKUP_DMSC0_0_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a303fb0447b4c895c14f0a61f69ba11d3">SDL_WKUP_DMSC0_0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:aa47facfaaff01d4935216aea4c3daa17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a561d182ae73a41cb775b5c3f7ce54726"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a561d182ae73a41cb775b5c3f7ce54726">SDL_WKUP_DMSC0_IRAM_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_IRAM_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a561d182ae73a41cb775b5c3f7ce54726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e015f7cf7648c653ce45b9f37ad9a7b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1e015f7cf7648c653ce45b9f37ad9a7b">SDL_WKUP_DMSC0_IDRAM0_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_IDRAM0_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1e015f7cf7648c653ce45b9f37ad9a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8de33ddc496db2b54e1385073cf8c0e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa8de33ddc496db2b54e1385073cf8c0e">SDL_WKUP_DMSC0_IDRAM1_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_IDRAM1_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa8de33ddc496db2b54e1385073cf8c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3084cc404bb5137f4a6a0a254c55a98"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa3084cc404bb5137f4a6a0a254c55a98">SDL_WKUP_DMSC0_DMSC_ECC_EDC_CTRL_groupEntries</a> [SDL_WKUP_DMSC0_DMSC_ECC_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa3084cc404bb5137f4a6a0a254c55a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c22ae9f20aca91f6a31f70bd894cc0e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9c22ae9f20aca91f6a31f70bd894cc0e">SDL_WKUP_DMSC0_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_WKUP_DMSC0_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9c22ae9f20aca91f6a31f70bd894cc0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af492bb17a4681d56775479be7658c62d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af492bb17a4681d56775479be7658c62d">SDL_WKUP_DMSC0_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_WKUP_DMSC0_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af492bb17a4681d56775479be7658c62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19aa5f9cd86b1373a880f17d9295014d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a19aa5f9cd86b1373a880f17d9295014d">SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a19aa5f9cd86b1373a880f17d9295014d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa96dca1e009b74f8a5703833ed3d39cc"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa96dca1e009b74f8a5703833ed3d39cc">SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa96dca1e009b74f8a5703833ed3d39cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a116d63ddd6455f89dcc919c5ebedcb51"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a116d63ddd6455f89dcc919c5ebedcb51">SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_2_groupEntries</a> [SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a116d63ddd6455f89dcc919c5ebedcb51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8e9b54073fafaf9945a997b32c1824"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1f8e9b54073fafaf9945a997b32c1824">SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_3_groupEntries</a> [SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1f8e9b54073fafaf9945a997b32c1824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc87cba9e3870226a0e22178104a684"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3fc87cba9e3870226a0e22178104a684">SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_4_groupEntries</a> [SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_4_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3fc87cba9e3870226a0e22178104a684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a906d6e2ca6caab26ae0cead3da5d9bf1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a906d6e2ca6caab26ae0cead3da5d9bf1">SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_5_groupEntries</a> [SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_5_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a906d6e2ca6caab26ae0cead3da5d9bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab18e26c08c7d95d4c8d4f9d32e7b4e90"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab18e26c08c7d95d4c8d4f9d32e7b4e90">SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_6_groupEntries</a> [SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_6_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab18e26c08c7d95d4c8d4f9d32e7b4e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d32bd1c35178b10de67b714708371b4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1d32bd1c35178b10de67b714708371b4">SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_7_groupEntries</a> [SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_7_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1d32bd1c35178b10de67b714708371b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29861746a08871f29633bd6f06332151"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a29861746a08871f29633bd6f06332151">SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_8_groupEntries</a> [SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_8_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a29861746a08871f29633bd6f06332151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af22fb1de860a2a101cbfae229be1aa31"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af22fb1de860a2a101cbfae229be1aa31">SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_9_groupEntries</a> [SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_9_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af22fb1de860a2a101cbfae229be1aa31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5613ff5ad62faf4f6c418c23834a1281"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5613ff5ad62faf4f6c418c23834a1281">SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_10_groupEntries</a> [SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_10_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5613ff5ad62faf4f6c418c23834a1281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a1b942117ec5bb491013eb3935e22a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a49a1b942117ec5bb491013eb3935e22a">SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_11_groupEntries</a> [SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_11_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a49a1b942117ec5bb491013eb3935e22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a832b2e7175c76a392eba6dfe89775aee"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a832b2e7175c76a392eba6dfe89775aee">SDL_WKUP_DMSC0_DMSC_SCR_SCR_DMSC_CBASS_DMSC_SCR_SCR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_WKUP_DMSC0_DMSC_SCR_SCR_DMSC_CBASS_DMSC_SCR_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a832b2e7175c76a392eba6dfe89775aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39e53150fd5cb34d990e0bb7ccefdbef"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a39e53150fd5cb34d990e0bb7ccefdbef">SDL_WKUP_DMSC0_DMSC_SCR_SCR_DMSC_CBASS_DMSC_SCR_SCR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_WKUP_DMSC0_DMSC_SCR_SCR_DMSC_CBASS_DMSC_SCR_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a39e53150fd5cb34d990e0bb7ccefdbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af68ecb853c52a3e285dea8ca5c765864"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af68ecb853c52a3e285dea8ca5c765864">SDL_WKUP_DMSC0_INTAGGR_CFG_P2P_BRIDGE_INTAGGR_CFG_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_INTAGGR_CFG_P2P_BRIDGE_INTAGGR_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af68ecb853c52a3e285dea8ca5c765864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4de25a310a4e8284d2a178174ecc9e92"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4de25a310a4e8284d2a178174ecc9e92">SDL_WKUP_DMSC0_INTAGGR_CFG_P2P_BRIDGE_INTAGGR_CFG_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_INTAGGR_CFG_P2P_BRIDGE_INTAGGR_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4de25a310a4e8284d2a178174ecc9e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab660a0b4150dede1d18961b827e72a87"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab660a0b4150dede1d18961b827e72a87">SDL_WKUP_DMSC0_DSMC_CBASS_ECC_S_P2P_BRIDGE_S_BRIDGE_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_DSMC_CBASS_ECC_S_P2P_BRIDGE_S_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab660a0b4150dede1d18961b827e72a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c687a84c39659ecf6bc4ec7dac4b672"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8c687a84c39659ecf6bc4ec7dac4b672">SDL_WKUP_DMSC0_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8c687a84c39659ecf6bc4ec7dac4b672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ea4c2d8cad6bc84db08ea5d128e3b3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a67ea4c2d8cad6bc84db08ea5d128e3b3">SDL_WKUP_DMSC0_DRAM1_P2P_BRIDGE_DRAM1_BRIDGE_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_DRAM1_P2P_BRIDGE_DRAM1_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a67ea4c2d8cad6bc84db08ea5d128e3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b01b2ad0de3ea9b11d8f255c1481f7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a49b01b2ad0de3ea9b11d8f255c1481f7">SDL_WKUP_DMSC0_DRAM0_P2P_BRIDGE_DRAM0_BRIDGE_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_DRAM0_P2P_BRIDGE_DRAM0_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a49b01b2ad0de3ea9b11d8f255c1481f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbfa94b02d6f7abb77c2838b3a528720"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acbfa94b02d6f7abb77c2838b3a528720">SDL_WKUP_DMSC0_IRAM_P2P_BRIDGE_IRAM_BRIDGE_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_IRAM_P2P_BRIDGE_IRAM_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acbfa94b02d6f7abb77c2838b3a528720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a495bcc4a6bc12d5dce6728de270b4372"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a495bcc4a6bc12d5dce6728de270b4372">SDL_WKUP_DMSC0_DMSC_SBUS_SCR_SCR_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_DMSC_SBUS_SCR_SCR_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a495bcc4a6bc12d5dce6728de270b4372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace69c22fbc5bf9bf60780ebb9fe26adc"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ace69c22fbc5bf9bf60780ebb9fe26adc">SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_SBUS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_SBUS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ace69c22fbc5bf9bf60780ebb9fe26adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a176a8cbeb1e05a1b0cdee357651cd9f4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a176a8cbeb1e05a1b0cdee357651cd9f4">SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a176a8cbeb1e05a1b0cdee357651cd9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47fef2c1c97896ed3081a1e3a6e4354f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a47fef2c1c97896ed3081a1e3a6e4354f">SDL_WKUP_DMSC0_DMSC_SBUS_CBASS_CBASS_INT_DMSC_SCR_DMSC_SBUS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_DMSC_SBUS_CBASS_CBASS_INT_DMSC_SCR_DMSC_SBUS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a47fef2c1c97896ed3081a1e3a6e4354f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1cb6879c727224c8fa3524a1555823"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6d1cb6879c727224c8fa3524a1555823">SDL_WKUP_DMSC0_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6d1cb6879c727224c8fa3524a1555823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf1fe45ed33bd0c9c4b807162317c73e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acf1fe45ed33bd0c9c4b807162317c73e">SDL_WKUP_DMSC0_DMSC_SBUS_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_DMSC_SBUS_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acf1fe45ed33bd0c9c4b807162317c73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad51845011e463cc13b743f3c50b58d22"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad51845011e463cc13b743f3c50b58d22">SDL_WKUP_DMSC0_DMSC_SCR_SCR_DMSC_FWMGR_CBASS_DMSC_SCR_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_DMSC_SCR_SCR_DMSC_FWMGR_CBASS_DMSC_SCR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad51845011e463cc13b743f3c50b58d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64896556bd68dcee2a920fe2f2417d5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af64896556bd68dcee2a920fe2f2417d5">SDL_WKUP_DMSC0_DMSC_SBUS_FWMGR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_DMSC_SBUS_FWMGR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af64896556bd68dcee2a920fe2f2417d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af51e527a0533843a87d68ca0d075a2f7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af51e527a0533843a87d68ca0d075a2f7">SDL_WKUP_DMSC0_DMSC_RAT_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_DMSC_RAT_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af51e527a0533843a87d68ca0d075a2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac06f4d8ac7d2dfaf8567e551f155993d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac06f4d8ac7d2dfaf8567e551f155993d">SDL_WKUP_DMSC0_DMSC_CBASS_CBASS_INT_DMSC_SCR_DMSC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_DMSC_CBASS_CBASS_INT_DMSC_SCR_DMSC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac06f4d8ac7d2dfaf8567e551f155993d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9af224446923f89f47cb24ea758e9486"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9af224446923f89f47cb24ea758e9486">SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9af224446923f89f47cb24ea758e9486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cca78b8b1ec327d1cec0a1ce36a9d5f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9cca78b8b1ec327d1cec0a1ce36a9d5f">SDL_WKUP_DMSC0_DMSC_CBASS_ISYS_M_P2P_BRIDGE_ISYS_M_BRIDGE_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_DMSC_CBASS_ISYS_M_P2P_BRIDGE_ISYS_M_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9cca78b8b1ec327d1cec0a1ce36a9d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab18dd7dafa34f107372a275ef7a621ea"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab18dd7dafa34f107372a275ef7a621ea">SDL_WKUP_DMSC0_DMSC_CM_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_DMSC_CM_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab18dd7dafa34f107372a275ef7a621ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897483f2b4afc557efb3921b1cc809c5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a897483f2b4afc557efb3921b1cc809c5">SDL_WKUP_DMSC0_DMSC_SEC_CM_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_DMSC_SEC_CM_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a897483f2b4afc557efb3921b1cc809c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c45c22ca5d1ac6d4badc2da2aaf2c2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af1c45c22ca5d1ac6d4badc2da2aaf2c2">SDL_WKUP_DMSC0_DMSC_WWRTI_CM_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_DMSC0_DMSC_WWRTI_CM_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af1c45c22ca5d1ac6d4badc2da2aaf2c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ea30e11aad566c9e750116431f08e8"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa2ea30e11aad566c9e750116431f08e8">SDL_COMPUTE_CLUSTER0_10_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a346f9a32541bd00f68e6bd61e1db977d">SDL_COMPUTE_CLUSTER0_10_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:aa2ea30e11aad566c9e750116431f08e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa565b301a7c60092bf9964161f729d6b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa565b301a7c60092bf9964161f729d6b">SDL_COMPUTE_CLUSTER0_GIC500SS_4_2_VBUSM2AXI_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_GIC500SS_4_2_VBUSM2AXI_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa565b301a7c60092bf9964161f729d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e5e3378eb4e4ea58f6751f22c8c5113"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1e5e3378eb4e4ea58f6751f22c8c5113">SDL_COMPUTE_CLUSTER0_GIC500SS_4_2_AXI2VBUSM_EDC_CTRL_0_groupEntries</a> [SDL_COMPUTE_CLUSTER0_GIC500SS_4_2_AXI2VBUSM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1e5e3378eb4e4ea58f6751f22c8c5113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d3b341543dcaf5548be64a8a7e63da8"><td class="memItemLeft" align="right" valign="top">static const SDL_MemConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8d3b341543dcaf5548be64a8a7e63da8">SDL_CPSW0_0_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ac99df890a46e20f0ff4fa8c0d9067fc1">SDL_CPSW0_0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a8d3b341543dcaf5548be64a8a7e63da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a306aa33f5ca1585b3a9f84437b729b12"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a306aa33f5ca1585b3a9f84437b729b12">SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_RamIdTable</a> [SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a306aa33f5ca1585b3a9f84437b729b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11376d68892a98a40db4b2fcfef181e7"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a11376d68892a98a40db4b2fcfef181e7">SDL_MAIN_AC_ECC_AGGR0_RamIdTable</a> [SDL_MAIN_AC_ECC_AGGR0_NUM_RAMS]</td></tr>
<tr class="separator:a11376d68892a98a40db4b2fcfef181e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69ffe91ce0315d779a88adddf371de29"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a69ffe91ce0315d779a88adddf371de29">SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_RamIdTable</a> [SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a69ffe91ce0315d779a88adddf371de29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada388982602a2e6c565fe68c153ee41e"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ada388982602a2e6c565fe68c153ee41e">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_RamIdTable</a> [SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_NUM_RAMS]</td></tr>
<tr class="separator:ada388982602a2e6c565fe68c153ee41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace2d3090432b9d12f4fd0ecb1619eaa1"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ace2d3090432b9d12f4fd0ecb1619eaa1">SDL_PCIE2_ECC_AGGR_CORE_0_RamIdTable</a> [SDL_PCIE2_ECC_AGGR_CORE_0_NUM_RAMS]</td></tr>
<tr class="separator:ace2d3090432b9d12f4fd0ecb1619eaa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22156154fe2a300bfbd434beaaa48293"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a22156154fe2a300bfbd434beaaa48293">SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_RamIdTable</a> [SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a22156154fe2a300bfbd434beaaa48293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fff4a0723f18c6162ad6f0c13e37772"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7fff4a0723f18c6162ad6f0c13e37772">SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_RamIdTable</a> [SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_NUM_RAMS]</td></tr>
<tr class="separator:a7fff4a0723f18c6162ad6f0c13e37772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a5eaeca316084b056fd952e9ab7ff5"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a56a5eaeca316084b056fd952e9ab7ff5">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RamIdTable</a> [SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_NUM_RAMS]</td></tr>
<tr class="separator:a56a5eaeca316084b056fd952e9ab7ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e28b7bb9c72b34bb770b0e99e9d22f0"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6e28b7bb9c72b34bb770b0e99e9d22f0">SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_RamIdTable</a> [SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_NUM_RAMS]</td></tr>
<tr class="separator:a6e28b7bb9c72b34bb770b0e99e9d22f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1599bac3cd191acdaf6722a7943c1aa7"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1599bac3cd191acdaf6722a7943c1aa7">SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_RamIdTable</a> [SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_NUM_RAMS]</td></tr>
<tr class="separator:a1599bac3cd191acdaf6722a7943c1aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6be678bcb5640d65ad91c0f208e3b86"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac6be678bcb5640d65ad91c0f208e3b86">SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ac6be678bcb5640d65ad91c0f208e3b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592fa997410c86724de7d2bd0089098b"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a592fa997410c86724de7d2bd0089098b">SDL_PCIE2_ECC_AGGR_CORE_AXI_0_RamIdTable</a> [SDL_PCIE2_ECC_AGGR_CORE_AXI_0_NUM_RAMS]</td></tr>
<tr class="separator:a592fa997410c86724de7d2bd0089098b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc92ff51ce3a2fd2e589adc953688996"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acc92ff51ce3a2fd2e589adc953688996">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_RamIdTable</a> [SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_NUM_RAMS]</td></tr>
<tr class="separator:acc92ff51ce3a2fd2e589adc953688996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f37fdae7f43dd81045af4cd582ce791"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2f37fdae7f43dd81045af4cd582ce791">SDL_MCU_R5FSS0_CORE0_ECC_AGGR_RamIdTable</a> [SDL_MCU_R5FSS0_CORE0_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a2f37fdae7f43dd81045af4cd582ce791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac2b907be175ca2d44e2425963da7a3"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2ac2b907be175ca2d44e2425963da7a3">SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_RamIdTable</a> [SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_NUM_RAMS]</td></tr>
<tr class="separator:a2ac2b907be175ca2d44e2425963da7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a752793dd2288bf4074de73838bc0e862"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a752793dd2288bf4074de73838bc0e862">SDL_MCU_I3C0_I3C_S_ECC_AGGR_RamIdTable</a> [SDL_MCU_I3C0_I3C_S_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a752793dd2288bf4074de73838bc0e862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ea5d649e34b8c59297f8de25b4e3243"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3ea5d649e34b8c59297f8de25b4e3243">SDL_NAVSS0_UDMASS_ECC_AGGR0_RamIdTable</a> [SDL_NAVSS0_UDMASS_ECC_AGGR0_NUM_RAMS]</td></tr>
<tr class="separator:a3ea5d649e34b8c59297f8de25b4e3243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45b71823b8515b0061ac8ece2ea1d42"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af45b71823b8515b0061ac8ece2ea1d42">SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_RamIdTable</a> [SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:af45b71823b8515b0061ac8ece2ea1d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6687c8fb0ef6a65a4b8bfdba8e452e3b"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6687c8fb0ef6a65a4b8bfdba8e452e3b">SDL_R5FSS1_CORE1_ECC_AGGR_RamIdTable</a> [SDL_R5FSS1_CORE1_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a6687c8fb0ef6a65a4b8bfdba8e452e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93269eaa7fe2d69299e1b84bef59d019"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a93269eaa7fe2d69299e1b84bef59d019">SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_RamIdTable</a> [SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a93269eaa7fe2d69299e1b84bef59d019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad20175168ad3b4f705d67176a9fa33e4"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad20175168ad3b4f705d67176a9fa33e4">SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_RamIdTable</a> [SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ad20175168ad3b4f705d67176a9fa33e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac96fe060474d4ce3b3bc91bafe2abfc3"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac96fe060474d4ce3b3bc91bafe2abfc3">SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ac96fe060474d4ce3b3bc91bafe2abfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8f7d089152feef2095471cd541e133"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aac8f7d089152feef2095471cd541e133">SDL_NAVSS0_MODSS_ECC_AGGR0_RamIdTable</a> [SDL_NAVSS0_MODSS_ECC_AGGR0_NUM_RAMS]</td></tr>
<tr class="separator:aac8f7d089152feef2095471cd541e133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecfd3b632d84dcc067e75007f737575d"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aecfd3b632d84dcc067e75007f737575d">SDL_R5FSS0_CORE0_ECC_AGGR_RamIdTable</a> [SDL_R5FSS0_CORE0_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:aecfd3b632d84dcc067e75007f737575d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a309ffc768a0e0822bd732b02d4dde2b0"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a309ffc768a0e0822bd732b02d4dde2b0">SDL_PCIE0_ECC_AGGR_CORE_0_RamIdTable</a> [SDL_PCIE0_ECC_AGGR_CORE_0_NUM_RAMS]</td></tr>
<tr class="separator:a309ffc768a0e0822bd732b02d4dde2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0f85e50aee72cbc09bfe37846d83d2c"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab0f85e50aee72cbc09bfe37846d83d2c">SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_RamIdTable</a> [SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ab0f85e50aee72cbc09bfe37846d83d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ea5ad2f3f5e6dbdb22a6dd30b319e04"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1ea5ad2f3f5e6dbdb22a6dd30b319e04">SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_RamIdTable</a> [SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_NUM_RAMS]</td></tr>
<tr class="separator:a1ea5ad2f3f5e6dbdb22a6dd30b319e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad77136c8c7988885ff7aedf398d3a52"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aad77136c8c7988885ff7aedf398d3a52">SDL_PCIE0_ECC_AGGR_CORE_AXI_0_RamIdTable</a> [SDL_PCIE0_ECC_AGGR_CORE_AXI_0_NUM_RAMS]</td></tr>
<tr class="separator:aad77136c8c7988885ff7aedf398d3a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9b998da8d6c0e9cb99bba968e148ec2"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab9b998da8d6c0e9cb99bba968e148ec2">SDL_I3C0_I3C_S_ECC_AGGR_RamIdTable</a> [SDL_I3C0_I3C_S_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ab9b998da8d6c0e9cb99bba968e148ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9edf6373fd8dffd2380ca5ac8150d014"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9edf6373fd8dffd2380ca5ac8150d014">SDL_VPAC0_ECC_AGGR_RamIdTable</a> [SDL_VPAC0_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a9edf6373fd8dffd2380ca5ac8150d014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53495a26fd54df21a270d3c18c6c1037"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a53495a26fd54df21a270d3c18c6c1037">SDL_NAVSS0_VIRTSS_ECC_AGGR0_RamIdTable</a> [SDL_NAVSS0_VIRTSS_ECC_AGGR0_NUM_RAMS]</td></tr>
<tr class="separator:a53495a26fd54df21a270d3c18c6c1037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a651dcb72b96f904ad42c13384d9255b8"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a651dcb72b96f904ad42c13384d9255b8">SDL_MCU_I3C0_I3C_P_ECC_AGGR_RamIdTable</a> [SDL_MCU_I3C0_I3C_P_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a651dcb72b96f904ad42c13384d9255b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ea1048d5b12a9574930d167e219e476"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1ea1048d5b12a9574930d167e219e476">SDL_PCIE1_ECC_AGGR_CORE_0_RamIdTable</a> [SDL_PCIE1_ECC_AGGR_CORE_0_NUM_RAMS]</td></tr>
<tr class="separator:a1ea1048d5b12a9574930d167e219e476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f67031fb705efe85d606c17282677d"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa2f67031fb705efe85d606c17282677d">SDL_R5FSS1_CORE0_ECC_AGGR_RamIdTable</a> [SDL_R5FSS1_CORE0_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:aa2f67031fb705efe85d606c17282677d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e8d01f2c538a249ccc8961ec78be63c"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2e8d01f2c538a249ccc8961ec78be63c">SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_RamIdTable</a> [SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a2e8d01f2c538a249ccc8961ec78be63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdc734955cb68d471344b9238c29026f"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acdc734955cb68d471344b9238c29026f">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RamIdTable</a> [SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_NUM_RAMS]</td></tr>
<tr class="separator:acdc734955cb68d471344b9238c29026f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64472bb3c7ba2c258e862a60e9ad43ac"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a64472bb3c7ba2c258e862a60e9ad43ac">SDL_NAVSS0_NBSS_ECC_AGGR0_RamIdTable</a> [SDL_NAVSS0_NBSS_ECC_AGGR0_NUM_RAMS]</td></tr>
<tr class="separator:a64472bb3c7ba2c258e862a60e9ad43ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5468f76747b32fa5548f3cd2aa9ac644"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5468f76747b32fa5548f3cd2aa9ac644">SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a5468f76747b32fa5548f3cd2aa9ac644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab646ebe89ebf5a268aedfdca18675fce"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab646ebe89ebf5a268aedfdca18675fce">SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_RamIdTable</a> [SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_NUM_RAMS]</td></tr>
<tr class="separator:ab646ebe89ebf5a268aedfdca18675fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af83eadf05fb222e229565d96de228dee"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af83eadf05fb222e229565d96de228dee">SDL_IDOM1_ECC_AGGR0_RamIdTable</a> [SDL_IDOM1_ECC_AGGR0_NUM_RAMS]</td></tr>
<tr class="separator:af83eadf05fb222e229565d96de228dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a804ca40c6116b1bc1e9aee5d31ee9609"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a804ca40c6116b1bc1e9aee5d31ee9609">SDL_IDOM1_ECC_AGGR1_RamIdTable</a> [SDL_IDOM1_ECC_AGGR1_NUM_RAMS]</td></tr>
<tr class="separator:a804ca40c6116b1bc1e9aee5d31ee9609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27703656077f0de2771b1098de0e3f51"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a27703656077f0de2771b1098de0e3f51">SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_RamIdTable</a> [SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a27703656077f0de2771b1098de0e3f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe57962b96f2dffcdb6987297474ac6"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2fe57962b96f2dffcdb6987297474ac6">SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a2fe57962b96f2dffcdb6987297474ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a614938cdf4c07b1da93a48dba27463a6"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a614938cdf4c07b1da93a48dba27463a6">SDL_PCIE1_ECC_AGGR_CORE_AXI_0_RamIdTable</a> [SDL_PCIE1_ECC_AGGR_CORE_AXI_0_NUM_RAMS]</td></tr>
<tr class="separator:a614938cdf4c07b1da93a48dba27463a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b959b6328a9a181da8d308efacb8197"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3b959b6328a9a181da8d308efacb8197">SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RamIdTable</a> [SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a3b959b6328a9a181da8d308efacb8197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15af654cb220783095ee620ce37c167a"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a15af654cb220783095ee620ce37c167a">SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a15af654cb220783095ee620ce37c167a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3acbc7295f671498fc9d6961f8a533c"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad3acbc7295f671498fc9d6961f8a533c">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ad3acbc7295f671498fc9d6961f8a533c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3778b68944fdd723ef8b4fa22e998b93"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3778b68944fdd723ef8b4fa22e998b93">SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_RamIdTable</a> [SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a3778b68944fdd723ef8b4fa22e998b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c0964182169c9c8398e968f7bdc034"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a55c0964182169c9c8398e968f7bdc034">SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_RamIdTable</a> [SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a55c0964182169c9c8398e968f7bdc034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4976f8d74075c9e65c7deec6f448b1c3"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4976f8d74075c9e65c7deec6f448b1c3">SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_RamIdTable</a> [SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a4976f8d74075c9e65c7deec6f448b1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22abc70713fe3db8151257045a75fe3"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab22abc70713fe3db8151257045a75fe3">SDL_MCU_I3C1_I3C_S_ECC_AGGR_RamIdTable</a> [SDL_MCU_I3C1_I3C_S_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ab22abc70713fe3db8151257045a75fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf38405373b8307861a8243f4f6d569"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1bf38405373b8307861a8243f4f6d569">SDL_MCU_I3C1_I3C_P_ECC_AGGR_RamIdTable</a> [SDL_MCU_I3C1_I3C_P_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a1bf38405373b8307861a8243f4f6d569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26eb94d4cd29d73422dd717079dcd473"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a26eb94d4cd29d73422dd717079dcd473">SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_RamIdTable</a> [SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_NUM_RAMS]</td></tr>
<tr class="separator:a26eb94d4cd29d73422dd717079dcd473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26f5eb2c876cb7aabb2a99b59fc1ae92"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a26f5eb2c876cb7aabb2a99b59fc1ae92">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_RamIdTable</a> [SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a26f5eb2c876cb7aabb2a99b59fc1ae92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57b48567491ab3fbcc7f0a8cb84913c7"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a57b48567491ab3fbcc7f0a8cb84913c7">SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_RamIdTable</a> [SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a57b48567491ab3fbcc7f0a8cb84913c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f7d7eacc37636a66c10242e2deac4d0"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1f7d7eacc37636a66c10242e2deac4d0">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_RamIdTable</a> [SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NUM_RAMS]</td></tr>
<tr class="separator:a1f7d7eacc37636a66c10242e2deac4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad527c88f7e42caa10e5796dcc6a784af"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad527c88f7e42caa10e5796dcc6a784af">SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_RamIdTable</a> [SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_NUM_RAMS]</td></tr>
<tr class="separator:ad527c88f7e42caa10e5796dcc6a784af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a671e37d55f44646baf94bf9a851b3818"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a671e37d55f44646baf94bf9a851b3818">SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_RamIdTable</a> [SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_NUM_RAMS]</td></tr>
<tr class="separator:a671e37d55f44646baf94bf9a851b3818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f13a9c241b67f931b2f1486fc21ec2a"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3f13a9c241b67f931b2f1486fc21ec2a">SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a3f13a9c241b67f931b2f1486fc21ec2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a952c08887a9d2dd52bdf3ede8f1238d9"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a952c08887a9d2dd52bdf3ede8f1238d9">SDL_PCIE3_ECC_AGGR_CORE_0_RamIdTable</a> [SDL_PCIE3_ECC_AGGR_CORE_0_NUM_RAMS]</td></tr>
<tr class="separator:a952c08887a9d2dd52bdf3ede8f1238d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9b15bcc3d459eb5042b9d16e6cf3bc"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aba9b15bcc3d459eb5042b9d16e6cf3bc">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_RamIdTable</a> [SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NUM_RAMS]</td></tr>
<tr class="separator:aba9b15bcc3d459eb5042b9d16e6cf3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0087ae0f1b06495990d5fcd38e5557fe"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0087ae0f1b06495990d5fcd38e5557fe">SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_RamIdTable</a> [SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a0087ae0f1b06495990d5fcd38e5557fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adac846b7b8a0f8063506b48f8de4dc35"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#adac846b7b8a0f8063506b48f8de4dc35">SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:adac846b7b8a0f8063506b48f8de4dc35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aa4ab8bf2da864d6ee7c48d71a2212b"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6aa4ab8bf2da864d6ee7c48d71a2212b">SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a6aa4ab8bf2da864d6ee7c48d71a2212b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0edf72b39effa05051022a780611327"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad0edf72b39effa05051022a780611327">SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ad0edf72b39effa05051022a780611327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe895a4e383c36f222357f481d5bfef6"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afe895a4e383c36f222357f481d5bfef6">SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_RamIdTable</a> [SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_NUM_RAMS]</td></tr>
<tr class="separator:afe895a4e383c36f222357f481d5bfef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acadec93580d667861148c726dec43de5"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acadec93580d667861148c726dec43de5">SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_RamIdTable</a> [SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:acadec93580d667861148c726dec43de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f7561b1a6013da1ae6be54e7031f01"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac5f7561b1a6013da1ae6be54e7031f01">SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_RamIdTable</a> [SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ac5f7561b1a6013da1ae6be54e7031f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cefe15fcfffa12d95bea286b7be4296"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7cefe15fcfffa12d95bea286b7be4296">SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a7cefe15fcfffa12d95bea286b7be4296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab4ff5dc36d5418f0c1da705ba4f8df"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1ab4ff5dc36d5418f0c1da705ba4f8df">SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a1ab4ff5dc36d5418f0c1da705ba4f8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ae57624cefac36b941c515ab97dbfe6"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1ae57624cefac36b941c515ab97dbfe6">SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_RamIdTable</a> [SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a1ae57624cefac36b941c515ab97dbfe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa800f1d1ad6000585ea82725ddad7de0"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa800f1d1ad6000585ea82725ddad7de0">SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:aa800f1d1ad6000585ea82725ddad7de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6edc6611c0aa4804d10780f3d8b32be"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af6edc6611c0aa4804d10780f3d8b32be">SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_RamIdTable</a> [SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_NUM_RAMS]</td></tr>
<tr class="separator:af6edc6611c0aa4804d10780f3d8b32be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19b098ccd0e1527caa87d6b85fd56678"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a19b098ccd0e1527caa87d6b85fd56678">SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_RamIdTable</a> [SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a19b098ccd0e1527caa87d6b85fd56678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4028b681c5032e6b0a57751613ba543"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac4028b681c5032e6b0a57751613ba543">SDL_PCIE3_ECC_AGGR_CORE_AXI_0_RamIdTable</a> [SDL_PCIE3_ECC_AGGR_CORE_AXI_0_NUM_RAMS]</td></tr>
<tr class="separator:ac4028b681c5032e6b0a57751613ba543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d985099f97d1bd2c6a1950cc410d8b7"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3d985099f97d1bd2c6a1950cc410d8b7">SDL_I3C0_I3C_P_ECC_AGGR_RamIdTable</a> [SDL_I3C0_I3C_P_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a3d985099f97d1bd2c6a1950cc410d8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdec2ffce2e824695daa9856c9c2f40a"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acdec2ffce2e824695daa9856c9c2f40a">SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_RamIdTable</a> [SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:acdec2ffce2e824695daa9856c9c2f40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af898d77ab58bc8816f5a7cc3555e72bf"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af898d77ab58bc8816f5a7cc3555e72bf">SDL_CBASS_ECC_AGGR0_RamIdTable</a> [SDL_CBASS_ECC_AGGR0_NUM_RAMS]</td></tr>
<tr class="separator:af898d77ab58bc8816f5a7cc3555e72bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16f7724d5d34f45dea6da017f7857c86"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a16f7724d5d34f45dea6da017f7857c86">SDL_MAIN_RC_ECC_AGGR0_RamIdTable</a> [SDL_MAIN_RC_ECC_AGGR0_NUM_RAMS]</td></tr>
<tr class="separator:a16f7724d5d34f45dea6da017f7857c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad352514f2718b2aa9071b87f578705f7"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad352514f2718b2aa9071b87f578705f7">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_RamIdTable</a> [SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_NUM_RAMS]</td></tr>
<tr class="separator:ad352514f2718b2aa9071b87f578705f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae59648aacbbed23b580ed46292311a29"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae59648aacbbed23b580ed46292311a29">SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_RamIdTable</a> [SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ae59648aacbbed23b580ed46292311a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba4e46072b7e1f708d2ab5cac7f3252e"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aba4e46072b7e1f708d2ab5cac7f3252e">SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_RamIdTable</a> [SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:aba4e46072b7e1f708d2ab5cac7f3252e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27754614d57cf881879d6b1bcffb0d03"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a27754614d57cf881879d6b1bcffb0d03">SDL_DMPAC0_ECC_AGGR_RamIdTable</a> [SDL_DMPAC0_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a27754614d57cf881879d6b1bcffb0d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e5d5af9d03bc4188f069c6094c3d9cc"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2e5d5af9d03bc4188f069c6094c3d9cc">SDL_MAIN_HC_ECC_AGGR0_RamIdTable</a> [SDL_MAIN_HC_ECC_AGGR0_NUM_RAMS]</td></tr>
<tr class="separator:a2e5d5af9d03bc4188f069c6094c3d9cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48949d5c6c51b88b5b7e0b14a625dc2e"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a48949d5c6c51b88b5b7e0b14a625dc2e">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_RamIdTable</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_NUM_RAMS]</td></tr>
<tr class="separator:a48949d5c6c51b88b5b7e0b14a625dc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a496748118170b582f2fc8429c39a207e"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a496748118170b582f2fc8429c39a207e">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_RamIdTable</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_NUM_RAMS]</td></tr>
<tr class="separator:a496748118170b582f2fc8429c39a207e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97860ee4af6f4dc185aa46b67b76a453"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a97860ee4af6f4dc185aa46b67b76a453">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RamIdTable</a> [SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_NUM_RAMS]</td></tr>
<tr class="separator:a97860ee4af6f4dc185aa46b67b76a453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae818685c67dc23ef4984652b084525f1"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae818685c67dc23ef4984652b084525f1">SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ae818685c67dc23ef4984652b084525f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ee6ca0bd35b378cef6e49bae34d42b5"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6ee6ca0bd35b378cef6e49bae34d42b5">SDL_VPAC0_LDC_ECC_AGGR_RamIdTable</a> [SDL_VPAC0_LDC_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a6ee6ca0bd35b378cef6e49bae34d42b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a532e283de03c34a55135164e060af9a6"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a532e283de03c34a55135164e060af9a6">SDL_R5FSS0_CORE1_ECC_AGGR_RamIdTable</a> [SDL_R5FSS0_CORE1_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a532e283de03c34a55135164e060af9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82dcdd51c4ff021709308d5bbd69c48f"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a82dcdd51c4ff021709308d5bbd69c48f">SDL_NAVSS_VIRTSS_ECC_AGGR0_RamIdTable</a> [SDL_NAVSS_VIRTSS_ECC_AGGR0_NUM_RAMS]</td></tr>
<tr class="separator:a82dcdd51c4ff021709308d5bbd69c48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bffd056b5282f532bffa1a19ddf65a2"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6bffd056b5282f532bffa1a19ddf65a2">SDL_MCU_R5FSS0_CORE1_ECC_AGGR_RamIdTable</a> [SDL_MCU_R5FSS0_CORE1_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a6bffd056b5282f532bffa1a19ddf65a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7fb4950a047ed7b843ea11821d1250"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4b7fb4950a047ed7b843ea11821d1250">SDL_MCU_CBASS_ECC_AGGR0_RamIdTable</a> [SDL_MCU_CBASS_ECC_AGGR0_NUM_RAMS]</td></tr>
<tr class="separator:a4b7fb4950a047ed7b843ea11821d1250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac499ba6a72d00a6d8e28f5c458a724f9"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac499ba6a72d00a6d8e28f5c458a724f9">SDL_VPAC0_VISS_ECC_AGGR_RamIdTable</a> [SDL_VPAC0_VISS_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ac499ba6a72d00a6d8e28f5c458a724f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f2eac06693ecc41310198b33c482edc"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2f2eac06693ecc41310198b33c482edc">SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a2f2eac06693ecc41310198b33c482edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafab6c5c2aa1e1b2bec8533d4af33b4d"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aafab6c5c2aa1e1b2bec8533d4af33b4d">SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RamIdTable</a> [SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:aafab6c5c2aa1e1b2bec8533d4af33b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17b07649735b8466ded06df93f8a11b9"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a17b07649735b8466ded06df93f8a11b9">SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a17b07649735b8466ded06df93f8a11b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a654b575a56fa2bcfff194b8354658ed8"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a654b575a56fa2bcfff194b8354658ed8">SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a654b575a56fa2bcfff194b8354658ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae33e18b87f11e2ad1154fb032159a351"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae33e18b87f11e2ad1154fb032159a351">SDL_MCU_FSS0_0_RamIdTable</a> [SDL_MCU_FSS0_0_NUM_RAMS]</td></tr>
<tr class="separator:ae33e18b87f11e2ad1154fb032159a351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c96343ab738284fd733443e373499d1"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7c96343ab738284fd733443e373499d1">SDL_MCU_FSS0_1_RamIdTable</a> [SDL_MCU_FSS0_1_NUM_RAMS]</td></tr>
<tr class="separator:a7c96343ab738284fd733443e373499d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7455f42f9f8d88fd073f32ef3e112952"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7455f42f9f8d88fd073f32ef3e112952">SDL_MCU_FSS0_2_RamIdTable</a> [SDL_MCU_FSS0_2_NUM_RAMS]</td></tr>
<tr class="separator:a7455f42f9f8d88fd073f32ef3e112952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2036d83f3d1f19c6e54d3f60794a24a4"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2036d83f3d1f19c6e54d3f60794a24a4">SDL_MCU_CPSW0_0_RamIdTable</a> [SDL_MCU_CPSW0_0_NUM_RAMS+17]</td></tr>
<tr class="separator:a2036d83f3d1f19c6e54d3f60794a24a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5210be135ab81df78f1eb4cad28fe4a4"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5210be135ab81df78f1eb4cad28fe4a4">SDL_WKUP_DMSC0_0_RamIdTable</a> [SDL_WKUP_DMSC0_0_NUM_RAMS]</td></tr>
<tr class="separator:a5210be135ab81df78f1eb4cad28fe4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd83d40f0cde5bc74ed86851d1f78216"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acd83d40f0cde5bc74ed86851d1f78216">SDL_COMPUTE_CLUSTER0_10_RamIdTable</a> [SDL_COMPUTE_CLUSTER0_10_NUM_RAMS]</td></tr>
<tr class="separator:acd83d40f0cde5bc74ed86851d1f78216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae18d310d2f47c1bce1a527a8867b8be3"><td class="memItemLeft" align="right" valign="top">static const SDL_RAMIdEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae18d310d2f47c1bce1a527a8867b8be3">SDL_CPSW0_0_RamIdTable</a> [SDL_CPSW0_0_NUM_RAMS]</td></tr>
<tr class="separator:ae18d310d2f47c1bce1a527a8867b8be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7759a69c73e4b319ebf56316ed5c4ea"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a> *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae7759a69c73e4b319ebf56316ed5c4ea">SDL_ECC_aggrBaseAddressTable</a> [<a class="el" href="sdl__ecc__soc_8h.html#a2333203d749c12c0f4fe7699f3ad921a">SDL_ECC_AGGREGATOR_MAX_LOW_ENTRIES</a>]</td></tr>
<tr class="memdesc:ae7759a69c73e4b319ebf56316ed5c4ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">This structure holds the base addresses for each memory subtype in MCU domain   <a href="#ae7759a69c73e4b319ebf56316ed5c4ea">More...</a><br /></td></tr>
<tr class="separator:ae7759a69c73e4b319ebf56316ed5c4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a158323b7d72d7165e0f26020a13748"><td class="memItemLeft" align="right" valign="top">static uint64_t const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9a158323b7d72d7165e0f26020a13748">SDL_ECC_aggrHighBaseAddressTable</a> [<a class="el" href="sdl__ecc__soc_8h.html#ab0831451d8d12397ca26fb29c0de4b74">SDL_ECC_AGGREGATOR_MAX_HIGH_ENTRIES</a>]</td></tr>
<tr class="separator:a9a158323b7d72d7165e0f26020a13748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad9feeeae6e6a052c8bd3323a6911c29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aad9feeeae6e6a052c8bd3323a6911c29">SDL_ECC_aggrHighBaseAddressTableTrans</a> [<a class="el" href="sdl__ecc__soc_8h.html#ab0831451d8d12397ca26fb29c0de4b74">SDL_ECC_AGGREGATOR_MAX_HIGH_ENTRIES</a>]</td></tr>
<tr class="separator:aad9feeeae6e6a052c8bd3323a6911c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50fae1e03f03a64513c52ca6572f372a"><td class="memItemLeft" align="right" valign="top">static const SDL_EccAggrEntry_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a50fae1e03f03a64513c52ca6572f372a">SDL_ECC_aggrTable</a> [SDL_ECC_MEMTYPE_MAX]</td></tr>
<tr class="separator:a50fae1e03f03a64513c52ca6572f372a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aa584c9edc9eb46d9661e89d89b20b127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa584c9edc9eb46d9661e89d89b20b127">&#9670;&nbsp;</a></span>SDL_ECC_WIDTH_UNDEFINED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ECC_WIDTH_UNDEFINED&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc9dee4975526efc2b6c0060220b91d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9dee4975526efc2b6c0060220b91d4">&#9670;&nbsp;</a></span>SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba09ce52773da5bd628675d03295126a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba09ce52773da5bd628675d03295126a">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MAIN_AC_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a693f42366db833b4eeeddb6a9857b96e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a693f42366db833b4eeeddb6a9857b96e">&#9670;&nbsp;</a></span>SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cbdb699f46b935fe396fd64e8c4200d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cbdb699f46b935fe396fd64e8c4200d">&#9670;&nbsp;</a></span>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1673341820e294237218fd1d1b2c3885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1673341820e294237218fd1d1b2c3885">&#9670;&nbsp;</a></span>SDL_PCIE2_ECC_AGGR_CORE_0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PCIE2_ECC_AGGR_CORE_0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60890e5668be3893558cecc7fd6da7bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60890e5668be3893558cecc7fd6da7bd">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a274804ffeef030c23f7561a74fcddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a274804ffeef030c23f7561a74fcddb">&#9670;&nbsp;</a></span>SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeaa6dad107f8ee3784945bd7be3aa33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaa6dad107f8ee3784945bd7be3aa33d">&#9670;&nbsp;</a></span>SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1c6cb3330587e78998e2a2214d95dc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1c6cb3330587e78998e2a2214d95dc5">&#9670;&nbsp;</a></span>SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1be7b0e29711343222335f40d3c53f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1be7b0e29711343222335f40d3c53f5a">&#9670;&nbsp;</a></span>SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22959efb7d33898647f488f8d987b58c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22959efb7d33898647f488f8d987b58c">&#9670;&nbsp;</a></span>SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f17dcb54fe8aa7afbb9c02c5f2c7f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f17dcb54fe8aa7afbb9c02c5f2c7f9e">&#9670;&nbsp;</a></span>SDL_PCIE2_ECC_AGGR_CORE_AXI_0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PCIE2_ECC_AGGR_CORE_AXI_0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cdeedf82c085fcefa981bc7651ff199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cdeedf82c085fcefa981bc7651ff199">&#9670;&nbsp;</a></span>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3821f7529020e647bf34ba104474725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3821f7529020e647bf34ba104474725">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_R5FSS0_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33c3e806a5e1f3067df85839dc74dffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33c3e806a5e1f3067df85839dc74dffb">&#9670;&nbsp;</a></span>SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afaf8777f228479ebddfe6cf05af43471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaf8777f228479ebddfe6cf05af43471">&#9670;&nbsp;</a></span>SDL_MCU_I3C0_I3C_S_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_I3C0_I3C_S_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e40eff7a8ff3172f30e08a025b40831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e40eff7a8ff3172f30e08a025b40831">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_NAVSS0_UDMASS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(68U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb86c2791c9e71301d96fca677d6a6ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb86c2791c9e71301d96fca677d6a6ca">&#9670;&nbsp;</a></span>SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07a322f31fa2994913c5f7013b8691f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07a322f31fa2994913c5f7013b8691f2">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS1_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca2c6a844d825c3a4f134176b69939b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca2c6a844d825c3a4f134176b69939b2">&#9670;&nbsp;</a></span>SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cb8bdfc811c305a29c6b79904b819e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cb8bdfc811c305a29c6b79904b819e0">&#9670;&nbsp;</a></span>SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab74ea2803a1cf18358e617b47fb5a131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab74ea2803a1cf18358e617b47fb5a131">&#9670;&nbsp;</a></span>SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9af7488a736689fd2847732abcc43aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9af7488a736689fd2847732abcc43aa">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_NAVSS0_MODSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(26U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacea6a24b0358fb33748517075c246a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacea6a24b0358fb33748517075c246a6">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS0_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf13a01a465e25aac92c038b2859de48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf13a01a465e25aac92c038b2859de48">&#9670;&nbsp;</a></span>SDL_PCIE0_ECC_AGGR_CORE_0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PCIE0_ECC_AGGR_CORE_0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a833afa302f1183a8c70f5efe45afac43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a833afa302f1183a8c70f5efe45afac43">&#9670;&nbsp;</a></span>SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6be853ba5fc91afa325b40698c3cc50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6be853ba5fc91afa325b40698c3cc50">&#9670;&nbsp;</a></span>SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a718f1e5091bd599da629f2e51f044bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a718f1e5091bd599da629f2e51f044bbb">&#9670;&nbsp;</a></span>SDL_PCIE0_ECC_AGGR_CORE_AXI_0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PCIE0_ECC_AGGR_CORE_AXI_0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6e7807f9c66e007dcac7dc0d891e228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6e7807f9c66e007dcac7dc0d891e228">&#9670;&nbsp;</a></span>SDL_I3C0_I3C_S_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_I3C0_I3C_S_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2f75826d09610b86bdfcee7af6b03d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2f75826d09610b86bdfcee7af6b03d0">&#9670;&nbsp;</a></span>SDL_VPAC0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_VPAC0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97c3ebbc63a81d9abb961ee24ac78013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97c3ebbc63a81d9abb961ee24ac78013">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_NAVSS0_VIRTSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(34U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46bf730456837c1f91195bec0e24b0a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46bf730456837c1f91195bec0e24b0a2">&#9670;&nbsp;</a></span>SDL_MCU_I3C0_I3C_P_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_I3C0_I3C_P_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afda9deec522cc7786730de0d36b76e7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda9deec522cc7786730de0d36b76e7c">&#9670;&nbsp;</a></span>SDL_PCIE1_ECC_AGGR_CORE_0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PCIE1_ECC_AGGR_CORE_0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ecbc44d66a978f8d6169d73bc2e365d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ecbc44d66a978f8d6169d73bc2e365d">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS1_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0df6f0b5735a57097dc04d56ef96afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0df6f0b5735a57097dc04d56ef96afc">&#9670;&nbsp;</a></span>SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a014089d32986518238a85af084e3c3b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a014089d32986518238a85af084e3c3b1">&#9670;&nbsp;</a></span>SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53ce4f3bb95b2d018c98c22abb8e6856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53ce4f3bb95b2d018c98c22abb8e6856">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_NAVSS0_NBSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4c30da4b8b510dbb2191d178143143b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4c30da4b8b510dbb2191d178143143b">&#9670;&nbsp;</a></span>SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15cca479c8b89b182df5b52509bbc50a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15cca479c8b89b182df5b52509bbc50a">&#9670;&nbsp;</a></span>SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f013580ba7c2c2bba495c75fcca3ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f013580ba7c2c2bba495c75fcca3ec5">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_IDOM1_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af89cb87a1a5ed01fe43302111808cb0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af89cb87a1a5ed01fe43302111808cb0a">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR1_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_IDOM1_ECC_AGGR1_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a360c8a6e2bdc2ff90f2e477276a32dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a360c8a6e2bdc2ff90f2e477276a32dff">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1eb331e26b62b98ba9393aac8edfd402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eb331e26b62b98ba9393aac8edfd402">&#9670;&nbsp;</a></span>SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfc6ec8dae62be9af358a1d7a1b25293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfc6ec8dae62be9af358a1d7a1b25293">&#9670;&nbsp;</a></span>SDL_PCIE1_ECC_AGGR_CORE_AXI_0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PCIE1_ECC_AGGR_CORE_AXI_0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6844d0460ba10039fc17c6e77104d98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6844d0460ba10039fc17c6e77104d98">&#9670;&nbsp;</a></span>SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaaf3c40098df921691c723f50b4814f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaf3c40098df921691c723f50b4814f5">&#9670;&nbsp;</a></span>SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4e7b7ed1cbf0891662a1d008b476d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e7b7ed1cbf0891662a1d008b476d65">&#9670;&nbsp;</a></span>SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbe843445621bc664d720478b343fa4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbe843445621bc664d720478b343fa4b">&#9670;&nbsp;</a></span>SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9c4cffc8db723de906eb7d17593faf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c4cffc8db723de906eb7d17593faf4">&#9670;&nbsp;</a></span>SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af97c8eeca84f120d5551929bf65ccc06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af97c8eeca84f120d5551929bf65ccc06">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57ea774ff2eb2b1ad4a951f5b52c7e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57ea774ff2eb2b1ad4a951f5b52c7e6f">&#9670;&nbsp;</a></span>SDL_MCU_I3C1_I3C_S_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_I3C1_I3C_S_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a866796686b1c11154c99e63c321276de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a866796686b1c11154c99e63c321276de">&#9670;&nbsp;</a></span>SDL_MCU_I3C1_I3C_P_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_I3C1_I3C_P_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfa8178904a77bdf7d88ee9c7af07cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfa8178904a77bdf7d88ee9c7af07cc2">&#9670;&nbsp;</a></span>SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb60a1583d1653b59c68413f51821547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb60a1583d1653b59c68413f51821547">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3b28d229f4e8fa03356206a37bf4789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3b28d229f4e8fa03356206a37bf4789">&#9670;&nbsp;</a></span>SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbe54ea1c47a0d3b8d3814ba887f8e00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbe54ea1c47a0d3b8d3814ba887f8e00">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fbd841d70410d54ce81e34d771264ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fbd841d70410d54ce81e34d771264ba">&#9670;&nbsp;</a></span>SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0b3804b3a96f453845d3d415f6e8a90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0b3804b3a96f453845d3d415f6e8a90">&#9670;&nbsp;</a></span>SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa3e7f7efb07c3a8ec165b40b741f506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa3e7f7efb07c3a8ec165b40b741f506">&#9670;&nbsp;</a></span>SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c1f92be753c6b5d05b40aad63996d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c1f92be753c6b5d05b40aad63996d1b">&#9670;&nbsp;</a></span>SDL_PCIE3_ECC_AGGR_CORE_0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PCIE3_ECC_AGGR_CORE_0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c601b8e8fec3f579907e678b173718e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c601b8e8fec3f579907e678b173718e">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(59U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae777cccde18823694e6419277d48efdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae777cccde18823694e6419277d48efdf">&#9670;&nbsp;</a></span>SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4edc85231a4a6fc663dbf422f8d81974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4edc85231a4a6fc663dbf422f8d81974">&#9670;&nbsp;</a></span>SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a970205c963850cdab1beb1c4a3c517d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a970205c963850cdab1beb1c4a3c517d3">&#9670;&nbsp;</a></span>SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66722fea9680b6c634af6874070ffae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66722fea9680b6c634af6874070ffae5">&#9670;&nbsp;</a></span>SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1aaa03adad55c177822534f2fc127a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aaa03adad55c177822534f2fc127a67">&#9670;&nbsp;</a></span>SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f180cbfc36ddba9878558a402f87c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f180cbfc36ddba9878558a402f87c94">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26039c9af190030456fec51b9c7d364e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26039c9af190030456fec51b9c7d364e">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adae134395b36afc099276f1e52b41d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adae134395b36afc099276f1e52b41d15">&#9670;&nbsp;</a></span>SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e0e28c5b957123d3d0ca36bfc0a5550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e0e28c5b957123d3d0ca36bfc0a5550">&#9670;&nbsp;</a></span>SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c932da93a88b06e09d4daec8984a56c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c932da93a88b06e09d4daec8984a56c">&#9670;&nbsp;</a></span>SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a113dd24dc0e6817f0de9c58bf6518571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a113dd24dc0e6817f0de9c58bf6518571">&#9670;&nbsp;</a></span>SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5fac2372c058a2c0055a42c8ca864f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5fac2372c058a2c0055a42c8ca864f2">&#9670;&nbsp;</a></span>SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae56b0d66ff0720473b3a35ff6156dff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae56b0d66ff0720473b3a35ff6156dff4">&#9670;&nbsp;</a></span>SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae010955f8b54b21e10f19ae13d9b9956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae010955f8b54b21e10f19ae13d9b9956">&#9670;&nbsp;</a></span>SDL_PCIE3_ECC_AGGR_CORE_AXI_0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PCIE3_ECC_AGGR_CORE_AXI_0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a01755ef35bc6056ce3961149d74580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a01755ef35bc6056ce3961149d74580">&#9670;&nbsp;</a></span>SDL_I3C0_I3C_P_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_I3C0_I3C_P_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a455476ef1e2e0cb00af1078205cf80d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a455476ef1e2e0cb00af1078205cf80d3">&#9670;&nbsp;</a></span>SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94cb9c51b73da141f8fa2a772fb454d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94cb9c51b73da141f8fa2a772fb454d3">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_CBASS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14bc34e30c593d01d31bfb4b746e1030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14bc34e30c593d01d31bfb4b746e1030">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MAIN_RC_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b8a7e5046a5b73d36c6b40d1f56ad53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b8a7e5046a5b73d36c6b40d1f56ad53">&#9670;&nbsp;</a></span>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e2efdc9fb60d0f81e71aa57a6659479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e2efdc9fb60d0f81e71aa57a6659479">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58f9a3dfa5b6147cde6b0308d2d32ca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f9a3dfa5b6147cde6b0308d2d32ca7">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b2d7350268b6d29182a5654c0581a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b2d7350268b6d29182a5654c0581a98">&#9670;&nbsp;</a></span>SDL_DMPAC0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_DMPAC0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7dd80821d9b5fcb78c33034541e45848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dd80821d9b5fcb78c33034541e45848">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MAIN_HC_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace9d779514cb0d8101e5d49dfa3c727f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace9d779514cb0d8101e5d49dfa3c727f">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e920195b3611a533d874fdf984f46e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e920195b3611a533d874fdf984f46e2">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a851f9ca9d49ff42d919889c24abd56a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a851f9ca9d49ff42d919889c24abd56a6">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63e808311fc8055f547ec38d373f501c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63e808311fc8055f547ec38d373f501c">&#9670;&nbsp;</a></span>SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14ad4622fc1bcce4cc4034cbc88cf0f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14ad4622fc1bcce4cc4034cbc88cf0f8">&#9670;&nbsp;</a></span>SDL_VPAC0_LDC_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_VPAC0_LDC_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a304eb5c836dd14e7c4e226409de223d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a304eb5c836dd14e7c4e226409de223d2">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS0_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9402988e3c8b3bd22903ef3994ecc803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9402988e3c8b3bd22903ef3994ecc803">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_NAVSS_VIRTSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73151e5c1fb716a20be7ea535671b120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73151e5c1fb716a20be7ea535671b120">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_R5FSS0_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab147b56e6718fce614a0797840539b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab147b56e6718fce614a0797840539b5b">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_CBASS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae234e687e2798657019edd4414330a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae234e687e2798657019edd4414330a96">&#9670;&nbsp;</a></span>SDL_VPAC0_VISS_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_VPAC0_VISS_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(38U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a618ef4126bfdd24b013b858d490b53d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a618ef4126bfdd24b013b858d490b53d7">&#9670;&nbsp;</a></span>SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a015d24afa5e8384395878f5bce678bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a015d24afa5e8384395878f5bce678bc2">&#9670;&nbsp;</a></span>SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a232ec44ab99036bd2514ecffc9e99c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a232ec44ab99036bd2514ecffc9e99c0f">&#9670;&nbsp;</a></span>SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc44fbf07ba220d813544ef17314fc8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc44fbf07ba220d813544ef17314fc8b">&#9670;&nbsp;</a></span>SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb37dc37f71db3e1b5201f089f43649f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb37dc37f71db3e1b5201f089f43649f">&#9670;&nbsp;</a></span>SDL_MCU_CPSW0_0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_CPSW0_0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab45e6f372ce68ad32928ab89bdac263e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab45e6f372ce68ad32928ab89bdac263e">&#9670;&nbsp;</a></span>SDL_MCU_FSS0_0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_FSS0_0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6602b7d1532f3b9520a72018db351cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6602b7d1532f3b9520a72018db351cb7">&#9670;&nbsp;</a></span>SDL_MCU_FSS0_1_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_FSS0_1_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4dae75c1bc06ecd83171c2ed7461ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4dae75c1bc06ecd83171c2ed7461ff0">&#9670;&nbsp;</a></span>SDL_MCU_FSS0_2_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_FSS0_2_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a303fb0447b4c895c14f0a61f69ba11d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a303fb0447b4c895c14f0a61f69ba11d3">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_WKUP_DMSC0_0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a346f9a32541bd00f68e6bd61e1db977d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a346f9a32541bd00f68e6bd61e1db977d">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_10_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_COMPUTE_CLUSTER0_10_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac99df890a46e20f0ff4fa8c0d9067fc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac99df890a46e20f0ff4fa8c0d9067fc1">&#9670;&nbsp;</a></span>SDL_CPSW0_0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_CPSW0_0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38bde9b0e871a908aed7c89424839272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38bde9b0e871a908aed7c89424839272">&#9670;&nbsp;</a></span>SDL_ECC_VIM_RAM_ID_WIDTH_CORRECTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ECC_VIM_RAM_ID_WIDTH_CORRECTION&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCU_R5FSS0_CORE0_ECC_AGGR </h2>

</div>
</div>
<a id="a2333203d749c12c0f4fe7699f3ad921a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2333203d749c12c0f4fe7699f3ad921a">&#9670;&nbsp;</a></span>SDL_ECC_AGGREGATOR_MAX_LOW_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ECC_AGGREGATOR_MAX_LOW_ENTRIES&#160;&#160;&#160;(SDL_NAVSS0_UDMASS_ECC_AGGR0+1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0831451d8d12397ca26fb29c0de4b74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0831451d8d12397ca26fb29c0de4b74">&#9670;&nbsp;</a></span>SDL_ECC_AGGREGATOR_MAX_HIGH_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ECC_AGGREGATOR_MAX_HIGH_ENTRIES</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR - \</div><div class="line">                                           SDL_ECC_MEMTYPE_MAIN_MSMC_AGGR0 + 1u)</div></div><!-- fragment -->
</div>
</div>
<a id="a94b19f3a31e53ae979659592a6b84701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94b19f3a31e53ae979659592a6b84701">&#9670;&nbsp;</a></span>SDL_ECC_AGGREGATOR_MAX_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ECC_AGGREGATOR_MAX_ENTRIES</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="sdl__ecc__soc_8h.html#a2333203d749c12c0f4fe7699f3ad921a">SDL_ECC_AGGREGATOR_MAX_LOW_ENTRIES</a> + \</div><div class="line">                                        SDL_ECC_AGGREGATOR_MAX_HIGH_ENTRIES)</div><div class="ttc" id="sdl__ecc__soc_8h_html_a2333203d749c12c0f4fe7699f3ad921a"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a2333203d749c12c0f4fe7699f3ad921a">SDL_ECC_AGGREGATOR_MAX_LOW_ENTRIES</a></div><div class="ttdeci">#define SDL_ECC_AGGREGATOR_MAX_LOW_ENTRIES</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:183303</div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a7d81c500675aa638bc960694dc45ba44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d81c500675aa638bc960694dc45ba44">&#9670;&nbsp;</a></span>SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#acc9dee4975526efc2b6c0060220b91d4">SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_RAM_ID, 0xB000000u,</div><div class="line">      SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">    { SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_RAM_ID, 0xB002000u,</div><div class="line">      SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">    { SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_RAM_ID, 0xB034000u,</div><div class="line">      SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">    { SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_RAM_ID, 0xB038000u,</div><div class="line">      SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">    { SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_RAM_ID, 0xB010000u,</div><div class="line">      SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">    { SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_RAM_ID, 0xB004000u,</div><div class="line">      SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">    { SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_RAM_ID, 0xB006000u,</div><div class="line">      SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">    { SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_RAM_ID, 0xB00A000u,</div><div class="line">      SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">    { SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_RAM_ID, 0xB00C000u,</div><div class="line">      SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR </h2>

</div>
</div>
<a id="a4388c4cda686e1f51775b3d445e75240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4388c4cda686e1f51775b3d445e75240">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SLV0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SLV0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SLV0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SLV0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a38a55230cdc1f364b138d7af459b79fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38a55230cdc1f364b138d7af459b79fe">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a11e5329380b7451ca9b3223ee07a9091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11e5329380b7451ca9b3223ee07a9091">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM1_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM1_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM1_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM1_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a8175f7441f38e43ed8c481bc579b245a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8175f7441f38e43ed8c481bc579b245a">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR0_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a8ca3b37e3a67af43469db23ff53d8464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca3b37e3a67af43469db23ff53d8464">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR1_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR1_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR1_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR1_M2M_BRIDGE_J7_AC_CBASS_INAVSS512L_MAIN_0_AC_DDR1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a7902e2799c185eeecc6ce65441f5cc36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7902e2799c185eeecc6ce65441f5cc36">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_groupEntries[SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC RAM ID </h2>

</div>
</div>
<a id="a19e95bdc729a73fee2ba3f584d60fa50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e95bdc729a73fee2ba3f584d60fa50">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a755e38e766f992edd6009f7e6704e026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a755e38e766f992edd6009f7e6704e026">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_6_CFG_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a39f6552272a26615aff1643a585b084f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39f6552272a26615aff1643a585b084f">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries[SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC RAM ID </h2>

</div>
</div>
<a id="acb1217b8cc7409712a6a62780e8dc163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb1217b8cc7409712a6a62780e8dc163">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_IJ7_AC_CBASS_MAIN_FW_CBASS_0_J7_AC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_IJ7_AC_CBASS_MAIN_FW_CBASS_0_J7_AC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries[SDL_MAIN_AC_ECC_AGGR0_IJ7_AC_CBASS_MAIN_FW_CBASS_0_J7_AC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_IJ7_AC_CBASS_MAIN_FW_CBASS_0_J7_AC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC RAM ID </h2>

</div>
</div>
<a id="a272ac6173973029c1402576671833d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a272ac6173973029c1402576671833d00">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_DMSC_FW_SCR_SCR_J7_AC_CBASS_MAIN_FW_CBASS_DMSC_FW_SCR_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_DMSC_FW_SCR_SCR_J7_AC_CBASS_MAIN_FW_CBASS_DMSC_FW_SCR_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_DMSC_FW_SCR_SCR_J7_AC_CBASS_MAIN_FW_CBASS_DMSC_FW_SCR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_DMSC_FW_SCR_SCR_J7_AC_CBASS_MAIN_FW_CBASS_DMSC_FW_SCR_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a665361bdfd3786886ce4b64ffcc579e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665361bdfd3786886ce4b64ffcc579e4">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_4_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_J7_AC_CBASS_MAIN_FW_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a33863bfe81bc86ddfca9110e2ee95730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33863bfe81bc86ddfca9110e2ee95730">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_BRIDGE_BUSECC_groupEntries[SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_AC_SPARE_9_CFG_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a502eb1962cce390f5156612ef89d85fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a502eb1962cce390f5156612ef89d85fc">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="afb99614312cf182e999f84af05127011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb99614312cf182e999f84af05127011">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="af1293916e2e7703622ecff1aa3ec3660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1293916e2e7703622ecff1aa3ec3660">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SCR_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SCR_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SCR_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SCR_J7_AC_CBASS_MAIN_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a3e4de8f8f6ba9043718998b4955cf7ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e4de8f8f6ba9043718998b4955cf7ac">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_DMPAC_PSIL_RETIME_BR_MAIN_0__J7_MAIN_AC_DMPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_DMPAC_PSIL_RETIME_BR_MAIN_0__J7_MAIN_AC_DMPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_DMPAC_PSIL_RETIME_BR_MAIN_0__J7_MAIN_AC_DMPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_DMPAC_PSIL_RETIME_BR_MAIN_0__J7_MAIN_AC_DMPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a922f6cafbb59fd68bb0ecfaa6626dd79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a922f6cafbb59fd68bb0ecfaa6626dd79">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_DMPAC_PSIL_RETIME_BR_MAIN_1__J7_MAIN_AC_DMPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_DMPAC_PSIL_RETIME_BR_MAIN_1__J7_MAIN_AC_DMPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_DMPAC_PSIL_RETIME_BR_MAIN_1__J7_MAIN_AC_DMPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_DMPAC_PSIL_RETIME_BR_MAIN_1__J7_MAIN_AC_DMPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a723c6835b3242d4d0b63b7db55361549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a723c6835b3242d4d0b63b7db55361549">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_VPAC_PSIL_RETIME_BR_MAIN_0__J7_MAIN_AC_VPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_VPAC_PSIL_RETIME_BR_MAIN_0__J7_MAIN_AC_VPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_VPAC_PSIL_RETIME_BR_MAIN_0__J7_MAIN_AC_VPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_VPAC_PSIL_RETIME_BR_MAIN_0__J7_MAIN_AC_VPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a5b060c5ebe0fc71471e7bc20f55d71a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b060c5ebe0fc71471e7bc20f55d71a9">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_VPAC_PSIL_RETIME_BR_MAIN_1__J7_MAIN_AC_VPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_VPAC_PSIL_RETIME_BR_MAIN_1__J7_MAIN_AC_VPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_VPAC_PSIL_RETIME_BR_MAIN_1__J7_MAIN_AC_VPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_IJ7_MAIN_AC_VPAC_PSIL_RETIME_BR_MAIN_1__J7_MAIN_AC_VPAC_PSIL_RETIME_BR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ad2f0a111e20837a16ae7e2653a8f24d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2f0a111e20837a16ae7e2653a8f24d7">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_J7_MAIN_AC_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_AC_ECC_AGGR0_J7_MAIN_AC_ECC_AGGR_EDC_CTRL_groupEntries[SDL_MAIN_AC_ECC_AGGR0_J7_MAIN_AC_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_MAIN_AC_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_MAIN_AC_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_MAIN_AC_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_MAIN_AC_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_MAIN_AC_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_MAIN_AC_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_MAIN_AC_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_MAIN_AC_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_MAIN_AC_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_MAIN_AC_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_MAIN_AC_ECC_AGGR0_J7_MAIN_AC_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_AC_ECC_AGGR0_J7_MAIN_AC_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_AC_ECC_AGGR0_J7_MAIN_AC_ECC_AGGR_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="aeffa352153391dec1c646b1fbbd38732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeffa352153391dec1c646b1fbbd38732">&#9670;&nbsp;</a></span>SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a693f42366db833b4eeeddb6a9857b96e">SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_ECC_RAM_ID, 0x200000u,</div><div class="line">      SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR </h2>

</div>
</div>
<a id="a5ebb8b0849e2dc2e73e542296c97bb9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ebb8b0849e2dc2e73e542296c97bb9c">&#9670;&nbsp;</a></span>SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_0_groupEntries[SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="acccfdefa31cedfa16271d0945cbfb6d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acccfdefa31cedfa16271d0945cbfb6d5">&#9670;&nbsp;</a></span>SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_groupEntries[SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a31b480d563432fe53cdffd65436ac607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b480d563432fe53cdffd65436ac607">&#9670;&nbsp;</a></span>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_0_groupEntries[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a576a05066bca50a3c05e6dec539f62a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a576a05066bca50a3c05e6dec539f62a8">&#9670;&nbsp;</a></span>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_1_groupEntries[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_1 RAM ID </h2>

</div>
</div>
<a id="a2ce81091d452895b3ad88f1b74463384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ce81091d452895b3ad88f1b74463384">&#9670;&nbsp;</a></span>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_2_groupEntries[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_2 RAM ID </h2>

</div>
</div>
<a id="a1b33450f38809e43bb8bf63ad71441c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b33450f38809e43bb8bf63ad71441c7">&#9670;&nbsp;</a></span>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_3_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_3_groupEntries[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_3_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_VBUSMC2AXI_V512D32E_D_HEDC_CTRL_3 RAM ID </h2>

</div>
</div>
<a id="a20862742566e0889147f62540637a865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20862742566e0889147f62540637a865">&#9670;&nbsp;</a></span>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CTL_WRAP_VBUSP2AHB_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CTL_WRAP_VBUSP2AHB_EDC_CTRL_0_groupEntries[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CTL_WRAP_VBUSP2AHB_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CTL_WRAP_VBUSP2AHB_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a533468f1ba8ae8e5936b83ef73fd6481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a533468f1ba8ae8e5936b83ef73fd6481">&#9670;&nbsp;</a></span>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a697cb723823e1d993819e2f59c8ab165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697cb723823e1d993819e2f59c8ab165">&#9670;&nbsp;</a></span>SDL_PCIE2_ECC_AGGR_CORE_0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_PCIE2_ECC_AGGR_CORE_0_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a1673341820e294237218fd1d1b2c3885">SDL_PCIE2_ECC_AGGR_CORE_0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_PNPFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_PNPFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_PNPFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_PNPFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_PNPFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_PNPFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RXCPLFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RXCPLFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RXCPLFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_RXCPLFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_RXCPLFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_RXCPLFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RPLYBUF_RAM_ID, 0u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RPLYBUF_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RPLYBUF_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISRODR_RAM_ID, 0u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISRODR_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISRODR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISRODR_RAM_ID, 0u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISRODR_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISRODR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_PCIE2_ECC_AGGR_CORE_0 </h2>

</div>
</div>
<a id="aa008b93a92a787de4af12f2f706466a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa008b93a92a787de4af12f2f706466a8">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a60890e5668be3893558cecc7fd6da7bd">SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR </h2>

</div>
</div>
<a id="a4eb7621927bfaf40d4b6b57e95bd73c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eb7621927bfaf40d4b6b57e95bd73c3">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_groupEntries[SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_3_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_4_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC RAM ID </h2>

</div>
</div>
<a id="a99c504836f18553145d006857edde3fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99c504836f18553145d006857edde3fb">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a9c3074be097d912b55d7f7ffa04677c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c3074be097d912b55d7f7ffa04677c6">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a5669dec7767d48ffb21ee681c67f9de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5669dec7767d48ffb21ee681c67f9de8">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a18bfc638caa2d0752b7eeb6830cd5e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18bfc638caa2d0752b7eeb6830cd5e5e">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_SCR1_SCR_A72_J7_COREPAC_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_SCR1_SCR_A72_J7_COREPAC_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_SCR1_SCR_A72_J7_COREPAC_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_SCR1_SCR_A72_J7_COREPAC_CBASS_SCR1_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ad7cbb8f00c2a10774da43a804405fa56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7cbb8f00c2a10774da43a804405fa56">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_4_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_5_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_6_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_7_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_8_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_9_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_10_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_11_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_11_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_12_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_GROUP_12_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a3ab14a00e037b6a77662dde816f28ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ab14a00e037b6a77662dde816f28ccf">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_DST_M2P_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_DST_M2P_SRC_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_DST_M2P_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_DST_M2P_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="ae236189f0560d465d6a4baadcb27ad38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae236189f0560d465d6a4baadcb27ad38">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_DST_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_DST_VBUSS_groupEntries[SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_DST_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_DST_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_DST_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_DST_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_DST_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_DST_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_DST_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_DST_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_DST_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_DST_VBUSS_ RAM ID </h2>

</div>
</div>
<a id="abb6e3b7e066431c442cbd7c8011f5398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb6e3b7e066431c442cbd7c8011f5398">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_M2M_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_M2M_VBUSS_groupEntries[SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_M2M_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_M2M_M2M_VBUSS RAM ID </h2>

</div>
</div>
<a id="a9018a36161ee0c8d83ed034cb9016ad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9018a36161ee0c8d83ed034cb9016ad1">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_DST_M2P_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_DST_M2P_DST_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_DST_M2P_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_VBUSP_CFG_DST_M2P_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a9a21636a2334739010efe2bbcf22f593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a21636a2334739010efe2bbcf22f593">&#9670;&nbsp;</a></span>SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_groupEntries[SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a76f5d1eb6971a605f72309408231a8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76f5d1eb6971a605f72309408231a8b2">&#9670;&nbsp;</a></span>SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_groupEntries[SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a9be6f4bdb01444198e8bdb1f6fefc25c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9be6f4bdb01444198e8bdb1f6fefc25c">&#9670;&nbsp;</a></span>SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aa2806471873b947830c61cec1e9db50b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2806471873b947830c61cec1e9db50b">&#9670;&nbsp;</a></span>SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries[SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ad3751f66c0bd6d6985a57c814c607a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3751f66c0bd6d6985a57c814c607a22">&#9670;&nbsp;</a></span>SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#aeaa6dad107f8ee3784945bd7be3aa33d">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_RAM_ID, 0u,</div><div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_RAM_SIZE, 4u,</div><div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM </h2>

</div>
</div>
<a id="a9825d678ebee009d78d42e5b26de47cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9825d678ebee009d78d42e5b26de47cb">&#9670;&nbsp;</a></span>SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ad1c6cb3330587e78998e2a2214d95dc5">SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_IRAM_SPRAM_ECC_RAM_ID, 0u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_IRAM_SPRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_IRAM_SPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_DRAM_SPRAM_ECC_RAM_ID, 0u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_DRAM_SPRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_DRAM_SPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE </h2>

</div>
</div>
<a id="a814d36fae2ded1970e869d1e088e0cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a814d36fae2ded1970e869d1e088e0cbe">&#9670;&nbsp;</a></span>SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_groupEntries[SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ad97f9fe2148dc156186fc84ec123c0a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad97f9fe2148dc156186fc84ec123c0a9">&#9670;&nbsp;</a></span>SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a1be7b0e29711343222335f40d3c53f5a">SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_EMMC8SS_16FFC_SDHC_WRAP_RXMEM_RAM_ID, 0u,</div><div class="line">      SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_EMMC8SS_16FFC_SDHC_WRAP_RXMEM_RAM_SIZE, 4u,</div><div class="line">      SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_EMMC8SS_16FFC_SDHC_WRAP_RXMEM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM </h2>

</div>
</div>
<a id="a6e59dca3db24603e51d0dec8e070aa04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e59dca3db24603e51d0dec8e070aa04">&#9670;&nbsp;</a></span>SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a22959efb7d33898647f488f8d987b58c">SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x2758000u,</div><div class="line">      SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="a433252acce22fb0aa5093e8217dda782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a433252acce22fb0aa5093e8217dda782">&#9670;&nbsp;</a></span>SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a651e5892be117051362bb931321b4853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a651e5892be117051362bb931321b4853">&#9670;&nbsp;</a></span>SDL_PCIE2_ECC_AGGR_CORE_AXI_0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_PCIE2_ECC_AGGR_CORE_AXI_0_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a1f17dcb54fe8aa7afbb9c02c5f2c7f9e">SDL_PCIE2_ECC_AGGR_CORE_AXI_0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXIMFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXIMFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXIMFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_DIBRAM_RAM_ID, 0u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_DIBRAM_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_DIBRAM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXIMFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXIMFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXIMFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_DIBRAM_RAM_ID, 0u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_DIBRAM_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_DIBRAM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_HP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID, 0u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_HP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_HP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_LP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID, 0u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_LP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_LP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_PCIE2_ECC_AGGR_CORE_AXI_0 </h2>

</div>
</div>
<a id="a7ee9a30e1b18da5c99a58c336aefeaa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ee9a30e1b18da5c99a58c336aefeaa1">&#9670;&nbsp;</a></span>SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_groupEntries[SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_PCIE2_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="abc083664619a87e2bb7a60b2fb4fcf7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc083664619a87e2bb7a60b2fb4fcf7c">&#9670;&nbsp;</a></span>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_VOLTAGE_DOMAIN1_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_VOLTAGE_DOMAIN1_EDC_CTRL_0_groupEntries[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_VOLTAGE_DOMAIN1_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_VOLTAGE_DOMAIN1_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_VOLTAGE_DOMAIN1_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_VOLTAGE_DOMAIN1_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_VOLTAGE_DOMAIN1_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_VOLTAGE_DOMAIN1_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_VOLTAGE_DOMAIN1_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_VOLTAGE_DOMAIN1_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_VOLTAGE_DOMAIN1_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_VOLTAGE_DOMAIN1_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a3984e4824afd490357c44e1b240d4997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3984e4824afd490357c44e1b240d4997">&#9670;&nbsp;</a></span>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2M_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="af921b48c689551eb206eda21a28c4e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af921b48c689551eb206eda21a28c4e1e">&#9670;&nbsp;</a></span>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2P_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2P_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2P_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2P_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a7c1f4f115d9d27cadb705884ef926192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c1f4f115d9d27cadb705884ef926192">&#9670;&nbsp;</a></span>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2P_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2P_CORE_DST_EDC_CTRL_0_groupEntries[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2P_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_VDC_DDR_CFG_VBUSP_32B_REF_IM2P_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a84341e18d4ef36472a4108eda98a9cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84341e18d4ef36472a4108eda98a9cd1">&#9670;&nbsp;</a></span>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CFG_GCLK_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CFG_GCLK_EDC_CTRL_0_groupEntries[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CFG_GCLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CFG_GCLK_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a85b4921af79a89672f26a2f460be8f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85b4921af79a89672f26a2f460be8f8d">&#9670;&nbsp;</a></span>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_SCR_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a9a9c7b7c563abf147e9c0448f3b04702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a9c7b7c563abf147e9c0448f3b04702">&#9670;&nbsp;</a></span>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDR32SS_16FFC_EW_DV_WRAP_DDRSS_BRCTL_SC_CBASS_CTL_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a27611ec0ad1b6642242285dd52172d11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27611ec0ad1b6642242285dd52172d11">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE0_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCU_R5FSS0_CORE0_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ac3821f7529020e647bf34ba104474725">SDL_MCU_R5FSS0_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4690f3fdf9032d53e9b2b8c2cb1f5fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4690f3fdf9032d53e9b2b8c2cb1f5fc5">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL_groupEntries[SDL_MCU_R5FSS0_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_R5FSS0_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a0fa6a2be4ebb3902e4fbe09169c0d1a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fa6a2be4ebb3902e4fbe09169c0d1a7">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries[SDL_MCU_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a149d679901067f3a139c3bdeaac4a7d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a149d679901067f3a139c3bdeaac4a7d9">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries[SDL_MCU_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a942e117e38d013fd012f29c1253edb3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a942e117e38d013fd012f29c1253edb3d">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries[SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a49c014c569acd5a5db56c56c00fa3b11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49c014c569acd5a5db56c56c00fa3b11">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries[SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a4f31280bbdbd83287fd3d747be687911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f31280bbdbd83287fd3d747be687911">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_groupEntries[SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_6_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_7_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_8_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_9_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_10_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_11_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_11_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_12_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_12_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a07f63a43588447d8f4a7385993136734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07f63a43588447d8f4a7385993136734">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_groupEntries[SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a9d1ae2be03a822f6e397c5056f5f2e63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d1ae2be03a822f6e397c5056f5f2e63">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_groupEntries[SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a862f431934f29d39fe57500c5a819715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a862f431934f29d39fe57500c5a819715">&#9670;&nbsp;</a></span>SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a33c3e806a5e1f3067df85839dc74dffb">SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC0_LB_TPRAM_ECC_RAM_ID, 0u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC0_LB_TPRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC0_LB_TPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC0_SSM_S_TPRAM_ECC_RAM_ID, 0u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC0_SSM_S_TPRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC0_SSM_S_TPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC0_SSM_D_TPRAM_ECC_RAM_ID, 0u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC0_SSM_D_TPRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC0_SSM_D_TPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC0_OB0_TPRAM_ECC_RAM_ID, 0u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC0_OB0_TPRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC0_OB0_TPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC1_LB_TPRAM_ECC_RAM_ID, 0u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC1_LB_TPRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC1_LB_TPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC1_SSM_S_TPRAM_ECC_RAM_ID, 0u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC1_SSM_S_TPRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC1_SSM_S_TPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC1_SSM_D_TPRAM_ECC_RAM_ID, 0u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC1_SSM_D_TPRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC1_SSM_D_TPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC1_OB0_TPRAM_ECC_RAM_ID, 0u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC1_OB0_TPRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_K3_DSS_EDP_MHDPTX_WRAPPER_ENC1_OB0_TPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC </h2>

</div>
</div>
<a id="ab7f2070ae0c3814e4826aa0612ee5ff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7f2070ae0c3814e4826aa0612ee5ff4">&#9670;&nbsp;</a></span>SDL_MCU_I3C0_I3C_S_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCU_I3C0_I3C_S_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#afaf8777f228479ebddfe6cf05af43471">SDL_MCU_I3C0_I3C_S_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_IBIR_QUEUE_RAM_ID, 0u,</div><div class="line">      SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_IBIR_QUEUE_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_IBIR_QUEUE_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_SLV_DDR_RX_RAM_ID, 0u,</div><div class="line">      SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_SLV_DDR_RX_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_SLV_DDR_RX_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_CMDR_QUEUE_RAM_ID, 0u,</div><div class="line">      SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_CMDR_QUEUE_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_CMDR_QUEUE_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_SLV_DDR_TX_RAM_ID, 0u,</div><div class="line">      SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_SLV_DDR_TX_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_SLV_DDR_TX_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_IBI_RAM_ID, 0u,</div><div class="line">      SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_IBI_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_IBI_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_CMD_WRD1_RAM_ID, 0u,</div><div class="line">      SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_CMD_WRD1_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_CMD_WRD1_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_TX_DATA_RAM_ID, 0u,</div><div class="line">      SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_TX_DATA_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_TX_DATA_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_CMD_WRD0_RAM_ID, 0u,</div><div class="line">      SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_CMD_WRD0_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_CMD_WRD0_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_RX_DATA_RAM_ID, 0u,</div><div class="line">      SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_RX_DATA_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_I3C0_I3C_S_ECC_AGGR_I3C_RX_DATA_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCU_I3C0_I3C_S_ECC_AGGR </h2>

</div>
</div>
<a id="a92e618895d9127907e79ffa70fed681e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92e618895d9127907e79ffa70fed681e">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a5e40eff7a8ff3172f30e08a025b40831">SDL_NAVSS0_UDMASS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_NAVSS0_UDMASS_ECC_AGGR0 </h2>

</div>
</div>
<a id="a8b87bb0940b2cd2c4f9db1a22b5f9bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b87bb0940b2cd2c4f9db1a22b5f9bf1">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a3e2edda92d56838066f62694ce2651ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e2edda92d56838066f62694ce2651ac">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a19c1aab99066951082ccec7ba755f67d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19c1aab99066951082ccec7ba755f67d">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_1_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_1 RAM ID </h2>

</div>
</div>
<a id="af695d2a41aa5857c46aa4cb5801cdf8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af695d2a41aa5857c46aa4cb5801cdf8b">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_2_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMAP0_EDC_CTRL_2 RAM ID </h2>

</div>
</div>
<a id="a78fadea78d1a1030a73a96eb8d38c404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78fadea78d1a1030a73a96eb8d38c404">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_RINGACC0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_RINGACC0_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_RINGACC0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_RINGACC0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a1069d53beb75e8b98008642844951238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1069d53beb75e8b98008642844951238">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_RINGACC0_EDC_CTRL_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_RINGACC0_EDC_CTRL_1_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_RINGACC0_EDC_CTRL_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_RINGACC0_EDC_CTRL_1 RAM ID </h2>

</div>
</div>
<a id="ae65021e460848fda8583c3bb539930a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae65021e460848fda8583c3bb539930a9">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_INTA0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_INTA0_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_INTA0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_UDMASS_INTA0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ae0b60115fa67436215c145588c385049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0b60115fa67436215c145588c385049">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_MSRAM0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_MSRAM0_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_MSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_MSRAM0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a7550698ce8dd8dc5cfa05bcbe5dae7be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7550698ce8dd8dc5cfa05bcbe5dae7be">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_NAVSS_TR_PSIL_RT_BRIDGE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_NAVSS_TR_PSIL_RT_BRIDGE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_NAVSS_TR_PSIL_RT_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_NAVSS_TR_PSIL_RT_BRIDGE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aa81e488f530c2715e33e60243dc0a74a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa81e488f530c2715e33e60243dc0a74a">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_NAVSS_LOC_PSIL_SAFEG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_NAVSS_LOC_PSIL_SAFEG_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_NAVSS_LOC_PSIL_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_NAVSS_LOC_PSIL_SAFEG_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a0b6b47ea6bd2998deae5828657ee9026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b6b47ea6bd2998deae5828657ee9026">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_UDMAP0_STRM_SAFEG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_UDMAP0_STRM_SAFEG_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_UDMAP0_STRM_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_UDMAP0_STRM_SAFEG_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a64d36933ef1be372aa04fa8105c91a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64d36933ef1be372aa04fa8105c91a79">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_NAVSS_LOC_PSIL_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_NAVSS_LOC_PSIL_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_NAVSS_LOC_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_NAVSS_LOC_PSIL_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a19b754ab852c3376ff0fe86c948cdc95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19b754ab852c3376ff0fe86c948cdc95">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_NAVSS_TR_PSIL_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_NAVSS_TR_PSIL_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_NAVSS_TR_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_NAVSS_TR_PSIL_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ae536082a4e2ec7c629723b841404f6d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae536082a4e2ec7c629723b841404f6d8">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_UDMAP0_STRM_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_UDMAP0_STRM_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_UDMAP0_STRM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_L2P_UDMAP0_STRM_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a6cac6a0746029271c5ea819da9641942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cac6a0746029271c5ea819da9641942">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CFG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CFG_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CFG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CFG_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CFG_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CFG_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CFG_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CFG_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CFG_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CFG_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a06b3a8a9cf597ab11011bd31830472e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06b3a8a9cf597ab11011bd31830472e9">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_DATA_SCR1_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a273b4c675df06c60eb7c5301d36cf963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a273b4c675df06c60eb7c5301d36cf963">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_RESP_SCR2_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="af640dee227f0c7fd89ca1f79a02210c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af640dee227f0c7fd89ca1f79a02210c3">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="af0ab5962d928813b888d84d04339e99d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0ab5962d928813b888d84d04339e99d">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_LOCAL_CBASS_ETL_SCR3_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a1194467c7a6afb0cc39a70d7eb0a9799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1194467c7a6afb0cc39a70d7eb0a9799">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_AS_BRIDGE_EDC_CTRL_MCLK_CLK_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_AS_BRIDGE_EDC_CTRL_MCLK_CLK_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_AS_BRIDGE_EDC_CTRL_MCLK_CLK_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_AS_BRIDGE_EDC_CTRL_MCLK_CLK_0 RAM ID </h2>

</div>
</div>
<a id="a65d59628638bc957e0ea563346d69208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65d59628638bc957e0ea563346d69208">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_AS_BRIDGE_EDC_CTRL_SCLK_CLK_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_AS_BRIDGE_EDC_CTRL_SCLK_CLK_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_AS_BRIDGE_EDC_CTRL_SCLK_CLK_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_AS_BRIDGE_EDC_CTRL_SCLK_CLK_0 RAM ID </h2>

</div>
</div>
<a id="a0c5fc8f364026d1f69ce89ebff0f5776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c5fc8f364026d1f69ce89ebff0f5776">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_SAFEG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_SAFEG_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_GLOBAL_NAVSS_MCU_PSIL_SAFEG_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a6b12646197c5a3e36a04034e74a4681b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b12646197c5a3e36a04034e74a4681b">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_NAVSS_TR_PSIL_RT_BRIDGE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_NAVSS_TR_PSIL_RT_BRIDGE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_NAVSS_TR_PSIL_RT_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_NAVSS_TR_PSIL_RT_BRIDGE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a403db3d9deb851199173ffc22d3aaab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a403db3d9deb851199173ffc22d3aaab6">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_MSMC0_PSIL_RT_BRIDGE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_MSMC0_PSIL_RT_BRIDGE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_MSMC0_PSIL_RT_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_MSMC0_PSIL_RT_BRIDGE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a64831f994ba76aeca7a4b461e0458924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64831f994ba76aeca7a4b461e0458924">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_VPAC_TC0_CC_PSIL_RT_BRIDGE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_VPAC_TC0_CC_PSIL_RT_BRIDGE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_VPAC_TC0_CC_PSIL_RT_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_VPAC_TC0_CC_PSIL_RT_BRIDGE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a5884285e933256e905d1dd96d5a51ea4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5884285e933256e905d1dd96d5a51ea4">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_VPAC_TC1_CC_PSIL_RT_BRIDGE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_VPAC_TC1_CC_PSIL_RT_BRIDGE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_VPAC_TC1_CC_PSIL_RT_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_VPAC_TC1_CC_PSIL_RT_BRIDGE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ab9ddf5adfdb589f27cdaa7032925ff11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9ddf5adfdb589f27cdaa7032925ff11">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_DMPAC_TC0_CC_PSIL_RT_BRIDGE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_DMPAC_TC0_CC_PSIL_RT_BRIDGE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_DMPAC_TC0_CC_PSIL_RT_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_DMPAC_TC0_CC_PSIL_RT_BRIDGE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a2f5bee6d5aa60075c40f59e2ae527b25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f5bee6d5aa60075c40f59e2ae527b25">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_TRSTRM_SAFEG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_TRSTRM_SAFEG_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_TRSTRM_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_TRSTRM_SAFEG_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a02a6be43acbc50f2e8014349d938896d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02a6be43acbc50f2e8014349d938896d">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a1e221a71af5861868b6faeb45c318a5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e221a71af5861868b6faeb45c318a5e">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a7ddad3157a5b25ef9f5f3313e3d6b0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ddad3157a5b25ef9f5f3313e3d6b0af">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_TRSTRM_BRIDGE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_TRSTRM_BRIDGE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_TRSTRM_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_TRSTRM_BRIDGE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aa4761cca7f6128721f344722bb3360cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4761cca7f6128721f344722bb3360cc">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a287e46bbd1606936e412d301233483ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a287e46bbd1606936e412d301233483ee">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a68319eb9793653cd37d4593795cc1004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68319eb9793653cd37d4593795cc1004">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_NAVSS_TR_PSIL_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_NAVSS_TR_PSIL_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_NAVSS_TR_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_NAVSS_TR_PSIL_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a9c0726c3765bbb14f50da0e7da5912e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c0726c3765bbb14f50da0e7da5912e6">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_MSMC0_PSIL_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_MSMC0_PSIL_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_MSMC0_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_MSMC0_PSIL_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ac6229919d6906088c8dfb8c086310892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6229919d6906088c8dfb8c086310892">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_VPAC_TC0_CC_PSIL_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_VPAC_TC0_CC_PSIL_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_VPAC_TC0_CC_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_VPAC_TC0_CC_PSIL_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a26ae89a007b8362ff465e0515997e5b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26ae89a007b8362ff465e0515997e5b5">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_VPAC_TC1_CC_PSIL_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_VPAC_TC1_CC_PSIL_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_VPAC_TC1_CC_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_VPAC_TC1_CC_PSIL_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a08cb6c7462407f9a1ee53041b5e86a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08cb6c7462407f9a1ee53041b5e86a26">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_DMPAC_TC0_CC_PSIL_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_DMPAC_TC0_CC_PSIL_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_DMPAC_TC0_CC_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_DMPAC_TC0_CC_PSIL_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a46f260a5ababc732105a8e0609c9398a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46f260a5ababc732105a8e0609c9398a">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_UDMAP0_TRSTRM_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_UDMAP0_TRSTRM_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_UDMAP0_TRSTRM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_UDMAP0_TRSTRM_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aadfb77b76ee00834a1ad82d62f8b4721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadfb77b76ee00834a1ad82d62f8b4721">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_UDMAP0_CFGSTRM_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_UDMAP0_CFGSTRM_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_UDMAP0_CFGSTRM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_UDMAP0_CFGSTRM_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a98495b8d3cd7ff75092b5f1babbcd603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98495b8d3cd7ff75092b5f1babbcd603">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ac4bd5b36b7e49c969c0c749167de188e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4bd5b36b7e49c969c0c749167de188e">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CFG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CFG_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CFG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CFG_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CFG_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CFG_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CFG_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CFG_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CFG_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CFG_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a2e5eb2b9a4ccb00006eefee1ee747bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e5eb2b9a4ccb00006eefee1ee747bbc">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_DATA_SCR1_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="acfd4c23e227ca40c99789e21c244026f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfd4c23e227ca40c99789e21c244026f">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_RESP_SCR2_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="af1b8cc92bff94d2292954475fe968df4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1b8cc92bff94d2292954475fe968df4">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aaa324c8a16e3aa55fff78456013ab6ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa324c8a16e3aa55fff78456013ab6ac">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_PSILSS_TR_CBASS_ETL_SCR3_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a0cff08007ea325c0c3eb2f1f7699f3be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cff08007ea325c0c3eb2f1f7699f3be">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_MST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_MST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_MST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_MST_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aaeb45e21dc70cd86cc369e7e01aa79f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeb45e21dc70cd86cc369e7e01aa79f2">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a428a6d5c8ff3bfc92a351dfada3beca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a428a6d5c8ff3bfc92a351dfada3beca7">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_MEM0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_MEM0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_MEM0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_MEM0_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a01010b5c4189e8e10dfadde0fadfb49f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01010b5c4189e8e10dfadde0fadfb49f">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_MEM1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_MEM1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_MEM1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_MEM1_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a342bb9bd523e915d2e02bc0c03025ad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a342bb9bd523e915d2e02bc0c03025ad1">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_UMEMW_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_UMEMW_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_UMEMW_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_UMEMW_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a4b05f90d73b4ba8ccbcc5762ed75108d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b05f90d73b4ba8ccbcc5762ed75108d">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_UMEMR_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_UMEMR_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_UMEMR_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_UMEMR_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aea1733f476a57b51bd0b017e5a14ec17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea1733f476a57b51bd0b017e5a14ec17">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a7a75d9535cb6d3245f8271bf1dc991a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a75d9535cb6d3245f8271bf1dc991a0">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aa502e571705d79e010c138e2b87d3408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa502e571705d79e010c138e2b87d3408">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a78ef9e90c81ad3ef8bbb9fb61a052454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78ef9e90c81ad3ef8bbb9fb61a052454">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_VBM_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a8b16af6620797c0db629724ca7212777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b16af6620797c0db629724ca7212777">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a053b1c284c6979505277da988e52a4b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a053b1c284c6979505277da988e52a4b8">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_7_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_8_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_9_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_10_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_11_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_11_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a2496baa01a838ff7361921018e8d32b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2496baa01a838ff7361921018e8d32b6">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="af192c222e489dc725cb3cc9b85590d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af192c222e489dc725cb3cc9b85590d80">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a0d258ee70083ce508328d093ffb7aa6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d258ee70083ce508328d093ffb7aa6d">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="acad7297ab8d97bdb831553425df58d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acad7297ab8d97bdb831553425df58d15">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMA_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a1a62e25549f36246a02f557fc6c430bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a62e25549f36246a02f557fc6c430bb">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a8a4e55251f155f9c14e099e1fa310e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a4e55251f155f9c14e099e1fa310e3b">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a63be27dee4d01c844f4d8facc8701e88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63be27dee4d01c844f4d8facc8701e88">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="abb4ee05d02545d75b134f8e731d73ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb4ee05d02545d75b134f8e731d73ec7">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a54cec559dbaa2ef662789ac44f4917f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54cec559dbaa2ef662789ac44f4917f2">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a0c78d2a49bb91da6ca972f4a63f6c640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c78d2a49bb91da6ca972f4a63f6c640">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a9dc1e90e192a6b64f59e1d2c1424cbe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dc1e90e192a6b64f59e1d2c1424cbe7">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a6b2bce633595940cf15052d6b21b3491"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b2bce633595940cf15052d6b21b3491">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="afc6569c062fe1e1465a9e22037233d48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc6569c062fe1e1465a9e22037233d48">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSM_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSM_SCR_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSM_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSM_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aaf7a6c355bf42fb6a739ed7c5adcdb53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf7a6c355bf42fb6a739ed7c5adcdb53">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSM_SCR_EDC_CTRL_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSM_SCR_EDC_CTRL_1_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSM_SCR_EDC_CTRL_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSM_SCR_EDC_CTRL_1 RAM ID </h2>

</div>
</div>
<a id="a1542107327766f4312f1cb00fe62f209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1542107327766f4312f1cb00fe62f209">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a450e6a8593aa59cf18bb86c47a21d03c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a450e6a8593aa59cf18bb86c47a21d03c">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_7_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_8_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ac432c0c5e50082a2d8c9490c324bb96a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac432c0c5e50082a2d8c9490c324bb96a">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="acdca461b72dccc669e25965c71184f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdca461b72dccc669e25965c71184f61">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aeaed7a54ee442d1c3a1aec146c5564de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaed7a54ee442d1c3a1aec146c5564de">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ab20678c19deb660be1bcc758c83d7d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab20678c19deb660be1bcc758c83d7d5e">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a62e74a8c84e75a77f1bdaf0456e81d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62e74a8c84e75a77f1bdaf0456e81d09">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a1c775581fb18477e0c9ca014e0d36eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c775581fb18477e0c9ca014e0d36eb5">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a165ba85590a4179024ba959dd0607f7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a165ba85590a4179024ba959dd0607f7d">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a58351c3f381142d15d6bfafe87f8d4d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58351c3f381142d15d6bfafe87f8d4d8">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a0b1bf9d59f8a25f179dfd6b6c3a745dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b1bf9d59f8a25f179dfd6b6c3a745dc">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a9d5bf44d980978538f3127c1e590561a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d5bf44d980978538f3127c1e590561a">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a1871b22c8c5d6cb1f36f251e4b0cf26a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1871b22c8c5d6cb1f36f251e4b0cf26a">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a274052e94e5e4539e3553febe1e03cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a274052e94e5e4539e3553febe1e03cd8">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_VD2GCLK_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_VD2GCLK_EDC_CTRL_0_groupEntries[SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_VD2GCLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_UDMASS_ECC_AGGR0_NAVSS512L_UDMASS_CBASS_VD2GCLK_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="adc70098bf961523f52b057ea4031d5dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc70098bf961523f52b057ea4031d5dc">&#9670;&nbsp;</a></span>SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#adb86c2791c9e71301d96fca677d6a6ca">SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR </h2>

</div>
</div>
<a id="ac2b6e3bcbfb9e8df477398fd2ec671e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2b6e3bcbfb9e8df477398fd2ec671e6">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE1_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_R5FSS1_CORE1_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a07a322f31fa2994913c5f7013b8691f2">SDL_R5FSS1_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_R5FSS1_CORE1_ECC_AGGR </h2>

</div>
</div>
<a id="a9e1f845245ce19ef87faca3707038be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e1f845245ce19ef87faca3707038be6">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS1_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL_groupEntries[SDL_R5FSS1_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS1_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="aef5969765fe5f8b847d3e902073ff610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef5969765fe5f8b847d3e902073ff610">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS1_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries[SDL_R5FSS1_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS1_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="ac60d058ae60d6a250edfc36e6726c5c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac60d058ae60d6a250edfc36e6726c5c2">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS1_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries[SDL_R5FSS1_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS1_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a4666463b8ae29489cac35b83af0fff93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4666463b8ae29489cac35b83af0fff93">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS1_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries[SDL_R5FSS1_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS1_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a8db375e418bf021f1abc94c9289d7c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8db375e418bf021f1abc94c9289d7c58">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS1_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries[SDL_R5FSS1_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS1_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a4408d541a80903327dec7e03f2af0ca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4408d541a80903327dec7e03f2af0ca5">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_groupEntries[SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_6_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_7_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_8_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_9_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_10_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_11_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_11_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_12_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_12_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS1_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="ab287a7e5369e551aa757ac4b63f365b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab287a7e5369e551aa757ac4b63f365b0">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_groupEntries[SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS1_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="acd24e562bad1f2bf485cf7604a0e4561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd24e562bad1f2bf485cf7604a0e4561">&#9670;&nbsp;</a></span>SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#aca2c6a844d825c3a4f134176b69939b2">SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RX_SHIM_DMA_PSIL_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RX_SHIM_DMA_PSIL_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RX_SHIM_DMA_PSIL_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER0_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER0_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER0_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER1_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER1_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER1_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER2_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER2_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER2_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER3_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER3_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER3_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP0_VP_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP0_VP_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP0_VP_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP1_VP_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP1_VP_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP1_VP_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR </h2>

</div>
</div>
<a id="ae627b9ac9bb9301be120f80159da4481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae627b9ac9bb9301be120f80159da4481">&#9670;&nbsp;</a></span>SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_groupEntries[SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a07793707bbf0ec5a1be1523ec3777e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07793707bbf0ec5a1be1523ec3777e01">&#9670;&nbsp;</a></span>SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a4cb8bdfc811c305a29c6b79904b819e0">SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RX_SHIM_DMA_PSIL_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RX_SHIM_DMA_PSIL_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RX_SHIM_DMA_PSIL_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER0_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER0_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER0_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER1_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER1_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER1_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER2_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER2_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER2_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER3_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER3_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER3_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP0_VP_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP0_VP_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP0_VP_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP1_VP_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP1_VP_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP1_VP_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR </h2>

</div>
</div>
<a id="a87b35dab28f26a02c5391ba97ff40151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87b35dab28f26a02c5391ba97ff40151">&#9670;&nbsp;</a></span>SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_groupEntries[SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a49ef92b06ae056ffe87c2fc6b2c066f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49ef92b06ae056ffe87c2fc6b2c066f5">&#9670;&nbsp;</a></span>SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ab74ea2803a1cf18358e617b47fb5a131">SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x40500000u,</div><div class="line">      SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="a6f5b4719e1217e24b4c15c6301e398f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f5b4719e1217e24b4c15c6301e398f5">&#9670;&nbsp;</a></span>SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a6890c2774510f78589206295f9c12022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6890c2774510f78589206295f9c12022">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ae9af7488a736689fd2847732abcc43aa">SDL_NAVSS0_MODSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_NAVSS0_MODSS_ECC_AGGR0 </h2>

</div>
</div>
<a id="a6202633fc3c59c9e0af225e93836e0e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6202633fc3c59c9e0af225e93836e0e2">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_ECCAGGR0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_ECCAGGR0_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_ECCAGGR0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_ECCAGGR0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a8e4ed09f7e348d3cd9cfbff872e2c361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e4ed09f7e348d3cd9cfbff872e2c361">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ab90d20b427de03f4fa6a79089c9d8c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab90d20b427de03f4fa6a79089c9d8c39">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_1_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_1_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_1_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_1_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_1_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_1_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_1_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_1_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_1_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_1_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_1_GROUP_4_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SPINLOCK0_EDC_CTRL_1 RAM ID </h2>

</div>
</div>
<a id="a110dc32d19d638896ec1cddec6061aba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a110dc32d19d638896ec1cddec6061aba">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a1f8a824ad9cbd8076fa35530272c1e20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f8a824ad9cbd8076fa35530272c1e20">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_1_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_1 RAM ID </h2>

</div>
</div>
<a id="ab7488628943506d65ba7e8668c6e33c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7488628943506d65ba7e8668c6e33c1">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_2_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MAILBOX0_EDC_CTRL_2 RAM ID </h2>

</div>
</div>
<a id="a52e86c950592a794fc6a9a052ad224ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e86c950592a794fc6a9a052ad224ab">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR0_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="abbe9f43db4cb729496955a78c58444b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbe9f43db4cb729496955a78c58444b3">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR1_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR1_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR1_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_TIMERMGR1_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a926ba859475544f0f394140578fd50df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a926ba859475544f0f394140578fd50df">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_7_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_8_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_9_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_10_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_11_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0_GROUP_11_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ac17464c7dd9f017c1d361c3fdf5ab638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac17464c7dd9f017c1d361c3fdf5ab638">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_7_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_8_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_9_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_10_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_11_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0_GROUP_11_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_MODSS_INTA1_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a70bf887fbad08543cdd3c9defad649bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70bf887fbad08543cdd3c9defad649bc">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_PROXY0_BUF_DST_BR_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_PROXY0_BUF_DST_BR_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_PROXY0_BUF_DST_BR_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_PROXY0_BUF_DST_BR_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a194a6270f6d0bbaac5b111856836f4f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a194a6270f6d0bbaac5b111856836f4f9">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_PROXY0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_PROXY0_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_PROXY0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_PROXY0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ab95b9be410b4b53824b931ccf46666c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95b9be410b4b53824b931ccf46666c0">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SEC_PROXY0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SEC_PROXY0_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SEC_PROXY0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_SEC_PROXY0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a82c6572f13f890c7dd26d4909a988f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82c6572f13f890c7dd26d4909a988f42">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR0_VIRTID_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR0_VIRTID_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR0_VIRTID_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR0_VIRTID_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR0_VIRTID_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR0_VIRTID_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR0_VIRTID_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR0_VIRTID_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR0_VIRTID_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR0_VIRTID_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR0_VIRTID_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR0_VIRTID_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a8f68ec5291ac33adc1121835dca1d87e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f68ec5291ac33adc1121835dca1d87e">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR1_VIRTID_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR1_VIRTID_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR1_VIRTID_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR1_VIRTID_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR1_VIRTID_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR1_VIRTID_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR1_VIRTID_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR1_VIRTID_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR1_VIRTID_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR1_VIRTID_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR1_VIRTID_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_NAV_DDR1_VIRTID_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aa005013574942825c7d068e6606b21f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa005013574942825c7d068e6606b21f3">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a6186c55ed6a65a330be485c4a9646f60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6186c55ed6a65a330be485c4a9646f60">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a70b7e4f39aea806a5e59c79c257c8713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b7e4f39aea806a5e59c79c257c8713">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a12b5de02765f9c5a4dfd64e48d4ebb2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12b5de02765f9c5a4dfd64e48d4ebb2a">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="af7fa7857cb0a7c351ad7004fd9a40682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7fa7857cb0a7c351ad7004fd9a40682">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a455edacacd0917c6632a8c7a04f88b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a455edacacd0917c6632a8c7a04f88b26">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_DDR0_VIRT_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_DDR0_VIRT_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_DDR0_VIRT_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_DDR0_VIRT_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a5dccf2bc8e05e4ce88066c3cc1fb84f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dccf2bc8e05e4ce88066c3cc1fb84f8">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_DDR1_VIRT_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_DDR1_VIRT_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_DDR1_VIRT_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_DDR1_VIRT_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a47a6f9746f69f00e99dd0b5391f7c113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47a6f9746f69f00e99dd0b5391f7c113">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a54b8dd45f12f06031cb3cac508b66f72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b8dd45f12f06031cb3cac508b66f72">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="af72d97178d31b98fe297f9e30fa5d6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af72d97178d31b98fe297f9e30fa5d6b6">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SPINLOCK0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SPINLOCK0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SPINLOCK0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SPINLOCK0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SPINLOCK0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SPINLOCK0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SPINLOCK0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SPINLOCK0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SPINLOCK0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SPINLOCK0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a1166f4d13e890434742ae8054d9f749b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1166f4d13e890434742ae8054d9f749b">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a44ebc3c4a018d28f7743af9c3bf39770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44ebc3c4a018d28f7743af9c3bf39770">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a52c3378872cf62b8c69e511881a13c85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52c3378872cf62b8c69e511881a13c85">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MAILBOX0_CFG_FW_CH_VBUSP_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a89af63135805c5aea5409160fb0a195e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89af63135805c5aea5409160fb0a195e">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a9d33cc796a8df05fb59f2c78cb1d7d48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d33cc796a8df05fb59f2c78cb1d7d48">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a8329650a2c63ffdba3b0899ceb2514cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8329650a2c63ffdba3b0899ceb2514cc">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR0_CFG_FW_CH_VBUSP_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ad412d9e653d410e8237da14bd81c7a85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad412d9e653d410e8237da14bd81c7a85">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a5706788440f67956d32eb339cfc345ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5706788440f67956d32eb339cfc345ac">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a06b7769c94b58a289ea789bfdc9a59c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06b7769c94b58a289ea789bfdc9a59c7">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_TIMERMGR1_CFG_FW_CH_VBUSP_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ad10f22ebd0f874f717ab1bdf01cb3723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad10f22ebd0f874f717ab1bdf01cb3723">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a16091e174a33a1e28a857f8940362ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16091e174a33a1e28a857f8940362ee3">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="abed8ca54d606155b2f191e62b0b37e0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abed8ca54d606155b2f191e62b0b37e0c">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ab7173c16edd95fb417b427c0fe76818a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7173c16edd95fb417b427c0fe76818a">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MODSS_INTA1_CFG_FW_CH_VBUSP_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a884f685d3cdf180ca32640ff3bef4c9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a884f685d3cdf180ca32640ff3bef4c9c">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ae0fa1d1597c4c7728bdf1e7efe1b52b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0fa1d1597c4c7728bdf1e7efe1b52b5">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a3ada40a556fce24c834a2c92468f94ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ada40a556fce24c834a2c92468f94ac">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ae8500343078390dd1c4a30fd5dff2244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8500343078390dd1c4a30fd5dff2244">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a239fef1d186556e72abebc5c9073ac81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a239fef1d186556e72abebc5c9073ac81">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a7597a880398b6f1586f237ab7eb5caf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7597a880398b6f1586f237ab7eb5caf8">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBP_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a76acb40aafbe58213497bddd462d10f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76acb40aafbe58213497bddd462d10f6">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a0a83c929519ca0a68fef452b072b64e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a83c929519ca0a68fef452b072b64e5">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_7_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_8_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_9_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_10_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_11_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_11_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a75c42bb8e6188d3d39de9e672abe7b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75c42bb8e6188d3d39de9e672abe7b4d">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_7_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_8_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_9_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_10_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_11_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_11_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a24631b710c7c802ee74863b92b47ed34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24631b710c7c802ee74863b92b47ed34">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_MST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_MST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_MST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_UDMASS_VBM_MST_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="af9782b1feb0f89e7d0d117c75b42a792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9782b1feb0f89e7d0d117c75b42a792">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a09e86f6edd5cd397d7a83160425baedd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09e86f6edd5cd397d7a83160425baedd">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a7a73a6b02ddd3079591eb9cade643fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a73a6b02ddd3079591eb9cade643fe2">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aee484a6c451e3792bc766035cf5c6e78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee484a6c451e3792bc766035cf5c6e78">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_MOD_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a477303b5c402ea96f94f04e0089f4fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a477303b5c402ea96f94f04e0089f4fbc">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a2364d8cbdd88811914fd7b48b8b84392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2364d8cbdd88811914fd7b48b8b84392">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_NAV_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="abfc1057a63b1e8c2f297372aceead651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfc1057a63b1e8c2f297372aceead651">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a964a3dafb79cfc69a0f0ffbfd007599e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a964a3dafb79cfc69a0f0ffbfd007599e">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a3d5305340ccc49bc1fd63ed66b01d10a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d5305340ccc49bc1fd63ed66b01d10a">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_1_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_1 RAM ID </h2>

</div>
</div>
<a id="aff0186038a7214c702e6fe1de9afab11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff0186038a7214c702e6fe1de9afab11">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_2_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_SCR_VD2VBUSM_SCR_EDC_CTRL_2 RAM ID </h2>

</div>
</div>
<a id="a14a5b2967f7ca413129ae844e89e7a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14a5b2967f7ca413129ae844e89e7a5b">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_7_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_8_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="abe803a044e5c4b5f72ccfacbd5215a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe803a044e5c4b5f72ccfacbd5215a8a">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a0f176a52d7525786aee2d1318164a339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f176a52d7525786aee2d1318164a339">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aff5cc6c4ed3a8d15571e2492b1d1e3fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff5cc6c4ed3a8d15571e2492b1d1e3fa">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a85c67609117be92a6b300546bb10b700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85c67609117be92a6b300546bb10b700">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ad9d9d94ad97d775456562eb8dd3cc8d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9d9d94ad97d775456562eb8dd3cc8d6">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MAILBOX0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="af2cbbb485bf0623845bd3f7b7314dd23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2cbbb485bf0623845bd3f7b7314dd23">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a1b91697e406900440442dcf64a2d6da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b91697e406900440442dcf64a2d6da6">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a677aac70064de01326800b5b7d618e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a677aac70064de01326800b5b7d618e91">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ad85fe5eb20a4c04671dc186934bda1ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85fe5eb20a4c04671dc186934bda1ae">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_TIMERMGR1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aab942e19745132ab294ed12510d75183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab942e19745132ab294ed12510d75183">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a397c7f1d16a19716e10bb9b925977986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a397c7f1d16a19716e10bb9b925977986">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ad31d8767521fad77b1680c082eae9da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad31d8767521fad77b1680c082eae9da3">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a0e8942fe2fb99eeee1748964ee28c6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e8942fe2fb99eeee1748964ee28c6d4">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_MODSS_INTA1_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="af6e9450643f5d89d0976a5d95651a966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6e9450643f5d89d0976a5d95651a966">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a480df7d963fb18af7545ee61dcb89e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a480df7d963fb18af7545ee61dcb89e85">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="af13f1c1966d367101ddc1ad9c2b35617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af13f1c1966d367101ddc1ad9c2b35617">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ab10e1ca0cc7606403e8185c7407d8975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab10e1ca0cc7606403e8185c7407d8975">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ab1ff6d9f7bf30cbc9dfb1bae10e4fc02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1ff6d9f7bf30cbc9dfb1bae10e4fc02">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ae271d2aba5c5b621f2c79db4986c6675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae271d2aba5c5b621f2c79db4986c6675">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a0f57c7ff69387effe07a3659119814b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f57c7ff69387effe07a3659119814b2">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a13acc164e80275496a786fd311c5c4e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13acc164e80275496a786fd311c5c4e3">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="afc3fff616dfd35bb3c2462ee8751b57f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc3fff616dfd35bb3c2462ee8751b57f">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2GCLK_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2GCLK_EDC_CTRL_0_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2GCLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2GCLK_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="abfc52337e44fdf29ed0cefea8698ffd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfc52337e44fdf29ed0cefea8698ffd6">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2GCLK_EDC_CTRL_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2GCLK_EDC_CTRL_1_groupEntries[SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2GCLK_EDC_CTRL_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_MODSS_ECC_AGGR0_NAVSS512L_MODSS_CBASS_VD2GCLK_EDC_CTRL_1 RAM ID </h2>

</div>
</div>
<a id="ad3d7ae8dc17e332ff02aea61d6cb55d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3d7ae8dc17e332ff02aea61d6cb55d8">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE0_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_R5FSS0_CORE0_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#aacea6a24b0358fb33748517075c246a6">SDL_R5FSS0_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_R5FSS0_CORE0_ECC_AGGR </h2>

</div>
</div>
<a id="acca4bb2e350350e4bd244c4434932aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acca4bb2e350350e4bd244c4434932aa9">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS0_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL_groupEntries[SDL_R5FSS0_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS0_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a27753caeed24563ae2a1a3a8e1a3e7da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27753caeed24563ae2a1a3a8e1a3e7da">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries[SDL_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a9f5de276b72df476697ca178cc668f94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f5de276b72df476697ca178cc668f94">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries[SDL_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS0_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a558ec9013a8c7613462f53b87da7fd6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a558ec9013a8c7613462f53b87da7fd6e">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries[SDL_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a8ec8acbca2b0311f0068a166617044b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ec8acbca2b0311f0068a166617044b1">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries[SDL_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS0_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a04c388833d77c796201bc030c6081826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04c388833d77c796201bc030c6081826">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_groupEntries[SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_6_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_7_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_8_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_9_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_10_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_11_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_11_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_12_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_12_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS0_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="addbf2fc7fae0a774a5245982f03915dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addbf2fc7fae0a774a5245982f03915dd">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_groupEntries[SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="ae027529f5bfb32e75b8721c2a7b47a86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae027529f5bfb32e75b8721c2a7b47a86">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_groupEntries[SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS0_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a5d93549482e69e0b24cae89b7828102f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d93549482e69e0b24cae89b7828102f">&#9670;&nbsp;</a></span>SDL_PCIE0_ECC_AGGR_CORE_0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_PCIE0_ECC_AGGR_CORE_0_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#abf13a01a465e25aac92c038b2859de48">SDL_PCIE0_ECC_AGGR_CORE_0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_PNPFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_PNPFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_PNPFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_PNPFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_PNPFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_PNPFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RXCPLFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RXCPLFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RXCPLFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_RXCPLFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_RXCPLFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_RXCPLFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RPLYBUF_RAM_ID, 0u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RPLYBUF_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RPLYBUF_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISRODR_RAM_ID, 0u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISRODR_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISRODR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISRODR_RAM_ID, 0u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISRODR_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISRODR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_PCIE0_ECC_AGGR_CORE_0 </h2>

</div>
</div>
<a id="ac2bcedb1a02604bc78e46322f8692ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2bcedb1a02604bc78e46322f8692ed9">&#9670;&nbsp;</a></span>SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a833afa302f1183a8c70f5efe45afac43">SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_USB3P0SS_16FFC_USB3P0SS_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID, 0u,</div><div class="line">      SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_USB3P0SS_16FFC_USB3P0SS_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_SIZE, 4u,</div><div class="line">      SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_USB3P0SS_16FFC_USB3P0SS_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR </h2>

</div>
</div>
<a id="a3b0bce100903296630fc5cafdfe694e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b0bce100903296630fc5cafdfe694e4">&#9670;&nbsp;</a></span>SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ae6be853ba5fc91afa325b40698c3cc50">SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_RAM_ID, 0u,</div><div class="line">      SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_RAM_SIZE, 4u,</div><div class="line">      SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM </h2>

</div>
</div>
<a id="afaf557a67f8eafedb24e4994af940515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaf557a67f8eafedb24e4994af940515">&#9670;&nbsp;</a></span>SDL_PCIE0_ECC_AGGR_CORE_AXI_0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_PCIE0_ECC_AGGR_CORE_AXI_0_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a718f1e5091bd599da629f2e51f044bbb">SDL_PCIE0_ECC_AGGR_CORE_AXI_0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXIMFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXIMFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXIMFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_DIBRAM_RAM_ID, 0u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_DIBRAM_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_DIBRAM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXIMFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXIMFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXIMFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_DIBRAM_RAM_ID, 0u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_DIBRAM_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_DIBRAM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_HP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID, 0u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_HP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_HP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_LP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID, 0u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_LP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_LP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_PCIE0_ECC_AGGR_CORE_AXI_0 </h2>

</div>
</div>
<a id="ac8ee61b67abaf430018d40c3e4fead79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8ee61b67abaf430018d40c3e4fead79">&#9670;&nbsp;</a></span>SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_groupEntries[SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_PCIE0_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a5f6cf62a9e15d343731ef53e5a9d33c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f6cf62a9e15d343731ef53e5a9d33c5">&#9670;&nbsp;</a></span>SDL_I3C0_I3C_S_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_I3C0_I3C_S_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ab6e7807f9c66e007dcac7dc0d891e228">SDL_I3C0_I3C_S_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_I3C0_I3C_S_ECC_AGGR_I3C_IBIR_QUEUE_RAM_ID, 0u,</div><div class="line">      SDL_I3C0_I3C_S_ECC_AGGR_I3C_IBIR_QUEUE_RAM_SIZE, 4u,</div><div class="line">      SDL_I3C0_I3C_S_ECC_AGGR_I3C_IBIR_QUEUE_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_I3C0_I3C_S_ECC_AGGR_I3C_SLV_DDR_RX_RAM_ID, 0u,</div><div class="line">      SDL_I3C0_I3C_S_ECC_AGGR_I3C_SLV_DDR_RX_RAM_SIZE, 4u,</div><div class="line">      SDL_I3C0_I3C_S_ECC_AGGR_I3C_SLV_DDR_RX_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_I3C0_I3C_S_ECC_AGGR_I3C_CMDR_QUEUE_RAM_ID, 0u,</div><div class="line">      SDL_I3C0_I3C_S_ECC_AGGR_I3C_CMDR_QUEUE_RAM_SIZE, 4u,</div><div class="line">      SDL_I3C0_I3C_S_ECC_AGGR_I3C_CMDR_QUEUE_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_I3C0_I3C_S_ECC_AGGR_I3C_SLV_DDR_TX_RAM_ID, 0u,</div><div class="line">      SDL_I3C0_I3C_S_ECC_AGGR_I3C_SLV_DDR_TX_RAM_SIZE, 4u,</div><div class="line">      SDL_I3C0_I3C_S_ECC_AGGR_I3C_SLV_DDR_TX_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_I3C0_I3C_S_ECC_AGGR_I3C_IBI_RAM_ID, 0u,</div><div class="line">      SDL_I3C0_I3C_S_ECC_AGGR_I3C_IBI_RAM_SIZE, 4u,</div><div class="line">      SDL_I3C0_I3C_S_ECC_AGGR_I3C_IBI_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_I3C0_I3C_S_ECC_AGGR_I3C_CMD_WRD1_RAM_ID, 0u,</div><div class="line">      SDL_I3C0_I3C_S_ECC_AGGR_I3C_CMD_WRD1_RAM_SIZE, 4u,</div><div class="line">      SDL_I3C0_I3C_S_ECC_AGGR_I3C_CMD_WRD1_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_I3C0_I3C_S_ECC_AGGR_I3C_TX_DATA_RAM_ID, 0u,</div><div class="line">      SDL_I3C0_I3C_S_ECC_AGGR_I3C_TX_DATA_RAM_SIZE, 4u,</div><div class="line">      SDL_I3C0_I3C_S_ECC_AGGR_I3C_TX_DATA_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_I3C0_I3C_S_ECC_AGGR_I3C_CMD_WRD0_RAM_ID, 0u,</div><div class="line">      SDL_I3C0_I3C_S_ECC_AGGR_I3C_CMD_WRD0_RAM_SIZE, 4u,</div><div class="line">      SDL_I3C0_I3C_S_ECC_AGGR_I3C_CMD_WRD0_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_I3C0_I3C_S_ECC_AGGR_I3C_RX_DATA_RAM_ID, 0u,</div><div class="line">      SDL_I3C0_I3C_S_ECC_AGGR_I3C_RX_DATA_RAM_SIZE, 4u,</div><div class="line">      SDL_I3C0_I3C_S_ECC_AGGR_I3C_RX_DATA_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_I3C0_I3C_S_ECC_AGGR </h2>

</div>
</div>
<a id="a04c6f1fbd92c5e496e7c815d03a627bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04c6f1fbd92c5e496e7c815d03a627bb">&#9670;&nbsp;</a></span>SDL_VPAC0_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_VPAC0_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ae2f75826d09610b86bdfcee7af6b03d0">SDL_VPAC0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_VPAC0_ECC_AGGR </h2>

</div>
</div>
<a id="ac81ecbc52c915ee14c877374532710fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac81ecbc52c915ee14c877374532710fd">&#9670;&nbsp;</a></span>SDL_VPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_CMD_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_VPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_CMD_EDC_CTRL_0_groupEntries[SDL_VPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_CMD_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_VPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_CMD_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a1ca3ef9da7c81f28b33e1e8af386bc09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ca3ef9da7c81f28b33e1e8af386bc09">&#9670;&nbsp;</a></span>SDL_VPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_PSIL_CMD_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_VPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_PSIL_CMD_EDC_CTRL_0_groupEntries[SDL_VPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_PSIL_CMD_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_VPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_PSIL_CMD_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a6f595919d2d1f5cf57528505ec1eda4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f595919d2d1f5cf57528505ec1eda4b">&#9670;&nbsp;</a></span>SDL_VPAC0_ECC_AGGR_DRU_UTC_VPAC_CORE_CMD_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_VPAC0_ECC_AGGR_DRU_UTC_VPAC_CORE_CMD_EDC_CTRL_0_groupEntries[SDL_VPAC0_ECC_AGGR_DRU_UTC_VPAC_CORE_CMD_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_VPAC0_ECC_AGGR_DRU_UTC_VPAC_CORE_CMD_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a44d064a1c4f1b1527eac2cf839d37401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44d064a1c4f1b1527eac2cf839d37401">&#9670;&nbsp;</a></span>SDL_VPAC0_ECC_AGGR_DRU_UTC_VPAC_CORE_PSIL_CMD_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_VPAC0_ECC_AGGR_DRU_UTC_VPAC_CORE_PSIL_CMD_EDC_CTRL_0_groupEntries[SDL_VPAC0_ECC_AGGR_DRU_UTC_VPAC_CORE_PSIL_CMD_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_VPAC0_ECC_AGGR_DRU_UTC_VPAC_CORE_PSIL_CMD_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aabd5be197b44dcd38396ebb4c344fb48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabd5be197b44dcd38396ebb4c344fb48">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a97c3ebbc63a81d9abb961ee24ac78013">SDL_NAVSS0_VIRTSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_NAVSS0_VIRTSS_ECC_AGGR0 </h2>

</div>
</div>
<a id="a3b096d56a6b0ece4e0b6f7530e56a378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b096d56a6b0ece4e0b6f7530e56a378">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_ECCAGGR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_ECCAGGR_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_ECCAGGR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_ECCAGGR_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_ECCAGGR_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_ECCAGGR_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_ECCAGGR_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_ECCAGGR_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_ECCAGGR_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_ECCAGGR_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_ECCAGGR_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_ECCAGGR_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_ECCAGGR_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_ECCAGGR_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_ECCAGGR_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_ECCAGGR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="abc8b3519bd144518beb84e0a0e338a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc8b3519bd144518beb84e0a0e338a53">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT0_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a917915c1c49b74244721f99c1793d212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a917915c1c49b74244721f99c1793d212">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT1_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT1_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT1_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT1_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a90877456113d03d6d6b2497b8fa27921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90877456113d03d6d6b2497b8fa27921">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT2_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT2_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT2_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT2_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a90b3c2126972df8db5669fa29f4adb8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90b3c2126972df8db5669fa29f4adb8a">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT3_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT3_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT3_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT3_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a080c31891ccbff7bee5539a4adda01c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a080c31891ccbff7bee5539a4adda01c4">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT4_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT4_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT4_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_PAT4_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a32022704e4e94d1098493858f4558eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32022704e4e94d1098493858f4558eac">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_PVU0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_PVU0_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_PVU0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_PVU0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a08eefc4581ba641d2fb6e83462493080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08eefc4581ba641d2fb6e83462493080">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_PVU1_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_PVU1_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_PVU1_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_PVU1_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a8a1eb42ef25c01e4c902695df7becd0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a1eb42ef25c01e4c902695df7becd0b">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DMA_PVU1_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DMA_PVU1_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DMA_PVU1_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DMA_PVU1_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a9520700e19928a02acf0519a9fbed503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9520700e19928a02acf0519a9fbed503">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_M2AXI_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_M2AXI_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_M2AXI_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_M2AXI_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="abb58f270eea322a3fa6698cb9e2bbad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb58f270eea322a3fa6698cb9e2bbad5">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_AXI2M_KSBUS_AXI2VBUSM_R_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_AXI2M_KSBUS_AXI2VBUSM_R_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_AXI2M_KSBUS_AXI2VBUSM_R_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_AXI2M_KSBUS_AXI2VBUSM_R_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ad0cac04424f0ef90bda97aada8105b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0cac04424f0ef90bda97aada8105b4e">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_AXI2M_KSBUS_AXI2VBUSM_W_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_AXI2M_KSBUS_AXI2VBUSM_W_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_AXI2M_KSBUS_AXI2VBUSM_W_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_AXI2M_KSBUS_AXI2VBUSM_W_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a6c27a3004dfa96e664a4cbb5168ff6ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c27a3004dfa96e664a4cbb5168ff6ce">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a528165593ac3c8415c03aecfaa9b84e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a528165593ac3c8415c03aecfaa9b84e8">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_IO_TBU0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ae60862ab5beedaecaa9aff6a3be0a671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae60862ab5beedaecaa9aff6a3be0a671">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_TCU_AXI2M_KSBUS_AXI2VBUSM_R_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_TCU_AXI2M_KSBUS_AXI2VBUSM_R_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_TCU_AXI2M_KSBUS_AXI2VBUSM_R_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_TCU_AXI2M_KSBUS_AXI2VBUSM_R_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a186fbbc818f708e01868ecede593c7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a186fbbc818f708e01868ecede593c7af">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_TCU_AXI2M_KSBUS_AXI2VBUSM_W_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_TCU_AXI2M_KSBUS_AXI2VBUSM_W_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_TCU_AXI2M_KSBUS_AXI2VBUSM_W_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_TCU_AXI2M_KSBUS_AXI2VBUSM_W_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a06dbc0a23a6a39dab8ec796c361ac80c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06dbc0a23a6a39dab8ec796c361ac80c">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER0_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER0_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER0_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER0_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="abfb4613db987929cf0dc804cac9a05a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfb4613db987929cf0dc804cac9a05a9">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER1_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER1_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER1_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER1_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aa9450bbdb8f005f106d9a9a403a7f311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9450bbdb8f005f106d9a9a403a7f311">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER2_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER2_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER2_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_SMMU_BUFFER2_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a4b737fd694061bd4a5ed926df3b2a05e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b737fd694061bd4a5ed926df3b2a05e">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ab9ef642ed959dcd3ee8d7b5f26df72cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9ef642ed959dcd3ee8d7b5f26df72cb">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a80ef5b312fa22e5f2c8212d40467e59c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80ef5b312fa22e5f2c8212d40467e59c">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a3b9690f8446e1f8d53da161674c8b405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b9690f8446e1f8d53da161674c8b405">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ae995cc978612a8e4354f8674c2dde9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae995cc978612a8e4354f8674c2dde9b6">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ae287dc20dffcfde3ad0ba9a312160f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae287dc20dffcfde3ad0ba9a312160f84">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aecbb604bbbb7c68888a3eb1dca601eb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecbb604bbbb7c68888a3eb1dca601eb0">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ab1836a23fbee7e5f12217d8568a8ac8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1836a23fbee7e5f12217d8568a8ac8d">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aeb803b361fd1a1ac147ac8f054d2b7bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb803b361fd1a1ac147ac8f054d2b7bd">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a00a5f3b94e97876ede16b985d379655e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00a5f3b94e97876ede16b985d379655e">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST1_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a734e6527fe2952b74083859e9f5c410b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a734e6527fe2952b74083859e9f5c410b">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST2_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aa4872644c6005791572d2ace53891f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4872644c6005791572d2ace53891f90">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_MST3_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ac3579702c006d3e731bbc5595fc527a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3579702c006d3e731bbc5595fc527a3">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_MST0_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a9400b702a1443cc54659c846539cae74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9400b702a1443cc54659c846539cae74">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a3a5f922ccffb575f06217a8cebee0db7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a5f922ccffb575f06217a8cebee0db7">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a38364339de84e20cd2979e0cd3f3b7b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38364339de84e20cd2979e0cd3f3b7b7">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT2_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT2_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT2_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT2_DST_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a8ca7474dc29184ab7d1578d6f7ee9a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca7474dc29184ab7d1578d6f7ee9a83">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT3_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT3_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT3_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT3_DST_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a5cbcc6eae6965c8dfb233513153a625a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cbcc6eae6965c8dfb233513153a625a">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT4_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT4_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT4_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT4_DST_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a052336e2fe304dc156eee7423af49dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a052336e2fe304dc156eee7423af49dcd">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a52e60cbf9f0b619a21cabce55c32a664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e60cbf9f0b619a21cabce55c32a664">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a207d570d2ebb1ff1d516951ef47864e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a207d570d2ebb1ff1d516951ef47864e7">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_PVU1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_PVU1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_PVU1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_PVU1_DST_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aacd607c5d7b34305c4c6799c57b97d9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd607c5d7b34305c4c6799c57b97d9a">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_VIRTSS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aeb4e3793f0fc3d20de9f270de7dac1ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb4e3793f0fc3d20de9f270de7dac1ea">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_AC_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ad9b148078ac7579eec2689fbcf7abe7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9b148078ac7579eec2689fbcf7abe7f">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_MOD_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a45f8da8b8bcd9e696c8b3b95d6d81a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45f8da8b8bcd9e696c8b3b95d6d81a6c">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a3dfcdd2506faeb945038c11591e2389b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dfcdd2506faeb945038c11591e2389b">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV0_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a0d1280bc1c97d403e511ab74934f84d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d1280bc1c97d403e511ab74934f84d7">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV1_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a97f8d24335079ac17d8a34d0566ec6e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97f8d24335079ac17d8a34d0566ec6e2">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV2_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV2_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV2_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV2_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="af9e4050577b99527617a2eb190f10a65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9e4050577b99527617a2eb190f10a65">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV3_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV3_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV3_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_NB_SLV3_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a3d7b06bce7c79db7290cd79bdaaa8e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d7b06bce7c79db7290cd79bdaaa8e3d">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a008c4d5cee3ea89ad5087e84902b84f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a008c4d5cee3ea89ad5087e84902b84f0">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aa5e63b570d44ea6d1f8b4b10c287a0b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5e63b570d44ea6d1f8b4b10c287a0b5">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT2_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT2_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT2_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT2_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a3227c1a43dc2182e37b0d70658fa44f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3227c1a43dc2182e37b0d70658fa44f1">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT3_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT3_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT3_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT3_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ad8c89113509209525caebb9098cc5212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8c89113509209525caebb9098cc5212">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT4_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT4_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT4_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_PAT4_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a1b0f02ba3cc5157259209c2fa1cd5b61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b0f02ba3cc5157259209c2fa1cd5b61">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU0_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a7508c32c1157c0304ee7d4e7220d8522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7508c32c1157c0304ee7d4e7220d8522">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_IO_PVU1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="afd1639c9240bafbfd8f6f0c89c76c487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd1639c9240bafbfd8f6f0c89c76c487">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_PVU1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_PVU1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_PVU1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMA_PVU1_SRC_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a75dde04ed10c6339d4993d024c585688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75dde04ed10c6339d4993d024c585688">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER0_IN_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER0_IN_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER0_IN_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER0_IN_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a8214daaccf193aa1996a8828679a23f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8214daaccf193aa1996a8828679a23f8">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER1_IN_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER1_IN_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER1_IN_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER1_IN_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a087def1f27691b91a2de4ce9ac414142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a087def1f27691b91a2de4ce9ac414142">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER2_IN_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER2_IN_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER2_IN_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SMMU_BUFFER2_IN_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a4d2827bc7caa0a5a7e82704cce95714a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d2827bc7caa0a5a7e82704cce95714a">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="af716aae43e6910858f8a5d71e4441235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af716aae43e6910858f8a5d71e4441235">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a21f793122f24269081a3338ce9fdca3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21f793122f24269081a3338ce9fdca3d">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_1_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_1 RAM ID </h2>

</div>
</div>
<a id="ac78ddd4a85599add5fe419d39fac6988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac78ddd4a85599add5fe419d39fac6988">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_2_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_2 RAM ID </h2>

</div>
</div>
<a id="afca1ef062cfbed98d2940b43328a6781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afca1ef062cfbed98d2940b43328a6781">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_3_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_3_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_3_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_3 RAM ID </h2>

</div>
</div>
<a id="a4e39b02023220e7b1e671a110a468f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e39b02023220e7b1e671a110a468f25">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_4_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_4_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_4_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_4 RAM ID </h2>

</div>
</div>
<a id="a04bfb7116415edbba4e700eb5d852fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04bfb7116415edbba4e700eb5d852fc6">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_5_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_5_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_5_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_5 RAM ID </h2>

</div>
</div>
<a id="a7ac22405eb82eb8fbd9ac11a1ce7ca6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ac22405eb82eb8fbd9ac11a1ce7ca6f">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_6_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_6_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_6_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_6 RAM ID </h2>

</div>
</div>
<a id="accd412852d0c40e509dfa5f7a8e64b85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accd412852d0c40e509dfa5f7a8e64b85">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_7_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_7_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_7_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_7 RAM ID </h2>

</div>
</div>
<a id="a7f730071a0fc8bd0fa5f1a1eec1004c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f730071a0fc8bd0fa5f1a1eec1004c5">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_8_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_8_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_8_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_8 RAM ID </h2>

</div>
</div>
<a id="a2f7dbb8238d8b37956b1727ff9f1b0a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f7dbb8238d8b37956b1727ff9f1b0a9">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_9_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_9_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_9_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_SCR_SCR_EDC_CTRL_9 RAM ID </h2>

</div>
</div>
<a id="a6d469c7fbd905a279618473070e2a837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d469c7fbd905a279618473070e2a837">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a1d664f899216c391e083301b1d282beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d664f899216c391e083301b1d282beb">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1_GROUP_5_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1_GROUP_6_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CFG_SCR_SCR_EDC_CTRL_1 RAM ID </h2>

</div>
</div>
<a id="ae61a2b878315850bf33081e0986bec36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae61a2b878315850bf33081e0986bec36">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_7_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_8_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a73969dc986fc55f91f651ba6fa45665a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73969dc986fc55f91f651ba6fa45665a">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a6732a2fcf88739f52fa86b43517be5d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6732a2fcf88739f52fa86b43517be5d9">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a0a1b6a614d109329b415d83f979932cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a1b6a614d109329b415d83f979932cd">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aca2ea8e39bdaf1b2288bb5c1ee19ce8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca2ea8e39bdaf1b2288bb5c1ee19ce8a">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_GCLK_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_GCLK_EDC_CTRL_0_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_GCLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_GCLK_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a1e8e075ab0080b76c9549c6afc985ca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e8e075ab0080b76c9549c6afc985ca1">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_GCLK_EDC_CTRL_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_GCLK_EDC_CTRL_1_groupEntries[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_GCLK_EDC_CTRL_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_VIRTSS_ECC_AGGR0_NAVSS512L_VIRTSS_DATA_CBASS_GCLK_EDC_CTRL_1 RAM ID </h2>

</div>
</div>
<a id="aa4fbc1a5895f9f0d4530b1406032df0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4fbc1a5895f9f0d4530b1406032df0d">&#9670;&nbsp;</a></span>SDL_MCU_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_groupEntries[SDL_MCU_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a4d854fd8a68a029f3a70f91d60ed6ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d854fd8a68a029f3a70f91d60ed6ce2">&#9670;&nbsp;</a></span>SDL_PCIE1_ECC_AGGR_CORE_0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_PCIE1_ECC_AGGR_CORE_0_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#afda9deec522cc7786730de0d36b76e7c">SDL_PCIE1_ECC_AGGR_CORE_0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_PNPFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_PNPFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_PNPFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_PNPFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_PNPFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_PNPFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RXCPLFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RXCPLFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RXCPLFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_RXCPLFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_RXCPLFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_RXCPLFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RPLYBUF_RAM_ID, 0u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RPLYBUF_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RPLYBUF_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISRODR_RAM_ID, 0u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISRODR_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISRODR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISRODR_RAM_ID, 0u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISRODR_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISRODR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_PCIE1_ECC_AGGR_CORE_0 </h2>

</div>
</div>
<a id="a4e8cd4b27490dd18078350b8a74d2e86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e8cd4b27490dd18078350b8a74d2e86">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE0_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_R5FSS1_CORE0_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a5ecbc44d66a978f8d6169d73bc2e365d">SDL_R5FSS1_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_R5FSS1_CORE0_ECC_AGGR </h2>

</div>
</div>
<a id="a4e6247f032c869628e9b6a41c40f5d7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e6247f032c869628e9b6a41c40f5d7d">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS1_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL_groupEntries[SDL_R5FSS1_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS1_CORE0_ECC_AGGR_KSBUS_VBUSM2AXI0_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a0297bbe7631116c7b7d975f32b9ff315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0297bbe7631116c7b7d975f32b9ff315">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS1_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries[SDL_R5FSS1_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS1_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="aae08e4f367de7ad02724dff9f8dd048f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae08e4f367de7ad02724dff9f8dd048f">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS1_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries[SDL_R5FSS1_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS1_CORE0_ECC_AGGR_MEM_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="ae612c754be9e015061e0acc933a35d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae612c754be9e015061e0acc933a35d1f">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS1_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries[SDL_R5FSS1_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS1_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_W_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a97cef16a01745e63a53b95007197d965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97cef16a01745e63a53b95007197d965">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS1_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries[SDL_R5FSS1_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS1_CORE0_ECC_AGGR_PERIPH_M_MST0_KSBUS_AXI2VBUSM_R_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="abbe50f678287c7ccdcc6e4e4557e72d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbe50f678287c7ccdcc6e4e4557e72d6">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_groupEntries[SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_6_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_7_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_8_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_9_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_10_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_11_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_11_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_12_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_GROUP_12_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS1_CORE0_ECC_AGGR_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="aadb6896576dea6c0e4b4ec9e7529a0cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadb6896576dea6c0e4b4ec9e7529a0cc">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_groupEntries[SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_CFG_SCRP_INTERFACE0_GCLK_CLK_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="af099843ab9902257ac4a01d3dde0bcbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af099843ab9902257ac4a01d3dde0bcbc">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_groupEntries[SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS1_CORE0_ECC_AGGR_CPU0_ECC_AGGR_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="addea8f48a3c39f0b12b8dc77054f831a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addea8f48a3c39f0b12b8dc77054f831a">&#9670;&nbsp;</a></span>SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ac0df6f0b5735a57097dc04d56ef96afc">SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_ECC_RAM_ID, 0x0u,</div><div class="line">      SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR </h2>

</div>
</div>
<a id="ae26f965006d017c624096b00baeb0540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae26f965006d017c624096b00baeb0540">&#9670;&nbsp;</a></span>SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_EDC_CTRL_0_groupEntries[SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a73b3efa6d3fa1795515eba806e0cbfa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73b3efa6d3fa1795515eba806e0cbfa7">&#9670;&nbsp;</a></span>SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_groupEntries[SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="ac47c7eaf351d2a4d20c1e57f902c3353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac47c7eaf351d2a4d20c1e57f902c3353">&#9670;&nbsp;</a></span>SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a014089d32986518238a85af084e3c3b1">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_RAM_ID, 0u,</div><div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_RAM_SIZE, 4u,</div><div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM </h2>

</div>
</div>
<a id="ac194052230b00e6fd1fe8cb3195f334d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac194052230b00e6fd1fe8cb3195f334d">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_ECCAGGR0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_ECCAGGR0_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_ECCAGGR0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_ECCAGGR0_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_ECCAGGR0_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_ECCAGGR0_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_ECCAGGR0_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_ECCAGGR0_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_ECCAGGR0_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_ECCAGGR0_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_ECCAGGR0_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_ECCAGGR0_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_ECCAGGR0_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_ECCAGGR0_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_ECCAGGR0_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_ECCAGGR0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a09ad9d071baa1752409dbfc1edc509fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09ad9d071baa1752409dbfc1edc509fb">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCMF0_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCMF0_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCMF0_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCMF0_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aeae1ac9e2d0807b73e61abf845f7a454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeae1ac9e2d0807b73e61abf845f7a454">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCMF1_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCMF1_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCMF1_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCMF1_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a9abf9bd7d81eee18bdd814a074e5cf2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9abf9bd7d81eee18bdd814a074e5cf2b">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM0_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM0_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM0_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM0_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a59f9f3b33fc814cfe17e22c8cb37acab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59f9f3b33fc814cfe17e22c8cb37acab">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM0_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM0_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM0_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM0_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a03d9c93d4db1c72c7fd4d5d9e813d62d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03d9c93d4db1c72c7fd4d5d9e813d62d">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM1_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM1_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM1_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM1_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a22f0e2fe9a49a41a408a085e751d60d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22f0e2fe9a49a41a408a085e751d60d4">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM1_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM1_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM1_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCM1_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ac9c099d338abf8c7971330c133ce7414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9c099d338abf8c7971330c133ce7414">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCS_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCS_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCS_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCS_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a5341a2a782fd34d296050336cd1ce088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5341a2a782fd34d296050336cd1ce088">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCS_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCS_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCS_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_SOCS_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a7c685083acf21d684ce1ed33ce3b5575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c685083acf21d684ce1ed33ce3b5575">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_MS_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_MS_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_MS_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_BR_MS_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a8cf304637af6d1ac6ea863ee0d1c1276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cf304637af6d1ac6ea863ee0d1c1276">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aa6699d9d19d1a90c1947cd2417cad1a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6699d9d19d1a90c1947cd2417cad1a9">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a3315b25e98b93077aeef8e0027b9faae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3315b25e98b93077aeef8e0027b9faae">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a182409c00e70dc6d2f0d491f5d1576ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a182409c00e70dc6d2f0d491f5d1576ea">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_CBASS_SCR_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a9a4f2113c3d708eb7ca5580e1ff01b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a4f2113c3d708eb7ca5580e1ff01b75">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_MS_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_MS_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_MS_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_MS_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_MS_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_MS_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_MS_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_MS_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_MS_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_MS_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_MS_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_MS_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_MS_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_MS_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_MS_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB0_MS_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a6570486ea8920a360edae18679deac4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6570486ea8920a360edae18679deac4d">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCMF0_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCMF0_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCMF0_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCMF0_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a2833856daf2db7e618df18dfe2f1053a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2833856daf2db7e618df18dfe2f1053a">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCMF1_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCMF1_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCMF1_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCMF1_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ab0cf8a7e49a4ff64e0078f1043d30538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0cf8a7e49a4ff64e0078f1043d30538">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM0_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM0_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM0_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM0_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a2b79bf53c7b849af62d0a2b13cfefe75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b79bf53c7b849af62d0a2b13cfefe75">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM0_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM0_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM0_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM0_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a3e4188d59617408a8a22a01aa6ab1fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e4188d59617408a8a22a01aa6ab1fbc">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM1_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM1_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM1_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM1_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a42c0424e1bcafa64acc7208147fb38b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42c0424e1bcafa64acc7208147fb38b1">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM1_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM1_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM1_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCM1_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a2012c417e7db5462a4ca899ba193384e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2012c417e7db5462a4ca899ba193384e">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCS_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCS_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCS_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCS_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a338c2b21c14ce3661ac6c0cab5e94129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a338c2b21c14ce3661ac6c0cab5e94129">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCS_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCS_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCS_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_SOCS_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aa68de176a3d9d3543ff0dd915b9d8575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa68de176a3d9d3543ff0dd915b9d8575">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_MS_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_MS_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_MS_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_BR_MS_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a4cff0d0d20dd8345f48edee7813ff4aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cff0d0d20dd8345f48edee7813ff4aa">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aecb56f0a319479149344c4efc67c2e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecb56f0a319479149344c4efc67c2e6d">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a9208ed8b09a967ac0226f52dc4021e24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9208ed8b09a967ac0226f52dc4021e24">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_MMR_CFG_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a3f15858b45379556f948d01e8711be8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f15858b45379556f948d01e8711be8a">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_CBASS_SCR_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a2915f89aaf2a8eef413b27ed27336aae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2915f89aaf2a8eef413b27ed27336aae">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_MS_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_MS_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_MS_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_MS_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_MS_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_MS_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_MS_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_MS_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_MS_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_MS_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_MS_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_MS_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_MS_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_MS_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_MS_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_NB1_MS_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a80a63ea39a0a9e094107e25f232ac80a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80a63ea39a0a9e094107e25f232ac80a">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_MSMC0_SLV_VIRTID_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_MSMC0_SLV_VIRTID_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_MSMC0_SLV_VIRTID_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_MSMC0_SLV_VIRTID_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_MSMC0_SLV_VIRTID_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_MSMC0_SLV_VIRTID_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_MSMC0_SLV_VIRTID_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_MSMC0_SLV_VIRTID_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_MSMC0_SLV_VIRTID_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_MSMC0_SLV_VIRTID_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_MSMC0_SLV_VIRTID_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_MSMC0_SLV_VIRTID_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a013030efee44ca313189c2eb8bf4cc9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a013030efee44ca313189c2eb8bf4cc9b">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_CBASS_SCR_VBUSP_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a8d96eb3c0892b7aa8494825c196c241d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d96eb3c0892b7aa8494825c196c241d">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_CBASS_VD2GCLK_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_CBASS_VD2GCLK_EDC_CTRL_0_groupEntries[SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_CBASS_VD2GCLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS0_NBSS_ECC_AGGR0_NAVSS512L_NBSS_CBASS_VD2GCLK_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aa83042fde3d06de7eea9f9d31fca3ba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa83042fde3d06de7eea9f9d31fca3ba8">&#9670;&nbsp;</a></span>SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ab4c30da4b8b510dbb2191d178143143b">SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x40540000u,</div><div class="line">      SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="a8d019e9dcea9e3aa8257388d3d71c2e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d019e9dcea9e3aa8257388d3d71c2e7">&#9670;&nbsp;</a></span>SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a985854ee4d399ab085bb4b5808f42f6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a985854ee4d399ab085bb4b5808f42f6b">&#9670;&nbsp;</a></span>SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a15cca479c8b89b182df5b52509bbc50a">SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_EMMC8SS_16FFC_SDHC_WRAP_TXMEM_RAM_ID, 0u,</div><div class="line">      SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_EMMC8SS_16FFC_SDHC_WRAP_TXMEM_RAM_SIZE, 4u,</div><div class="line">      SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_EMMC8SS_16FFC_SDHC_WRAP_TXMEM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM </h2>

</div>
</div>
<a id="ac74a022d598628e60c0d9e734ecceb2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac74a022d598628e60c0d9e734ecceb2d">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_CPU1_SLV_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_CPU1_SLV_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_CPU1_SLV_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_CPU1_SLV_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ae882d1adcc5240c367c4cd6a4c28132f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae882d1adcc5240c367c4cd6a4c28132f">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_CPU1_SLV_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_CPU1_SLV_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_CPU1_SLV_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_CPU1_SLV_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="adda420848b6c673976bd6584fa645a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adda420848b6c673976bd6584fa645a38">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac9ba23a98cdc8fce2ab1adb813d60644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ba23a98cdc8fce2ab1adb813d60644">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a08f4f589f77f55c2fc1e5acdecac3bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08f4f589f77f55c2fc1e5acdecac3bb6">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_RMST1_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_RMST1_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_RMST1_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_RMST1_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a153a79d384255ee4d5263b13a264eb18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a153a79d384255ee4d5263b13a264eb18">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_RMST1_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_RMST1_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_RMST1_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_RMST1_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a06a4a34af776e109e0fca98c690ab39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06a4a34af776e109e0fca98c690ab39a">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_WMST1_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_WMST1_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_WMST1_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_WMST1_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a8581dfb89f2693901cfffd80218ee5f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8581dfb89f2693901cfffd80218ee5f2">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_WMST1_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_WMST1_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_WMST1_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_MEMBDG_WMST1_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a6d8f8905a610dbd897e0d56bdd796b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d8f8905a610dbd897e0d56bdd796b6c">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_RMST1_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_RMST1_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_RMST1_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_RMST1_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="aa74dde97ee5e99f18ba88ea6a6332d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa74dde97ee5e99f18ba88ea6a6332d93">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_RMST1_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_RMST1_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_RMST1_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_RMST1_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a7ef99b8f758a7f805592761447e3d00c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ef99b8f758a7f805592761447e3d00c">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_WMST1_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_WMST1_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_WMST1_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_WMST1_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="aa5aed2b70f760cb830b676a76bbe1c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5aed2b70f760cb830b676a76bbe1c13">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_WMST1_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_WMST1_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_WMST1_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR0_IDOM1_M2M_PBDG_WMST1_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a17699b72f5fa40855966f3d07025fba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17699b72f5fa40855966f3d07025fba2">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR0_IDOM1_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR0_IDOM1_ECC_AGGR_EDC_CTRL_groupEntries[SDL_IDOM1_ECC_AGGR0_IDOM1_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_IDOM1_ECC_AGGR0_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR0_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR0_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR0_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR0_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR0_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR0_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR0_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR0_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR0_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR0_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR0_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR0_IDOM1_ECC_AGGR_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="ae9c256b9ec78e3f3c003f7bacc731494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9c256b9ec78e3f3c003f7bacc731494">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a7746bfc77441cd2ce90151f416b595ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7746bfc77441cd2ce90151f416b595ba">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR0_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac2e66cd9e91605fade19d6fc9abbccc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2e66cd9e91605fade19d6fc9abbccc5">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_CPU1_SLV_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_CPU1_SLV_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_CPU1_SLV_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_CPU1_SLV_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a6004f36e56797e2cd6327458e92b4950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6004f36e56797e2cd6327458e92b4950">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_CPU1_SLV_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_CPU1_SLV_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_CPU1_SLV_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_CPU1_SLV_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a30df97bdfc69a760975b9f81229f8f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30df97bdfc69a760975b9f81229f8f07">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a70f6f24b6f7ced6c6af7add62a860d85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70f6f24b6f7ced6c6af7add62a860d85">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_PMST_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a3592a8562dbf03173b38b1f2052a0d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3592a8562dbf03173b38b1f2052a0d70">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_RMST1_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_RMST1_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_RMST1_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_RMST1_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a9cbcae53d3a1aa962c1eed4904a4b358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cbcae53d3a1aa962c1eed4904a4b358">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_RMST1_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_RMST1_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_RMST1_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_RMST1_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ae69b024bad982ed1dbdb12855861fa4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae69b024bad982ed1dbdb12855861fa4a">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_WMST1_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_WMST1_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_WMST1_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_WMST1_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a3132f676b47df73d23f1603be73318f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3132f676b47df73d23f1603be73318f3">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_WMST1_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_WMST1_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_WMST1_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_MEMBDG_WMST1_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a57cbb9b281c9f808ba4ce57ce7df9e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57cbb9b281c9f808ba4ce57ce7df9e0d">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_RMST1_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_RMST1_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_RMST1_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_RMST1_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="acf8290bc9ecc7e165f610b28e3d140e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf8290bc9ecc7e165f610b28e3d140e6">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_RMST1_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_RMST1_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_RMST1_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_RMST1_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac44f7bccef20ff1be7b5b0acc1e89d64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac44f7bccef20ff1be7b5b0acc1e89d64">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_WMST1_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_WMST1_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_WMST1_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_WMST1_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a2cf32a3a87c52d9f9f3b496c67ab2d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cf32a3a87c52d9f9f3b496c67ab2d88">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_WMST1_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_WMST1_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_WMST1_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR1_IDOM1_M2M_PBDG_WMST1_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a295adcc329f6a15c8ef39de6e1af8a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a295adcc329f6a15c8ef39de6e1af8a21">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR1_IDOM1_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR1_IDOM1_ECC_AGGR_EDC_CTRL_groupEntries[SDL_IDOM1_ECC_AGGR1_IDOM1_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_IDOM1_ECC_AGGR1_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR1_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR1_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR1_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR1_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR1_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR1_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR1_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR1_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR1_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR1_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR1_IDOM1_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR1_IDOM1_ECC_AGGR_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a29dcc2ed2ffa969215aec71e27312452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29dcc2ed2ffa969215aec71e27312452">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a9936e7ff2c39e3c720858b3260ec1aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9936e7ff2c39e3c720858b3260ec1aa2">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM1_ECC_AGGR1_IDOM1_P2P_CPU1_CFG_SLV_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ae81ae18c377245fa9ce07fefdc67e32e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae81ae18c377245fa9ce07fefdc67e32e">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a36f86db6c5cb6eafebc8f4b0198ea407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36f86db6c5cb6eafebc8f4b0198ea407">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a517af90f5025de9d1dcfabd0804f73b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a517af90f5025de9d1dcfabd0804f73b6">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac3ad44eb6badf26fb48cc8889ac9ab11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3ad44eb6badf26fb48cc8889ac9ab11">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a00106306a0ebbcadd7c68b44b21eaad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00106306a0ebbcadd7c68b44b21eaad7">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a9874c672341ca1c2da23af7d31556c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9874c672341ca1c2da23af7d31556c0f">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab2e29dd07179d87c846fd688ddf8820a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2e29dd07179d87c846fd688ddf8820a">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a80f8c0d4e99be9b4a86a730931799cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80f8c0d4e99be9b4a86a730931799cd9">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="abb2b04c45805ee78e31e1946551fe8a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb2b04c45805ee78e31e1946551fe8a6">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a18e772aaef0749201d791a38420b56b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e772aaef0749201d791a38420b56b4">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a5fdcecf4e221b2e068ea0aaf5d3282b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fdcecf4e221b2e068ea0aaf5d3282b6">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="af4a059c4410dd136f704d051f1d265d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4a059c4410dd136f704d051f1d265d0">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a8c67f6c307bdf8aab66ce52595941ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c67f6c307bdf8aab66ce52595941ccf">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_groupEntries[SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a6393ccbf2641619c7bd285c5cfb7649f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6393ccbf2641619c7bd285c5cfb7649f">&#9670;&nbsp;</a></span>SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a1eb331e26b62b98ba9393aac8edfd402">SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x2748000u,</div><div class="line">      SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="a3fb2ec4a77913d921f9086bc09e7b4e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb2ec4a77913d921f9086bc09e7b4e6">&#9670;&nbsp;</a></span>SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a51de4aa029c8109c17b18a25c5135d57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51de4aa029c8109c17b18a25c5135d57">&#9670;&nbsp;</a></span>SDL_PCIE1_ECC_AGGR_CORE_AXI_0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_PCIE1_ECC_AGGR_CORE_AXI_0_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#adfc6ec8dae62be9af358a1d7a1b25293">SDL_PCIE1_ECC_AGGR_CORE_AXI_0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXIMFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXIMFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXIMFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_DIBRAM_RAM_ID, 0u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_DIBRAM_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_DIBRAM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXIMFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXIMFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXIMFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_DIBRAM_RAM_ID, 0u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_DIBRAM_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_DIBRAM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_HP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID, 0u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_HP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_HP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_LP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID, 0u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_LP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_LP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_PCIE1_ECC_AGGR_CORE_AXI_0 </h2>

</div>
</div>
<a id="ad2acc9a14c9068112a72996d2caa3cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2acc9a14c9068112a72996d2caa3cc6">&#9670;&nbsp;</a></span>SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_groupEntries[SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_PCIE1_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a3cd049066289ad76fc3dd1e56fe66ed5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cd049066289ad76fc3dd1e56fe66ed5">&#9670;&nbsp;</a></span>SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ad6844d0460ba10039fc17c6e77104d98">SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR </h2>

</div>
</div>
<a id="a884c1f92d6345cc8c3159f2305cd1853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a884c1f92d6345cc8c3159f2305cd1853">&#9670;&nbsp;</a></span>SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#aaaf3c40098df921691c723f50b4814f5">SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x2718000u,</div><div class="line">      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="a9aa9b68e4d77945f7988e12014811a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aa9b68e4d77945f7988e12014811a23">&#9670;&nbsp;</a></span>SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a9c0d64c5ad62e0fc54847b99cf2c5e16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c0d64c5ad62e0fc54847b99cf2c5e16">&#9670;&nbsp;</a></span>SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#aa4e7b7ed1cbf0891662a1d008b476d65">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x2708000u,</div><div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="ad05112a2aaa06605bec8b9d6bda37ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad05112a2aaa06605bec8b9d6bda37ba4">&#9670;&nbsp;</a></span>SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID </h2>

</div>
</div>
<a id="ac35319f0556b10e970e68b87cb836714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac35319f0556b10e970e68b87cb836714">&#9670;&nbsp;</a></span>SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#afbe843445621bc664d720478b343fa4b">SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_RAM_ID, 0u,</div><div class="line">      SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_RAM_ID, 0u,</div><div class="line">      SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR </h2>

</div>
</div>
<a id="af967bcd6226c7d13daf085879b7e12d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af967bcd6226c7d13daf085879b7e12d8">&#9670;&nbsp;</a></span>SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ad9c4cffc8db723de906eb7d17593faf4">SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_TX_SHIM_DMA_PSIL_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_TX_SHIM_DMA_PSIL_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_TX_SHIM_DMA_PSIL_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_TX_SHIM_KSDMA_PSIL_ENDPT_IPCFIFO_F0_TPRAM_256X167_SBW_SR_RAM_ID, 0u,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_TX_SHIM_KSDMA_PSIL_ENDPT_IPCFIFO_F0_TPRAM_256X167_SBW_SR_RAM_SIZE, 4u,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_TX_SHIM_KSDMA_PSIL_ENDPT_IPCFIFO_F0_TPRAM_256X167_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR </h2>

</div>
</div>
<a id="ae8da527a6ddaac7e69f794542712a83e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8da527a6ddaac7e69f794542712a83e">&#9670;&nbsp;</a></span>SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_groupEntries[SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a6005e665e5132b7e99ec6109df625676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6005e665e5132b7e99ec6109df625676">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a23be48383948d8eff7ac3ebf121f7dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23be48383948d8eff7ac3ebf121f7dec">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_CPU0_SLV_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a05b28ce2978a7fc28de935ba55dd30ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05b28ce2978a7fc28de935ba55dd30ec">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="aaf965a055e379d87d9a7081025f359e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf965a055e379d87d9a7081025f359e8">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_P2P_CPU0_PMST_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a68c62c150fcaea2af5cd772fbc5111ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68c62c150fcaea2af5cd772fbc5111ee">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a881a842f8b3bb12d2dfe59c45b3cb42f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a881a842f8b3bb12d2dfe59c45b3cb42f">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_RMST0_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a5aa31071942c6de6b14649c82fed0f00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aa31071942c6de6b14649c82fed0f00">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac00f3d9870ed9a2e5f5cf0fd62722dfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac00f3d9870ed9a2e5f5cf0fd62722dfb">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_MEMBDG_WMST0_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a77a672900a51e5b620ed6b7dd48420d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77a672900a51e5b620ed6b7dd48420d2">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="acb8f095d7007e4ae6717e18141ae4c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb8f095d7007e4ae6717e18141ae4c73">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_RMST0_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="adca243805bb5adc37b998985dc0b3558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca243805bb5adc37b998985dc0b3558">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac38e536f429307fbc9d6763d4f199963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac38e536f429307fbc9d6763d4f199963">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_DST_EDC_CTRL_BUSECC_groupEntries[SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_M2M_PBDG_WMST0_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a13b4e7c4e31ec433c24f9902392e3adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13b4e7c4e31ec433c24f9902392e3adb">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_groupEntries[SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_IDOM0_ECC_AGGR_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a602623d273575099309f4358f0ae8c85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a602623d273575099309f4358f0ae8c85">&#9670;&nbsp;</a></span>SDL_MCU_I3C1_I3C_S_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCU_I3C1_I3C_S_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a57ea774ff2eb2b1ad4a951f5b52c7e6f">SDL_MCU_I3C1_I3C_S_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_IBIR_QUEUE_RAM_ID, 0u,</div><div class="line">      SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_IBIR_QUEUE_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_IBIR_QUEUE_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_SLV_DDR_RX_RAM_ID, 0u,</div><div class="line">      SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_SLV_DDR_RX_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_SLV_DDR_RX_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_CMDR_QUEUE_RAM_ID, 0u,</div><div class="line">      SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_CMDR_QUEUE_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_CMDR_QUEUE_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_SLV_DDR_TX_RAM_ID, 0u,</div><div class="line">      SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_SLV_DDR_TX_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_SLV_DDR_TX_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_IBI_RAM_ID, 0u,</div><div class="line">      SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_IBI_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_IBI_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_CMD_WRD1_RAM_ID, 0u,</div><div class="line">      SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_CMD_WRD1_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_CMD_WRD1_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_TX_DATA_RAM_ID, 0u,</div><div class="line">      SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_TX_DATA_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_TX_DATA_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_CMD_WRD0_RAM_ID, 0u,</div><div class="line">      SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_CMD_WRD0_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_CMD_WRD0_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_RX_DATA_RAM_ID, 0u,</div><div class="line">      SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_RX_DATA_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_I3C1_I3C_S_ECC_AGGR_I3C_RX_DATA_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCU_I3C1_I3C_S_ECC_AGGR </h2>

</div>
</div>
<a id="a6fb28c0a2cc1c1ec967ed2fb12c5cadc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fb28c0a2cc1c1ec967ed2fb12c5cadc">&#9670;&nbsp;</a></span>SDL_MCU_I3C1_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_I3C1_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_groupEntries[SDL_MCU_I3C1_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_I3C1_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_I3C1_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_I3C1_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_I3C1_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_I3C1_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ad5cdcb2f2d314427f1dd00563d752e6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5cdcb2f2d314427f1dd00563d752e6a">&#9670;&nbsp;</a></span>SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#abfa8178904a77bdf7d88ee9c7af07cc2">SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER0_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER0_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER0_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER1_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER1_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER1_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER2_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER2_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER2_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER3_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER3_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER3_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE </h2>

</div>
</div>
<a id="a42c38af7707e6f776b11f3305918a239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42c38af7707e6f776b11f3305918a239">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#afb60a1583d1653b59c68413f51821547">SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_INFRA_SAFEG_RD_RAMECC_RAM_ID, 0u,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_INFRA_SAFEG_RD_RAMECC_RAM_SIZE, 4u,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_INFRA_SAFEG_RD_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_INFRA_SAFEG_WR_RAMECC_RAM_ID, 0u,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_INFRA_SAFEG_WR_RAMECC_RAM_SIZE, 4u,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_INFRA_SAFEG_WR_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR </h2>

</div>
</div>
<a id="a17ec65ba00eb27ff96ddc210c2c52895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17ec65ba00eb27ff96ddc210c2c52895">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_4_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_FW_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a1c65833fc174a2e297bcad95f57dc4ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c65833fc174a2e297bcad95f57dc4ad">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_WKUP2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac1a263278bfdcca6eb48652d35563ef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1a263278bfdcca6eb48652d35563ef8">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_SCRP_WKUP_FW_CLK4_SCR_J7_WKUP_FW_CBASS_SCRP_WKUP_FW_CLK4_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_SCRP_WKUP_FW_CLK4_SCR_J7_WKUP_FW_CBASS_SCRP_WKUP_FW_CLK4_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_SCRP_WKUP_FW_CLK4_SCR_J7_WKUP_FW_CBASS_SCRP_WKUP_FW_CLK4_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_SCRP_WKUP_FW_CLK4_SCR_J7_WKUP_FW_CBASS_SCRP_WKUP_FW_CLK4_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a951ac63a0164babace063a924dfca916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a951ac63a0164babace063a924dfca916">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_3_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_3_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_3 RAM ID </h2>

</div>
</div>
<a id="a3f725cb5621e1e6158f6e7a33ebd04f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f725cb5621e1e6158f6e7a33ebd04f1">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_4_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_4_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_4_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_4 RAM ID </h2>

</div>
</div>
<a id="a86f7c31f2c803291270f5959d1f7de13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86f7c31f2c803291270f5959d1f7de13">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_5_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_5_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_5_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_5 RAM ID </h2>

</div>
</div>
<a id="a2dc943912e5d01d3aa75d6514facdf1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dc943912e5d01d3aa75d6514facdf1c">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_6_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_6_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_6_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_6 RAM ID </h2>

</div>
</div>
<a id="a76f0aeb74bc6cd8958ea9e15c62df04e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76f0aeb74bc6cd8958ea9e15c62df04e">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="abb10fd34df41b74154edb02430d5a74b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb10fd34df41b74154edb02430d5a74b">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="adca2f68639a9235643bc2e8b9880c5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca2f68639a9235643bc2e8b9880c5e6">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IDMSC_WKUP_0_VBUSP_S_P2P_BRIDGE_IDMSC_WKUP_0_VBUSP_S_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IDMSC_WKUP_0_VBUSP_S_P2P_BRIDGE_IDMSC_WKUP_0_VBUSP_S_BRIDGE_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IDMSC_WKUP_0_VBUSP_S_P2P_BRIDGE_IDMSC_WKUP_0_VBUSP_S_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IDMSC_WKUP_0_VBUSP_S_P2P_BRIDGE_IDMSC_WKUP_0_VBUSP_S_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IDMSC_WKUP_0_VBUSP_S_P2P_BRIDGE_IDMSC_WKUP_0_VBUSP_S_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IDMSC_WKUP_0_VBUSP_S_P2P_BRIDGE_IDMSC_WKUP_0_VBUSP_S_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IDMSC_WKUP_0_VBUSP_S_P2P_BRIDGE_IDMSC_WKUP_0_VBUSP_S_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IDMSC_WKUP_0_VBUSP_S_P2P_BRIDGE_IDMSC_WKUP_0_VBUSP_S_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IDMSC_WKUP_0_VBUSP_S_P2P_BRIDGE_IDMSC_WKUP_0_VBUSP_S_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IDMSC_WKUP_0_VBUSP_S_P2P_BRIDGE_IDMSC_WKUP_0_VBUSP_S_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="aa7e30574bf1f271d9cd8a485f606b545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7e30574bf1f271d9cd8a485f606b545">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_BRIDGE_DST_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="aab04edd7736fdaf42df53e50230eb18c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab04edd7736fdaf42df53e50230eb18c">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_BRIDGE_SRC_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_WKUP_0_MST_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="aa86d99f9a4bfce2277ba0c60f3dfd93d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa86d99f9a4bfce2277ba0c60f3dfd93d">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a94fbb53b7d1ea1d30cd03075d8a66301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94fbb53b7d1ea1d30cd03075d8a66301">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_REASSEMBLY_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_REASSEMBLY_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_REASSEMBLY_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_REASSEMBLY_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_REASSEMBLY_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_REASSEMBLY_BUSECC RAM ID </h2>

</div>
</div>
<a id="a4d46924b5c4c2909e79ee5c8eef3235f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d46924b5c4c2909e79ee5c8eef3235f">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_WKUP_0_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a2a483f055ff00a060455e9eda54f994b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a483f055ff00a060455e9eda54f994b">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac334be9d5d2fa42818436203ea01e4be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac334be9d5d2fa42818436203ea01e4be">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_WKUP_FW_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a2a5e1c55b64ec3e66ffd841788827a9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a5e1c55b64ec3e66ffd841788827a9a">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_EDC_CTRL_BUSECC_0_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_EDC_CTRL_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a4dd4eae4cb0c41887c71eb1b9e9961db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dd4eae4cb0c41887c71eb1b9e9961db">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_EDC_CTRL_BUSECC_1_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK4_DMSC_SCR_EDC_CTRL_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="a6d5a23e83bb1b2c1b6965d280b85b253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d5a23e83bb1b2c1b6965d280b85b253">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a3cd89f6e761dc89b08a21f55d2fc8bc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cd89f6e761dc89b08a21f55d2fc8bc0">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_EDC_CTRL_BUSECC_0_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_EDC_CTRL_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a68b65d595353f2132af2107027ee81d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68b65d595353f2132af2107027ee81d8">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_EDC_CTRL_BUSECC_1_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_J7_WKUP_CBASS_SCRP_32B_PCLK8_WAKEUP_SCR_EDC_CTRL_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="a1142055abd2fe2561be44e34df448f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1142055abd2fe2561be44e34df448f90">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SCR_J7_WKUP_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SCR_J7_WKUP_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SCR_J7_WKUP_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SCR_J7_WKUP_CBASS_ERR_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="aa2cd49abf33ec43209c4750c763651e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2cd49abf33ec43209c4750c763651e0">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_DST_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="ae5f17b49496590bec445fd43e735ee0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5f17b49496590bec445fd43e735ee0f">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_SRC_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK4_DMSC_TO_SCRP_32B_PCLK8_WAKEUP_L0_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a3ee82c6130e505cda1d81ce58219b2cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ee82c6130e505cda1d81ce58219b2cb">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_INT_DMSC_SCR_J7_WKUP_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_INT_DMSC_SCR_J7_WKUP_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_INT_DMSC_SCR_J7_WKUP_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_INT_DMSC_SCR_J7_WKUP_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a9e0500f37bb6efd39c11fcbe0484f4d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e0500f37bb6efd39c11fcbe0484f4d3">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_4_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_ERR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a80f4f66b0c2876e5490ca121c49ed797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80f4f66b0c2876e5490ca121c49ed797">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_0_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a806f816de31a95827980ca5397b63e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a806f816de31a95827980ca5397b63e22">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_1_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="a1eb6b0bcff5be26dff7f9475150e59b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eb6b0bcff5be26dff7f9475150e59b2">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_2_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_2 RAM ID </h2>

</div>
</div>
<a id="a5eaaf6cff937c833fab70f90fbe912df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eaaf6cff937c833fab70f90fbe912df">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_7_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_7_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_7_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_J7_WKUP_CBASS_CBASS_LPSC_WKUP_COMMON_MMRS_EDC_CTRL_BUSECC_7 RAM ID </h2>

</div>
</div>
<a id="a3522a31af29cff71739ef6060eec2800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3522a31af29cff71739ef6060eec2800">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_IJ7_WKUP_CLK4_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a3e2b12543031366af79383cb08751a8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e2b12543031366af79383cb08751a8f">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WAKEUP_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WAKEUP_ECC_AGGR_EDC_CTRL_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WAKEUP_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WAKEUP_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WAKEUP_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WAKEUP_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WAKEUP_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WAKEUP_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WAKEUP_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WAKEUP_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WAKEUP_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WAKEUP_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WAKEUP_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WAKEUP_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WAKEUP_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WAKEUP_ECC_AGGR_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a8f6b8f21cfb33379fd7b6b1fe926616b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f6b8f21cfb33379fd7b6b1fe926616b">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_INFRA_SAFEG_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_INFRA_SAFEG_EDC_CTRL_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_INFRA_SAFEG_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_INFRA_SAFEG_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a1f2deaa4721528b4530c6cb99a786e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f2deaa4721528b4530c6cb99a786e62">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_M2M_SRC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_M2M_SRC_VBUSS_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_M2M_SRC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_M2M_SRC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_M2M_SRC_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_M2M_SRC_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_M2M_SRC_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_M2M_SRC_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_M2M_SRC_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_M2M_SRC_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_M2M_SRC_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_M2M_SRC_VBUSS RAM ID </h2>

</div>
</div>
<a id="ac3e8d7f8834c87c8b12c942304bb66d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3e8d7f8834c87c8b12c942304bb66d0">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_DST_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a1b67ec53a1ab851dc188fd2541ad793e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b67ec53a1ab851dc188fd2541ad793e">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC RAM ID </h2>

</div>
</div>
<a id="a397b6f333de660ba9ee78e127ccda88e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a397b6f333de660ba9ee78e127ccda88e">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_SRC_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_IWKU_COR_DATA_VBUSP_32B_SRC_P2M_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="af6c0f878fb58608d37d0852a5fb463f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6c0f878fb58608d37d0852a5fb463f8">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="aaa7ff2fa454f99bd1432ebd07c898c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa7ff2fa454f99bd1432ebd07c898c9b">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_3_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_3_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_3_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_3_BUSECC RAM ID </h2>

</div>
</div>
<a id="a7d3c0082d45aa8029ad63db0fc938b19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d3c0082d45aa8029ad63db0fc938b19">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_6_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_6_BUSECC_0_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_6_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_6_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="adb95a01643300250d5f5d0b3bc0f5a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb95a01643300250d5f5d0b3bc0f5a98">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_6_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_6_BUSECC_1_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_6_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_WKUP_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_WKUP_MCU_SYSCLK0_6_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="a7f5318a88ff59b28e4d29b29415138bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f5318a88ff59b28e4d29b29415138bc">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_0_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a5d0c165e39963ddc1ddee00203635bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d0c165e39963ddc1ddee00203635bb0">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_1_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="a104997bdf86c0e69b7fbebcf297de731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a104997bdf86c0e69b7fbebcf297de731">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_2_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_2 RAM ID </h2>

</div>
</div>
<a id="ad2248bc6c0d8e54e15536207d8c0830a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2248bc6c0d8e54e15536207d8c0830a">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_3_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_3_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_3 RAM ID </h2>

</div>
</div>
<a id="a99a8d4bf310a39c3cb4ffd9a76abe124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99a8d4bf310a39c3cb4ffd9a76abe124">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_4_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_4_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_4_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_4 RAM ID </h2>

</div>
</div>
<a id="a47a5241498dc7b3a37c9cb0708203cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47a5241498dc7b3a37c9cb0708203cf1">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_5_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_5_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_5_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_5 RAM ID </h2>

</div>
</div>
<a id="a8d77c459a5702da42c868b75cb8cfae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d77c459a5702da42c868b75cb8cfae3">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_6_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_6_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_6_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_6 RAM ID </h2>

</div>
</div>
<a id="a57bb264f3c40a70c5aebf72482621dcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57bb264f3c40a70c5aebf72482621dcc">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_7_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_7_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_7_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CTRL_MMR_EDC_CTRL_BUSECC_7 RAM ID </h2>

</div>
</div>
<a id="accc71fb2241e7cb4178c9f95f5ac6bc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accc71fb2241e7cb4178c9f95f5ac6bc1">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a76b753089fe47b5a0eb8aa8ab126b558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76b753089fe47b5a0eb8aa8ab126b558">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_CBASS_WKUP_0_J7_WKUP_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a3020a18089192c3472d61221bf6cb755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3020a18089192c3472d61221bf6cb755">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SCR_J7_WKUP_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SCR_J7_WKUP_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SCR_J7_WKUP_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SCR_J7_WKUP_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a86235497bacdc041dd08b2415694b78e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86235497bacdc041dd08b2415694b78e">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_J7_WKUP_FW_CBASS_WKUP_0_J7_WKUP_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab2f7d6283f06527796a38ed246f7d114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2f7d6283f06527796a38ed246f7d114">&#9670;&nbsp;</a></span>SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#aa3b28d229f4e8fa03356206a37bf4789">SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_USB3P0SS_16FFC_USB3P0SS_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID, 0u,</div><div class="line">      SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_USB3P0SS_16FFC_USB3P0SS_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_SIZE, 4u,</div><div class="line">      SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_USB3P0SS_16FFC_USB3P0SS_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR </h2>

</div>
</div>
<a id="aa86bfb4947370701356d782b394798b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa86bfb4947370701356d782b394798b5">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#afbe54ea1c47a0d3b8d3814ba887f8e00">SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCU_NAVSS0_MODSS_ECC_AGGR0 </h2>

</div>
</div>
<a id="aa73564a68a211e128e718cca4b27ce38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa73564a68a211e128e718cca4b27ce38">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_ECCAGGR0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_ECCAGGR0_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_ECCAGGR0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_ECCAGGR0_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_ECCAGGR0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a6ea6542593d4a70c2e5cec4202bfa2e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea6542593d4a70c2e5cec4202bfa2e2">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_PROXY0_BUF_DST_BR_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_PROXY0_BUF_DST_BR_SRC_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_PROXY0_BUF_DST_BR_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_PROXY0_BUF_DST_BR_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ad828025e58a34b41c9210df40a3fedf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad828025e58a34b41c9210df40a3fedf7">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_PROXY0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_PROXY0_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_PROXY0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_PROXY0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aaab34abefb1e0be641aafbf9631bf67b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab34abefb1e0be641aafbf9631bf67b">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_SEC_PROXY0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_SEC_PROXY0_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_SEC_PROXY0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_SEC_PROXY0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a76b598ef3736e72b2670025f8fb4028e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76b598ef3736e72b2670025f8fb4028e">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_MSRAM0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_MSRAM0_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_MSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_MSRAM0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a84d17dabe471a5006673afe0d7e5266d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84d17dabe471a5006673afe0d7e5266d">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_MSRAM1_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_MSRAM1_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_MSRAM1_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_MSRAM1_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a6133808a05a88c25b46fed4ac87ec383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6133808a05a88c25b46fed4ac87ec383">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a2528d2d63462d62559acc71893edcb5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2528d2d63462d62559acc71893edcb5b">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2_TO_VBUSP_M2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a712d34fb6dae7235078b190e7879bdbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a712d34fb6dae7235078b190e7879bdbd">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_DST_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a084c784af24361bbaee4c6460ea61495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a084c784af24361bbaee4c6460ea61495">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_MEM0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_MEM0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_MEM0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_MEM0_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="adbebd6cd7a967e0410f927330bc9db69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbebd6cd7a967e0410f927330bc9db69">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_MEM1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_MEM1_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_MEM1_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_MEM1_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="af46000de94099a264a073604354ef0c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af46000de94099a264a073604354ef0c5">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_UMEMW_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_UMEMW_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_UMEMW_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_UMEMW_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ae353b5726fb8e3ce749f74795209e3b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae353b5726fb8e3ce749f74795209e3b6">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_UMEMR_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_UMEMR_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_UMEMR_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_UMEMR_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a892382c6d9a643f4ca7447ff7d5ff6f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a892382c6d9a643f4ca7447ff7d5ff6f9">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_NAV_MCU_DST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_NAV_MCU_DST0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_NAV_MCU_DST0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_NAV_MCU_DST0_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a79b702cb1db4b7a583a8212bff8d09ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79b702cb1db4b7a583a8212bff8d09ec">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a9e9f0044d2a4718951a55e64d5f07a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e9f0044d2a4718951a55e64d5f07a41">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aa58fa2e3d00e932121064907a68dfbb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa58fa2e3d00e932121064907a68dfbb0">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aaff932523861c2fbc545e8aac4b3c162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff932523861c2fbc545e8aac4b3c162">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_CFG_FW_CH_VBUSP_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ac0350d7af83807cdeec8473ed0e4da62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0350d7af83807cdeec8473ed0e4da62">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="acc6f7547c28fe1eb289096b83d10774e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc6f7547c28fe1eb289096b83d10774e">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_CFG_FW_CH_VBUSP_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="adca7910bd086816bea96e498ccb30f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca7910bd086816bea96e498ccb30f92">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ab6941b0b891376b80f676443717a42c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6941b0b891376b80f676443717a42c7">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_INTA0_CFG_FW_CH_VBUSP_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a1f2702b304d13f67d7edf34431a266b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f2702b304d13f67d7edf34431a266b7">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a7f561c71a7b806c1779a063a588d73ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f561c71a7b806c1779a063a588d73ad">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_BR_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a87ca07075ee5a656ca0d0acc77ee63c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87ca07075ee5a656ca0d0acc77ee63c8">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMAP0_CFG_FW_CH_VBUSP_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aefdf460c192c929fb172a0d4f987fa5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefdf460c192c929fb172a0d4f987fa5a">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_UDMASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a235f9de4b7d34298fd6e1d906d477175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a235f9de4b7d34298fd6e1d906d477175">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_ECCAGGR0_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="af34d75ca52619039d81487465bc67903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af34d75ca52619039d81487465bc67903">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_7_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_8_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_9_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_10_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_11_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_11_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a1e011c0f380bd6a07f3198a36a1c028c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e011c0f380bd6a07f3198a36a1c028c">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_7_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_8_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_9_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_10_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_11_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_11_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SEC_PROXY0_SRC_FW_CH_VBUSM_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a1c4ce6e104cdb59fbcdeb3285fb15b48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c4ce6e104cdb59fbcdeb3285fb15b48">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_7_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_8_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_9_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_10_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_11_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0_GROUP_11_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_RINGACC0_SRC_FW_CH_VBUSM_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a56e2a6b5a3edcf553e4c8a639ea5855c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56e2a6b5a3edcf553e4c8a639ea5855c">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_NAV_MCU_SRC0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_NAV_MCU_SRC0_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_NAV_MCU_SRC0_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_NAV_MCU_SRC0_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ad91c47b92f316d0d0f1c8ce15e48b6fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad91c47b92f316d0d0f1c8ce15e48b6fa">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_CFG_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_CFG_SCR_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_CFG_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_CFG_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a74b57272468e2724655a9fa7e1193dc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74b57272468e2724655a9fa7e1193dc0">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_OTHERS_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_OTHERS_SCR_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_OTHERS_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_OTHERS_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a42f676aba6a5a724996f5fdc56221e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f676aba6a5a724996f5fdc56221e5e">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_OTHERS_SCR_EDC_CTRL_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_OTHERS_SCR_EDC_CTRL_1_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_OTHERS_SCR_EDC_CTRL_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_SCR_OTHERS_SCR_EDC_CTRL_1 RAM ID </h2>

</div>
</div>
<a id="aeee8a8a0348de9e1d0f6aa59d5869b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeee8a8a0348de9e1d0f6aa59d5869b1d">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_7_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0_GROUP_8_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a0c764c268f218df299c36c7e503fe26a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c764c268f218df299c36c7e503fe26a">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a5468d29d87571800441ad1f7b8a84d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5468d29d87571800441ad1f7b8a84d33">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_DMSC_SLV_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a8ad81a9f19c7131a588dddd09d717c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ad81a9f19c7131a588dddd09d717c35">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a522faf4b263d6bca62dd8df6daf22505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a522faf4b263d6bca62dd8df6daf22505">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a01c79455638695f4aefc15cd194d38c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01c79455638695f4aefc15cd194d38c5">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a110da401bc95e118c743530e725230ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a110da401bc95e118c743530e725230ee">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a8c8988d1c4525efa05462c81f8e880e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c8988d1c4525efa05462c81f8e880e3">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a414ec0744fcb3cbcf4240711402d3814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a414ec0744fcb3cbcf4240711402d3814">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a2c641866e976805d98fb1e9364d1346b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c641866e976805d98fb1e9364d1346b">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="afdfa184d48de1df8a24b2a9695e2591c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdfa184d48de1df8a24b2a9695e2591c">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a9587cbc2d8ade72ee8add38457f7dde0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9587cbc2d8ade72ee8add38457f7dde0">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMASS_INTA0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a76030b2285232bf2ca6bcc361e955b66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76030b2285232bf2ca6bcc361e955b66">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ad1a16377083ba846e8fc1e8ee69c2f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1a16377083ba846e8fc1e8ee69c2f90">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_UDMAP0_CFG_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a2529e108c27cd8f93508bc6ba5781767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2529e108c27cd8f93508bc6ba5781767">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a7fa2c986415b57209bb8f2f29a77646c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fa2c986415b57209bb8f2f29a77646c">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a7ae80cbc50850ed66298ca966b8c20f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ae80cbc50850ed66298ca966b8c20f1">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a2ce04f06234e9ef5c71b7681c0a51fce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ce04f06234e9ef5c71b7681c0a51fce">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_SEC_PROXY0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a86adc417febdfd8a9590a0cac0d42dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86adc417febdfd8a9590a0cac0d42dea">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a589d1f097a214d92b42a0694d4bf2fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a589d1f097a214d92b42a0694d4bf2fa3">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_CBASS_CH_RINGACC0_SRC_MMRS_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aaa54f3e55f4e4eb3512aeb78f81d7a6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa54f3e55f4e4eb3512aeb78f81d7a6d">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2GCLK_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2GCLK_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2GCLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2GCLK_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a6046509328a03dbdbc3d082a97fd00d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6046509328a03dbdbc3d082a97fd00d9">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2GCLK_EDC_CTRL_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2GCLK_EDC_CTRL_1_groupEntries[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2GCLK_EDC_CTRL_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NAVSS_MCU_J7_MODSS_CBASS_VD2GCLK_EDC_CTRL_1 RAM ID </h2>

</div>
</div>
<a id="abfe4e928d8905ed8b8e6279500c33712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfe4e928d8905ed8b8e6279500c33712">&#9670;&nbsp;</a></span>SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a6fbd841d70410d54ce81e34d771264ba">SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_0_SPRAM_ECC_RAM_ID, 0u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_0_SPRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_0_SPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_1_SPRAM_ECC_RAM_ID, 0u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_1_SPRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_1_SPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_2_SPRAM_ECC_RAM_ID, 0u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_2_SPRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_2_SPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_3_SPRAM_ECC_RAM_ID, 0u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_3_SPRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_3_SPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_AIF_MEM_TPRAM_ECC_RAM_ID, 0u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_AIF_MEM_TPRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_AIF_MEM_TPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY </h2>

</div>
</div>
<a id="a5ef0ee8a88cf44d0c5ac6c1cddb50438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ef0ee8a88cf44d0c5ac6c1cddb50438">&#9670;&nbsp;</a></span>SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_K3_DSS_DSI_DSI_TOP_DSI_EDC_CTRL_SYS_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_K3_DSS_DSI_DSI_TOP_DSI_EDC_CTRL_SYS_EDC_CTRL_0_groupEntries[SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_K3_DSS_DSI_DSI_TOP_DSI_EDC_CTRL_SYS_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_K3_DSS_DSI_DSI_TOP_DSI_EDC_CTRL_SYS_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_K3_DSS_DSI_DSI_TOP_DSI_EDC_CTRL_SYS_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_K3_DSS_DSI_DSI_TOP_DSI_EDC_CTRL_SYS_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_K3_DSS_DSI_DSI_TOP_DSI_EDC_CTRL_SYS_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_K3_DSS_DSI_DSI_TOP_DSI_EDC_CTRL_SYS_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a54acb663e446b4303991e8f3332282d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54acb663e446b4303991e8f3332282d4">&#9670;&nbsp;</a></span>SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#afa3e7f7efb07c3a8ec165b40b741f506">SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x2738000u,</div><div class="line">      SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="ad8e2b1d34f083462099cb2ad1550aefb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8e2b1d34f083462099cb2ad1550aefb">&#9670;&nbsp;</a></span>SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID </h2>

</div>
</div>
<a id="aabad3393ff2bb8be72701cdde829246a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabad3393ff2bb8be72701cdde829246a">&#9670;&nbsp;</a></span>SDL_PCIE3_ECC_AGGR_CORE_0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_PCIE3_ECC_AGGR_CORE_0_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a7c1f92be753c6b5d05b40aad63996d1b">SDL_PCIE3_ECC_AGGR_CORE_0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_PNPFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_PNPFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_PNPFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_PNPFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_PNPFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_PNPFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RXCPLFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RXCPLFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RXCPLFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_RXCPLFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_RXCPLFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_RXCPLFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RPLYBUF_RAM_ID, 0u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RPLYBUF_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_RPLYBUF_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISRODR_RAM_ID, 0u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISRODR_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISRODR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISRODR_RAM_ID, 0u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISRODR_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISRODR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_PCIE3_ECC_AGGR_CORE_0 </h2>

</div>
</div>
<a id="aacdf941a9bd869b4a725c089ac2c4938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacdf941a9bd869b4a725c089ac2c4938">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a3c601b8e8fec3f579907e678b173718e">SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0 </h2>

</div>
</div>
<a id="a26c38274dfbe404444d191a6b8e7bc7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26c38274dfbe404444d191a6b8e7bc7c">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_ECCAGGR0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a7ee3519b816e508f4564679e5d83c84c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ee3519b816e508f4564679e5d83c84c">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a2edd73c655a373403df20c44a707bbfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2edd73c655a373403df20c44a707bbfe">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_1_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_1 RAM ID </h2>

</div>
</div>
<a id="aeaa5a5843a68000969dda16f75df423e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaa5a5843a68000969dda16f75df423e">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_2_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMAP0_EDC_CTRL_2 RAM ID </h2>

</div>
</div>
<a id="a743d927647ffca8b070685d2c3d931ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a743d927647ffca8b070685d2c3d931ab">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ad1a13203d85287f32720592d019568c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1a13203d85287f32720592d019568c6">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_1_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_RINGACC0_EDC_CTRL_1 RAM ID </h2>

</div>
</div>
<a id="a3a2bbe6d728be15ab594ba72e2dc74d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a2bbe6d728be15ab594ba72e2dc74d2">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_INTA0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_INTA0_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_INTA0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_UDMASS_INTA0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aadf34c15577b2991176f50c82cd0c458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadf34c15577b2991176f50c82cd0c458">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_MCLK_CLK_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_MCLK_CLK_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_MCLK_CLK_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_MCLK_CLK_0 RAM ID </h2>

</div>
</div>
<a id="a0510fa1530aeb8444f98154161581739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0510fa1530aeb8444f98154161581739">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_SCLK_CLK_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_SCLK_CLK_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_SCLK_CLK_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_NAVSS_PSIL_AS_BRIDGE_EDC_CTRL_SCLK_CLK_0 RAM ID </h2>

</div>
</div>
<a id="ac215a1f1491383eae3220c052f924304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac215a1f1491383eae3220c052f924304">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CPSW0_PSIL_SAFEG_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="af3ec6701b2307af00aa7b25aab5113be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3ec6701b2307af00aa7b25aab5113be">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU0_PSIL_SAFEG_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a874bd1c760d5eee025b497ba8326c25a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a874bd1c760d5eee025b497ba8326c25a">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU1_PSIL_SAFEG_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a97703c8c4f4cb3dc7bf2cb99f88a99f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97703c8c4f4cb3dc7bf2cb99f88a99f6">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU2_PSIL_SAFEG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU2_PSIL_SAFEG_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU2_PSIL_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_MCU2_PSIL_SAFEG_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a5358c6ffd10ebd946a8bca87af83a2ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5358c6ffd10ebd946a8bca87af83a2ff">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_ADC_PSIL_SAFEG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_ADC_PSIL_SAFEG_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_ADC_PSIL_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PDMA_ADC_PSIL_SAFEG_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a246f4d598da0cc0b4a25ae93074a256f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a246f4d598da0cc0b4a25ae93074a256f">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_SAFEG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_SAFEG_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_SAFEG_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a7e14a8206cb7c8a98f8be229d8476265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e14a8206cb7c8a98f8be229d8476265">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_STRM_SAFEG_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a1200e6c8d29d8f4f10fd0ccb55f94ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1200e6c8d29d8f4f10fd0ccb55f94ce9">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_SAFEG_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a91dd508723ec7af44c7b6c13db126af6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91dd508723ec7af44c7b6c13db126af6">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_SAFEG_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ac6ab7a3655ed01e11cf5d2434d25c09a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6ab7a3655ed01e11cf5d2434d25c09a">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_BRIDGE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_BRIDGE_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_SAUL0_PSIL_BRIDGE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a11943504facd7eedd31312dfdb5dd7da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11943504facd7eedd31312dfdb5dd7da">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_UDMAP0_CFGSTRM_BRIDGE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a65b8aba300b3cfd264fc3ff7a59b8d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65b8aba300b3cfd264fc3ff7a59b8d25">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_PSILCFG0_CFGSTRM_BRIDGE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a398c32462b361f2a95b1dc71b568ceeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a398c32462b361f2a95b1dc71b568ceeb">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_NAVSS_PSIL_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_NAVSS_PSIL_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_NAVSS_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_NAVSS_PSIL_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a733d2365d69f5bcd7d8142450303fd05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a733d2365d69f5bcd7d8142450303fd05">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_CPSW0_PSIL_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_CPSW0_PSIL_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_CPSW0_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_CPSW0_PSIL_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a7d00e7002d8d7c21733333096754c3e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d00e7002d8d7c21733333096754c3e1">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU0_PSIL_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aee92e125764d4505b7e0466f99294610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee92e125764d4505b7e0466f99294610">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU1_PSIL_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a8a46d769d4cbaa790589ef43a138af42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a46d769d4cbaa790589ef43a138af42">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU2_PSIL_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU2_PSIL_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU2_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_MCU2_PSIL_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aa691cba0d0efae7a0a715aa38de84541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa691cba0d0efae7a0a715aa38de84541">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_ADC_PSIL_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_ADC_PSIL_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_ADC_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PDMA_ADC_PSIL_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aeed6fdd53794d15d5b426432a0317d21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeed6fdd53794d15d5b426432a0317d21">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_SAUL0_PSIL_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_SAUL0_PSIL_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_SAUL0_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_SAUL0_PSIL_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a633747bfc1533ac0cfceea6550baa2a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a633747bfc1533ac0cfceea6550baa2a4">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_STRM_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_STRM_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_STRM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_STRM_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ab7e5f8c9178781feb2987d6852683e29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7e5f8c9178781feb2987d6852683e29">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_DMSC_EVT_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a4c4d3325d885a10554b672edcf5e4b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c4d3325d885a10554b672edcf5e4b92">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_EVT_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a79246d821cda792b12e1ad26e4ae9439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79246d821cda792b12e1ad26e4ae9439">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_CEVT_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a8d52f85cd417337b3c6179d231a8b5b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d52f85cd417337b3c6179d231a8b5b1">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMASS_INTA0_MEVT_IN_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ac2975a01393f91f627b0e3432d5b8694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2975a01393f91f627b0e3432d5b8694">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_UDMAP0_CFGSTRM_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a4d4ac1ff9687a95efc8fc58533bbc793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4ac1ff9687a95efc8fc58533bbc793">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_L2P_PSILCFG0_CFGSTRM_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="acbffe835c0396bf713b1f005b1a1c185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbffe835c0396bf713b1f005b1a1c185">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CFG_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ae09550c100b4d1f35d3c7b4c6bfcdbae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae09550c100b4d1f35d3c7b4c6bfcdbae">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_DATA_SCR1_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a457c32d15deab6482d80c5816f2932f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a457c32d15deab6482d80c5816f2932f8">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_RESP_SCR2_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a34d9890c46738cb00930a6f0b7e048e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34d9890c46738cb00930a6f0b7e048e1">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_D_DEF_EVT_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ae0f72d2828f1752f497c509aa9dfc922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0f72d2828f1752f497c509aa9dfc922">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a643b54b551e6779e62ccb31867052c04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a643b54b551e6779e62ccb31867052c04">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_1_groupEntries[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NAVSS_MCU_J7_UDMASS_PSILSS0_CBASS_ETL_SCR3_SCR_EDC_CTRL_1 RAM ID </h2>

</div>
</div>
<a id="ad481c775865e501b3d6c2138a6038053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad481c775865e501b3d6c2138a6038053">&#9670;&nbsp;</a></span>SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ae777cccde18823694e6419277d48efdf">SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_ECC0_RAM_ID, 0x41C00000u,</div><div class="line">      SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_ECC0_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_ECC0_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR </h2>

</div>
</div>
<a id="aa48976283b3accd469b673ed2b858095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa48976283b3accd469b673ed2b858095">&#9670;&nbsp;</a></span>SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_EDC_CTRL_0_groupEntries[SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a1723667850fe5800b5594954e3d890e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1723667850fe5800b5594954e3d890e5">&#9670;&nbsp;</a></span>SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_groupEntries[SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a8efc852c26af830a62cbd4421b02c9ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8efc852c26af830a62cbd4421b02c9ee">&#9670;&nbsp;</a></span>SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a4edc85231a4a6fc663dbf422f8d81974">SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x27D8000u,</div><div class="line">      SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="a1b717d0c14f7821b78e30f07c41f1b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b717d0c14f7821b78e30f07c41f1b83">&#9670;&nbsp;</a></span>SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID </h2>

</div>
</div>
<a id="abe5e775fab1d267614cff022eb4a6645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe5e775fab1d267614cff022eb4a6645">&#9670;&nbsp;</a></span>SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a970205c963850cdab1beb1c4a3c517d3">SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x27B8000u,</div><div class="line">      SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="ad38d3337b36c0f6cc8dff812fe6e6961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad38d3337b36c0f6cc8dff812fe6e6961">&#9670;&nbsp;</a></span>SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a405a5a010f1bf273c6f52f610cbfc880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a405a5a010f1bf273c6f52f610cbfc880">&#9670;&nbsp;</a></span>SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a66722fea9680b6c634af6874070ffae5">SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x2768000u,</div><div class="line">      SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="acf0c6148f3643017629d4d1e8fec9785"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf0c6148f3643017629d4d1e8fec9785">&#9670;&nbsp;</a></span>SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID </h2>

</div>
</div>
<a id="abb927912373bd8485ddbc92608f1284f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb927912373bd8485ddbc92608f1284f">&#9670;&nbsp;</a></span>SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a1aaa03adad55c177822534f2fc127a67">SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_TF0_F0_TPRAM_120X128_SBW_SR_RAM_ID, 0u,</div><div class="line">      SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_TF0_F0_TPRAM_120X128_SBW_SR_RAM_SIZE, 4u,</div><div class="line">      SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_TF0_F0_TPRAM_120X128_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_TF0_F1_TPRAM_120X128_SBW_SR_RAM_ID, 0u,</div><div class="line">      SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_TF0_F1_TPRAM_120X128_SBW_SR_RAM_SIZE, 4u,</div><div class="line">      SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_TF0_F1_TPRAM_120X128_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_RF0_F0_TPRAM_120X144_SBW_SR_RAM_ID, 0u,</div><div class="line">      SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_RF0_F0_TPRAM_120X144_SBW_SR_RAM_SIZE, 4u,</div><div class="line">      SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_RF0_F0_TPRAM_120X144_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_RF0_F1_TPRAM_120X144_SBW_SR_RAM_ID, 0u,</div><div class="line">      SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_RF0_F1_TPRAM_120X144_SBW_SR_RAM_SIZE, 4u,</div><div class="line">      SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_RF0_F1_TPRAM_120X144_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR </h2>

</div>
</div>
<a id="a5e4b10c599733953f5602c4224ac2909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e4b10c599733953f5602c4224ac2909">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a3f180cbfc36ddba9878558a402f87c94">SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR </h2>

</div>
</div>
<a id="aba92f8b4f2d62fb15bae52b448c0b5a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba92f8b4f2d62fb15bae52b448c0b5a3">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU0_groupEntries[SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU0_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU0_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU0_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU0_GROUP_3_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU0_GROUP_4_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU0_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU0 RAM ID </h2>

</div>
</div>
<a id="ae95b64ad05408bb7a0bf430e84d1f3a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae95b64ad05408bb7a0bf430e84d1f3a4">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a26039c9af190030456fec51b9c7d364e">SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR </h2>

</div>
</div>
<a id="a72b1b05eda4247d5487153dc0246e655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72b1b05eda4247d5487153dc0246e655">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU1_groupEntries[SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU1_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU1_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU1_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU1_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU1_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU1_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU1_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU1_GROUP_3_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU1_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU1_GROUP_4_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU1_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU1_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_EDC_CTRL_ECCAGGR_CPU1 RAM ID </h2>

</div>
</div>
<a id="abfdce0a0d3a92840cf664ec2e8181913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfdce0a0d3a92840cf664ec2e8181913">&#9670;&nbsp;</a></span>SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#adae134395b36afc099276f1e52b41d15">SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x2798000u,</div><div class="line">      SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="a86c00c6944e8dcabf2b1c5b715f9e521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86c00c6944e8dcabf2b1c5b715f9e521">&#9670;&nbsp;</a></span>SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID </h2>

</div>
</div>
<a id="ae6d75f49ca9f20b0434724146554c977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6d75f49ca9f20b0434724146554c977">&#9670;&nbsp;</a></span>SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a8e0e28c5b957123d3d0ca36bfc0a5550">SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x2728000u,</div><div class="line">      SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="a26a37bbc7c518e3cac79c04b47141703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26a37bbc7c518e3cac79c04b47141703">&#9670;&nbsp;</a></span>SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a8e17ca642d5ba1157943c8c5ed3caa48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e17ca642d5ba1157943c8c5ed3caa48">&#9670;&nbsp;</a></span>SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a1c932da93a88b06e09d4daec8984a56c">SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_ECC0_RAM_ID, 0x3600000u,</div><div class="line">      SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_ECC0_RAM_SIZE, 4u,</div><div class="line">      SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_ECC0_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR </h2>

</div>
</div>
<a id="a8ce3f64dba918f5ee0520138855c229f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ce3f64dba918f5ee0520138855c229f">&#9670;&nbsp;</a></span>SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_EDC_CTRL_0_groupEntries[SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a6da469fe9fff1c41d88b93a0eb5de7f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6da469fe9fff1c41d88b93a0eb5de7f5">&#9670;&nbsp;</a></span>SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_groupEntries[SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="ae94314b506af37e635c9f3e145da068a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94314b506af37e635c9f3e145da068a">&#9670;&nbsp;</a></span>SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a113dd24dc0e6817f0de9c58bf6518571">SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x2778000u,</div><div class="line">      SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="ade4cad06d09ba1f019af25450f89a2b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade4cad06d09ba1f019af25450f89a2b1">&#9670;&nbsp;</a></span>SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID </h2>

</div>
</div>
<a id="ac0168b27b183582c89447b6b3ef1c42c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0168b27b183582c89447b6b3ef1c42c">&#9670;&nbsp;</a></span>SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ae5fac2372c058a2c0055a42c8ca864f2">SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_RAM_ID, 0u,</div><div class="line">      SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_RAM_SIZE, 4u,</div><div class="line">      SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM </h2>

</div>
</div>
<a id="a3036d50de055a1f08688594ad4d96449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3036d50de055a1f08688594ad4d96449">&#9670;&nbsp;</a></span>SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ae56b0d66ff0720473b3a35ff6156dff4">SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_RAM_ID, 0u,</div><div class="line">      SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_RAM_ID, 0u,</div><div class="line">      SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR </h2>

</div>
</div>
<a id="a85b4b807db54982bc9f9963ed8df5ae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85b4b807db54982bc9f9963ed8df5ae2">&#9670;&nbsp;</a></span>SDL_PCIE3_ECC_AGGR_CORE_AXI_0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_PCIE3_ECC_AGGR_CORE_AXI_0_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ae010955f8b54b21e10f19ae13d9b9956">SDL_PCIE3_ECC_AGGR_CORE_AXI_0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXIMFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXIMFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXIMFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_AXISFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_DIBRAM_RAM_ID, 0u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_DIBRAM_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_DIBRAM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXIMFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXIMFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXIMFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISFIFO_RAM_ID, 0u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISFIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_AXISFIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_DIBRAM_RAM_ID, 0u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_DIBRAM_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_RAMS_HP_DIBRAM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_HP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID, 0u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_HP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_HP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_LP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID, 0u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_LP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_SIZE, 4u,</div><div class="line">      SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_AXI2VBUSM_MST_LP_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_PCIE3_ECC_AGGR_CORE_AXI_0 </h2>

</div>
</div>
<a id="afbad6f4135b070563d29df4833daee9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbad6f4135b070563d29df4833daee9a">&#9670;&nbsp;</a></span>SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_groupEntries[SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_PCIE3_ECC_AGGR_CORE_AXI_0_PCIE_G4X2_CORE_DBN_WRAP_AXI_PARITY_INV_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ab7745a7d99ee98be914a8b8904bcb641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7745a7d99ee98be914a8b8904bcb641">&#9670;&nbsp;</a></span>SDL_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_groupEntries[SDL_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a07e8bb7bb079b20a600ced5f3680bea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07e8bb7bb079b20a600ced5f3680bea5">&#9670;&nbsp;</a></span>SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a455476ef1e2e0cb00af1078205cf80d3">SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_RAM_ID, 0xB100000u,</div><div class="line">      SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">    { SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_RAM_ID, 0xB102000u,</div><div class="line">      SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">    { SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_RAM_ID, 0xB134000u,</div><div class="line">      SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">    { SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_RAM_ID, 0xB138000u,</div><div class="line">      SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">    { SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_RAM_ID, 0xB110000u,</div><div class="line">      SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">    { SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_RAM_ID, 0xB104000u,</div><div class="line">      SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">    { SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_RAM_ID, 0xB106000u,</div><div class="line">      SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">    { SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_RAM_ID, 0xB10A000u,</div><div class="line">      SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">    { SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_RAM_ID, 0xB10C000u,</div><div class="line">      SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR </h2>

</div>
</div>
<a id="a671269b38fad388bcb1910c184199d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a671269b38fad388bcb1910c184199d36">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_0_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="ae3b4bd5810ecb5d64423322da810cf74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3b4bd5810ecb5d64423322da810cf74">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_1_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="a36b4a558c24d9b8328749f26c1baa60e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36b4a558c24d9b8328749f26c1baa60e">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_2_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_2 RAM ID </h2>

</div>
</div>
<a id="a88f39046829cc205fe9bbbcf048f0d82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88f39046829cc205fe9bbbcf048f0d82">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_SEC_MMR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_SEC_MMR_EDC_CTRL_BUSECC_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_SEC_MMR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_SEC_MMR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a2b1902cdcc5f38341eb30a7fb9119779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b1902cdcc5f38341eb30a7fb9119779">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_0_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a5454a82ebeed01120ebaf79184adbda5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5454a82ebeed01120ebaf79184adbda5">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_10_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_10_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_10_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_10 RAM ID </h2>

</div>
</div>
<a id="a6f689a29d4c22a4669692ed9edd7a471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f689a29d4c22a4669692ed9edd7a471">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_11_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_11_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_11_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_11 RAM ID </h2>

</div>
</div>
<a id="af9225438fa7058297578c9814b600184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9225438fa7058297578c9814b600184">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_12_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_12_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_12_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_12 RAM ID </h2>

</div>
</div>
<a id="a3261131d220097db16d4fca7523d3046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3261131d220097db16d4fca7523d3046">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_13_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_13_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_13_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_13 RAM ID </h2>

</div>
</div>
<a id="a57d37c8106573c450ec5ecfd8674f7eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57d37c8106573c450ec5ecfd8674f7eb">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_14_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_14_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_14_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_14 RAM ID </h2>

</div>
</div>
<a id="ad2548183b0abbed34b31be18fe049dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2548183b0abbed34b31be18fe049dfd">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_1_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="ad3c3621b747d6392b9d4dd8b2bfc8f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3c3621b747d6392b9d4dd8b2bfc8f07">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_2_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_2 RAM ID </h2>

</div>
</div>
<a id="ac568dc4ad6281ca0dd86bf22cc93f478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac568dc4ad6281ca0dd86bf22cc93f478">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_3_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_3_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_3 RAM ID </h2>

</div>
</div>
<a id="a534b5edea80a217eb783b1cb72ba2c1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a534b5edea80a217eb783b1cb72ba2c1f">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_4_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_4_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_4_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_4 RAM ID </h2>

</div>
</div>
<a id="a6efb75f74e9e8622d19de5c648f5da81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6efb75f74e9e8622d19de5c648f5da81">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_5_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_5_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_5_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_5 RAM ID </h2>

</div>
</div>
<a id="a109b78a3d1b09b40d80893685429e4aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a109b78a3d1b09b40d80893685429e4aa">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_6_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_6_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_6_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_6 RAM ID </h2>

</div>
</div>
<a id="ab7e90f8d4e2cc3524fb4422b058960a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7e90f8d4e2cc3524fb4422b058960a4">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_7_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_7_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_7_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_7 RAM ID </h2>

</div>
</div>
<a id="a9a4444f750c613f35eafdb46d4e79c57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a4444f750c613f35eafdb46d4e79c57">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_8_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_8_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_8_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_8 RAM ID </h2>

</div>
</div>
<a id="a8d774816ed26143e110ff5d548079ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d774816ed26143e110ff5d548079ea7">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_9_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_9_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_9_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_CTRL_MMR_EDC_CTRL_BUSECC_9 RAM ID </h2>

</div>
</div>
<a id="a217953b975e675343562e8c1755e18ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a217953b975e675343562e8c1755e18ea">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a8a3677110c2bbbf23beb8bf205d5f9d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a3677110c2bbbf23beb8bf205d5f9d2">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_FW_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab02fa347d4dfc770cf4b371331dcb089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab02fa347d4dfc770cf4b371331dcb089">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_BUSECC_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MAIN_INFRA_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="ad9838788a06fd3d8d339c6cabaad6ac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9838788a06fd3d8d339c6cabaad6ac1">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_DST_BUSECC_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a7d1ce644e9595a4041b35373bdbcbbe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d1ce644e9595a4041b35373bdbcbbe5">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_SRC_BUSECC_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_P2P_BRIDGE_IJ7_MAIN_INFRACLK2_ECC_AGGR_MAIN_0_CFG_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="afae415eb72062be4d7aefbb47c3ddc17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afae415eb72062be4d7aefbb47c3ddc17">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a565b3caf1721026f5481d87d63573c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a565b3caf1721026f5481d87d63573c5d">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_BRIDGE_BUSECC_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM256X32E_16FFC_MAIN_0_RAM_VB_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a4762b728375ff8bd681dc4c5b4c26051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4762b728375ff8bd681dc4c5b4c26051">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_ECCAGGR_VB_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a21d5ea5f49db8f8c475d3f9d9a2ea354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21d5ea5f49db8f8c475d3f9d9a2ea354">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_RAM_VB_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_RAM_VB_BRIDGE_BUSECC_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_RAM_VB_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_RAM_VB_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_RAM_VB_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_RAM_VB_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_RAM_VB_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_RAM_VB_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_RAM_VB_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_IPSRAM512X32E_MAIN_0_RAM_VB_P2P_BRIDGE_IPSRAM512X32E_MAIN_0_RAM_VB_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="afce33842f43c95553dd4eadc8050d257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afce33842f43c95553dd4eadc8050d257">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_0_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a963490a84e4106401b63d00dea2b4c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a963490a84e4106401b63d00dea2b4c7f">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_1_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="a75e5e2fd980c912c5e588ccf1cec0ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e5e2fd980c912c5e588ccf1cec0ccf">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_2_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_2 RAM ID </h2>

</div>
</div>
<a id="a5694d1284797e2f5e4dc13778f7ba446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5694d1284797e2f5e4dc13778f7ba446">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_3_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_3_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_3 RAM ID </h2>

</div>
</div>
<a id="ab918d2f0b9cd20333268b00f7d273db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab918d2f0b9cd20333268b00f7d273db6">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_4_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_4_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_4_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_4 RAM ID </h2>

</div>
</div>
<a id="a0cb7dc895449507696eef5b41781ce8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cb7dc895449507696eef5b41781ce8a">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_5_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_5_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_5_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_5 RAM ID </h2>

</div>
</div>
<a id="a9cc6f34a9fdd71db13b3edab3d385967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cc6f34a9fdd71db13b3edab3d385967">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_6_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_6_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_6_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_CLK4_INFRA_SCR_EDC_CTRL_BUSECC_6 RAM ID </h2>

</div>
</div>
<a id="a51a7757a450097b9d12e041a5039f089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51a7757a450097b9d12e041a5039f089">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_MCLK4_TEST_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_MCLK4_TEST_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_MCLK4_TEST_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_MCLK4_TEST_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_MCLK4_TEST_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_MCLK4_TEST_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_SCRP_32B_MCLK4_TEST_SCR_J7_MAIN_INFRA_CBASS_SCRP_32B_MCLK4_TEST_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="aa709915d752ef563bb62151783b98e10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa709915d752ef563bb62151783b98e10">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="ad7ac4166d601524372169e58a71c1eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7ac4166d601524372169e58a71c1eca">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab261d25ff85884d3f471418ed987c3bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab261d25ff85884d3f471418ed987c3bf">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SCR_J7_MAIN_INFRA_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SCR_J7_MAIN_INFRA_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SCR_J7_MAIN_INFRA_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_ERR_SCR_J7_MAIN_INFRA_CBASS_ERR_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="aac7dcc460915c17caa0a1c840504478f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac7dcc460915c17caa0a1c840504478f">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_P2P_BRIDGE_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_P2P_BRIDGE_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_BRIDGE_BUSECC_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_P2P_BRIDGE_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_P2P_BRIDGE_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_P2P_BRIDGE_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_P2P_BRIDGE_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_P2P_BRIDGE_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_P2P_BRIDGE_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_P2P_BRIDGE_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_P2P_BRIDGE_BR_SCRP_32B_CLK4_INFRA_TO_SCRP_32B_MCLK4_TEST_L0_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a1338b9fcde8d5d1c8fb7cd6ea2c306a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1338b9fcde8d5d1c8fb7cd6ea2c306a8">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_4_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="aec264dd8864d45b05aaaf737cc6f91d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec264dd8864d45b05aaaf737cc6f91d7">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_0_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a3b367b937910814136940411d8493c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b367b937910814136940411d8493c94">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_10_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_10_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_10_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_10 RAM ID </h2>

</div>
</div>
<a id="a5f7600e62cffc734e9fe4615926ab03b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f7600e62cffc734e9fe4615926ab03b">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_11_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_11_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_11_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_11 RAM ID </h2>

</div>
</div>
<a id="aadfbec1467ad322fc545c41e292253b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadfbec1467ad322fc545c41e292253b0">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_12_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_12_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_12_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_12 RAM ID </h2>

</div>
</div>
<a id="a9019f355566d5e63835d0fa918986f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9019f355566d5e63835d0fa918986f79">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_13_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_13_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_13_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_13 RAM ID </h2>

</div>
</div>
<a id="a174a268d5abdef7c4b8323eaa99a8eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a174a268d5abdef7c4b8323eaa99a8eb1">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_14_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_14_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_14_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_14 RAM ID </h2>

</div>
</div>
<a id="ae1841fff3d1c81b5fe61130025fe4b2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1841fff3d1c81b5fe61130025fe4b2e">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_15_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_15_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_15_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_15 RAM ID </h2>

</div>
</div>
<a id="a042a9c29144706f6a8ab703af88e8b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a042a9c29144706f6a8ab703af88e8b4d">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_16_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_16_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_16_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_16 RAM ID </h2>

</div>
</div>
<a id="a7a0eed8944276058512f2773df9b42c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a0eed8944276058512f2773df9b42c4">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_17_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_17_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_17_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_17 RAM ID </h2>

</div>
</div>
<a id="aba0e599aa1b2640e7dcd9bea1638f163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba0e599aa1b2640e7dcd9bea1638f163">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_18_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_18_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_18_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_18 RAM ID </h2>

</div>
</div>
<a id="a539e94f922fdc203b02c709c0a82e6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a539e94f922fdc203b02c709c0a82e6cd">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_19_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_19_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_19_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_19 RAM ID </h2>

</div>
</div>
<a id="a3595045b7102f9fdfb3d185bb0bc2d44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3595045b7102f9fdfb3d185bb0bc2d44">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_20_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_20_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_20_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_20 RAM ID </h2>

</div>
</div>
<a id="a0a9506b3fd44ae79ee04334556f473e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a9506b3fd44ae79ee04334556f473e3">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_1_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="aae4877a43a1fc20fc058ca63f18b11d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae4877a43a1fc20fc058ca63f18b11d3">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_2_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_2 RAM ID </h2>

</div>
</div>
<a id="a1737b392a1be0a0eea883d180dcca99e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1737b392a1be0a0eea883d180dcca99e">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_3_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_3_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_3 RAM ID </h2>

</div>
</div>
<a id="a500831fea1c64f6fe96063ce838c29f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a500831fea1c64f6fe96063ce838c29f1">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_4_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_4_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_4_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_4 RAM ID </h2>

</div>
</div>
<a id="ab57a846997c4d6c5fb28831868b4181e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab57a846997c4d6c5fb28831868b4181e">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_5_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_5_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_5_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_5 RAM ID </h2>

</div>
</div>
<a id="ac308ede0053ab1ae2d21289550161188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac308ede0053ab1ae2d21289550161188">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_6_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_6_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_6_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_6 RAM ID </h2>

</div>
</div>
<a id="abfd8e78635808af48a960ffdad3ddb5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfd8e78635808af48a960ffdad3ddb5a">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_7_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_7_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_7_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_7 RAM ID </h2>

</div>
</div>
<a id="aad16230f3a84ad0d6a0bb5b4acc5cab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad16230f3a84ad0d6a0bb5b4acc5cab9">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_8_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_8_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_8_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_8 RAM ID </h2>

</div>
</div>
<a id="a5e1b21fc986a450b703065dc7772e007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e1b21fc986a450b703065dc7772e007">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_9_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_9_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_9_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_J7_MAIN_INFRA_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_9 RAM ID </h2>

</div>
</div>
<a id="aedde1152c666085dc2a84fd8c01aad78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedde1152c666085dc2a84fd8c01aad78">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_INT_DMSC_SCR_J7_MAIN_INFRA_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_INT_DMSC_SCR_J7_MAIN_INFRA_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_INT_DMSC_SCR_J7_MAIN_INFRA_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_CBASS_INT_DMSC_SCR_J7_MAIN_INFRA_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a6025cc3a750a716cd74d4f506db2d43a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6025cc3a750a716cd74d4f506db2d43a">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="ae5df88a4af612906c92b38b904367f9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5df88a4af612906c92b38b904367f9d">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a1ce6ce76e52c0f6e5d537a8f6de9a426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ce6ce76e52c0f6e5d537a8f6de9a426">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_0_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a837a2b3510b9c210a18ce8455c76822f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a837a2b3510b9c210a18ce8455c76822f">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_1_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="a5ba7b54099da51bcedaf60c0313f1d17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ba7b54099da51bcedaf60c0313f1d17">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_2_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_2 RAM ID </h2>

</div>
</div>
<a id="abc640b2c0ca3b1343d589987cce4e2b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc640b2c0ca3b1343d589987cce4e2b1">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_3_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_3_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_3_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_3 RAM ID </h2>

</div>
</div>
<a id="aa5427d93b5193d6fd58f2748986f5fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5427d93b5193d6fd58f2748986f5fed">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_4_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_4_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_4_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_0_J7_MAIN_INFRA_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_4 RAM ID </h2>

</div>
</div>
<a id="a2f71bf55b02b8883dafa2e6a8b9e9af1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f71bf55b02b8883dafa2e6a8b9e9af1">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_3_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_3_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_3_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_3_GROUP_0_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_3_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_3_GROUP_1_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_3_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_3_GROUP_2_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_3_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_3_GROUP_3_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_3_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_3_GROUP_4_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_3_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_3_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_PLL_MMR_EDC_CTRL_BUSECC_3 RAM ID </h2>

</div>
</div>
<a id="a7abc815d37fa231fdb1726a59ce2a358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7abc815d37fa231fdb1726a59ce2a358">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_ECC_AGGR_EDC_CTRL_groupEntries[SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_CBASS_ECC_AGGR0_J7_MAIN_INFRA_ECC_AGGR_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a15ce7ccd0df10eeb097e40544f30c5ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15ce7ccd0df10eeb097e40544f30c5ca">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="aa3e4c52ec48c1a4da7cbb93727265fae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e4c52ec48c1a4da7cbb93727265fae">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab1b3de6000484a92ee04fee61cc02057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1b3de6000484a92ee04fee61cc02057">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a6fb66549bfa76480de158e6f5a69fd6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fb66549bfa76480de158e6f5a69fd6c">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a425213a9b3406d3a0fa6d9ec36c0d53a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a425213a9b3406d3a0fa6d9ec36c0d53a">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a4c6181be9ef82f8d815db9f3327af0d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c6181be9ef82f8d815db9f3327af0d8">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a82072101802556e8daa771ea127c9bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82072101802556e8daa771ea127c9bac">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="aaaea7fd23b9c40a5a83193b5825895b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaea7fd23b9c40a5a83193b5825895b9">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_MST1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="aec0e8c82cd0c34c74841bc97ce4f4c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec0e8c82cd0c34c74841bc97ce4f4c93">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_FROM_64M_M2M_BRIDGE_J7_RC_CBASS_BR_FROM_64M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_FROM_64M_M2M_BRIDGE_J7_RC_CBASS_BR_FROM_64M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_FROM_64M_M2M_BRIDGE_J7_RC_CBASS_BR_FROM_64M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_FROM_64M_M2M_BRIDGE_J7_RC_CBASS_BR_FROM_64M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="abe570f208decb0cbf6de030643618909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe570f208decb0cbf6de030643618909">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_TO_64M_M2M_BRIDGE_J7_RC_CBASS_BR_TO_64M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_TO_64M_M2M_BRIDGE_J7_RC_CBASS_BR_TO_64M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_TO_64M_M2M_BRIDGE_J7_RC_CBASS_BR_TO_64M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_TO_64M_M2M_BRIDGE_J7_RC_CBASS_BR_TO_64M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="af650c022ff808b9333f7615140fd76b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af650c022ff808b9333f7615140fd76b6">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_FROM_32M_M2M_BRIDGE_J7_RC_CBASS_BR_FROM_32M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_FROM_32M_M2M_BRIDGE_J7_RC_CBASS_BR_FROM_32M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_FROM_32M_M2M_BRIDGE_J7_RC_CBASS_BR_FROM_32M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_FROM_32M_M2M_BRIDGE_J7_RC_CBASS_BR_FROM_32M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ad871c60459606ebabd8ab68a826dced9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad871c60459606ebabd8ab68a826dced9">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a5fc73c055440b41de24857bc039a795e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fc73c055440b41de24857bc039a795e">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ad2e667bfe073e0e76539e261c34d7b7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2e667bfe073e0e76539e261c34d7b7c">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a60ed1a50ef2bb2f3dabbb6c7ae9eb880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60ed1a50ef2bb2f3dabbb6c7ae9eb880">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_MEMBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a92ca52e57a89abc85626106c45d43f60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92ca52e57a89abc85626106c45d43f60">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a7f8e6364736d1e8d741bb64c75856298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f8e6364736d1e8d741bb64c75856298">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a6bd41fbe5e01a7b6fee849dba8929358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bd41fbe5e01a7b6fee849dba8929358">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a198fd01913819664b4a59e73968446fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a198fd01913819664b4a59e73968446fc">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_MEMBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ae7bd70ddf6668a30bf74c6eb2059fc6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7bd70ddf6668a30bf74c6eb2059fc6d">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_RD_VBUSM_M2M_BRIDGE_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_RD_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_RD_VBUSM_M2M_BRIDGE_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_RD_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_RD_VBUSM_M2M_BRIDGE_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_RD_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_RD_VBUSM_M2M_BRIDGE_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_RD_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a5dbfb37b4c15c860f0b7d168e22dca58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dbfb37b4c15c860f0b7d168e22dca58">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_WR_VBUSM_M2M_BRIDGE_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_WR_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_WR_VBUSM_M2M_BRIDGE_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_WR_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_WR_VBUSM_M2M_BRIDGE_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_WR_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_WR_VBUSM_M2M_BRIDGE_J7_RC_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_GIC_MEM_WR_VBUSM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab08a590510e1119533d5937282132ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab08a590510e1119533d5937282132ad6">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_J7_RC_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_J7_RC_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_J7_RC_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_J7_RC_CBASS_IEXPORT_VBUSM_64B_MST_MAIN_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a48f2f5c6a276ae371457777247a0ae38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48f2f5c6a276ae371457777247a0ae38">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_TO_32M_M2M_BRIDGE_J7_RC_CBASS_BR_TO_32M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_TO_32M_M2M_BRIDGE_J7_RC_CBASS_BR_TO_32M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_TO_32M_M2M_BRIDGE_J7_RC_CBASS_BR_TO_32M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_BR_TO_32M_M2M_BRIDGE_J7_RC_CBASS_BR_TO_32M_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a6ca208edb343d8c8c63a80e846e4bef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca208edb343d8c8c63a80e846e4bef7">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a39fb39ca4ea9a85862b439faa79ac746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39fb39ca4ea9a85862b439faa79ac746">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a916d7f33487fee78651b1be56f9b9d48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a916d7f33487fee78651b1be56f9b9d48">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a0078d0ea847a05d652cef7a20cf41311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0078d0ea847a05d652cef7a20cf41311">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_PBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a48849d4d6210f399ddf3e11e508edf14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48849d4d6210f399ddf3e11e508edf14">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a37724f1265e1b51bf710a7ae858c52bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37724f1265e1b51bf710a7ae858c52bf">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST0_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ae98dffef9e98773ffb44f2b787c1b0ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae98dffef9e98773ffb44f2b787c1b0ae">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_RMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac071249fbe968e042ffe6298fe643f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac071249fbe968e042ffe6298fe643f12">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST1_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_PBDG_WMST1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a404db2347e49bdb32ea550b5592500a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a404db2347e49bdb32ea550b5592500a9">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a14cf2ef4556c10dc3292d227f977ef3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14cf2ef4556c10dc3292d227f977ef3b">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a0c1f7d499d88128c03a3f2026be250c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c1f7d499d88128c03a3f2026be250c3">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a1f60a51a1c59de7b1a3d3fc5414518d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f60a51a1c59de7b1a3d3fc5414518d6">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_RC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a0858557ccd93cf957b909f0c544f2297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0858557ccd93cf957b909f0c544f2297">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a61c0ba15641f3792c3168252db19a679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61c0ba15641f3792c3168252db19a679">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a7fc2044966d1c2d7f87b726b275ebd89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc2044966d1c2d7f87b726b275ebd89">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ad50a5ee8153624dfa43d5365ac44e32e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad50a5ee8153624dfa43d5365ac44e32e">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_DDR1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a6140248692fb1c2a4b110a4766f1dbf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6140248692fb1c2a4b110a4766f1dbf1">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a9641d452442c3e8ecdc791e48e80eeab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9641d452442c3e8ecdc791e48e80eeab">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="addef18f98baa2c03aeb1f144a0f50174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addef18f98baa2c03aeb1f144a0f50174">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a3b341ca880c73f6f285d8414a93dc052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b341ca880c73f6f285d8414a93dc052">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_J7_RC_CBASS_INAVSS512L_MAIN_0_NAV_SRAM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a9878d3caade9a21f5a2fff59ab8ad29c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9878d3caade9a21f5a2fff59ab8ad29c">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_J7_RC_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_J7_RC_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_J7_RC_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_J7_RC_CBASS_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab601f0f697134514508f4795e53ee399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab601f0f697134514508f4795e53ee399">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="aff5cf424a1efd362c103301ba88477be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff5cf424a1efd362c103301ba88477be">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MAIN_0_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a66dcdeabd73d57378f9d857c11dc2bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66dcdeabd73d57378f9d857c11dc2bda">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU0_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU0_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU0_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU0_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ae01bae6de53e40acfbb1f6bbc14eb546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae01bae6de53e40acfbb1f6bbc14eb546">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU1_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU1_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU1_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU1_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU1_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU1_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU1_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_0_CPU1_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a4e3d03a6c37e283bcb74950b8e5a07fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e3d03a6c37e283bcb74950b8e5a07fa">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU0_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU0_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU0_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU0_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a5ec844f0d047a48eb25853f3a8c01643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ec844f0d047a48eb25853f3a8c01643">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU1_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU1_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU1_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU1_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU1_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU1_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU1_SLV_M2M_BRIDGE_J7_RC_CBASS_IPULSAR_SL_MAIN_1_CPU1_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="af41f0348674ea2d1fb75b1b0845bfd5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af41f0348674ea2d1fb75b1b0845bfd5a">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_0_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a6fa9d1f136a6c7c3654588f3b96b0173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fa9d1f136a6c7c3654588f3b96b0173">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_1_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="a74d99ded9032efe70ee7db05a9d67fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74d99ded9032efe70ee7db05a9d67fe2">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_2_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_2 RAM ID </h2>

</div>
</div>
<a id="a54318c3dfeb3fada27af561044c33020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54318c3dfeb3fada27af561044c33020">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_3_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_3_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M256_SCR_J7_RC_CBASS_RC_M256_SCR_EDC_CTRL_BUSECC_3 RAM ID </h2>

</div>
</div>
<a id="a0b609f0ffbd59a2fd59e49332a219e2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b609f0ffbd59a2fd59e49332a219e2a">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_0_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a10386e34a2c8060695fb775fae46012b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10386e34a2c8060695fb775fae46012b">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_1_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="add441fd851bdf7a0898fbc8d90e7ae21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add441fd851bdf7a0898fbc8d90e7ae21">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_2_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_2 RAM ID </h2>

</div>
</div>
<a id="a94aa8fef7c378c58920284804ee8c1c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94aa8fef7c378c58920284804ee8c1c4">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_3_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_3_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M64_SCR_J7_RC_CBASS_RC_M64_SCR_EDC_CTRL_BUSECC_3 RAM ID </h2>

</div>
</div>
<a id="a49d5e1526a02a09fef34e7e450231d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49d5e1526a02a09fef34e7e450231d2c">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M32_SCR_J7_RC_CBASS_RC_M32_SCR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M32_SCR_J7_RC_CBASS_RC_M32_SCR_EDC_CTRL_BUSECC_0_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M32_SCR_J7_RC_CBASS_RC_M32_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M32_SCR_J7_RC_CBASS_RC_M32_SCR_EDC_CTRL_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a920e3d8e9fffff29515e6ef23028ec68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a920e3d8e9fffff29515e6ef23028ec68">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M32_SCR_J7_RC_CBASS_RC_M32_SCR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M32_SCR_J7_RC_CBASS_RC_M32_SCR_EDC_CTRL_BUSECC_1_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M32_SCR_J7_RC_CBASS_RC_M32_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_RC_M32_SCR_J7_RC_CBASS_RC_M32_SCR_EDC_CTRL_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="a9af9c97c92da1e05a4215f5343e9c2d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9af9c97c92da1e05a4215f5343e9c2d8">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_4_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_5_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_6_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_7_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_8_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_MMRS_J7_RC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a5369141467b7fbb863fa6efb73b7ff81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5369141467b7fbb863fa6efb73b7ff81">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a5a9bbbcddfe593ec1af2d75bd3b5e8ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a9bbbcddfe593ec1af2d75bd3b5e8ac">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="ace7c25816202edc1ded335c9dd240a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace7c25816202edc1ded335c9dd240a8d">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_INT_DMSC_SCR_J7_RC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_INT_DMSC_SCR_J7_RC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_INT_DMSC_SCR_J7_RC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_INT_DMSC_SCR_J7_RC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="adbab1534c841788192b26759943f9e65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbab1534c841788192b26759943f9e65">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_ERR_J7_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_ERR_J7_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_ERR_J7_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_ERR_J7_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_ERR_J7_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_ERR_J7_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_ERR_J7_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_ERR_J7_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_ERR_J7_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_ERR_J7_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_ERR_J7_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_ERR_J7_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_ERR_J7_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_4_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_CBASS_DEFAULT_ERR_J7_RC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a04531d7d11df2cbf7204c7a55bc54289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04531d7d11df2cbf7204c7a55bc54289">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_0_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a530546328ad54731f485a8b8e3fb362d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a530546328ad54731f485a8b8e3fb362d">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_1_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="aa60c7d4a57a186d934fd100a479d9902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa60c7d4a57a186d934fd100a479d9902">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_2_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_2 RAM ID </h2>

</div>
</div>
<a id="aa33e3cfd6b701fdfc2e99795e97eead5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa33e3cfd6b701fdfc2e99795e97eead5">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_3_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_3_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_3_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_3 RAM ID </h2>

</div>
</div>
<a id="ae50d38d43016fd2090bc278b36fce003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae50d38d43016fd2090bc278b36fce003">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="ae5b2a646d36b9b1a428f314c5d6c6178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5b2a646d36b9b1a428f314c5d6c6178">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU0_PMST_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a4a4de6c0508ebd6523256ff6ee1de551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a4de6c0508ebd6523256ff6ee1de551">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a5d4eb8ffdba1328b93fa168ee2ec0082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d4eb8ffdba1328b93fa168ee2ec0082">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_PMST_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a630c11fa865a75b4439fcff6df2dbe76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a630c11fa865a75b4439fcff6df2dbe76">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a1fb385a030ed4befce756a4b6244a2cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fb385a030ed4befce756a4b6244a2cb">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU0_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU0_PMST_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a4dd24fcaef4a09774c56d438f752dc53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dd24fcaef4a09774c56d438f752dc53">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a27b24062d3920ff8f301178c4075ab3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27b24062d3920ff8f301178c4075ab3a">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_PMST_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_PMST_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a001f722b5179e8815218a002c0c2da5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a001f722b5179e8815218a002c0c2da5e">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab017372c1e8e74888feaa37a7a175a5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab017372c1e8e74888feaa37a7a175a5c">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_0_CPU1_CFG_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a355d487eb66ae4d937e69dc2cb75843d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a355d487eb66ae4d937e69dc2cb75843d">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac47d0f8e28889fd7f7bcc32bab93428c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac47d0f8e28889fd7f7bcc32bab93428c">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MAIN_1_CPU1_CFG_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a6312be0a09356d4f2ed9efa475c9e0e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6312be0a09356d4f2ed9efa475c9e0e4">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_P2P_BRIDGE_ICOMPUTE_CLUSTER_J7ES_TB_VDC_MAIN_0_VBUSP_CFG_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a9d3297910d422d8298bb38ea1f4e8985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d3297910d422d8298bb38ea1f4e8985">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_BRIDGE_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_0_0_CFG_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a99dea9207757a276ec4f63742d9cf798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99dea9207757a276ec4f63742d9cf798">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_BRIDGE_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_1_1_CFG_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a7f6d05f35e123846e7fe4e15d8fce28a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f6d05f35e123846e7fe4e15d8fce28a">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_BRIDGE_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_2_2_CFG_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="ad17d4293d5ec9e731ad0b0554832abaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad17d4293d5ec9e731ad0b0554832abaf">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_BRIDGE_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_R5_3_3_CFG_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a9ed021f355ffe1b0e33882487210a8d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ed021f355ffe1b0e33882487210a8d4">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a2078a5e0c51a5674a0bb85fe9fc2fa5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2078a5e0c51a5674a0bb85fe9fc2fa5e">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_4_CFG_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="aaa6467ce7e513090be20c5e6975fed9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa6467ce7e513090be20c5e6975fed9d">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a2da99daa1ee24ec7e8f4e39b82c71bec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2da99daa1ee24ec7e8f4e39b82c71bec">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_RC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a47922dfa139778c1e9cf0288ac0b8729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47922dfa139778c1e9cf0288ac0b8729">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC RAM ID </h2>

</div>
</div>
<a id="acd72349a1fde406a2c754c257911b269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd72349a1fde406a2c754c257911b269">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a7484fcc59e6377d22bcf4ee44ca37723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7484fcc59e6377d22bcf4ee44ca37723">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_RC_CBASS_DMSC_SLV_P2P_BRIDGE_RC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="afb267520d61bfa56880f77e939fc031d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb267520d61bfa56880f77e939fc031d">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC RAM ID </h2>

</div>
</div>
<a id="a2197887228ef93c22ee65d96586c1546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2197887228ef93c22ee65d96586c1546">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SCR_J7_RC_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SCR_J7_RC_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SCR_J7_RC_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SCR_J7_RC_CBASS_ERR_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a933a4d85ea6722b6fba026d60a4adeb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a933a4d85ea6722b6fba026d60a4adeb7">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a0e8fcd7fa87a81d37272e378f4023e03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e8fcd7fa87a81d37272e378f4023e03">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="aee12fa7f75a3f8678fc5d94db481f916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee12fa7f75a3f8678fc5d94db481f916">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_DST_M2P_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_DST_M2P_DST_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_DST_M2P_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_DST_M2P_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a1d4c9d9bb84c5621f22b0204fbff87dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d4c9d9bb84c5621f22b0204fbff87dd">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_DST_M2P_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_DST_M2P_SRC_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_DST_M2P_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_DST_M2P_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a05ef3dfd94e38ce3fc7f5ec964b29a6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ef3dfd94e38ce3fc7f5ec964b29a6e">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS_groupEntries[SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_DST_VBUSS RAM ID </h2>

</div>
</div>
<a id="a65e68a9e0d97cc93020c76e78f8c61c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65e68a9e0d97cc93020c76e78f8c61c6">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_M2M_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_M2M_VBUSS_groupEntries[SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_M2M_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_M2M_VBUSS RAM ID </h2>

</div>
</div>
<a id="a5fe4d36741aefcb7f173ed07998a436b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fe4d36741aefcb7f173ed07998a436b">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_DST_M2P_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_DST_M2P_DST_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_DST_M2P_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_DST_M2P_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a94c8cbb67554e7c932a45417b5739f2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94c8cbb67554e7c932a45417b5739f2c">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_DST_M2P_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_DST_M2P_SRC_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_DST_M2P_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_DST_M2P_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a51ca94b8d69c912ab47cd2e784796f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51ca94b8d69c912ab47cd2e784796f50">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS_groupEntries[SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_DST_VBUSS RAM ID </h2>

</div>
</div>
<a id="ab117174e008c95d84300cb5bf26f8c8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab117174e008c95d84300cb5bf26f8c8a">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_M2M_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_M2M_VBUSS_groupEntries[SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_M2M_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_M2M_VBUSS RAM ID </h2>

</div>
</div>
<a id="aa4b54591fec4cde034f9117a7edb0c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b54591fec4cde034f9117a7edb0c14">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_DST_M2P_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_DST_M2P_DST_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_DST_M2P_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_DST_M2P_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a0936f448938240c8a1e50f20103cba39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0936f448938240c8a1e50f20103cba39">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_DST_M2P_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_DST_M2P_SRC_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_DST_M2P_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_DST_M2P_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a990a714ca8f79ebb1ce7deddac5acfb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a990a714ca8f79ebb1ce7deddac5acfb3">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS_groupEntries[SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_DST_VBUSS RAM ID </h2>

</div>
</div>
<a id="afb170c6fc5c1fb3be0955511e5a40eb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb170c6fc5c1fb3be0955511e5a40eb8">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_M2M_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_M2M_VBUSS_groupEntries[SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_M2M_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_IWKU_COR_DATA_VBUSP_32B_M2M_M2M_VBUSS RAM ID </h2>

</div>
</div>
<a id="aa5cb785ebec5144414b775a09a37d0e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5cb785ebec5144414b775a09a37d0e7">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_IMAIN_J7_IPPHY_CBASS_MAIN_FW_CBASS_0_J7_IPPHY_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_IMAIN_J7_IPPHY_CBASS_MAIN_FW_CBASS_0_J7_IPPHY_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_IMAIN_J7_IPPHY_CBASS_MAIN_FW_CBASS_0_J7_IPPHY_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_IMAIN_J7_IPPHY_CBASS_MAIN_FW_CBASS_0_J7_IPPHY_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC RAM ID </h2>

</div>
</div>
<a id="a066a321844ecc38f361384cd1c2f130e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a066a321844ecc38f361384cd1c2f130e">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_AASRC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_AASRC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_AASRC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_AASRC_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC RAM ID </h2>

</div>
</div>
<a id="a4a1d0e08ab7326e4de2571da02430b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a1d0e08ab7326e4de2571da02430b4f">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a16a24a74b69e3dfbcad56ff17d54c4aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16a24a74b69e3dfbcad56ff17d54c4aa">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_P2P_BRIDGE_IEXPORT_VBUSP_32B_MST_FWMAIN_0_MST_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a5b766ed9dafcb42a63c5a8281b0f7e36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b766ed9dafcb42a63c5a8281b0f7e36">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_INFRA_CBASS_DMSC_SLV_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_INFRA_CBASS_DMSC_SLV_BRIDGE_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_INFRA_CBASS_DMSC_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_INFRA_CBASS_DMSC_SLV_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_INFRA_CBASS_DMSC_SLV_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_INFRA_CBASS_DMSC_SLV_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_INFRA_CBASS_DMSC_SLV_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_INFRA_CBASS_DMSC_SLV_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_INFRA_CBASS_DMSC_SLV_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_INFRA_CBASS_DMSC_SLV_P2P_BRIDGE_INFRA_CBASS_DMSC_SLV_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="aa882022cc67f1fd0179268d56ef36f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa882022cc67f1fd0179268d56ef36f41">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_J7_MAIN_INFRA_FW_TO_FW_P2P_BRIDGE_J7_MAIN_INFRA_FW_TO_FW_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_J7_MAIN_INFRA_FW_TO_FW_P2P_BRIDGE_J7_MAIN_INFRA_FW_TO_FW_BRIDGE_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_J7_MAIN_INFRA_FW_TO_FW_P2P_BRIDGE_J7_MAIN_INFRA_FW_TO_FW_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_J7_MAIN_INFRA_FW_TO_FW_P2P_BRIDGE_J7_MAIN_INFRA_FW_TO_FW_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_J7_MAIN_INFRA_FW_TO_FW_P2P_BRIDGE_J7_MAIN_INFRA_FW_TO_FW_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_J7_MAIN_INFRA_FW_TO_FW_P2P_BRIDGE_J7_MAIN_INFRA_FW_TO_FW_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_J7_MAIN_INFRA_FW_TO_FW_P2P_BRIDGE_J7_MAIN_INFRA_FW_TO_FW_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_J7_MAIN_INFRA_FW_TO_FW_P2P_BRIDGE_J7_MAIN_INFRA_FW_TO_FW_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_J7_MAIN_INFRA_FW_TO_FW_P2P_BRIDGE_J7_MAIN_INFRA_FW_TO_FW_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_J7_MAIN_INFRA_FW_TO_FW_P2P_BRIDGE_J7_MAIN_INFRA_FW_TO_FW_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="af120b3f7da5aa68199b07222a45115d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af120b3f7da5aa68199b07222a45115d5">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_INFRA_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC RAM ID </h2>

</div>
</div>
<a id="a33ae7cdc56d076f12e7b0c534e4649d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33ae7cdc56d076f12e7b0c534e4649d2">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS_groupEntries[SDL_MAIN_RC_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_SRC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a40a62ee981019701f9c1ea4eec2206ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40a62ee981019701f9c1ea4eec2206ce">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_DST_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_DST_VBUSS_groupEntries[SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_DST_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_DST_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_DST_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_DST_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_DST_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_DST_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_DST_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_DST_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_DST_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_DST_VBUSS RAM ID </h2>

</div>
</div>
<a id="ab0d03ee07a12b98fe8a2840ccf609df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d03ee07a12b98fe8a2840ccf609df2">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_M2M_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_M2M_VBUSS_groupEntries[SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_M2M_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_M2M_VBUSS RAM ID </h2>

</div>
</div>
<a id="a3fd4adf8b3228ed82bed480b9d24713f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fd4adf8b3228ed82bed480b9d24713f">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab7c4c925dd8c574459936990ccbf4c91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7c4c925dd8c574459936990ccbf4c91">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_10_CFG_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="afb97aaa9f6f1ad2e0b7bb8d3a820a48d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb97aaa9f6f1ad2e0b7bb8d3a820a48d">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab60a3efe609d3f6417ff444d4706f59d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab60a3efe609d3f6417ff444d4706f59d">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IMSRAM32KX256E_MAIN_0_CFG_P2P_BRIDGE_IMSRAM32KX256E_MAIN_0_CFG_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a48a24131a635db16d8b4e5107e1b7d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48a24131a635db16d8b4e5107e1b7d4b">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a8af541b4dd8621a7db0b458c224156a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8af541b4dd8621a7db0b458c224156a8">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RCNAVSS_11_CFG_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab1141f8b7f5563ec7a5c15bfc1b29bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1141f8b7f5563ec7a5c15bfc1b29bb0">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_BRIDGE_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_RC_SPARE_7_CFG_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="aaccd5a3bc1793bf5bd3124b45f2c7345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaccd5a3bc1793bf5bd3124b45f2c7345">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IMSRAM32KX256E_MAIN_0_SLV_M2M_BRIDGE_J7_RC_CBASS_IMSRAM32KX256E_MAIN_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IMSRAM32KX256E_MAIN_0_SLV_M2M_BRIDGE_J7_RC_CBASS_IMSRAM32KX256E_MAIN_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IMSRAM32KX256E_MAIN_0_SLV_M2M_BRIDGE_J7_RC_CBASS_IMSRAM32KX256E_MAIN_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_RC_CBASS_IMSRAM32KX256E_MAIN_0_SLV_M2M_BRIDGE_J7_RC_CBASS_IMSRAM32KX256E_MAIN_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a55a9cf83e63ef8b78a9de7a96d0a3eae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55a9cf83e63ef8b78a9de7a96d0a3eae">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_J7_TO_J7_RC_FW_CBAS_P2P_BRIDGE_J7_TO_J7_RC_FW_CBAS_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_J7_TO_J7_RC_FW_CBAS_P2P_BRIDGE_J7_TO_J7_RC_FW_CBAS_BRIDGE_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_J7_TO_J7_RC_FW_CBAS_P2P_BRIDGE_J7_TO_J7_RC_FW_CBAS_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_J7_TO_J7_RC_FW_CBAS_P2P_BRIDGE_J7_TO_J7_RC_FW_CBAS_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_J7_TO_J7_RC_FW_CBAS_P2P_BRIDGE_J7_TO_J7_RC_FW_CBAS_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_IRC_FW_CBASS_J7_RC_CBASS_MAIN_FW_CBASS_J7_TO_J7_RC_FW_CBAS_P2P_BRIDGE_J7_TO_J7_RC_FW_CBAS_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="adce64088820988f82363c7e64a1d3591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adce64088820988f82363c7e64a1d3591">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_AASRC_CBASS_MAIN_FW_CBASS_FW_TO_AASRC_FW_P2P_BRIDGE_FW_TO_AASRC_FW_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_AASRC_CBASS_MAIN_FW_CBASS_FW_TO_AASRC_FW_P2P_BRIDGE_FW_TO_AASRC_FW_BRIDGE_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_AASRC_CBASS_MAIN_FW_CBASS_FW_TO_AASRC_FW_P2P_BRIDGE_FW_TO_AASRC_FW_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_AASRC_CBASS_MAIN_FW_CBASS_FW_TO_AASRC_FW_P2P_BRIDGE_FW_TO_AASRC_FW_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_AASRC_CBASS_MAIN_FW_CBASS_FW_TO_AASRC_FW_P2P_BRIDGE_FW_TO_AASRC_FW_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_AASRC_CBASS_MAIN_FW_CBASS_FW_TO_AASRC_FW_P2P_BRIDGE_FW_TO_AASRC_FW_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="af040ebf941062eead2f77b5bd3ee3413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af040ebf941062eead2f77b5bd3ee3413">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_IMAIN_J7_IPPHY_CBASS_MAIN_FW_CBASS_0_J7_IPPHY_CBASS_MAIN_FW_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_IMAIN_J7_IPPHY_CBASS_MAIN_FW_CBASS_0_J7_IPPHY_CBASS_MAIN_FW_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_IMAIN_J7_IPPHY_CBASS_MAIN_FW_CBASS_0_J7_IPPHY_CBASS_MAIN_FW_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_IMAIN_J7_IPPHY_CBASS_MAIN_FW_CBASS_0_J7_IPPHY_CBASS_MAIN_FW_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_IMAIN_J7_IPPHY_CBASS_MAIN_FW_CBASS_0_J7_IPPHY_CBASS_MAIN_FW_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_IMAIN_J7_IPPHY_CBASS_MAIN_FW_CBASS_0_J7_IPPHY_CBASS_MAIN_FW_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac8d269dd81306cb165d497c673718e20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8d269dd81306cb165d497c673718e20">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_DEBUG_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_DEBUG_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_DEBUG_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_DEBUG_CBASS_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC RAM ID </h2>

</div>
</div>
<a id="af4e39c6aefa4bd2a7a8749c800d26523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4e39c6aefa4bd2a7a8749c800d26523">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_DEBUG_CBASS_MAIN_FW_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_DEBUG_CBASS_MAIN_FW_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_DEBUG_CBASS_MAIN_FW_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_DEBUG_CBASS_MAIN_FW_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_DEBUG_CBASS_MAIN_FW_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_DEBUG_CBASS_MAIN_FW_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a696678f0b542d7587ce3d8783e6d387d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a696678f0b542d7587ce3d8783e6d387d">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_NAVMCU_PSIL_RETIME_BR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_NAVMCU_PSIL_RETIME_BR_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_NAVMCU_PSIL_RETIME_BR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_NAVMCU_PSIL_RETIME_BR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="acda6496fba5087a2d6bffeeb139d18ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acda6496fba5087a2d6bffeeb139d18ba">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_ECC_AGGR_EDC_CTRL_groupEntries[SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_RC_ECC_AGGR0_J7_MAIN_RC_ECC_AGGR_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a3994ae062d5c3103823766792173dc89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3994ae062d5c3103823766792173dc89">&#9670;&nbsp;</a></span>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_VBUSMC2AXI_V512D32E_D_VEDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_VBUSMC2AXI_V512D32E_D_VEDC_CTRL_0_groupEntries[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_VBUSMC2AXI_V512D32E_D_VEDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_VBUSMC2AXI_V512D32E_D_VEDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aa0181cabd42126e21558c4d69e15a58a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0181cabd42126e21558c4d69e15a58a">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_WR_SRC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_WR_SRC_VBUSS_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_WR_SRC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_WR_SRC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_WR_SRC_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_WR_SRC_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_WR_SRC_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_WR_SRC_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_WR_SRC_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_WR_SRC_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_WR_SRC_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_WR_SRC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a4ad633b60f67837c218d64fd64bc2cc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ad633b60f67837c218d64fd64bc2cc1">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_M2M_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_M2M_VBUSS_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_M2M_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_M2M_VBUSS RAM ID </h2>

</div>
</div>
<a id="a8da559673394ec69982bcb86447dcc9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8da559673394ec69982bcb86447dcc9f">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_M2M_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_M2M_VBUSS_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_M2M_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_M2M_VBUSS RAM ID </h2>

</div>
</div>
<a id="a2338895d31dc3526f4d98b12aac91de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2338895d31dc3526f4d98b12aac91de8">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_DST_M2P_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_DST_M2P_DST_BUSECC_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_DST_M2P_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_DST_M2P_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a16076f875b8520d029da17eb25f9ddec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16076f875b8520d029da17eb25f9ddec">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_DST_M2P_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_DST_M2P_SRC_BUSECC_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_DST_M2P_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_DST_M2P_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a6c013af3317e367f887ed1263659f42c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c013af3317e367f887ed1263659f42c">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_DST_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_DST_VBUSS_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_DST_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_DST_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_DST_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_DST_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_DST_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_DST_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_DST_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_DST_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_DST_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_DST_VBUSS RAM ID </h2>

</div>
</div>
<a id="aebc1995f7d3dfa67bfa0b39d23f1b7c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebc1995f7d3dfa67bfa0b39d23f1b7c9">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_DST_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_DST_VBUSS_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_DST_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_DST_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_DST_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_DST_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_DST_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_DST_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_DST_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_DST_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_DST_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV1_DST_VBUSS RAM ID </h2>

</div>
</div>
<a id="aada1293dd3342c06e6375ea686008a57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aada1293dd3342c06e6375ea686008a57">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_DST_M2P_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_DST_M2P_DST_BUSECC_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_DST_M2P_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_DST_M2P_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a611e1ef44208d8d767d9ab547be0435e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a611e1ef44208d8d767d9ab547be0435e">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_M2M_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_M2M_VBUSS_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_M2M_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_M2M_VBUSS RAM ID </h2>

</div>
</div>
<a id="a89818d8a58166d4556fb31c98d6c7eb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89818d8a58166d4556fb31c98d6c7eb0">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_DST_M2P_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_DST_M2P_DST_BUSECC_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_DST_M2P_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_DST_M2P_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac651c8bf7dfdbb96a0255267e009439d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac651c8bf7dfdbb96a0255267e009439d">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_DST_M2P_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_DST_M2P_SRC_BUSECC_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_DST_M2P_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_DST_M2P_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="aef8f6e03bf429b7c4fd58e5e51c39d0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef8f6e03bf429b7c4fd58e5e51c39d0c">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_M2M_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_M2M_VBUSS_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_M2M_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_M2M_M2M_VBUSS RAM ID </h2>

</div>
</div>
<a id="a8f25f8732fe35d6e074b950cfbf347cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f25f8732fe35d6e074b950cfbf347cb">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_M2M_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_M2M_VBUSS_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_M2M_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_M2M_VBUSS RAM ID </h2>

</div>
</div>
<a id="a2c8cf9742a40f3726f1cc5eb0bfdcc20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c8cf9742a40f3726f1cc5eb0bfdcc20">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_MST0_SRC_NB_MST0_SRC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_MST0_SRC_NB_MST0_SRC_VBUSS_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_MST0_SRC_NB_MST0_SRC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_MST0_SRC_NB_MST0_SRC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_MST0_SRC_NB_MST0_SRC_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_MST0_SRC_NB_MST0_SRC_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_MST0_SRC_NB_MST0_SRC_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_MST0_SRC_NB_MST0_SRC_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_MST0_SRC_NB_MST0_SRC_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_MST0_SRC_NB_MST0_SRC_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_MST0_SRC_NB_MST0_SRC_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_MST0_SRC_NB_MST0_SRC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a7b7b33b1765252b442fc681a8175abab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b7b33b1765252b442fc681a8175abab">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_RD_SRC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_RD_SRC_VBUSS_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_RD_SRC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_RD_SRC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_RD_SRC_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_RD_SRC_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_RD_SRC_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_RD_SRC_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_RD_SRC_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_RD_SRC_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_RD_SRC_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_DATA_VBUSM_64B_SRC_MSMC_GIC_MEM_RD_SRC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a9290d41915a11071372c1c7f4e6340df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9290d41915a11071372c1c7f4e6340df">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_DST_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_DST_VBUSS_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_DST_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_DST_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_DST_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_DST_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_DST_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_DST_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_DST_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_DST_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_DST_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV0_DST_VBUSS RAM ID </h2>

</div>
</div>
<a id="a9fd76d773aee74d875c1d576eda14b8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fd76d773aee74d875c1d576eda14b8d">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_DST_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_DST_VBUSS_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_DST_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_DST_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_DST_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_DST_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_DST_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_DST_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_DST_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_DST_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_DST_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV3_DST_VBUSS RAM ID </h2>

</div>
</div>
<a id="aa4b0c2a9d514ed23d1cdbffce88b0214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b0c2a9d514ed23d1cdbffce88b0214">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_DST_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_DST_VBUSS_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_DST_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_DST_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_DST_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_DST_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_DST_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_DST_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_DST_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_DST_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_DST_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_CFG_VBUSP_32B_DST_MSMC_VBUSP_CFG_M2M_DST_VBUSS RAM ID </h2>

</div>
</div>
<a id="a6e4491dea6a635a1bdbdc5e324fac4d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e4491dea6a635a1bdbdc5e324fac4d3">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_DST_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_DST_VBUSS_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_DST_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_DST_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_DST_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_DST_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_DST_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_DST_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_DST_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_DST_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_DST_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_DST_VBUSS RAM ID </h2>

</div>
</div>
<a id="afb190fc28c585c26c74a813dcebef70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb190fc28c585c26c74a813dcebef70f">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_M2M_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_M2M_VBUSS_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_M2M_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_SLV_DST_NB_SLV2_M2M_VBUSS RAM ID </h2>

</div>
</div>
<a id="a92299de7d8b3fdadd8058281fa751784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92299de7d8b3fdadd8058281fa751784">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_M2M_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_M2M_VBUSS_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_M2M_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_M2M_VBUSS RAM ID </h2>

</div>
</div>
<a id="adbdafe6adb88bca66fbb1a6ce26c910a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbdafe6adb88bca66fbb1a6ce26c910a">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_DST_M2P_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_DST_M2P_SRC_BUSECC_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_DST_M2P_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_CC_SOC_DMSC_VBUSP_32B_DST_MSMC_VBUSP_DMSC_DST_M2P_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab667689793fe0d93dbe600cf28af826e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab667689793fe0d93dbe600cf28af826e">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_DST_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_DST_VBUSS_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_DST_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_DST_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_DST_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_DST_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_DST_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_DST_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_DST_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_DST_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_DST_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_VDC_J7_NAV_NB_ECC_AGGR_DST_NB_ECC_AGGR_CFG_M2M_DST_VBUSS RAM ID </h2>

</div>
</div>
<a id="a760cd1f07aa088f607ff36ad35be1529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a760cd1f07aa088f607ff36ad35be1529">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_J7_NAVSS512L_NBSS_PHYS_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_J7_NAVSS512L_NBSS_PHYS_ECC_AGGR_EDC_CTRL_groupEntries[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_J7_NAVSS512L_NBSS_PHYS_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_J7_NAVSS512L_NBSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_J7_NAVSS512L_NBSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_J7_NAVSS512L_NBSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_J7_NAVSS512L_NBSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_J7_NAVSS512L_NBSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_J7_NAVSS512L_NBSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_J7_NAVSS512L_NBSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_J7_NAVSS512L_NBSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_J7_NAVSS512L_NBSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_J7_NAVSS512L_NBSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_J7_NAVSS512L_NBSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_J7_NAVSS512L_NBSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_J7_NAVSS512L_NBSS_PHYS_ECC_AGGR_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a586b963eb920b57c196efd69daa450fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a586b963eb920b57c196efd69daa450fa">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_groupEntries[SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_3_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_4_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_EDC_CTRL_ECCAGGR_COREPAC RAM ID </h2>

</div>
</div>
<a id="a9164977e295f81cae41efc2753e7827d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9164977e295f81cae41efc2753e7827d">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_VBUSP_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_VBUSP_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_VBUSP_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_VBUSP_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_VBUSP_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_VBUSP_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_VBUSP_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_VBUSP_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_VBUSP_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_VBUSP_ECCAGGR_CFG_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aae2eb80d57cce54d345c19e4f43c5b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae2eb80d57cce54d345c19e4f43c5b54">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_SCR_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="afc2bfd9af50496419dc042caf35a5b34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc2bfd9af50496419dc042caf35a5b34">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_4_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_5_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_6_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_7_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_8_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_9_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_10_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_11_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_11_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_12_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0_GROUP_12_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_C711_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a1ec69cdd18f63118df5cd66ad79ea01f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec69cdd18f63118df5cd66ad79ea01f">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_DP_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_DP_groupEntries[SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_DP_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_DP_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_DP_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_DP_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_DP_GROUP_1_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_DP RAM ID </h2>

</div>
</div>
<a id="a3351c044d1a4fe8068ca4dab334edbb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3351c044d1a4fe8068ca4dab334edbb1">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_P2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_P2_groupEntries[SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_P2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_P2_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_P2_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_P2_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_P2_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_P2_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_P2_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE0_P2 RAM ID </h2>

</div>
</div>
<a id="a5a5fa8391b4d557e5d12708ded7ec471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a5fa8391b4d557e5d12708ded7ec471">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_DP_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_DP_groupEntries[SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_DP_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_DP_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_DP_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_DP_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_DP_GROUP_1_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_DP RAM ID </h2>

</div>
</div>
<a id="a462949be713440e7a58c0a418352a65b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a462949be713440e7a58c0a418352a65b">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_P2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_P2_groupEntries[SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_P2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_P2_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_P2_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_P2_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_P2_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_P2_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_P2_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE1_P2 RAM ID </h2>

</div>
</div>
<a id="a69be0e8580f6e9447eb040322ea527b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69be0e8580f6e9447eb040322ea527b1">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_DP_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_DP_groupEntries[SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_DP_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_DP_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_DP_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_DP_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_DP_GROUP_1_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_DP RAM ID </h2>

</div>
</div>
<a id="ac5df2089c0df8ab61a1793e5d95707f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5df2089c0df8ab61a1793e5d95707f1">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_P2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_P2_groupEntries[SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_P2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_P2_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_P2_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_P2_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_P2_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_P2_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_P2_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE2_P2 RAM ID </h2>

</div>
</div>
<a id="aeebe9bb65c4279cfa9bfdfc3e6a038bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeebe9bb65c4279cfa9bfdfc3e6a038bf">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_DP_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_DP_groupEntries[SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_DP_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_DP_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_DP_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_DP_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_DP_GROUP_1_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_DP RAM ID </h2>

</div>
</div>
<a id="a64c14e2d9ab54666d9a4b605eb24f65c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64c14e2d9ab54666d9a4b605eb24f65c">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_P2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_P2_groupEntries[SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_P2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_P2_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_P2_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_P2_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_P2_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_P2_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_P2_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_PIPE3_P2 RAM ID </h2>

</div>
</div>
<a id="acedef51dbc2268d62da7308beac5828d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acedef51dbc2268d62da7308beac5828d">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_DMC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_DMC_groupEntries[SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_DMC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_DMC RAM ID </h2>

</div>
</div>
<a id="a679af3ecd925f8ea88b7298217e17d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a679af3ecd925f8ea88b7298217e17d88">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_TAGRAM_DMC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_TAGRAM_DMC_groupEntries[SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_TAGRAM_DMC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_TAGRAM_DMC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_TAGRAM_DMC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_TAGRAM_DMC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_TAGRAM_DMC_GROUP_1_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BUSECC_TAGRAM_DMC RAM ID </h2>

</div>
</div>
<a id="a244c774b902c3c73a9c37a05e654b066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a244c774b902c3c73a9c37a05e654b066">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_0_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_0_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_0_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_0_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_0_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_0_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_0_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_0_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_0_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_0_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_0_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_0_BUSECC RAM ID </h2>

</div>
</div>
<a id="a01936ae42dc028af46a20374f67b0869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01936ae42dc028af46a20374f67b0869">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_1_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_1_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_1_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_1_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_1_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_1_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_1_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_1_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_1_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_1_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_1_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_SE_1_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab16381c578c753e26ae038a4585b7a90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab16381c578c753e26ae038a4585b7a90">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_PMC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_PMC_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_PMC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_PMC_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_PMC_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_PMC_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_PMC_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_PMC_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_PMC_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_PMC_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_PMC_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_PMC_BUSECC RAM ID </h2>

</div>
</div>
<a id="aa68d6745d8523e4b488b727a350f9ee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa68d6745d8523e4b488b727a350f9ee6">&#9670;&nbsp;</a></span>SDL_DMPAC0_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_DMPAC0_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a2b2d7350268b6d29182a5654c0581a98">SDL_DMPAC0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_RESPONSE_BUFFER0_RAM_ID, 0u,</div><div class="line">      SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_RESPONSE_BUFFER0_RAM_SIZE, 4u,</div><div class="line">      SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_RESPONSE_BUFFER0_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_QUEUE_BUFFER0_RAM_ID, 0u,</div><div class="line">      SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_QUEUE_BUFFER0_RAM_SIZE, 4u,</div><div class="line">      SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_QUEUE_BUFFER0_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_STATE_BUFFER0_RAM_ID, 0u,</div><div class="line">      SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_STATE_BUFFER0_RAM_SIZE, 4u,</div><div class="line">      SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_STATE_BUFFER0_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_QUEUE_BUFFER1_RAM_ID, 0u,</div><div class="line">      SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_QUEUE_BUFFER1_RAM_SIZE, 4u,</div><div class="line">      SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_QUEUE_BUFFER1_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_QUEUE_BUFFER2_RAM_ID, 0u,</div><div class="line">      SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_QUEUE_BUFFER2_RAM_SIZE, 4u,</div><div class="line">      SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_TPRAM_DRU_QUEUE_BUFFER2_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_DMPAC0_ECC_AGGR </h2>

</div>
</div>
<a id="ade850d0584f90b8ce3ba8b1784c31f8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade850d0584f90b8ce3ba8b1784c31f8b">&#9670;&nbsp;</a></span>SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_CMD_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_CMD_EDC_CTRL_0_groupEntries[SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_CMD_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_CMD_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a57ed8cd09106092270773e5bf5b8927a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57ed8cd09106092270773e5bf5b8927a">&#9670;&nbsp;</a></span>SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_PSIL_CMD_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_PSIL_CMD_EDC_CTRL_0_groupEntries[SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_PSIL_CMD_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_DMPAC0_ECC_AGGR_DRU_UTC_DMPAC_CORE_PSIL_CMD_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="afa50d4433896cf93dd9ba1cbf7fc3352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa50d4433896cf93dd9ba1cbf7fc3352">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_RC_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a53e287557e95eac2d7082ebc4e18f0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53e287557e95eac2d7082ebc4e18f0a8">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_RC_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a7fed5cd716812bfbc6d42fd1cf94188b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fed5cd716812bfbc6d42fd1cf94188b">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ae4ae27dfa4f08b2d7fd9e979703c70da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4ae27dfa4f08b2d7fd9e979703c70da">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac6f49527b9efe50fca84ea3285c8f830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6f49527b9efe50fca84ea3285c8f830">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a46b8e9ab36c276ca923cd223a2988aad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46b8e9ab36c276ca923cd223a2988aad">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_DST_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a7fc4b6397dabe5c1af3526c621b73fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc4b6397dabe5c1af3526c621b73fd6">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_J7_HC_CBASS_J7_HC_TO_RC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="af3e4940f4a0cf56f934011642d7d7cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3e4940f4a0cf56f934011642d7d7cab">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_J7_HC_CBASS_J7_HC_TO_RC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab45f1b647b0cda8af841b8eed39f2289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab45f1b647b0cda8af841b8eed39f2289">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_0_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a5d02728e46e69e4bb4e3e1eb163bf7e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d02728e46e69e4bb4e3e1eb163bf7e0">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_1_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="a660dc33e668668238a70f52c66b6482f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a660dc33e668668238a70f52c66b6482f">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_2_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_2 RAM ID </h2>

</div>
</div>
<a id="aafa5f4a7a2411570590335c4109334d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafa5f4a7a2411570590335c4109334d4">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_3_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_3_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_3 RAM ID </h2>

</div>
</div>
<a id="a9d44fe8b8b950e973e090702a37d3324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d44fe8b8b950e973e090702a37d3324">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_4_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_5_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_6_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_7_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_8_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_MMRS_J7_HC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="af04353a5b1ed2186a18176196ff0dd97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af04353a5b1ed2186a18176196ff0dd97">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a89043fd7ecdef81d72dbf161f09700e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89043fd7ecdef81d72dbf161f09700e5">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a8e97900d45579d68553408e24259cd74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e97900d45579d68553408e24259cd74">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_INT_DMSC_SCR_J7_HC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_INT_DMSC_SCR_J7_HC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_INT_DMSC_SCR_J7_HC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_INT_DMSC_SCR_J7_HC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a8f731d5b4059a0ab7d1d8b10ce7a0171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f731d5b4059a0ab7d1d8b10ce7a0171">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_ERR_J7_HC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_ERR_J7_HC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_ERR_J7_HC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_ERR_J7_HC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_ERR_J7_HC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_ERR_J7_HC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_ERR_J7_HC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_ERR_J7_HC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_ERR_J7_HC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_ERR_J7_HC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_ERR_J7_HC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_ERR_J7_HC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_ERR_J7_HC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_4_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_CBASS_DEFAULT_ERR_J7_HC_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a2aee651e47cb88a0add349724a83aaef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aee651e47cb88a0add349724a83aaef">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_0_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a43a5792a5c467f2bbe793dc9ace01ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43a5792a5c467f2bbe793dc9ace01ff0">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_1_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="a2b9d18d9be015422e80f128906a27229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b9d18d9be015422e80f128906a27229">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_2_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_MAIN_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_1_BUSECC_2 RAM ID </h2>

</div>
</div>
<a id="a5a209ba18413bd31cfc168429c8d9f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a209ba18413bd31cfc168429c8d9f1b">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="aef128abd882642e11dfc8ccdc4f33bef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef128abd882642e11dfc8ccdc4f33bef">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_J7_HC2_CBASS_J7_HC2_TO_HC_VBUSM1_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a5e79b9f4155a6f8e224cf8b942c3d656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e79b9f4155a6f8e224cf8b942c3d656">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_HC2_SCR_J7_HC2_CBASS_HC2_SCR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_HC2_SCR_J7_HC2_CBASS_HC2_SCR_EDC_CTRL_BUSECC_0_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_HC2_SCR_J7_HC2_CBASS_HC2_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_HC2_SCR_J7_HC2_CBASS_HC2_SCR_EDC_CTRL_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="af95611b2dbc7d5657697839e0a9cb2fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af95611b2dbc7d5657697839e0a9cb2fd">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_HC2_SCR_J7_HC2_CBASS_HC2_SCR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_HC2_SCR_J7_HC2_CBASS_HC2_SCR_EDC_CTRL_BUSECC_1_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_HC2_SCR_J7_HC2_CBASS_HC2_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_HC2_SCR_J7_HC2_CBASS_HC2_SCR_EDC_CTRL_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="ae8e2d95f3fc55d3a2c15d2616df05735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8e2d95f3fc55d3a2c15d2616df05735">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_4_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_5_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_6_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_7_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_J7_HC2_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="add224ea0f8a30fe3150117bdfae87b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add224ea0f8a30fe3150117bdfae87b56">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a6cc92c201443f122af9a18bfd56e4970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cc92c201443f122af9a18bfd56e4970">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a0905ea295db01ef6d1bf58d452850442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0905ea295db01ef6d1bf58d452850442">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_INT_DMSC_SCR_J7_HC2_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_INT_DMSC_SCR_J7_HC2_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_INT_DMSC_SCR_J7_HC2_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_INT_DMSC_SCR_J7_HC2_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="abdcba7f86a040b0c75816e88ee931b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdcba7f86a040b0c75816e88ee931b5b">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_ERR_J7_HC2_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_ERR_J7_HC2_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_ERR_J7_HC2_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_ERR_J7_HC2_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_ERR_J7_HC2_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_ERR_J7_HC2_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_ERR_J7_HC2_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_ERR_J7_HC2_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_ERR_J7_HC2_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_ERR_J7_HC2_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_ERR_J7_HC2_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_ERR_J7_HC2_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_ERR_J7_HC2_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_4_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_CBASS_DEFAULT_ERR_J7_HC2_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a0b9d642576e964adb0e63628d09b590b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b9d642576e964adb0e63628d09b590b">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_MAIN_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_2_BUSECC RAM ID </h2>

</div>
</div>
<a id="a73ebf0a82e401d47ca4483fb706aa0c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73ebf0a82e401d47ca4483fb706aa0c6">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a526d62998fed268ea35707af12d0d081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a526d62998fed268ea35707af12d0d081">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_5_CFG_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac9a7e01a8f85517e2d57f79e68274f2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9a7e01a8f85517e2d57f79e68274f2c">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC RAM ID </h2>

</div>
</div>
<a id="a0e519daa7b802e3fb60c7b9805b18935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e519daa7b802e3fb60c7b9805b18935">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a9f026ddca53e04b7ea94eaea2fe4c698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f026ddca53e04b7ea94eaea2fe4c698">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="aace1aabbd2ff4cf2b7a4165b9838bc49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aace1aabbd2ff4cf2b7a4165b9838bc49">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab309b5028ddff020486be0cad2e4c585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab309b5028ddff020486be0cad2e4c585">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_HC2_CBASS_MAIN_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a8d38432328853b6c45f2a9f673cde78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d38432328853b6c45f2a9f673cde78a">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a7c4e18c20cf58d90300cacdaeb0886e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c4e18c20cf58d90300cacdaeb0886e4">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SCR_J7_HC2_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SCR_J7_HC2_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SCR_J7_HC2_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SCR_J7_HC2_CBASS_ERR_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a12db6f5316ab8972539cad210180673d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12db6f5316ab8972539cad210180673d">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_IJ7_MAIN_HC_FW_CBASS_0_J7_MAIN_HC_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_IJ7_MAIN_HC_FW_CBASS_0_J7_MAIN_HC_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_IJ7_MAIN_HC_FW_CBASS_0_J7_MAIN_HC_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_IJ7_MAIN_HC_FW_CBASS_0_J7_MAIN_HC_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC RAM ID </h2>

</div>
</div>
<a id="a34938aadf25f22c5bc722ed20dd06eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34938aadf25f22c5bc722ed20dd06eba">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SCR_J7_HC_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SCR_J7_HC_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SCR_J7_HC_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SCR_J7_HC_CBASS_ERR_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a1b32cf1f350c7002c635b58c51b51db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b32cf1f350c7002c635b58c51b51db6">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a986674320c4b8edf4d7e182d76a9d83e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a986674320c4b8edf4d7e182d76a9d83e">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="aeb8e9070472dc529f24ef885218483b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb8e9070472dc529f24ef885218483b2">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_4_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_4_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_4_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_4 RAM ID </h2>

</div>
</div>
<a id="a18504b8884249feda1ad4c9e831da270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18504b8884249feda1ad4c9e831da270">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_5_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_5_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_5_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_5 RAM ID </h2>

</div>
</div>
<a id="a6c131f06961ab5ad19eab3881a92a669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c131f06961ab5ad19eab3881a92a669">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_6_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_6_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_6_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_6 RAM ID </h2>

</div>
</div>
<a id="ad9398122e4c44defb4c29d43f38c4ac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9398122e4c44defb4c29d43f38c4ac7">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_7_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_7_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_7_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_7 RAM ID </h2>

</div>
</div>
<a id="ae1fee313451e054fc5faed6a4676736d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1fee313451e054fc5faed6a4676736d">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_8_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_8_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_8_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_8 RAM ID </h2>

</div>
</div>
<a id="ad5de3b03b615bc74d8fb2f744f64de86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5de3b03b615bc74d8fb2f744f64de86">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_9_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_9_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_9_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CBASS_HC_SCR_J7_HC_CBASS_HC_SCR_EDC_CTRL_BUSECC_9 RAM ID </h2>

</div>
</div>
<a id="a08e3a59fa172d2b73bac92de2c46e39e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08e3a59fa172d2b73bac92de2c46e39e">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a3942a41d0ab76ba487da2ab2b981eea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3942a41d0ab76ba487da2ab2b981eea3">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC_CBASS_DMSC_SLV_P2P_BRIDGE_HC_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a8199c66f06758ba20624aef94196b1be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8199c66f06758ba20624aef94196b1be">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_FW_CBASS_HC2_CBASS_DMSC_SLV_P2P_BRIDGE_HC2_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac32d17f4c2a4f19f5ffa0fb860a2ede4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac32d17f4c2a4f19f5ffa0fb860a2ede4">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="af54122346998ed41b5ca0433206ff499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af54122346998ed41b5ca0433206ff499">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC2_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac9984619a1b04a0aecb26b38e45e2421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9984619a1b04a0aecb26b38e45e2421">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_BRIDGE_BUSECC_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_HC_CFG_CBASS_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_P2P_BRIDGE_IJ7_MAINCLK2_ECC_AGGR_MAIN_HC_SPARE_8_CFG_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="aa5f11494acfcd3a994ca15bef9bb2783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5f11494acfcd3a994ca15bef9bb2783">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_ECC_AGGR_EDC_CTRL_groupEntries[SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MAIN_HC_ECC_AGGR0_J7_MAIN_HC_ECC_AGGR_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a33568a6eb78f750e01b3e2b3adf6b408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33568a6eb78f750e01b3e2b3adf6b408">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_GROUP_3_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_GROUP_4_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2 RAM ID </h2>

</div>
</div>
<a id="ad1c14ac2491904708756eb5d8e9bf624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1c14ac2491904708756eb5d8e9bf624">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_DDRSS0_ASAFE_SI_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_DDRSS0_ASAFE_SI_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_DDRSS0_ASAFE_SI_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_DDRSS0_ASAFE_SI RAM ID </h2>

</div>
</div>
<a id="a66432afb5413f565f4e4ee00934624c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66432afb5413f565f4e4ee00934624c1">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="acac148645849d005bf1682cda36e8cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac148645849d005bf1682cda36e8cf7">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EDC_CTRL_ECCAGGR1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EDC_CTRL_ECCAGGR1_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EDC_CTRL_ECCAGGR1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EDC_CTRL_ECCAGGR1_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EDC_CTRL_ECCAGGR1_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EDC_CTRL_ECCAGGR1_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EDC_CTRL_ECCAGGR1_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EDC_CTRL_ECCAGGR1_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EDC_CTRL_ECCAGGR1_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EDC_CTRL_ECCAGGR1_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EDC_CTRL_ECCAGGR1_GROUP_3_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EDC_CTRL_ECCAGGR1_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EDC_CTRL_ECCAGGR1_GROUP_4_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EDC_CTRL_ECCAGGR1_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EDC_CTRL_ECCAGGR1_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EDC_CTRL_ECCAGGR1 RAM ID </h2>

</div>
</div>
<a id="a0cb256c110cbbcb5f623f5dd047decfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cb256c110cbbcb5f623f5dd047decfc">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_VBUSP_DRU_MMR_FW_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_VBUSP_DRU_MMR_FW_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_VBUSP_DRU_MMR_FW_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_VBUSP_DRU_MMR_FW_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_VBUSP_DRU_MMR_FW_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_VBUSP_DRU_MMR_FW_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_VBUSP_DRU_MMR_FW_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_VBUSP_DRU_MMR_FW_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_VBUSP_DRU_MMR_FW_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_VBUSP_DRU_MMR_FW_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aafda13daa47b44e89da9a713504a47eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafda13daa47b44e89da9a713504a47eb">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_SCR_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ac53d5946c461f3768a2ec42723898ab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac53d5946c461f3768a2ec42723898ab3">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_BOOT_DMSC_MMR_BOOT_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_BOOT_DMSC_MMR_BOOT_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_BOOT_DMSC_MMR_BOOT_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_BOOT_DMSC_MMR_BOOT_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a47bc314034e83321c5a3e3039318afa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47bc314034e83321c5a3e3039318afa4">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_EMULATION_DMSC_MMR_EMULATION_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_EMULATION_DMSC_MMR_EMULATION_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_EMULATION_DMSC_MMR_EMULATION_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_EMULATION_DMSC_MMR_EMULATION_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a7d84b5e082356bebf5c547ad77e4da90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d84b5e082356bebf5c547ad77e4da90">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_PRIVID_DMSC_MMR_PRIVID_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_PRIVID_DMSC_MMR_PRIVID_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_PRIVID_DMSC_MMR_PRIVID_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_MMR_PRIVID_DMSC_MMR_PRIVID_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="add121191c22a6605e0e1c842a6911bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add121191c22a6605e0e1c842a6911bb4">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_CLK4_CLK_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_CLK4_CLK_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_CLK4_CLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_CLK4_CLK_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a295a3672b3ed3842b846ee87e23ef984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a295a3672b3ed3842b846ee87e23ef984">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_SCR1_SCR_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a2187c7497f1b8cdd7cf0d3498cb93e2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2187c7497f1b8cdd7cf0d3498cb93e2d">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a8ea9be15d60dbb0b9737918bfbd416fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ea9be15d60dbb0b9737918bfbd416fd">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR1_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR1_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR1_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR1_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR1_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR1_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR1_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR1_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR1_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR1_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aab088b40a807ce80683f6f4133eab681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab088b40a807ce80683f6f4133eab681">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_CLK4_CLK_CLK_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_CLK4_CLK_CLK_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_CLK4_CLK_CLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_DMSC_WRAP_CBASS_CBASS_CLK4_CLK_CLK_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a6dde4e5430d65b793a4cd966a3452419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dde4e5430d65b793a4cd966a3452419">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a61ea57ebc886446058690b29725aea36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61ea57ebc886446058690b29725aea36">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_SRC_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="af93e513fd93a5a5d306d5786fd3ca7a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af93e513fd93a5a5d306d5786fd3ca7a9">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_M2M_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="af55568b279dec475d43dafd9178103d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af55568b279dec475d43dafd9178103d8">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a45c6ac75ee8590ed8219c560a5e31c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45c6ac75ee8590ed8219c560a5e31c92">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_EN_MSMC_P0_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC RAM ID </h2>

</div>
</div>
<a id="aae529356c548770b09ea9a0db9effce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae529356c548770b09ea9a0db9effce9">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ae7c2c5c1bb75f7819b774740a63e5d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7c2c5c1bb75f7819b774740a63e5d34">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_GSKT_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_GSKT_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_GSKT_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_GSKT_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_GSKT_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_GICSS_P2M_BRIDGE_GSKT_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ac996ef9eb4fd46390cb47d2e25be3993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac996ef9eb4fd46390cb47d2e25be3993">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_DDRSS0_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_DDRSS0_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_DDRSS0_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_DDRSS0_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_DDRSS0_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_DDRSS0_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_DDRSS0_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_DDRSS0_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_DDRSS0_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_DDRSS0_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a92a9901b721c2c351d92cba441265801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92a9901b721c2c351d92cba441265801">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_M2M_SRC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_M2M_SRC_VBUSS_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_M2M_SRC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_M2M_SRC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_M2M_SRC_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_M2M_SRC_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_M2M_SRC_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_M2M_SRC_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_M2M_SRC_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_M2M_SRC_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_M2M_SRC_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_M2M_SRC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a772786383e99a6564740315a03f4ef66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a772786383e99a6564740315a03f4ef66">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_BUSECC RAM ID </h2>

</div>
</div>
<a id="a42a3f0fd2543a0e33fbe9b88c2356817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a3f0fd2543a0e33fbe9b88c2356817">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_REASSEMBLY_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_REASSEMBLY_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_REASSEMBLY_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_REASSEMBLY_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_REASSEMBLY_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_DDRSS0_SRC_P2M_REASSEMBLY_BUSECC RAM ID </h2>

</div>
</div>
<a id="afcf5fe0034060ce01c73f63116244b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcf5fe0034060ce01c73f63116244b31">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_GICSS_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_GICSS_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_GICSS_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_GICSS_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="afb8cb163433c5a86dcc40a12ece00194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb8cb163433c5a86dcc40a12ece00194">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_GICSS_M2M_BRIDGE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_GICSS_M2M_BRIDGE_DST_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_GICSS_M2M_BRIDGE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_GICSS_M2M_BRIDGE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a9491262411281c3b4b54b29c93899096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9491262411281c3b4b54b29c93899096">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_VBUSP_CFG_DSP4_P2P_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_VBUSP_CFG_DSP4_P2P_SRC_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_VBUSP_CFG_DSP4_P2P_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_VBUSP_CFG_DSP4_P2P_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="ad50102ed5d187a9baca2c4f44c072940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad50102ed5d187a9baca2c4f44c072940">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_VBUSP_CFG_ECC_AGGR2_P2P_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_VBUSP_CFG_ECC_AGGR2_P2P_SRC_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_VBUSP_CFG_ECC_AGGR2_P2P_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_VBUSP_CFG_ECC_AGGR2_P2P_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a8fad32b3e684a394622f074af3ea6110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fad32b3e684a394622f074af3ea6110">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR2_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR2_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR2_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR2_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR2_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR2_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR2_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR2_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR2_P2P_BRIDGE_CORE_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_MSMC_J7ES_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR2_P2P_BRIDGE_CORE_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ad92309a5ffef1182d71d2b7e95509739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad92309a5ffef1182d71d2b7e95509739">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a851f9ca9d49ff42d919889c24abd56a6">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_CFG_EDC_RAM_ID, 0u,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_CFG_EDC_RAM_SIZE, 4u,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_CFG_EDC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CLEC_SRAM_RAMECC_RAM_ID, 0u,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CLEC_SRAM_RAMECC_RAM_SIZE, 4u,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CLEC_SRAM_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0 </h2>

</div>
</div>
<a id="af36a8efe8e020061b404462940e1ff63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af36a8efe8e020061b404462940e1ff63">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EDC_CTRL_ECCAGGR0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EDC_CTRL_ECCAGGR0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EDC_CTRL_ECCAGGR0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EDC_CTRL_ECCAGGR0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EDC_CTRL_ECCAGGR0_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EDC_CTRL_ECCAGGR0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EDC_CTRL_ECCAGGR0_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EDC_CTRL_ECCAGGR0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EDC_CTRL_ECCAGGR0_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EDC_CTRL_ECCAGGR0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EDC_CTRL_ECCAGGR0_GROUP_3_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EDC_CTRL_ECCAGGR0_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EDC_CTRL_ECCAGGR0_GROUP_4_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EDC_CTRL_ECCAGGR0_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EDC_CTRL_ECCAGGR0_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EDC_CTRL_ECCAGGR0 RAM ID </h2>

</div>
</div>
<a id="ab8ad928711fe2b8a02953b6b6ed07b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8ad928711fe2b8a02953b6b6ed07b52">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_DMSC_SCR_EDC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_DMSC_SCR_EDC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_DMSC_SCR_EDC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_DMSC_SCR_EDC RAM ID </h2>

</div>
</div>
<a id="a252d6e8202a8aadd52630da433ca6020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a252d6e8202a8aadd52630da433ca6020">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_DMSC_SLV_BRDG_EDC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_DMSC_SLV_BRDG_EDC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_DMSC_SLV_BRDG_EDC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_DMSC_SLV_BRDG_EDC RAM ID </h2>

</div>
</div>
<a id="a3bcc7075d8c07e6802467d44ff438d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bcc7075d8c07e6802467d44ff438d3f">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_EDC_CTRL_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a3ae5120740d91ae28928c55ed2b09078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ae5120740d91ae28928c55ed2b09078">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_CFG_EDC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_CFG_EDC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_CFG_EDC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_CFG_EDC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_CFG_EDC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_CFG_EDC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_CFG_EDC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_CFG_EDC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_CFG_EDC_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_CFG_EDC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_CFG_EDC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_CFG_EDC RAM ID </h2>

</div>
</div>
<a id="aa38461f4ff4bd4bc71685a4a56955a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa38461f4ff4bd4bc71685a4a56955a27">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_EDC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_EDC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_EDC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_BRDG_EDC RAM ID </h2>

</div>
</div>
<a id="a4709154ba13a877a1fae6fbdcfa220d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4709154ba13a877a1fae6fbdcfa220d9">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_EDC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_EDC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_EDC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_EDC RAM ID </h2>

</div>
</div>
<a id="a17b67f06dd1d3357574ff5e871fe7a3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17b67f06dd1d3357574ff5e871fe7a3d">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_BR_EDC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_BR_EDC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_BR_EDC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_BR_EDC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_BR_EDC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_BR_EDC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_BR_EDC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_BR_EDC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_BR_EDC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_BR_EDC RAM ID </h2>

</div>
</div>
<a id="aa7b13ac851159741127d509260e1e1f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7b13ac851159741127d509260e1e1f1">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC_GROUP_3_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC_GROUP_4_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC_GROUP_5_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC_GROUP_6_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_MMR_FW_CH_EDC RAM ID </h2>

</div>
</div>
<a id="abdf2941fe6cd0dcd28d538e4211c87e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdf2941fe6cd0dcd28d538e4211c87e4">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SCR_EDC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SCR_EDC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SCR_EDC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SCR_EDC RAM ID </h2>

</div>
</div>
<a id="ad318aad1331a089a7033f6af8b474ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad318aad1331a089a7033f6af8b474ce0">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SLV_BRDG_ECC_EDC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SLV_BRDG_ECC_EDC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SLV_BRDG_ECC_EDC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SLV_BRDG_ECC_EDC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SLV_BRDG_ECC_EDC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SLV_BRDG_ECC_EDC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SLV_BRDG_ECC_EDC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SLV_BRDG_ECC_EDC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SLV_BRDG_ECC_EDC_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SLV_BRDG_ECC_EDC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SLV_BRDG_ECC_EDC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CBASS_SLV_BRDG_ECC_EDC RAM ID </h2>

</div>
</div>
<a id="af1191833bf684219eb31c21ca5e5e436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1191833bf684219eb31c21ca5e5e436">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CORE_PSIL_CMD_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CORE_PSIL_CMD_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CORE_PSIL_CMD_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_CORE_PSIL_CMD_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="ad9c6eb73622ade1d9e9c11bbb1a4b8de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c6eb73622ade1d9e9c11bbb1a4b8de">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_0_EDC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_0_EDC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_0_EDC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_0_EDC RAM ID </h2>

</div>
</div>
<a id="ae808952b2c36d05dae792ed59e16d2c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae808952b2c36d05dae792ed59e16d2c4">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_1_EDC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_1_EDC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_1_EDC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_1_EDC RAM ID </h2>

</div>
</div>
<a id="abfb840287976a3ec2a9107878d08c4d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfb840287976a3ec2a9107878d08c4d1">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_ENG_EDC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_ENG_EDC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_ENG_EDC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_ENG_EDC RAM ID </h2>

</div>
</div>
<a id="abf2e20074aa60cf79049d6715257a15a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf2e20074aa60cf79049d6715257a15a">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_QUEUE_EDC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_QUEUE_EDC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_QUEUE_EDC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_QUEUE_EDC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_QUEUE_EDC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_QUEUE_EDC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_QUEUE_EDC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_QUEUE_EDC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_QUEUE_EDC_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_QUEUE_EDC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_QUEUE_EDC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_QUEUE_EDC RAM ID </h2>

</div>
</div>
<a id="aa86a72dc4f84955340a779477a8b2797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa86a72dc4f84955340a779477a8b2797">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_RD_BUF_EDC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_RD_BUF_EDC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_RD_BUF_EDC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU_RD_BUF_EDC RAM ID </h2>

</div>
</div>
<a id="ae5898b9f8b51e3dfe9c348ca0da86300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5898b9f8b51e3dfe9c348ca0da86300">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_MMR_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_MMR_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_MMR_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_MMR_BUSECC RAM ID </h2>

</div>
</div>
<a id="a6b38f60278a0adbf663811f3e34485b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b38f60278a0adbf663811f3e34485b6">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_POSTARB_PIPE_CFG_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_POSTARB_PIPE_CFG_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_POSTARB_PIPE_CFG_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_POSTARB_PIPE_CFG_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_POSTARB_PIPE_CFG_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_POSTARB_PIPE_CFG_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_POSTARB_PIPE_CFG_BUSECC_GROUP_1_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_POSTARB_PIPE_CFG_BUSECC RAM ID </h2>

</div>
</div>
<a id="acadbe38d4775b665c679e71f21c9347b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acadbe38d4775b665c679e71f21c9347b">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_SLV_LOCAL_ARB_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_SLV_LOCAL_ARB_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_SLV_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_SLV_LOCAL_ARB_BUSECC RAM ID </h2>

</div>
</div>
<a id="a1c12ff8904aaff5bc1d721ef13872970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c12ff8904aaff5bc1d721ef13872970">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_SLV_LOCAL_ARB_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_SLV_LOCAL_ARB_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_SLV_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_SLV_LOCAL_ARB_BUSECC RAM ID </h2>

</div>
</div>
<a id="aa688f6239cf652f26f27948dd23dd65c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa688f6239cf652f26f27948dd23dd65c">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_GROUP_4_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_GROUP_5_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_GROUP_6_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC_GROUP_7_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU0_MST_LOCAL_ARB_BUSECC RAM ID </h2>

</div>
</div>
<a id="acf82999496c54b2a001db607289fe4d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf82999496c54b2a001db607289fe4d8">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_GROUP_4_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_GROUP_5_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_GROUP_6_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC_GROUP_7_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DRU1_MST_LOCAL_ARB_BUSECC RAM ID </h2>

</div>
</div>
<a id="a869ded947b7395dadb7c005219762fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a869ded947b7395dadb7c005219762fee">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_SLV_PIPE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_SLV_PIPE_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_SLV_PIPE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_SLV_PIPE_BUSECC RAM ID </h2>

</div>
</div>
<a id="acd722e75a30f2a1aaaec1d48921c00e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd722e75a30f2a1aaaec1d48921c00e8">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_4_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_5_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_6_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_7_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_8_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_9_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC_GROUP_10_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF0_MST_PIPE_BUSECC RAM ID </h2>

</div>
</div>
<a id="af418614292158adfde80a882275d4477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af418614292158adfde80a882275d4477">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_SLV_LOCAL_ARB_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_SLV_LOCAL_ARB_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_SLV_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_SLV_LOCAL_ARB_BUSECC RAM ID </h2>

</div>
</div>
<a id="acbfcc86dba8d37ef09795032b0311f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbfcc86dba8d37ef09795032b0311f1d">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_GROUP_4_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_GROUP_5_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_GROUP_6_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_GROUP_7_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC_GROUP_8_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU0_MST_LOCAL_ARB_BUSECC RAM ID </h2>

</div>
</div>
<a id="a77fa70828b5784213f628dad5fc35163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77fa70828b5784213f628dad5fc35163">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_SLV_LOCAL_ARB_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_SLV_LOCAL_ARB_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_SLV_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_SLV_LOCAL_ARB_BUSECC RAM ID </h2>

</div>
</div>
<a id="abafa0442296a96fb8c9f4ec79a4118e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abafa0442296a96fb8c9f4ec79a4118e2">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_GROUP_4_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_GROUP_5_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_GROUP_6_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_GROUP_7_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC_GROUP_8_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU4_MST_LOCAL_ARB_BUSECC RAM ID </h2>

</div>
</div>
<a id="a606e5a76e13ecb079c066bfd3cee4bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a606e5a76e13ecb079c066bfd3cee4bb0">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_SLV_LOCAL_ARB_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_SLV_LOCAL_ARB_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_SLV_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_SLV_LOCAL_ARB_BUSECC RAM ID </h2>

</div>
</div>
<a id="a1c841293e6111f71e8c635a4ca0e2460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c841293e6111f71e8c635a4ca0e2460">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_GROUP_4_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_GROUP_5_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_GROUP_6_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_GROUP_7_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_GROUP_8_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC_GROUP_9_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU8_MST_LOCAL_ARB_BUSECC RAM ID </h2>

</div>
</div>
<a id="a446d3ff342831f7bd592992abb53f62f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a446d3ff342831f7bd592992abb53f62f">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_SLV_LOCAL_ARB_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_SLV_LOCAL_ARB_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_SLV_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_SLV_LOCAL_ARB_BUSECC RAM ID </h2>

</div>
</div>
<a id="a355ddeda9c7e517468cfa2c842cb24d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a355ddeda9c7e517468cfa2c842cb24d7">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_GROUP_4_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_GROUP_5_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_GROUP_6_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_GROUP_7_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_GROUP_8_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC_GROUP_9_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CPU9_MST_LOCAL_ARB_BUSECC RAM ID </h2>

</div>
</div>
<a id="a40975bb69679b78ef3ced29505b38ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40975bb69679b78ef3ced29505b38ebd">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EN_MSMC_P0_BUSECC_DATA_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EN_MSMC_P0_BUSECC_DATA_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EN_MSMC_P0_BUSECC_DATA_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EN_MSMC_P0_BUSECC_DATA_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EN_MSMC_P0_BUSECC_DATA_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EN_MSMC_P0_BUSECC_DATA_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EN_MSMC_P0_BUSECC_DATA_GROUP_1_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EN_MSMC_P0_BUSECC_DATA RAM ID </h2>

</div>
</div>
<a id="ac4d75ce043df2c8302fa3ce0f1fcb956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4d75ce043df2c8302fa3ce0f1fcb956">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EN_MSMC_P0_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EN_MSMC_P0_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EN_MSMC_P0_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EN_MSMC_P0_BUSECC RAM ID </h2>

</div>
</div>
<a id="a7cea09de9b2a011b9081efdd97e285da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cea09de9b2a011b9081efdd97e285da">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_BUSECC RAM ID </h2>

</div>
</div>
<a id="a0fcfdaec0e9c914687fe51164d39ed17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fcfdaec0e9c914687fe51164d39ed17">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_CACHE_TAG_PIPE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_CACHE_TAG_PIPE_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_CACHE_TAG_PIPE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_CACHE_TAG_PIPE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a79a5e3d36686a3278e13f3b3ffd27fb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79a5e3d36686a3278e13f3b3ffd27fb7">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_QUEUE_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_QUEUE_BUSECC_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_QUEUE_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_QUEUE_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="ac89763a2830025a135248c8d08715b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac89763a2830025a135248c8d08715b54">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_QUEUE_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_QUEUE_BUSECC_1_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_QUEUE_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_QUEUE_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="a1522648dbc7ee6bdad513ff0e607c581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1522648dbc7ee6bdad513ff0e607c581">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_RMW_TAG_UPDATE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_RMW_TAG_UPDATE_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_RMW_TAG_UPDATE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_RMW_TAG_UPDATE_BUSECC RAM ID </h2>

</div>
</div>
<a id="aeaad57e245927e178836461eaebd97a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaad57e245927e178836461eaebd97a9">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_SRAM_SF_PIPE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_SRAM_SF_PIPE_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_SRAM_SF_PIPE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW0_SRAM_SF_PIPE_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac874d256b8e0d99aa768c215f8d3deda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac874d256b8e0d99aa768c215f8d3deda">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM0_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM0_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM0_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM0_BUSECC RAM ID </h2>

</div>
</div>
<a id="a8a8c646706a06b8de382593b952588b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a8c646706a06b8de382593b952588b2">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK0_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK0_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK0_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK0_BUSECC RAM ID </h2>

</div>
</div>
<a id="a5ec94c1aa7afd1a3ec8a69062a38aa65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ec94c1aa7afd1a3ec8a69062a38aa65">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac23e6996e2c69606402a6ef8e86ec489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac23e6996e2c69606402a6ef8e86ec489">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_CACHE_TAG_PIPE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_CACHE_TAG_PIPE_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_CACHE_TAG_PIPE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_CACHE_TAG_PIPE_BUSECC RAM ID </h2>

</div>
</div>
<a id="ad5766644fbc9ab607d166a071aeab9b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5766644fbc9ab607d166a071aeab9b0">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_QUEUE_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_QUEUE_BUSECC_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_QUEUE_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_QUEUE_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a6ae78077f52cb0b1fad78f11b3382ad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ae78077f52cb0b1fad78f11b3382ad7">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_QUEUE_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_QUEUE_BUSECC_1_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_QUEUE_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_QUEUE_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="a9a73cc005d35bd3ec6ce2848467c5f40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a73cc005d35bd3ec6ce2848467c5f40">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_RMW_TAG_UPDATE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_RMW_TAG_UPDATE_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_RMW_TAG_UPDATE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_RMW_TAG_UPDATE_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab88f9655b5c944496185fe785f702ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab88f9655b5c944496185fe785f702ef6">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_SRAM_SF_PIPE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_SRAM_SF_PIPE_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_SRAM_SF_PIPE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW1_SRAM_SF_PIPE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a4fb8f8a0e9c7246697047e5a18324e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fb8f8a0e9c7246697047e5a18324e2e">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM1_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM1_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM1_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM1_BUSECC RAM ID </h2>

</div>
</div>
<a id="adb8cbdd7c724f4215e3f1c16cbf5c8ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb8cbdd7c724f4215e3f1c16cbf5c8ad">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK1_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK1_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK1_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK1_BUSECC RAM ID </h2>

</div>
</div>
<a id="af741d095892209ad67021e46dfb8d43c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af741d095892209ad67021e46dfb8d43c">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_BUSECC RAM ID </h2>

</div>
</div>
<a id="a10281b8f63935f6920dd31399b86b86b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10281b8f63935f6920dd31399b86b86b">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_CACHE_TAG_PIPE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_CACHE_TAG_PIPE_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_CACHE_TAG_PIPE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_CACHE_TAG_PIPE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a779f8b2d924af49c8c9b845364ef8dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a779f8b2d924af49c8c9b845364ef8dc4">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_QUEUE_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_QUEUE_BUSECC_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_QUEUE_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_QUEUE_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="abae5893a66a1e1cdd2b6aceafdfc2435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abae5893a66a1e1cdd2b6aceafdfc2435">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_QUEUE_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_QUEUE_BUSECC_1_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_QUEUE_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_QUEUE_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="a337fadd3bb56694a2515cfec70f0b8f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a337fadd3bb56694a2515cfec70f0b8f0">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_RMW_TAG_UPDATE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_RMW_TAG_UPDATE_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_RMW_TAG_UPDATE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_RMW_TAG_UPDATE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a659e183dfd560906243610fcaebcbf74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a659e183dfd560906243610fcaebcbf74">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_SRAM_SF_PIPE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_SRAM_SF_PIPE_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_SRAM_SF_PIPE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW2_SRAM_SF_PIPE_BUSECC RAM ID </h2>

</div>
</div>
<a id="aa214aedb0437135b29f312cbe7629358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa214aedb0437135b29f312cbe7629358">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM2_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM2_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM2_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM2_BUSECC RAM ID </h2>

</div>
</div>
<a id="a61c456f042168e96a83fcf6b00eec886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61c456f042168e96a83fcf6b00eec886">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK2_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK2_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK2_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK2_BUSECC RAM ID </h2>

</div>
</div>
<a id="a7fde2191848a4bb4a8ec1243f4364c3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fde2191848a4bb4a8ec1243f4364c3d">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_BUSECC RAM ID </h2>

</div>
</div>
<a id="a0e732f48ab69aee7c9cd962e5b14c136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e732f48ab69aee7c9cd962e5b14c136">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_CACHE_TAG_PIPE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_CACHE_TAG_PIPE_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_CACHE_TAG_PIPE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_CACHE_TAG_PIPE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a63a04427eb306934ce3add0295edd1f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63a04427eb306934ce3add0295edd1f1">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_QUEUE_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_QUEUE_BUSECC_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_QUEUE_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_QUEUE_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a296305ba4f6fb9ce5fec633a93f11998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a296305ba4f6fb9ce5fec633a93f11998">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_QUEUE_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_QUEUE_BUSECC_1_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_QUEUE_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_QUEUE_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="acf1ab9e5176a91fc78215445458a0894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf1ab9e5176a91fc78215445458a0894">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_RMW_TAG_UPDATE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_RMW_TAG_UPDATE_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_RMW_TAG_UPDATE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_RMW_TAG_UPDATE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a682f50692e38980eadf7ab0e0bd324b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a682f50692e38980eadf7ab0e0bd324b1">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_SRAM_SF_PIPE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_SRAM_SF_PIPE_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_SRAM_SF_PIPE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RMW3_SRAM_SF_PIPE_BUSECC RAM ID </h2>

</div>
</div>
<a id="aa0779d640d2110990c29eb90b3680b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0779d640d2110990c29eb90b3680b1f">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM3_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM3_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM3_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SRAM3_BUSECC RAM ID </h2>

</div>
</div>
<a id="a0a37252a8bb37857b4bcb6eeaa1355fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a37252a8bb37857b4bcb6eeaa1355fa">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK3_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK3_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK3_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_DATARAM_BANK3_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab8082d1b898d41139d2913a1539f2c38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8082d1b898d41139d2913a1539f2c38">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_MSMC_J7ES_ECC_AGGR0_P2P_BRIDGE_CORE_DST_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="aec505b6ba4ffb73768445b85c97e275b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec505b6ba4ffb73768445b85c97e275b">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_VBUSP_CFG_DSP4_P2P_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_VBUSP_CFG_DSP4_P2P_DST_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_VBUSP_CFG_DSP4_P2P_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_VBUSP_CFG_DSP4_P2P_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_VBUSP_CFG_DSP4_P2P_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_VBUSP_CFG_DSP4_P2P_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_VBUSP_CFG_DSP4_P2P_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_VBUSP_CFG_DSP4_P2P_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_VBUSP_CFG_DSP4_P2P_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_VBUSP_CFG_DSP4_P2P_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_VBUSP_CFG_DSP4_P2P_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_VBUSP_CFG_DSP4_P2P_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a2e4408450cef87a93d933c4e42803ba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e4408450cef87a93d933c4e42803ba8">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF_0_VSAFE_SI_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF_0_VSAFE_SI_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF_0_VSAFE_SI_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_EMIF_0_VSAFE_SI RAM ID </h2>

</div>
</div>
<a id="a12631d6bd8082cd626dbe5a9f65c6578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12631d6bd8082cd626dbe5a9f65c6578">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CLEC_J7ES_CLEC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CLEC_J7ES_CLEC_EDC_CTRL_BUSECC_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CLEC_J7ES_CLEC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CLEC_J7ES_CLEC_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CLEC_J7ES_CLEC_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_CLEC_J7ES_CLEC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a5e74d6215a14105435440011687e3699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e74d6215a14105435440011687e3699">&#9670;&nbsp;</a></span>SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a63e808311fc8055f547ec38d373f501c">SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x27C8000u,</div><div class="line">      SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="a92afd6779b1dcd5034b2b470170b9527"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92afd6779b1dcd5034b2b470170b9527">&#9670;&nbsp;</a></span>SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a53adf4b5f5b5bd6f412591a644b7bc34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53adf4b5f5b5bd6f412591a644b7bc34">&#9670;&nbsp;</a></span>SDL_VPAC0_LDC_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_VPAC0_LDC_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a14ad4622fc1bcce4cc4034cbc88cf0f8">SDL_VPAC0_LDC_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_VPAC0_LDC_ECC_AGGR </h2>

</div>
</div>
<a id="aaf4957a5e6bb9434190b6a3dcdadf011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf4957a5e6bb9434190b6a3dcdadf011">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE1_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_R5FSS0_CORE1_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a304eb5c836dd14e7c4e226409de223d2">SDL_R5FSS0_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_R5FSS0_CORE1_ECC_AGGR </h2>

</div>
</div>
<a id="aadb46ba7bc916b02c29f9322a764c269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadb46ba7bc916b02c29f9322a764c269">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS0_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL_groupEntries[SDL_R5FSS0_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS0_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a11e359a0f48ea8c33ffc7f12222f1f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11e359a0f48ea8c33ffc7f12222f1f19">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries[SDL_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a53a6b5148fde58027d4e715b97a0c06c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53a6b5148fde58027d4e715b97a0c06c">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries[SDL_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a5210bfc6960259c6fa234f2130a5a9d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5210bfc6960259c6fa234f2130a5a9d1">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries[SDL_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="ac0834f417aba3e7684ebf09292be634f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0834f417aba3e7684ebf09292be634f">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries[SDL_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="ad2465df0e581ddd3d7f50834dfd79453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2465df0e581ddd3d7f50834dfd79453">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_groupEntries[SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_6_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_7_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_8_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_9_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_10_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_11_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_11_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_12_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_12_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a8f9ae6636d22fd1c2b69eaa02aedbc26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f9ae6636d22fd1c2b69eaa02aedbc26">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_groupEntries[SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a082567658a6e011232313b470ff53cd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a082567658a6e011232313b470ff53cd4">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC RAM ID </h2>

</div>
</div>
<a id="aa49c2422f6ca480d067371e9166f70d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa49c2422f6ca480d067371e9166f70d6">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="ad0c37eb91c925b01e131cef5bb311d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0c37eb91c925b01e131cef5bb311d34">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_MODSS_DMSC_SLV_P2P_BRIDGE_MODSS_DMSC_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac1fcc0ae0ea233f24f74af66777c6eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1fcc0ae0ea233f24f74af66777c6eb7">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a3e03601820f79577a9ec66c6e65178b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e03601820f79577a9ec66c6e65178b2">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_UDMASS_CBASS_DMSC_SLV_P2P_BRIDGE_UDMASS_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="aa5ae2bd3ff0471d8bfdde2c7cf5c3dac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5ae2bd3ff0471d8bfdde2c7cf5c3dac">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a004b434cd39f70a382c4a9e337b1ef11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a004b434cd39f70a382c4a9e337b1ef11">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_VIRTSS_DMSC_SLV_P2P_BRIDGE_VIRTSS_DMSC_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="af026ff22ae56da00e36192b3556d4f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af026ff22ae56da00e36192b3556d4f95">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_M2M_SRC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_M2M_SRC_VBUSS_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_M2M_SRC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_M2M_SRC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_M2M_SRC_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_M2M_SRC_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_M2M_SRC_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_M2M_SRC_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_M2M_SRC_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_M2M_SRC_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_M2M_SRC_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_M2M_SRC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a91c4b66e2f67fdaf73b81395a57c50d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c4b66e2f67fdaf73b81395a57c50d4">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_DST_BUSECC_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="aa30532cfb52f429dfcf850a66daecbd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa30532cfb52f429dfcf850a66daecbd3">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_REASSEMBLY_BUSECC RAM ID </h2>

</div>
</div>
<a id="a88f27486f75e930dfc6e4e0d9d464f85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88f27486f75e930dfc6e4e0d9d464f85">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_SRC_BUSECC_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_CFG_VBUSP_32B_SRC_MSMC_VBUSP_CFG_SRC_P2M_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a855268230b49387f4c90f909143b2b97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a855268230b49387f4c90f909143b2b97">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_M2M_SRC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_M2M_SRC_VBUSS_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_M2M_SRC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_M2M_SRC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_M2M_SRC_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_M2M_SRC_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_M2M_SRC_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_M2M_SRC_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_M2M_SRC_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_M2M_SRC_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_M2M_SRC_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_M2M_SRC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a556070bf4a54636e06d816081fb5a09d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a556070bf4a54636e06d816081fb5a09d">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_DST_BUSECC_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab211f523f068bc05f829639480ba6ae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab211f523f068bc05f829639480ba6ae4">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_REASSEMBLY_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_REASSEMBLY_BUSECC_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_REASSEMBLY_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_REASSEMBLY_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_REASSEMBLY_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_REASSEMBLY_BUSECC RAM ID </h2>

</div>
</div>
<a id="aa14c7d96754cad619b128fb08db44751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa14c7d96754cad619b128fb08db44751">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_SRC_BUSECC_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_CC_SOC_DMSC_VBUSP_32B_SRC_MSMC_VBUSP_DMSC_SRC_P2M_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a92d50de79ba1f05423a1fcb428704298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92d50de79ba1f05423a1fcb428704298">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_DST_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_DST_VBUSS_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_DST_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_DST_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_DST_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_DST_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_DST_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_DST_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_DST_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_DST_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_DST_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_DST_VBUSS RAM ID </h2>

</div>
</div>
<a id="a859bd06e237d134c6fd6410be86a5fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a859bd06e237d134c6fd6410be86a5fe6">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_M2M_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_M2M_VBUSS_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_M2M_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_RD_M2M_VBUSS RAM ID </h2>

</div>
</div>
<a id="a59d70595737b96385e35a14b1b7b3a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59d70595737b96385e35a14b1b7b3a76">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_DST_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_DST_VBUSS_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_DST_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_DST_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_DST_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_DST_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_DST_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_DST_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_DST_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_DST_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_DST_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_DST_VBUSS RAM ID </h2>

</div>
</div>
<a id="ae1a2214f24a16fc24e6d02447f492968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1a2214f24a16fc24e6d02447f492968">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_M2M_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_M2M_VBUSS_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_M2M_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_DATA_VBUSM_64B_DST_MSMC_GIC_MEM_WR_M2M_VBUSS RAM ID </h2>

</div>
</div>
<a id="a67bd096eed2c1b4b00f74ca0e97dcc54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67bd096eed2c1b4b00f74ca0e97dcc54">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_DST_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_DST_VBUSS_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_DST_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_DST_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_DST_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_DST_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_DST_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_DST_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_DST_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_DST_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_DST_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_DST_VBUSS RAM ID </h2>

</div>
</div>
<a id="ac1e4fd6ed7cdd00109d986c6a3b81400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1e4fd6ed7cdd00109d986c6a3b81400">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_M2M_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_M2M_VBUSS_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_M2M_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_MST0_DST_NB_MST0_M2M_VBUSS RAM ID </h2>

</div>
</div>
<a id="a082d2b64d91c0064291f88d509a6df0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a082d2b64d91c0064291f88d509a6df0e">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV0_SRC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV0_SRC_VBUSS_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV0_SRC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV0_SRC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV0_SRC_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV0_SRC_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV0_SRC_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV0_SRC_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV0_SRC_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV0_SRC_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV0_SRC_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV0_SRC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a117d2b3434de41b7420bc79c2f678a97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a117d2b3434de41b7420bc79c2f678a97">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV1_SRC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV1_SRC_VBUSS_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV1_SRC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV1_SRC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV1_SRC_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV1_SRC_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV1_SRC_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV1_SRC_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV1_SRC_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV1_SRC_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV1_SRC_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV1_SRC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a6985be6d50b0b2b264cbbaa2924eac6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6985be6d50b0b2b264cbbaa2924eac6e">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV2_SRC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV2_SRC_VBUSS_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV2_SRC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV2_SRC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV2_SRC_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV2_SRC_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV2_SRC_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV2_SRC_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV2_SRC_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV2_SRC_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV2_SRC_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV2_SRC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a6f4e5698b5200ae3d2cd6ea487919ced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f4e5698b5200ae3d2cd6ea487919ced">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV3_SRC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV3_SRC_VBUSS_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV3_SRC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV3_SRC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV3_SRC_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV3_SRC_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV3_SRC_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV3_SRC_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV3_SRC_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV3_SRC_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV3_SRC_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_SLV_SRC_NB_SLV3_SRC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a9190c46b8d96b82e43ff42b4a5e92ef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9190c46b8d96b82e43ff42b4a5e92ef8">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_M2M_SRC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_M2M_SRC_VBUSS_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_M2M_SRC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_M2M_SRC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_M2M_SRC_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_M2M_SRC_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_M2M_SRC_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_M2M_SRC_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_M2M_SRC_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_M2M_SRC_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_M2M_SRC_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_M2M_SRC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a58b0b06e4acec7949923c3360e27372d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58b0b06e4acec7949923c3360e27372d">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_REASSEMBLY_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_REASSEMBLY_BUSECC_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_REASSEMBLY_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_REASSEMBLY_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_REASSEMBLY_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_REASSEMBLY_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab7791b512e87f38ab335d057c7296655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7791b512e87f38ab335d057c7296655">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_DST_BUSECC_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a01f1eb55856f8685ddec81fc51f46d1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f1eb55856f8685ddec81fc51f46d1a">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_SRC_BUSECC_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_VDC_J7_NAV_NB_ECC_AGGR_SRC_NB_ECC_AGGR_CFG_SRC_P2M_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a5c1ba2affb8b30fff3041f08d8e3a271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c1ba2affb8b30fff3041f08d8e3a271">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_J7_FW_TO_FW_P2P_BRIDGE_J7_FW_TO_FW_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="ae09ecca0239113b8b9c0b7847370289b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae09ecca0239113b8b9c0b7847370289b">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_FW_TO_J7_FW_P2P_BRIDGE_FW_TO_J7_FW_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_FW_TO_J7_FW_P2P_BRIDGE_FW_TO_J7_FW_BRIDGE_BUSECC_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_FW_TO_J7_FW_P2P_BRIDGE_FW_TO_J7_FW_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_FW_TO_J7_FW_P2P_BRIDGE_FW_TO_J7_FW_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_FW_TO_J7_FW_P2P_BRIDGE_FW_TO_J7_FW_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_FW_UDMASS_VDD_CC_CBASS_FW_TO_J7_FW_P2P_BRIDGE_FW_TO_J7_FW_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a59b72d560b4cac18a6d6ce51ed3278df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59b72d560b4cac18a6d6ce51ed3278df">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_NAVSS512L_VIRTSS_PHYS_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_NAVSS512L_VIRTSS_PHYS_ECC_AGGR_EDC_CTRL_groupEntries[SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_NAVSS512L_VIRTSS_PHYS_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_NAVSS512L_VIRTSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_NAVSS512L_VIRTSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_NAVSS512L_VIRTSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_NAVSS512L_VIRTSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_NAVSS512L_VIRTSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_NAVSS512L_VIRTSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_NAVSS512L_VIRTSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_NAVSS512L_VIRTSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_NAVSS512L_VIRTSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_NAVSS512L_VIRTSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_NAVSS512L_VIRTSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_NAVSS512L_VIRTSS_PHYS_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_NAVSS_VIRTSS_ECC_AGGR0_J7_NAVSS512L_VIRTSS_PHYS_ECC_AGGR_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a4ba357a09e84ddeff8d9e41f0a3ff17c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ba357a09e84ddeff8d9e41f0a3ff17c">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE1_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCU_R5FSS0_CORE1_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a73151e5c1fb716a20be7ea535671b120">SDL_MCU_R5FSS0_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCU_R5FSS0_CORE1_ECC_AGGR </h2>

</div>
</div>
<a id="a80946e949e06e973b10b7f10fe9fc6b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80946e949e06e973b10b7f10fe9fc6b9">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL_groupEntries[SDL_MCU_R5FSS0_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_R5FSS0_CORE1_ECC_AGGR_KSBUS_VBUSM2AXI1_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a335296088dd7e93905c49388d69d1018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a335296088dd7e93905c49388d69d1018">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries[SDL_MCU_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="abb17a29b991ef387a7e57ef6eec831a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb17a29b991ef387a7e57ef6eec831a4">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries[SDL_MCU_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_R5FSS0_CORE1_ECC_AGGR_MEM_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a37cfa19bc75d2694130cd7f549b50604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37cfa19bc75d2694130cd7f549b50604">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_groupEntries[SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_W_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a5b5cb6196c994e19e3d69c11f2c4883e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b5cb6196c994e19e3d69c11f2c4883e">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_groupEntries[SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PERIPH_M_MST1_KSBUS_AXI2VBUSM_R_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a8985dc28b4ec92ce4498e256782b1d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8985dc28b4ec92ce4498e256782b1d7c">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_groupEntries[SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_6_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_7_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_8_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_9_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_10_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_11_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_11_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_12_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL_GROUP_12_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_R5FSS0_CORE1_ECC_AGGR_PULSAR_AHB2VBUSP_CPU1_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a9db45bbbbeeb2e27e07025fd8ccfb9c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9db45bbbbeeb2e27e07025fd8ccfb9c1">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_groupEntries[SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_R5FSS0_CORE1_ECC_AGGR_CPU1_ECC_AGGR_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a1dc6f5038d6b82c36d0ba1967b785f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dc6f5038d6b82c36d0ba1967b785f2a">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCU_CBASS_ECC_AGGR0_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ab147b56e6718fce614a0797840539b5b">SDL_MCU_CBASS_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_WR_RAMECC_RAM_ID, 0u,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_WR_RAMECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_WR_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_RD_RAMECC_RAM_ID, 0u,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_RD_RAMECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_RD_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_WR_RAMECC_RAM_ID, 0u,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_WR_RAMECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_WR_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_RD_RAMECC_RAM_ID, 0u,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_RD_RAMECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_RD_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_IVDC_DATA_SAFEG_VBUSM_64B_REF_WR_RAMECC_RAM_ID, 0u,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IVDC_DATA_SAFEG_VBUSM_64B_REF_WR_RAMECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IVDC_DATA_SAFEG_VBUSM_64B_REF_WR_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_IVDC_DATA_SAFEG_VBUSM_64B_REF_RD_RAMECC_RAM_ID, 0u,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IVDC_DATA_SAFEG_VBUSM_64B_REF_RD_RAMECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IVDC_DATA_SAFEG_VBUSM_64B_REF_RD_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCU_CBASS_ECC_AGGR0 </h2>

</div>
</div>
<a id="ae4750ad34efee882d12717e84b85c425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4750ad34efee882d12717e84b85c425">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_EDC_CTRL_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SOC_FW_SAFEG_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="aff754284c2a5413292015a59654483ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff754284c2a5413292015a59654483ed">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_DST_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="afec3c70bc8ffac2054441e384267f22f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afec3c70bc8ffac2054441e384267f22f">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_SRC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_SRC_VBUSS_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_SRC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_M2M_SRC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a1b46d4b6592d626cfdd68b2ae41f533e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b46d4b6592d626cfdd68b2ae41f533e">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC RAM ID </h2>

</div>
</div>
<a id="a8bd9b6f3eb31333627a2a9122ff46c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bd9b6f3eb31333627a2a9122ff46c2c">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_SRC_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_FW_VBUSP_32B_SRC_P2M_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a0881c994268ab3f2e2c31b33460d2740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0881c994268ab3f2e2c31b33460d2740">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_DST_VBUSS RAM ID </h2>

</div>
</div>
<a id="afe53958ee459b8233172416f866b242e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe53958ee459b8233172416f866b242e">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_M2M_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_M2M_VBUSS_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_M2M_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_ICOR_MCU_DATA_VBUSM_64B_M2M_VBUSS RAM ID </h2>

</div>
</div>
<a id="aa88e8932ec23960d0974b50c02dcd6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa88e8932ec23960d0974b50c02dcd6b6">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_DATA_VBUSM_64B_SRC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a8c339805f04eeb39c896e5bd0c05ce65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c339805f04eeb39c896e5bd0c05ce65">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_EDC_CTRL_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_INFRA_SAFEG_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="ac4a38a66b85d71ce52a924f190d367a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4a38a66b85d71ce52a924f190d367a6">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_DST_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a2a248be4ec8df87b8ba9043c214221de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a248be4ec8df87b8ba9043c214221de">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_SRC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_SRC_VBUSS_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_SRC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_M2M_SRC_VBUSS RAM ID </h2>

</div>
</div>
<a id="a5f291257a420619bb0f463396d940dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f291257a420619bb0f463396d940dea">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_REASSEMBLY_BUSECC RAM ID </h2>

</div>
</div>
<a id="a498f547930d2c1eebd3ce23e01f0de01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a498f547930d2c1eebd3ce23e01f0de01">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_SRC_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_IMCU_COR_INFRA_VBUSP_32B_SRC_P2M_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="abdfeef5fc42bc29b9f39cf3af2e77782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdfeef5fc42bc29b9f39cf3af2e77782">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_SRC_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a20b5c272365f936c316cb89798bf3d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20b5c272365f936c316cb89798bf3d3b">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_P2P_BRIDGE_BR_SCRP_32B_PCLK3_TO_SCRP_32_PCLK6_L0_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a4f7e1f83f001a7b99633e9727d991553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f7e1f83f001a7b99633e9727d991553">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_BRIDGE_SRC_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a3e2d50c86bf6eb2a79a065684d6a4b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e2d50c86bf6eb2a79a065684d6a4b18">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_BRIDGE_DST_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_M2P_BRIDGE_BR_SCRM_64B_PCLK3_R5_TO_SCRP_32B_PCLK3_L0_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a04b21006656d7f9547b295d6e58ec006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04b21006656d7f9547b295d6e58ec006">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_J7_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_J7_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_J7_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_J7_MCU_CBASS_IEXPORT_VBUSM_32B_MST_MCU_0_MST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ad935bfcc401f3d4118a5ab08d2dbd22f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad935bfcc401f3d4118a5ab08d2dbd22f">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_SRC_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a7c560e3ea7c704c47997624969f57af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c560e3ea7c704c47997624969f57af0">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_P2P_BRIDGE_BR_SCRP_32_PCLK6_TO_SCRP_32_PCLK12_L0_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a014af9645cf503efb2790978e6da2533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a014af9645cf503efb2790978e6da2533">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IMSRAM128KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM128KX64E_MCU_0_CFG_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IMSRAM128KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM128KX64E_MCU_0_CFG_BRIDGE_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IMSRAM128KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM128KX64E_MCU_0_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IMSRAM128KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM128KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IMSRAM128KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM128KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IMSRAM128KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM128KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IMSRAM128KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM128KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IMSRAM128KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM128KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IMSRAM128KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM128KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IMSRAM128KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM128KX64E_MCU_0_CFG_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="af16a8815dfaf0e7aec74ac95afcef0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af16a8815dfaf0e7aec74ac95afcef0e8">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_IJ7_MCUCLK8_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a4ff444a4157be7234dd8fda1c89ee9da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ff444a4157be7234dd8fda1c89ee9da">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_P2P_BRIDGE_IPULSAR_SL_MCU_0_CPU1_CFG_SLV_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a5ec374e32233b82dc04861ade4e9697a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ec374e32233b82dc04861ade4e9697a">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a37a3e53751ff2c265a45348fed566cd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37a3e53751ff2c265a45348fed566cd2">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a383cabae8347f11c652ec376aec0dba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a383cabae8347f11c652ec376aec0dba6">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IJ7_MCU_FW_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a7ba3b82debd616f493ce03faef6fad2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ba3b82debd616f493ce03faef6fad2f">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_P2P_BRIDGE_IVDC_INFRA_SAFEG_VBUSP_32B_REF_MCU2MAIN_INFRA_SAFEG_CFG_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a8c6343313ff7b02ef727a7d181cacdc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c6343313ff7b02ef727a7d181cacdc6">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_P2P_BRIDGE_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_P2P_BRIDGE_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_BRIDGE_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_P2P_BRIDGE_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_P2P_BRIDGE_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_P2P_BRIDGE_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_P2P_BRIDGE_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_P2P_BRIDGE_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_P2P_BRIDGE_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_P2P_BRIDGE_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_P2P_BRIDGE_IVDC_SOC_FW_SAFEG_VBUSP_32B_REF_FWMCU2MAIN_SAFEG_CFG_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a7a6d511641ba4239a3555da7747cf80b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a6d511641ba4239a3555da7747cf80b">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="afdf2bb24880f69bb6e9dcef4569c8ce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdf2bb24880f69bb6e9dcef4569c8ce6">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_M2P_BRIDGE_IEXPORT_VBUSP_32B_SLV_MCU_0_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="ad0e519b7bd52676869d4dcf4cf2ce568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0e519b7bd52676869d4dcf4cf2ce568">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_J7_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_J7_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_J7_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_J7_MCU_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_0_SLV_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a6030aa66ab5f938c3f1e39a77f38ffec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6030aa66ab5f938c3f1e39a77f38ffec">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_0_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a5eae9543c7b22c0e696719567ca0c735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eae9543c7b22c0e696719567ca0c735">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_1_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="ad27a10315b37e4738da1da1ba3cb58a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad27a10315b37e4738da1da1ba3cb58a9">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_2_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_2 RAM ID </h2>

</div>
</div>
<a id="a8659edb413858de5543540b7b819ddd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8659edb413858de5543540b7b819ddd5">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_3_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_3_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_3 RAM ID </h2>

</div>
</div>
<a id="abb8229f212634b554b786e75d53b908f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb8229f212634b554b786e75d53b908f">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_4_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_4_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_4_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_4 RAM ID </h2>

</div>
</div>
<a id="ade8b70c3ab9181d5da76b0c4e91a2ddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade8b70c3ab9181d5da76b0c4e91a2ddd">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_5_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_5_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_5_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_J7_MCU_CBASS_SCRP_32_PCLK6_SCR_EDC_CTRL_BUSECC_5 RAM ID </h2>

</div>
</div>
<a id="ab5af1f9bb67403023fad2cd5bae00d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5af1f9bb67403023fad2cd5bae00d0d">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_0_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a74953eb0d72ce36489d2069c05b67f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74953eb0d72ce36489d2069c05b67f39">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_1_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="ad71bba66e0c1da57493eaa96f398a647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad71bba66e0c1da57493eaa96f398a647">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_2_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_J7_MCU_CBASS_SCRP_32B_PCLK3_SCR_EDC_CTRL_BUSECC_2 RAM ID </h2>

</div>
</div>
<a id="aa4f356ef10965d5b546a04475fcff968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4f356ef10965d5b546a04475fcff968">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_0_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a1eea8d1b503ba61ae008fee12b308c59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eea8d1b503ba61ae008fee12b308c59">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_1_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="ab165d7285681eedcbbc32ceb6aeeba04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab165d7285681eedcbbc32ceb6aeeba04">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_2_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_2 RAM ID </h2>

</div>
</div>
<a id="ae94063284a5cf26852d096feb9afc178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94063284a5cf26852d096feb9afc178">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_3_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_3_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_3 RAM ID </h2>

</div>
</div>
<a id="ac374066d68b195ff210fb2a78cca2124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac374066d68b195ff210fb2a78cca2124">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_4_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_4_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_4_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_J7_MCU_CBASS_SCRM_64B_PCLK3_R5_SCR_EDC_CTRL_BUSECC_4 RAM ID </h2>

</div>
</div>
<a id="a0bf1e14fcf942cc8c689c70919b83610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bf1e14fcf942cc8c689c70919b83610">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK12_SCR_J7_MCU_CBASS_SCRP_32_PCLK12_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK12_SCR_J7_MCU_CBASS_SCRP_32_PCLK12_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK12_SCR_J7_MCU_CBASS_SCRP_32_PCLK12_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_SCRP_32_PCLK12_SCR_J7_MCU_CBASS_SCRP_32_PCLK12_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a8df39b969325f7b6e2f7d482aabccb56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8df39b969325f7b6e2f7d482aabccb56">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_0_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a6e516e977cec24fc3b24263d6940c7c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e516e977cec24fc3b24263d6940c7c0">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_1_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="aabf256dfd64b12b81d8afe0b8955a765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabf256dfd64b12b81d8afe0b8955a765">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_2_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_2 RAM ID </h2>

</div>
</div>
<a id="a55e2520c078ae30fe13373ea850a1aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55e2520c078ae30fe13373ea850a1aca">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_3_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_3_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_3 RAM ID </h2>

</div>
</div>
<a id="a1f265edefdcda320f9ffcc3443ffdae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f265edefdcda320f9ffcc3443ffdae7">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_4_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_4_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_4_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_4 RAM ID </h2>

</div>
</div>
<a id="af429f6096cedf593157a32698caba29d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af429f6096cedf593157a32698caba29d">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_5_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_5_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_5_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_5 RAM ID </h2>

</div>
</div>
<a id="afeb549b87d906431ea38eb798b307903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeb549b87d906431ea38eb798b307903">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_6_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_6_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_6_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_6 RAM ID </h2>

</div>
</div>
<a id="acf41d51511e7f45acd6cb50fda0817fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf41d51511e7f45acd6cb50fda0817fe">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_7_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_7_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_7_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_7 RAM ID </h2>

</div>
</div>
<a id="a5a86e9ab5e2292356c967257e96e4509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a86e9ab5e2292356c967257e96e4509">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_8_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_8_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_8_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_8 RAM ID </h2>

</div>
</div>
<a id="a2d1f23ea3681764e634f3fc22f732b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d1f23ea3681764e634f3fc22f732b45">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_9_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_9_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_9_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_9 RAM ID </h2>

</div>
</div>
<a id="afb9de7ecee3c17e2af15d853a8ec370c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb9de7ecee3c17e2af15d853a8ec370c">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_10_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_10_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_10_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_10 RAM ID </h2>

</div>
</div>
<a id="a38383bbd10d8aa99a07fb86a1edf3bf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38383bbd10d8aa99a07fb86a1edf3bf0">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_11_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_11_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_11_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_11 RAM ID </h2>

</div>
</div>
<a id="ae6c92e2e6f9be0107b88bc62e2680b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6c92e2e6f9be0107b88bc62e2680b8b">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_12_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_12_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_12_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_12 RAM ID </h2>

</div>
</div>
<a id="ae679192f9d80819037301df828b08fec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae679192f9d80819037301df828b08fec">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_13_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_13_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_13_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_13 RAM ID </h2>

</div>
</div>
<a id="a38c5e844133f3483b24f38a0c8521c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c5e844133f3483b24f38a0c8521c97">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_14_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_14_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_14_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_14 RAM ID </h2>

</div>
</div>
<a id="ae5a94b3ea71919464d1859309350b26d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5a94b3ea71919464d1859309350b26d">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_15_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_15_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_15_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_15 RAM ID </h2>

</div>
</div>
<a id="ac302a5fbb95914f9abe32147bff81cee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac302a5fbb95914f9abe32147bff81cee">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_16_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_16_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_16_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_16 RAM ID </h2>

</div>
</div>
<a id="aaa779495a26b72ec0677cb038cee9c02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa779495a26b72ec0677cb038cee9c02">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_17_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_17_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_17_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_17 RAM ID </h2>

</div>
</div>
<a id="a69d6f6e72a367d6e38e10aefe750ad9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69d6f6e72a367d6e38e10aefe750ad9a">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_18_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_18_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_18_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_18 RAM ID </h2>

</div>
</div>
<a id="ae31b9c3cc278002eb655d1ae47e76899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae31b9c3cc278002eb655d1ae47e76899">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_19_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_19_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_19_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_19 RAM ID </h2>

</div>
</div>
<a id="aa9e5b8564f068a1cd7c7f7de05b2424c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9e5b8564f068a1cd7c7f7de05b2424c">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_20_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_20_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_20_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_20 RAM ID </h2>

</div>
</div>
<a id="a59db56c34cc604948934e92c631766db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59db56c34cc604948934e92c631766db">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_21_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_21_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_21_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_21 RAM ID </h2>

</div>
</div>
<a id="a09b3372fd160050c3550f74056f996e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09b3372fd160050c3550f74056f996e1">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_22_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_22_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_22_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_22 RAM ID </h2>

</div>
</div>
<a id="a6e114881d86fbda1fcd588865b469dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e114881d86fbda1fcd588865b469dc6">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_23_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_23_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_23_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_23 RAM ID </h2>

</div>
</div>
<a id="af7b717ab12d154f1bed6613086f9d92b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7b717ab12d154f1bed6613086f9d92b">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_24_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_24_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_24_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_24 RAM ID </h2>

</div>
</div>
<a id="a4e2d511b7bee4b304e034afbf4303bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e2d511b7bee4b304e034afbf4303bda">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_25_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_25_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_25_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_25 RAM ID </h2>

</div>
</div>
<a id="acb1b37ac4167e9650db21bea626fa440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb1b37ac4167e9650db21bea626fa440">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_26_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_26_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_26_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_26 RAM ID </h2>

</div>
</div>
<a id="ac6559fc3f0c37ae3f37a4c93d4c6dce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6559fc3f0c37ae3f37a4c93d4c6dce3">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_27_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_27_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_27_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_27 RAM ID </h2>

</div>
</div>
<a id="ab1d054a43cb735ccaaeb3ff950386b23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1d054a43cb735ccaaeb3ff950386b23">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_28_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_28_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_28_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_28 RAM ID </h2>

</div>
</div>
<a id="aca9d0e56d6f637271c0ab20669184e5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca9d0e56d6f637271c0ab20669184e5a">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_29_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_29_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_29_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_29 RAM ID </h2>

</div>
</div>
<a id="a82a3d1214ebedc4380f7aaed552cccfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82a3d1214ebedc4380f7aaed552cccfb">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_30_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_30_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_30_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_30 RAM ID </h2>

</div>
</div>
<a id="afe5dfe45a65707fe9ae78b9a71a536a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe5dfe45a65707fe9ae78b9a71a536a4">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_31_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_31_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_31_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_MMRS_EDC_CTRL_BUSECC_31 RAM ID </h2>

</div>
</div>
<a id="a6ea4a7387798114043914dbbeef48dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea4a7387798114043914dbbeef48dc6">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="ae3e9473c39261bdbe572a47b84cc233f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3e9473c39261bdbe572a47b84cc233f">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a048f71c6137960a92b4017b5f7e77036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a048f71c6137960a92b4017b5f7e77036">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_INT_DMSC_SCR_J7_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_INT_DMSC_SCR_J7_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_INT_DMSC_SCR_J7_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_INT_DMSC_SCR_J7_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a512819a4945bce76e02a31c32bf0202c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512819a4945bce76e02a31c32bf0202c">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_4_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ae3a0fae90df840e241d636e912258828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3a0fae90df840e241d636e912258828">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a59b10bb0cc948c1badbf5690c89d9894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59b10bb0cc948c1badbf5690c89d9894">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a0ac4337befafbef2fbbb724aa750888a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ac4337befafbef2fbbb724aa750888a">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SCR_J7_MCU_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SCR_J7_MCU_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SCR_J7_MCU_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_ERR_SCR_J7_MCU_CBASS_ERR_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="adabcfa3a0b0d576331776e5ace9d88db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adabcfa3a0b0d576331776e5ace9d88db">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_12_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_12_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_12_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_12_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_12_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_12_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_12_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_12_BUSECC RAM ID </h2>

</div>
</div>
<a id="a74cb7fbca90d552ab052d202718e44d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74cb7fbca90d552ab052d202718e44d7">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_0_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a5a03b6c2f0e52c24125ce0612f3464b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a03b6c2f0e52c24125ce0612f3464b4">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_1_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="a22b3315a8f54c290ece61746c6baa956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22b3315a8f54c290ece61746c6baa956">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_2_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_2 RAM ID </h2>

</div>
</div>
<a id="a9f7769ee8f7f26cdcfafbd6e623c183c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f7769ee8f7f26cdcfafbd6e623c183c">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_0_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a64406ff3f8c7af82f3e4c698edc24f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64406ff3f8c7af82f3e4c698edc24f76">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_1_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="a086e841b6964c2cd5095d127d138b0ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a086e841b6964c2cd5095d127d138b0ad">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_2_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_2 RAM ID </h2>

</div>
</div>
<a id="a8a4a4a54cce60b3db083df40b38c68cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a4a4a54cce60b3db083df40b38c68cd">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_3_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_3_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_3_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_MCU_SYSCLK0_6_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_6_BUSECC_3 RAM ID </h2>

</div>
</div>
<a id="a68ba4b502280b4a1bcf8c88bcaf9dde1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68ba4b502280b4a1bcf8c88bcaf9dde1">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_P2P_BRIDGE_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_P2P_BRIDGE_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_BRIDGE_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_P2P_BRIDGE_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_P2P_BRIDGE_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_P2P_BRIDGE_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_P2P_BRIDGE_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_P2P_BRIDGE_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_P2P_BRIDGE_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_P2P_BRIDGE_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_P2P_BRIDGE_INAVSS_MCU_J7_MCU_0_MODSS_DMSC_SLV_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a5a326631ef8a0692f9b7f97e738ead32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a326631ef8a0692f9b7f97e738ead32">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC_GROUP_4_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a17ff11eeab29f9d8e1447eced84800dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17ff11eeab29f9d8e1447eced84800dc">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_MCU_SYSCLK0_3_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_3_BUSECC RAM ID </h2>

</div>
</div>
<a id="adaca48e71e073d332a0644ee56da38c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaca48e71e073d332a0644ee56da38c8">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_IVDC_DATA_SAFEG_VBUSM_64B_REF_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_IVDC_DATA_SAFEG_VBUSM_64B_REF_EDC_CTRL_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_IVDC_DATA_SAFEG_VBUSM_64B_REF_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_IVDC_DATA_SAFEG_VBUSM_64B_REF_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a9f16fab5256ef64e3acf43da24c52132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f16fab5256ef64e3acf43da24c52132">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_SEC_MMR_MCU_0_J7_MCU_SEC_MMR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_SEC_MMR_MCU_0_J7_MCU_SEC_MMR_EDC_CTRL_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_SEC_MMR_MCU_0_J7_MCU_SEC_MMR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_SEC_MMR_MCU_0_J7_MCU_SEC_MMR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ae165d064e80a399d42e071b9e374515c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae165d064e80a399d42e071b9e374515c">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_PLL_MMR_MCU_0_J7_MCU_PLL_MMR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_PLL_MMR_MCU_0_J7_MCU_PLL_MMR_EDC_CTRL_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_PLL_MMR_MCU_0_J7_MCU_PLL_MMR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_PLL_MMR_MCU_0_J7_MCU_PLL_MMR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a74285c08488e515f8668d9cc0550f116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74285c08488e515f8668d9cc0550f116">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CTRL_MMR_MCU_0_J7_MCU_CTRL_MMR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CTRL_MMR_MCU_0_J7_MCU_CTRL_MMR_EDC_CTRL_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CTRL_MMR_MCU_0_J7_MCU_CTRL_MMR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CTRL_MMR_MCU_0_J7_MCU_CTRL_MMR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a4146e4194c1328a709932c3083be6313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4146e4194c1328a709932c3083be6313">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="a8d190ac29bc725a188643181cd6371fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d190ac29bc725a188643181cd6371fb">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="afba992aa21a07f1e472625208329e29d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afba992aa21a07f1e472625208329e29d">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_J7_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_J7_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_J7_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_J7_MCU_FW_CBASS_MCU_FW_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a4ec20652f5c49e4cf4d502485f3f170d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ec20652f5c49e4cf4d502485f3f170d">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IJ7_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a3c24bf4014603c62d0e4697f2e000ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c24bf4014603c62d0e4697f2e000ab6">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_SRC_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a09d19cd8cd729805de20d1666d2929af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09d19cd8cd729805de20d1666d2929af">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_DST_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_CBASS_LPSC_MCU_COMMON_ERR_P2P_BRIDGE_CBASS_LPSC_MCU_COMMON_ERR_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac77205af08f2b63e470b97c997e382cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac77205af08f2b63e470b97c997e382cd">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SCR_J7_MCU_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SCR_J7_MCU_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SCR_J7_MCU_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_FW_CBASS_MCU_0_J7_MCU_FW_CBASS_ERR_SCR_J7_MCU_FW_CBASS_ERR_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a667c6b8fe229b6dc3a09eaa1bd4dcde9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a667c6b8fe229b6dc3a09eaa1bd4dcde9">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_BRIDGE_BUSECC_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_BRIDGE_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_BRIDGE_BUSECC_GROUP_2_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_J7_MCU_CBASS_MCU_0_J7_MCU_CBASS_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_P2P_BRIDGE_IJ7_MCU_VBUSM_SAFETY_GASKET_MCU2MAIN_0_CFG_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="ae5976ea2066a1bf23a7d2365e63ae68a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5976ea2066a1bf23a7d2365e63ae68a">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_LOCAL_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_CBASS_ECC_AGGR0_LOCAL_EDC_CTRL_groupEntries[SDL_MCU_CBASS_ECC_AGGR0_LOCAL_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_LOCAL_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_LOCAL_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_LOCAL_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_LOCAL_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_LOCAL_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_LOCAL_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_LOCAL_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_LOCAL_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_LOCAL_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_LOCAL_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_MCU_CBASS_ECC_AGGR0_LOCAL_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_MCU_CBASS_ECC_AGGR0_LOCAL_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCU_CBASS_ECC_AGGR0_LOCAL_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="abd74cfeb9de79ed9041c04bdcc3d0468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd74cfeb9de79ed9041c04bdcc3d0468">&#9670;&nbsp;</a></span>SDL_VPAC0_VISS_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_VPAC0_VISS_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ae234e687e2798657019edd4414330a96">SDL_VPAC0_VISS_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_VPAC0_VISS_ECC_AGGR </h2>

</div>
</div>
<a id="afac96646ce5bf91df6dd12b07bde4b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afac96646ce5bf91df6dd12b07bde4b58">&#9670;&nbsp;</a></span>SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a618ef4126bfdd24b013b858d490b53d7">SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x27A8000u,</div><div class="line">      SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="a052d9a46636ac869df6cbd4728b1f4ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a052d9a46636ac869df6cbd4728b1f4ee">&#9670;&nbsp;</a></span>SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID </h2>

</div>
</div>
<a id="abf23a0315c91b0494e2e3c459977e22a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf23a0315c91b0494e2e3c459977e22a">&#9670;&nbsp;</a></span>SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a015d24afa5e8384395878f5bce678bc2">SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR </h2>

</div>
</div>
<a id="afbd1820c4e79ce3d053eedffe7967185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbd1820c4e79ce3d053eedffe7967185">&#9670;&nbsp;</a></span>SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a232ec44ab99036bd2514ecffc9e99c0f">SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x2788000u,</div><div class="line">      SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div><div class="line">      SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="ae47a8ce893bd3dc663e522d4af592370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae47a8ce893bd3dc663e522d4af592370">&#9670;&nbsp;</a></span>SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID </h2>

</div>
</div>
<a id="aa4c50ff5d6aa82cd7088686f9cd8c13d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4c50ff5d6aa82cd7088686f9cd8c13d">&#9670;&nbsp;</a></span>SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#afc44fbf07ba220d813544ef17314fc8b">SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_MLBSS2P0_MLBDIM_WRAP_DBMEM_RAM_ID, 0u,</div><div class="line">      SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_MLBSS2P0_MLBDIM_WRAP_DBMEM_RAM_SIZE, 4u,</div><div class="line">      SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_MLBSS2P0_MLBDIM_WRAP_DBMEM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="a2100a8027105f1998d11b56aa907d9e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2100a8027105f1998d11b56aa907d9e8">&#9670;&nbsp;</a></span>SDL_MCU_FSS0_0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCU_FSS0_0_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ab45e6f372ce68ad32928ab89bdac263e">SDL_MCU_FSS0_0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCU_FSS0_0 </h2>

</div>
</div>
<a id="a3265ab63151254f3ab814356d0b13002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3265ab63151254f3ab814356d0b13002">&#9670;&nbsp;</a></span>SDL_MCU_FSS0_1_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCU_FSS0_1_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a6602b7d1532f3b9520a72018db351cb7">SDL_MCU_FSS0_1_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_FSS0_OSPI_OSPI_WRAP_SRAM_RAM_ID, 0u,</div><div class="line">      SDL_MCU_FSS0_OSPI_OSPI_WRAP_SRAM_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_FSS0_OSPI_OSPI_WRAP_SRAM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCU_FSS0_1 </h2>

</div>
</div>
<a id="a8fa796db9227352e76d3ce5d13be5a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fa796db9227352e76d3ce5d13be5a1f">&#9670;&nbsp;</a></span>SDL_MCU_FSS0_2_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCU_FSS0_2_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ac4dae75c1bc06ecd83171c2ed7461ff0">SDL_MCU_FSS0_2_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_FSS0_OSPI_OSPI_WRAP_SRAM_RAM_ID, 0u,</div><div class="line">      SDL_MCU_FSS0_OSPI_OSPI_WRAP_SRAM_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_FSS0_OSPI_OSPI_WRAP_SRAM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCU_FSS0_2 </h2>

</div>
</div>
<a id="ac7c3645179fc7216a4180a96868be988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7c3645179fc7216a4180a96868be988">&#9670;&nbsp;</a></span>SDL_MCU_CPSW0_0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_MCU_CPSW0_0_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#afb37dc37f71db3e1b5201f089f43649f">SDL_MCU_CPSW0_0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_CPSW0_P1_RX_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_MCU_CPSW0_P1_RX_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_CPSW0_P1_RX_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_CPSW0_P1_TX_FIFO_RAM_ID, 0u,</div><div class="line">      SDL_MCU_CPSW0_P1_TX_FIFO_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_CPSW0_P1_TX_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_MCU_CPSW0_EST_RAM_RAM_ID, 0u,</div><div class="line">      SDL_MCU_CPSW0_EST_RAM_RAM_SIZE, 4u,</div><div class="line">      SDL_MCU_CPSW0_EST_RAM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_MCU_CPSW0_0 </h2>

</div>
</div>
<a id="aa47facfaaff01d4935216aea4c3daa17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa47facfaaff01d4935216aea4c3daa17">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_WKUP_DMSC0_0_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a303fb0447b4c895c14f0a61f69ba11d3">SDL_WKUP_DMSC0_0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_DMSC0_IRAM_RAMECC_RAM_ID, 0u,</div><div class="line">      SDL_WKUP_DMSC0_IRAM_RAMECC_RAM_SIZE, 4u,</div><div class="line">      SDL_WKUP_DMSC0_IRAM_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM0_RAMECC_RAM_ID, 0u,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM0_RAMECC_RAM_SIZE, 4u,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM0_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM1_RAMECC_RAM_ID, 0u,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM1_RAMECC_RAM_SIZE, 4u,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM1_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_WKUP_DMSC0_IM_RAMECC_RAM_ID, 0u,</div><div class="line">      SDL_WKUP_DMSC0_IM_RAMECC_RAM_SIZE, 4u,</div><div class="line">      SDL_WKUP_DMSC0_IM_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_WKUP_DMSC0_SR_RAMECC_RAM_ID, 0u,</div><div class="line">      SDL_WKUP_DMSC0_SR_RAMECC_RAM_SIZE, 4u,</div><div class="line">      SDL_WKUP_DMSC0_SR_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_WKUP_DMSC0_0 </h2>

</div>
</div>
<a id="a561d182ae73a41cb775b5c3f7ce54726"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a561d182ae73a41cb775b5c3f7ce54726">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_IRAM_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_IRAM_BUSECC_groupEntries[SDL_WKUP_DMSC0_IRAM_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_4_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_5_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_6_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_7_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_8_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_9_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IRAM_BUSECC_GROUP_10_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_IRAM_BUSECC RAM ID </h2>

</div>
</div>
<a id="a1e015f7cf7648c653ce45b9f37ad9a7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e015f7cf7648c653ce45b9f37ad9a7b">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_IDRAM0_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_IDRAM0_BUSECC_groupEntries[SDL_WKUP_DMSC0_IDRAM0_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_4_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_5_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_6_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_7_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_8_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_9_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM0_BUSECC_GROUP_10_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_IDRAM0_BUSECC RAM ID </h2>

</div>
</div>
<a id="aa8de33ddc496db2b54e1385073cf8c0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8de33ddc496db2b54e1385073cf8c0e">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_IDRAM1_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_IDRAM1_BUSECC_groupEntries[SDL_WKUP_DMSC0_IDRAM1_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_4_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_5_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_6_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_7_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_8_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_9_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IDRAM1_BUSECC_GROUP_10_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_IDRAM1_BUSECC RAM ID </h2>

</div>
</div>
<a id="aa3084cc404bb5137f4a6a0a254c55a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3084cc404bb5137f4a6a0a254c55a98">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_DMSC_ECC_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_DMSC_ECC_EDC_CTRL_groupEntries[SDL_WKUP_DMSC0_DMSC_ECC_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_ECC_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_ECC_EDC_CTRL_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_ECC_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_ECC_EDC_CTRL_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_ECC_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_ECC_EDC_CTRL_GROUP_2_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_ECC_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_ECC_EDC_CTRL_GROUP_3_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_ECC_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_ECC_EDC_CTRL_GROUP_4_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_ECC_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_ECC_EDC_CTRL_GROUP_5_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_DMSC_ECC_EDC_CTRL RAM ID </h2>

</div>
</div>
<a id="a9c22ae9f20aca91f6a31f70bd894cc0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c22ae9f20aca91f6a31f70bd894cc0e">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_EDC_CTRL_BUSECC_0_groupEntries[SDL_WKUP_DMSC0_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_EDC_CTRL_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="af492bb17a4681d56775479be7658c62d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af492bb17a4681d56775479be7658c62d">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_EDC_CTRL_BUSECC_1_groupEntries[SDL_WKUP_DMSC0_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_EDC_CTRL_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="a19aa5f9cd86b1373a880f17d9295014d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19aa5f9cd86b1373a880f17d9295014d">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_0_groupEntries[SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="aa96dca1e009b74f8a5703833ed3d39cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa96dca1e009b74f8a5703833ed3d39cc">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_1_groupEntries[SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="a116d63ddd6455f89dcc919c5ebedcb51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a116d63ddd6455f89dcc919c5ebedcb51">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_2_groupEntries[SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_2 RAM ID </h2>

</div>
</div>
<a id="a1f8e9b54073fafaf9945a997b32c1824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f8e9b54073fafaf9945a997b32c1824">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_3_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_3_groupEntries[SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_3_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_3 RAM ID </h2>

</div>
</div>
<a id="a3fc87cba9e3870226a0e22178104a684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc87cba9e3870226a0e22178104a684">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_4_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_4_groupEntries[SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_4_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_4 RAM ID </h2>

</div>
</div>
<a id="a906d6e2ca6caab26ae0cead3da5d9bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a906d6e2ca6caab26ae0cead3da5d9bf1">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_5_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_5_groupEntries[SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_5_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_5 RAM ID </h2>

</div>
</div>
<a id="ab18e26c08c7d95d4c8d4f9d32e7b4e90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab18e26c08c7d95d4c8d4f9d32e7b4e90">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_6_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_6_groupEntries[SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_6_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_6 RAM ID </h2>

</div>
</div>
<a id="a1d32bd1c35178b10de67b714708371b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d32bd1c35178b10de67b714708371b4">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_7_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_7_groupEntries[SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_7_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_7 RAM ID </h2>

</div>
</div>
<a id="a29861746a08871f29633bd6f06332151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29861746a08871f29633bd6f06332151">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_8_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_8_groupEntries[SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_8_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_8 RAM ID </h2>

</div>
</div>
<a id="af22fb1de860a2a101cbfae229be1aa31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af22fb1de860a2a101cbfae229be1aa31">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_9_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_9_groupEntries[SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_9_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_9 RAM ID </h2>

</div>
</div>
<a id="a5613ff5ad62faf4f6c418c23834a1281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5613ff5ad62faf4f6c418c23834a1281">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_10_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_10_groupEntries[SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_10_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_10 RAM ID </h2>

</div>
</div>
<a id="a49a1b942117ec5bb491013eb3935e22a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49a1b942117ec5bb491013eb3935e22a">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_11_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_11_groupEntries[SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_11_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_11 RAM ID </h2>

</div>
</div>
<a id="a832b2e7175c76a392eba6dfe89775aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a832b2e7175c76a392eba6dfe89775aee">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_DMSC_SCR_SCR_DMSC_CBASS_DMSC_SCR_SCR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_DMSC_SCR_SCR_DMSC_CBASS_DMSC_SCR_SCR_EDC_CTRL_BUSECC_0_groupEntries[SDL_WKUP_DMSC0_DMSC_SCR_SCR_DMSC_CBASS_DMSC_SCR_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_DMSC_SCR_SCR_DMSC_CBASS_DMSC_SCR_SCR_EDC_CTRL_BUSECC_0 RAM ID </h2>

</div>
</div>
<a id="a39e53150fd5cb34d990e0bb7ccefdbef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39e53150fd5cb34d990e0bb7ccefdbef">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_DMSC_SCR_SCR_DMSC_CBASS_DMSC_SCR_SCR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_DMSC_SCR_SCR_DMSC_CBASS_DMSC_SCR_SCR_EDC_CTRL_BUSECC_1_groupEntries[SDL_WKUP_DMSC0_DMSC_SCR_SCR_DMSC_CBASS_DMSC_SCR_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_DMSC_SCR_SCR_DMSC_CBASS_DMSC_SCR_SCR_EDC_CTRL_BUSECC_1 RAM ID </h2>

</div>
</div>
<a id="af68ecb853c52a3e285dea8ca5c765864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af68ecb853c52a3e285dea8ca5c765864">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_INTAGGR_CFG_P2P_BRIDGE_INTAGGR_CFG_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_INTAGGR_CFG_P2P_BRIDGE_INTAGGR_CFG_BRIDGE_SRC_BUSECC_groupEntries[SDL_WKUP_DMSC0_INTAGGR_CFG_P2P_BRIDGE_INTAGGR_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_INTAGGR_CFG_P2P_BRIDGE_INTAGGR_CFG_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="a4de25a310a4e8284d2a178174ecc9e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4de25a310a4e8284d2a178174ecc9e92">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_INTAGGR_CFG_P2P_BRIDGE_INTAGGR_CFG_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_INTAGGR_CFG_P2P_BRIDGE_INTAGGR_CFG_BRIDGE_DST_BUSECC_groupEntries[SDL_WKUP_DMSC0_INTAGGR_CFG_P2P_BRIDGE_INTAGGR_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_DMSC0_INTAGGR_CFG_P2P_BRIDGE_INTAGGR_CFG_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_INTAGGR_CFG_P2P_BRIDGE_INTAGGR_CFG_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_INTAGGR_CFG_P2P_BRIDGE_INTAGGR_CFG_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_INTAGGR_CFG_P2P_BRIDGE_INTAGGR_CFG_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_INTAGGR_CFG_P2P_BRIDGE_INTAGGR_CFG_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_INTAGGR_CFG_P2P_BRIDGE_INTAGGR_CFG_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_INTAGGR_CFG_P2P_BRIDGE_INTAGGR_CFG_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_INTAGGR_CFG_P2P_BRIDGE_INTAGGR_CFG_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_INTAGGR_CFG_P2P_BRIDGE_INTAGGR_CFG_BRIDGE_DST_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab660a0b4150dede1d18961b827e72a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab660a0b4150dede1d18961b827e72a87">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_DSMC_CBASS_ECC_S_P2P_BRIDGE_S_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_DSMC_CBASS_ECC_S_P2P_BRIDGE_S_BRIDGE_BUSECC_groupEntries[SDL_WKUP_DMSC0_DSMC_CBASS_ECC_S_P2P_BRIDGE_S_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_DMSC0_DSMC_CBASS_ECC_S_P2P_BRIDGE_S_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DSMC_CBASS_ECC_S_P2P_BRIDGE_S_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_DSMC_CBASS_ECC_S_P2P_BRIDGE_S_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a8c687a84c39659ecf6bc4ec7dac4b672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c687a84c39659ecf6bc4ec7dac4b672">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_groupEntries[SDL_WKUP_DMSC0_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_DMSC0_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a67ea4c2d8cad6bc84db08ea5d128e3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67ea4c2d8cad6bc84db08ea5d128e3b3">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_DRAM1_P2P_BRIDGE_DRAM1_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_DRAM1_P2P_BRIDGE_DRAM1_BRIDGE_BUSECC_groupEntries[SDL_WKUP_DMSC0_DRAM1_P2P_BRIDGE_DRAM1_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_DMSC0_DRAM1_P2P_BRIDGE_DRAM1_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DRAM1_P2P_BRIDGE_DRAM1_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_DRAM1_P2P_BRIDGE_DRAM1_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a49b01b2ad0de3ea9b11d8f255c1481f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49b01b2ad0de3ea9b11d8f255c1481f7">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_DRAM0_P2P_BRIDGE_DRAM0_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_DRAM0_P2P_BRIDGE_DRAM0_BRIDGE_BUSECC_groupEntries[SDL_WKUP_DMSC0_DRAM0_P2P_BRIDGE_DRAM0_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_DMSC0_DRAM0_P2P_BRIDGE_DRAM0_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DRAM0_P2P_BRIDGE_DRAM0_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_DRAM0_P2P_BRIDGE_DRAM0_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="acbfa94b02d6f7abb77c2838b3a528720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbfa94b02d6f7abb77c2838b3a528720">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_IRAM_P2P_BRIDGE_IRAM_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_IRAM_P2P_BRIDGE_IRAM_BRIDGE_BUSECC_groupEntries[SDL_WKUP_DMSC0_IRAM_P2P_BRIDGE_IRAM_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_DMSC0_IRAM_P2P_BRIDGE_IRAM_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_IRAM_P2P_BRIDGE_IRAM_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_IRAM_P2P_BRIDGE_IRAM_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="a495bcc4a6bc12d5dce6728de270b4372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a495bcc4a6bc12d5dce6728de270b4372">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_DMSC_SBUS_SCR_SCR_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_DMSC_SBUS_SCR_SCR_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_DMSC0_DMSC_SBUS_SCR_SCR_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_SBUS_SCR_SCR_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_SBUS_SCR_SCR_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_SBUS_SCR_SCR_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_SBUS_SCR_SCR_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_SBUS_SCR_SCR_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_SBUS_SCR_SCR_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_SBUS_SCR_SCR_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_SBUS_SCR_SCR_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_DMSC_SBUS_SCR_SCR_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ace69c22fbc5bf9bf60780ebb9fe26adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace69c22fbc5bf9bf60780ebb9fe26adc">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_SBUS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_SBUS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_SBUS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_CBASS_DEFAULT_MMRS_DMSC_SBUS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a176a8cbeb1e05a1b0cdee357651cd9f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a176a8cbeb1e05a1b0cdee357651cd9f4">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_GROUP_4_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_GROUP_5_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_GROUP_6_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_GROUP_7_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_GROUP_8_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC_GROUP_9_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_DMSC_CBASS_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a47fef2c1c97896ed3081a1e3a6e4354f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47fef2c1c97896ed3081a1e3a6e4354f">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_DMSC_SBUS_CBASS_CBASS_INT_DMSC_SCR_DMSC_SBUS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_DMSC_SBUS_CBASS_CBASS_INT_DMSC_SCR_DMSC_SBUS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_DMSC0_DMSC_SBUS_CBASS_CBASS_INT_DMSC_SCR_DMSC_SBUS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_DMSC_SBUS_CBASS_CBASS_INT_DMSC_SCR_DMSC_SBUS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a6d1cb6879c727224c8fa3524a1555823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d1cb6879c727224c8fa3524a1555823">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_DMSC0_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_DMSC_SBUS_CBASS_DMSC_SBUS_SCR_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="acf1fe45ed33bd0c9c4b807162317c73e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf1fe45ed33bd0c9c4b807162317c73e">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_DMSC_SBUS_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_DMSC_SBUS_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_WKUP_DMSC0_DMSC_SBUS_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_DMSC_SBUS_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_SRC_BUSECC RAM ID </h2>

</div>
</div>
<a id="ad51845011e463cc13b743f3c50b58d22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad51845011e463cc13b743f3c50b58d22">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_DMSC_SCR_SCR_DMSC_FWMGR_CBASS_DMSC_SCR_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_DMSC_SCR_SCR_DMSC_FWMGR_CBASS_DMSC_SCR_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_DMSC0_DMSC_SCR_SCR_DMSC_FWMGR_CBASS_DMSC_SCR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_DMSC_SCR_SCR_DMSC_FWMGR_CBASS_DMSC_SCR_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="af64896556bd68dcee2a920fe2f2417d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af64896556bd68dcee2a920fe2f2417d5">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_DMSC_SBUS_FWMGR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_DMSC_SBUS_FWMGR_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_DMSC0_DMSC_SBUS_FWMGR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_DMSC_SBUS_FWMGR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="af51e527a0533843a87d68ca0d075a2f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af51e527a0533843a87d68ca0d075a2f7">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_DMSC_RAT_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_DMSC_RAT_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_DMSC0_DMSC_RAT_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_DMSC_RAT_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="ac06f4d8ac7d2dfaf8567e551f155993d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac06f4d8ac7d2dfaf8567e551f155993d">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_DMSC_CBASS_CBASS_INT_DMSC_SCR_DMSC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_DMSC_CBASS_CBASS_INT_DMSC_SCR_DMSC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_DMSC0_DMSC_CBASS_CBASS_INT_DMSC_SCR_DMSC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_DMSC_CBASS_CBASS_INT_DMSC_SCR_DMSC_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a9af224446923f89f47cb24ea758e9486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9af224446923f89f47cb24ea758e9486">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_4_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_5_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_5_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_6_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_6_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_7_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_7_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_8_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_8_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_9_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_9_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_10_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_10_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_11_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC_GROUP_11_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_DMSC_IA_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a9cca78b8b1ec327d1cec0a1ce36a9d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cca78b8b1ec327d1cec0a1ce36a9d5f">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_DMSC_CBASS_ISYS_M_P2P_BRIDGE_ISYS_M_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_DMSC_CBASS_ISYS_M_P2P_BRIDGE_ISYS_M_BRIDGE_BUSECC_groupEntries[SDL_WKUP_DMSC0_DMSC_CBASS_ISYS_M_P2P_BRIDGE_ISYS_M_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_CBASS_ISYS_M_P2P_BRIDGE_ISYS_M_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_CBASS_ISYS_M_P2P_BRIDGE_ISYS_M_BRIDGE_BUSECC_GROUP_0_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_DMSC_CBASS_ISYS_M_P2P_BRIDGE_ISYS_M_BRIDGE_BUSECC RAM ID </h2>

</div>
</div>
<a id="ab18dd7dafa34f107372a275ef7a621ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab18dd7dafa34f107372a275ef7a621ea">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_DMSC_CM_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_DMSC_CM_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_DMSC0_DMSC_CM_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_DMSC_CM_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="a897483f2b4afc557efb3921b1cc809c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a897483f2b4afc557efb3921b1cc809c5">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_DMSC_SEC_CM_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_DMSC_SEC_CM_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_DMSC0_DMSC_SEC_CM_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_DMSC_SEC_CM_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="af1c45c22ca5d1ac6d4badc2da2aaf2c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1c45c22ca5d1ac6d4badc2da2aaf2c2">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_DMSC_WWRTI_CM_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_DMSC0_DMSC_WWRTI_CM_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_DMSC0_DMSC_WWRTI_CM_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_WWRTI_CM_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_WWRTI_CM_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_WWRTI_CM_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_WWRTI_CM_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_WWRTI_CM_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_WWRTI_CM_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div><div class="line">    { SDL_WKUP_DMSC0_DMSC_WWRTI_CM_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div><div class="line">      SDL_WKUP_DMSC0_DMSC_WWRTI_CM_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div><div class="line">}</div></div><!-- fragment --><hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_WKUP_DMSC0_DMSC_WWRTI_CM_EDC_CTRL_BUSECC RAM ID </h2>

</div>
</div>
<a id="aa2ea30e11aad566c9e750116431f08e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2ea30e11aad566c9e750116431f08e8">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_10_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_COMPUTE_CLUSTER0_10_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a346f9a32541bd00f68e6bd61e1db977d">SDL_COMPUTE_CLUSTER0_10_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_ICB_RAMECC_RAM_ID, 0u,</div><div class="line">      SDL_COMPUTE_CLUSTER0_ICB_RAMECC_RAM_SIZE, 4u,</div><div class="line">      SDL_COMPUTE_CLUSTER0_ICB_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_ITE_RAMECC_RAM_ID, 0u,</div><div class="line">      SDL_COMPUTE_CLUSTER0_ITE_RAMECC_RAM_SIZE, 4u,</div><div class="line">      SDL_COMPUTE_CLUSTER0_ITE_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_LPI_RAMECC_RAM_ID, 0u,</div><div class="line">      SDL_COMPUTE_CLUSTER0_LPI_RAMECC_RAM_SIZE, 4u,</div><div class="line">      SDL_COMPUTE_CLUSTER0_LPI_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_GIC500SS_4_2_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID, 0u,</div><div class="line">      SDL_COMPUTE_CLUSTER0_GIC500SS_4_2_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_SIZE, 4u,</div><div class="line">      SDL_COMPUTE_CLUSTER0_GIC500SS_4_2_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_COMPUTE_CLUSTER0_10 </h2>

</div>
</div>
<a id="aa565b301a7c60092bf9964161f729d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa565b301a7c60092bf9964161f729d6b">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_GIC500SS_4_2_VBUSM2AXI_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_GIC500SS_4_2_VBUSM2AXI_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_GIC500SS_4_2_VBUSM2AXI_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_GIC500SS_4_2_VBUSM2AXI_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a1e5e3378eb4e4ea58f6751f22c8c5113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e5e3378eb4e4ea58f6751f22c8c5113">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_GIC500SS_4_2_AXI2VBUSM_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_GIC500SS_4_2_AXI2VBUSM_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_GIC500SS_4_2_AXI2VBUSM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
<p> This structure holds the ECC interconnect Group Checker information for </p><h2>SDL_COMPUTE_CLUSTER0_GIC500SS_4_2_AXI2VBUSM_EDC_CTRL_0 RAM ID </h2>

</div>
</div>
<a id="a8d3b341543dcaf5548be64a8a7e63da8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d3b341543dcaf5548be64a8a7e63da8">&#9670;&nbsp;</a></span>SDL_CPSW0_0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_MemConfig_t SDL_CPSW0_0_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ac99df890a46e20f0ff4fa8c0d9067fc1">SDL_CPSW0_0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the memory config for each memory subtype SDL_CPSW0_0 </h2>

</div>
</div>
<a id="a306aa33f5ca1585b3a9f84437b729b12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a306aa33f5ca1585b3a9f84437b729b12">&#9670;&nbsp;</a></span>SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_RamIdTable[SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_PRU_ICSSG0_ICSS_G_CORE_BORG_ECC_AGGR </h2>

</div>
</div>
<a id="a11376d68892a98a40db4b2fcfef181e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11376d68892a98a40db4b2fcfef181e7">&#9670;&nbsp;</a></span>SDL_MAIN_AC_ECC_AGGR0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MAIN_AC_ECC_AGGR0_RamIdTable[SDL_MAIN_AC_ECC_AGGR0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MAIN_AC_ECC_AGGR0 </h2>

</div>
</div>
<a id="a69ffe91ce0315d779a88adddf371de29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69ffe91ce0315d779a88adddf371de29">&#9670;&nbsp;</a></span>SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_RamIdTable[SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_ECC_RAM_ID,</div><div class="line">      SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_ECC_INJECT_TYPE,</div><div class="line">      SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_0_RAM_ID,</div><div class="line">      SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_0_INJECT_TYPE,</div><div class="line">      SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_0_ECC_TYPE,</div><div class="line">      SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a5ebb8b0849e2dc2e73e542296c97bb9c">SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_0_groupEntries</a> },</div><div class="line">    { SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_RAM_ID,</div><div class="line">      SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_INJECT_TYPE,</div><div class="line">      SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_ECC_TYPE,</div><div class="line">      SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#acccfdefa31cedfa16271d0945cbfb6d5">SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_acccfdefa31cedfa16271d0945cbfb6d5"><div class="ttname"><a href="sdl__ecc__soc_8h.html#acccfdefa31cedfa16271d0945cbfb6d5">SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_groupEntries[SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:2281</div></div>
<div class="ttc" id="sdl__ecc__soc_8h_html_a5ebb8b0849e2dc2e73e542296c97bb9c"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a5ebb8b0849e2dc2e73e542296c97bb9c">SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_0_groupEntries[SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR_PSRAM256X32E_16FFC_PSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:2238</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_PSRAMECC0_PSRAM256X32EC_ECC_AGGR </h2>

</div>
</div>
<a id="ada388982602a2e6c565fe68c153ee41e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada388982602a2e6c565fe68c153ee41e">&#9670;&nbsp;</a></span>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_RamIdTable[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL </h2>

</div>
</div>
<a id="ace2d3090432b9d12f4fd0ecb1619eaa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace2d3090432b9d12f4fd0ecb1619eaa1">&#9670;&nbsp;</a></span>SDL_PCIE2_ECC_AGGR_CORE_0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_PCIE2_ECC_AGGR_CORE_0_RamIdTable[SDL_PCIE2_ECC_AGGR_CORE_0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_PCIE2_ECC_AGGR_CORE_0 </h2>

</div>
</div>
<a id="a22156154fe2a300bfbd434beaaa48293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22156154fe2a300bfbd434beaaa48293">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_RamIdTable[SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR </h2>

</div>
</div>
<a id="a7fff4a0723f18c6162ad6f0c13e37772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fff4a0723f18c6162ad6f0c13e37772">&#9670;&nbsp;</a></span>SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_RamIdTable[SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_RAM_ID,</div><div class="line">      SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_INJECT_TYPE,</div><div class="line">      SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_ECC_TYPE,</div><div class="line">      SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a9a21636a2334739010efe2bbcf22f593">SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_groupEntries</a> },</div><div class="line">    { SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_RAM_ID,</div><div class="line">      SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_INJECT_TYPE,</div><div class="line">      SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_ECC_TYPE,</div><div class="line">      SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a76f5d1eb6971a605f72309408231a8b2">SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_groupEntries</a> },</div><div class="line">    { SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_CORE_EDC_CTRL_0_RAM_ID,</div><div class="line">      SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_CORE_EDC_CTRL_0_INJECT_TYPE,</div><div class="line">      SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_CORE_EDC_CTRL_0_ECC_TYPE,</div><div class="line">      SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a9be6f4bdb01444198e8bdb1f6fefc25c">SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a> },</div><div class="line">    { SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_RAM_ID,</div><div class="line">      SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_INJECT_TYPE,</div><div class="line">      SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_ECC_TYPE,</div><div class="line">      SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#aa2806471873b947830c61cec1e9db50b">SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_a9a21636a2334739010efe2bbcf22f593"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a9a21636a2334739010efe2bbcf22f593">SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_groupEntries[SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:5093</div></div>
<div class="ttc" id="sdl__ecc__soc_8h_html_aa2806471873b947830c61cec1e9db50b"><div class="ttname"><a href="sdl__ecc__soc_8h.html#aa2806471873b947830c61cec1e9db50b">SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries[SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:5476</div></div>
<div class="ttc" id="sdl__ecc__soc_8h_html_a76f5d1eb6971a605f72309408231a8b2"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a76f5d1eb6971a605f72309408231a8b2">SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_groupEntries[SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:5114</div></div>
<div class="ttc" id="sdl__ecc__soc_8h_html_a9be6f4bdb01444198e8bdb1f6fefc25c"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a9be6f4bdb01444198e8bdb1f6fefc25c">SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_CORE_EDC_CTRL_0_groupEntries[SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_CORE_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:5465</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_WKUP_VTM0_K3VTM_NC_ECCAGGR </h2>

</div>
</div>
<a id="a56a5eaeca316084b056fd952e9ab7ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56a5eaeca316084b056fd952e9ab7ff5">&#9670;&nbsp;</a></span>SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RamIdTable[SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_RAM_ID,</div><div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_INJECT_TYPE,</div><div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM </h2>

</div>
</div>
<a id="a6e28b7bb9c72b34bb770b0e99e9d22f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e28b7bb9c72b34bb770b0e99e9d22f0">&#9670;&nbsp;</a></span>SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_RamIdTable[SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_IRAM_SPRAM_ECC_RAM_ID,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_IRAM_SPRAM_ECC_INJECT_TYPE,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_IRAM_SPRAM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_DRAM_SPRAM_ECC_RAM_ID,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_DRAM_SPRAM_ECC_INJECT_TYPE,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_DRAM_SPRAM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_RAM_ID,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_INJECT_TYPE,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_ECC_TYPE,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a814d36fae2ded1970e869d1e088e0cbe">SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_a814d36fae2ded1970e869d1e088e0cbe"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a814d36fae2ded1970e869d1e088e0cbe">SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_groupEntries[SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE_K3_DSS_EDP_MHDPTX_WRAPPER_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:5610</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_CORE </h2>

</div>
</div>
<a id="a1599bac3cd191acdaf6722a7943c1aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1599bac3cd191acdaf6722a7943c1aa7">&#9670;&nbsp;</a></span>SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_RamIdTable[SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_EMMC8SS_16FFC_SDHC_WRAP_RXMEM_RAM_ID,</div><div class="line">      SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_EMMC8SS_16FFC_SDHC_WRAP_RXMEM_INJECT_TYPE,</div><div class="line">      SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_EMMC8SS_16FFC_SDHC_WRAP_RXMEM_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM </h2>

</div>
</div>
<a id="ac6be678bcb5640d65ad91c0f208e3b86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6be678bcb5640d65ad91c0f208e3b86">&#9670;&nbsp;</a></span>SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div><div class="line">      SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div><div class="line">      SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div><div class="line">      SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div><div class="line">      SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div><div class="line">      SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a433252acce22fb0aa5093e8217dda782">SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_a433252acce22fb0aa5093e8217dda782"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a433252acce22fb0aa5093e8217dda782">SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:5649</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="a592fa997410c86724de7d2bd0089098b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a592fa997410c86724de7d2bd0089098b">&#9670;&nbsp;</a></span>SDL_PCIE2_ECC_AGGR_CORE_AXI_0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_PCIE2_ECC_AGGR_CORE_AXI_0_RamIdTable[SDL_PCIE2_ECC_AGGR_CORE_AXI_0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_PCIE2_ECC_AGGR_CORE_AXI_0 </h2>

</div>
</div>
<a id="acc92ff51ce3a2fd2e589adc953688996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc92ff51ce3a2fd2e589adc953688996">&#9670;&nbsp;</a></span>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_RamIdTable[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG </h2>

</div>
</div>
<a id="a2f37fdae7f43dd81045af4cd582ce791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f37fdae7f43dd81045af4cd582ce791">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE0_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCU_R5FSS0_CORE0_ECC_AGGR_RamIdTable[SDL_MCU_R5FSS0_CORE0_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_R5FSS0_CORE0_ECC_AGGR </h2>

</div>
</div>
<a id="a2ac2b907be175ca2d44e2425963da7a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ac2b907be175ca2d44e2425963da7a3">&#9670;&nbsp;</a></span>SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_RamIdTable[SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_DSC </h2>

</div>
</div>
<a id="a752793dd2288bf4074de73838bc0e862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a752793dd2288bf4074de73838bc0e862">&#9670;&nbsp;</a></span>SDL_MCU_I3C0_I3C_S_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCU_I3C0_I3C_S_ECC_AGGR_RamIdTable[SDL_MCU_I3C0_I3C_S_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_I3C0_I3C_S_ECC_AGGR </h2>

</div>
</div>
<a id="a3ea5d649e34b8c59297f8de25b4e3243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ea5d649e34b8c59297f8de25b4e3243">&#9670;&nbsp;</a></span>SDL_NAVSS0_UDMASS_ECC_AGGR0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_NAVSS0_UDMASS_ECC_AGGR0_RamIdTable[SDL_NAVSS0_UDMASS_ECC_AGGR0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_NAVSS0_UDMASS_ECC_AGGR0 </h2>

</div>
</div>
<a id="af45b71823b8515b0061ac8ece2ea1d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af45b71823b8515b0061ac8ece2ea1d42">&#9670;&nbsp;</a></span>SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_RamIdTable[SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR </h2>

</div>
</div>
<a id="a6687c8fb0ef6a65a4b8bfdba8e452e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6687c8fb0ef6a65a4b8bfdba8e452e3b">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE1_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_R5FSS1_CORE1_ECC_AGGR_RamIdTable[SDL_R5FSS1_CORE1_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_R5FSS1_CORE1_ECC_AGGR </h2>

</div>
</div>
<a id="a93269eaa7fe2d69299e1b84bef59d019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93269eaa7fe2d69299e1b84bef59d019">&#9670;&nbsp;</a></span>SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_RamIdTable[SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR </h2>

</div>
</div>
<a id="ad20175168ad3b4f705d67176a9fa33e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad20175168ad3b4f705d67176a9fa33e4">&#9670;&nbsp;</a></span>SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_RamIdTable[SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_CSI_RX_IF1_CSI_RX_IF_ECC_AGGR </h2>

</div>
</div>
<a id="ac96fe060474d4ce3b3bc91bafe2abfc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac96fe060474d4ce3b3bc91bafe2abfc3">&#9670;&nbsp;</a></span>SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div><div class="line">      SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div><div class="line">      SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div><div class="line">      SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div><div class="line">      SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div><div class="line">      SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a6f5b4719e1217e24b4c15c6301e398f5">SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_a6f5b4719e1217e24b4c15c6301e398f5"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a6f5b4719e1217e24b4c15c6301e398f5">SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:17871</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="aac8f7d089152feef2095471cd541e133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac8f7d089152feef2095471cd541e133">&#9670;&nbsp;</a></span>SDL_NAVSS0_MODSS_ECC_AGGR0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_NAVSS0_MODSS_ECC_AGGR0_RamIdTable[SDL_NAVSS0_MODSS_ECC_AGGR0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_NAVSS0_MODSS_ECC_AGGR0 </h2>

</div>
</div>
<a id="aecfd3b632d84dcc067e75007f737575d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecfd3b632d84dcc067e75007f737575d">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE0_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_R5FSS0_CORE0_ECC_AGGR_RamIdTable[SDL_R5FSS0_CORE0_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_R5FSS0_CORE0_ECC_AGGR </h2>

</div>
</div>
<a id="a309ffc768a0e0822bd732b02d4dde2b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a309ffc768a0e0822bd732b02d4dde2b0">&#9670;&nbsp;</a></span>SDL_PCIE0_ECC_AGGR_CORE_0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_PCIE0_ECC_AGGR_CORE_0_RamIdTable[SDL_PCIE0_ECC_AGGR_CORE_0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_PCIE0_ECC_AGGR_CORE_0 </h2>

</div>
</div>
<a id="ab0f85e50aee72cbc09bfe37846d83d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0f85e50aee72cbc09bfe37846d83d2c">&#9670;&nbsp;</a></span>SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_RamIdTable[SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_USB3P0SS_16FFC_USB3P0SS_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID,</div><div class="line">      SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_USB3P0SS_16FFC_USB3P0SS_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_INJECT_TYPE,</div><div class="line">      SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_USB3P0SS_16FFC_USB3P0SS_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR </h2>

</div>
</div>
<a id="a1ea5ad2f3f5e6dbdb22a6dd30b319e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ea5ad2f3f5e6dbdb22a6dd30b319e04">&#9670;&nbsp;</a></span>SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_RamIdTable[SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_RAM_ID,</div><div class="line">      SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_INJECT_TYPE,</div><div class="line">      SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM </h2>

</div>
</div>
<a id="aad77136c8c7988885ff7aedf398d3a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad77136c8c7988885ff7aedf398d3a52">&#9670;&nbsp;</a></span>SDL_PCIE0_ECC_AGGR_CORE_AXI_0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_PCIE0_ECC_AGGR_CORE_AXI_0_RamIdTable[SDL_PCIE0_ECC_AGGR_CORE_AXI_0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_PCIE0_ECC_AGGR_CORE_AXI_0 </h2>

</div>
</div>
<a id="ab9b998da8d6c0e9cb99bba968e148ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9b998da8d6c0e9cb99bba968e148ec2">&#9670;&nbsp;</a></span>SDL_I3C0_I3C_S_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_I3C0_I3C_S_ECC_AGGR_RamIdTable[SDL_I3C0_I3C_S_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_I3C0_I3C_S_ECC_AGGR </h2>

</div>
</div>
<a id="a9edf6373fd8dffd2380ca5ac8150d014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9edf6373fd8dffd2380ca5ac8150d014">&#9670;&nbsp;</a></span>SDL_VPAC0_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_VPAC0_ECC_AGGR_RamIdTable[SDL_VPAC0_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_VPAC0_ECC_AGGR </h2>

</div>
</div>
<a id="a53495a26fd54df21a270d3c18c6c1037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53495a26fd54df21a270d3c18c6c1037">&#9670;&nbsp;</a></span>SDL_NAVSS0_VIRTSS_ECC_AGGR0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_NAVSS0_VIRTSS_ECC_AGGR0_RamIdTable[SDL_NAVSS0_VIRTSS_ECC_AGGR0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_NAVSS0_VIRTSS_ECC_AGGR0 </h2>

</div>
</div>
<a id="a651dcb72b96f904ad42c13384d9255b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a651dcb72b96f904ad42c13384d9255b8">&#9670;&nbsp;</a></span>SDL_MCU_I3C0_I3C_P_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCU_I3C0_I3C_P_ECC_AGGR_RamIdTable[SDL_MCU_I3C0_I3C_P_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_RAM_ID,</div><div class="line">      SDL_MCU_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_INJECT_TYPE,</div><div class="line">      SDL_MCU_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_ECC_TYPE,</div><div class="line">      SDL_MCU_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#aa4fbc1a5895f9f0d4530b1406032df0d">SDL_MCU_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_aa4fbc1a5895f9f0d4530b1406032df0d"><div class="ttname"><a href="sdl__ecc__soc_8h.html#aa4fbc1a5895f9f0d4530b1406032df0d">SDL_MCU_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCU_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_groupEntries[SDL_MCU_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:40723</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_I3C0_I3C_P_ECC_AGGR </h2>

</div>
</div>
<a id="a1ea1048d5b12a9574930d167e219e476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ea1048d5b12a9574930d167e219e476">&#9670;&nbsp;</a></span>SDL_PCIE1_ECC_AGGR_CORE_0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_PCIE1_ECC_AGGR_CORE_0_RamIdTable[SDL_PCIE1_ECC_AGGR_CORE_0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_PCIE1_ECC_AGGR_CORE_0 </h2>

</div>
</div>
<a id="aa2f67031fb705efe85d606c17282677d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2f67031fb705efe85d606c17282677d">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE0_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_R5FSS1_CORE0_ECC_AGGR_RamIdTable[SDL_R5FSS1_CORE0_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_R5FSS1_CORE0_ECC_AGGR </h2>

</div>
</div>
<a id="a2e8d01f2c538a249ccc8961ec78be63c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e8d01f2c538a249ccc8961ec78be63c">&#9670;&nbsp;</a></span>SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_RamIdTable[SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_ECC_RAM_ID,</div><div class="line">      SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_ECC_INJECT_TYPE,</div><div class="line">      SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_EDC_CTRL_0_RAM_ID,</div><div class="line">      SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_EDC_CTRL_0_INJECT_TYPE,</div><div class="line">      SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_EDC_CTRL_0_ECC_TYPE,</div><div class="line">      SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#ae26f965006d017c624096b00baeb0540">SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_EDC_CTRL_0_groupEntries</a> },</div><div class="line">    { SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_RAM_ID,</div><div class="line">      SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_INJECT_TYPE,</div><div class="line">      SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_ECC_TYPE,</div><div class="line">      SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a73b3efa6d3fa1795515eba806e0cbfa7">SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_ae26f965006d017c624096b00baeb0540"><div class="ttname"><a href="sdl__ecc__soc_8h.html#ae26f965006d017c624096b00baeb0540">SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_EDC_CTRL_0_groupEntries[SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_PSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:41268</div></div>
<div class="ttc" id="sdl__ecc__soc_8h_html_a73b3efa6d3fa1795515eba806e0cbfa7"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a73b3efa6d3fa1795515eba806e0cbfa7">SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_groupEntries[SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_PSRAM512X32E_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:41311</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_PSRAM2KECC0_PSRAM512X32E_ECC_AGGR </h2>

</div>
</div>
<a id="acdc734955cb68d471344b9238c29026f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdc734955cb68d471344b9238c29026f">&#9670;&nbsp;</a></span>SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RamIdTable[SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_RAM_ID,</div><div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_INJECT_TYPE,</div><div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM </h2>

</div>
</div>
<a id="a64472bb3c7ba2c258e862a60e9ad43ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64472bb3c7ba2c258e862a60e9ad43ac">&#9670;&nbsp;</a></span>SDL_NAVSS0_NBSS_ECC_AGGR0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_NAVSS0_NBSS_ECC_AGGR0_RamIdTable[SDL_NAVSS0_NBSS_ECC_AGGR0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_NAVSS0_NBSS_ECC_AGGR0 </h2>

</div>
</div>
<a id="a5468f76747b32fa5548f3cd2aa9ac644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5468f76747b32fa5548f3cd2aa9ac644">&#9670;&nbsp;</a></span>SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div><div class="line">      SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div><div class="line">      SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div><div class="line">      SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div><div class="line">      SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div><div class="line">      SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a8d019e9dcea9e3aa8257388d3d71c2e7">SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_a8d019e9dcea9e3aa8257388d3d71c2e7"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a8d019e9dcea9e3aa8257388d3d71c2e7">SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:43904</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="ab646ebe89ebf5a268aedfdca18675fce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab646ebe89ebf5a268aedfdca18675fce">&#9670;&nbsp;</a></span>SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_RamIdTable[SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_EMMC8SS_16FFC_SDHC_WRAP_TXMEM_RAM_ID,</div><div class="line">      SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_EMMC8SS_16FFC_SDHC_WRAP_TXMEM_INJECT_TYPE,</div><div class="line">      SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_EMMC8SS_16FFC_SDHC_WRAP_TXMEM_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM </h2>

</div>
</div>
<a id="af83eadf05fb222e229565d96de228dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af83eadf05fb222e229565d96de228dee">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_IDOM1_ECC_AGGR0_RamIdTable[SDL_IDOM1_ECC_AGGR0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_IDOM1_ECC_AGGR0 </h2>

</div>
</div>
<a id="a804ca40c6116b1bc1e9aee5d31ee9609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a804ca40c6116b1bc1e9aee5d31ee9609">&#9670;&nbsp;</a></span>SDL_IDOM1_ECC_AGGR1_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_IDOM1_ECC_AGGR1_RamIdTable[SDL_IDOM1_ECC_AGGR1_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_IDOM1_ECC_AGGR1 </h2>

</div>
</div>
<a id="a27703656077f0de2771b1098de0e3f51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27703656077f0de2771b1098de0e3f51">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_RamIdTable[SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_IDOM0_ECC_AGGR0_IDOM0_ECC_AGGR </h2>

</div>
</div>
<a id="a2fe57962b96f2dffcdb6987297474ac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fe57962b96f2dffcdb6987297474ac6">&#9670;&nbsp;</a></span>SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div><div class="line">      SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div><div class="line">      SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div><div class="line">      SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div><div class="line">      SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div><div class="line">      SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a3fb2ec4a77913d921f9086bc09e7b4e6">SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_a3fb2ec4a77913d921f9086bc09e7b4e6"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a3fb2ec4a77913d921f9086bc09e7b4e6">SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:45780</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="a614938cdf4c07b1da93a48dba27463a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a614938cdf4c07b1da93a48dba27463a6">&#9670;&nbsp;</a></span>SDL_PCIE1_ECC_AGGR_CORE_AXI_0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_PCIE1_ECC_AGGR_CORE_AXI_0_RamIdTable[SDL_PCIE1_ECC_AGGR_CORE_AXI_0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_PCIE1_ECC_AGGR_CORE_AXI_0 </h2>

</div>
</div>
<a id="a3b959b6328a9a181da8d308efacb8197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b959b6328a9a181da8d308efacb8197">&#9670;&nbsp;</a></span>SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RamIdTable[SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR </h2>

</div>
</div>
<a id="a15af654cb220783095ee620ce37c167a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15af654cb220783095ee620ce37c167a">&#9670;&nbsp;</a></span>SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div><div class="line">      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div><div class="line">      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div><div class="line">      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div><div class="line">      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div><div class="line">      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a9aa9b68e4d77945f7988e12014811a23">SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_a9aa9b68e4d77945f7988e12014811a23"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a9aa9b68e4d77945f7988e12014811a23">SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:45919</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="ad3acbc7295f671498fc9d6961f8a533c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3acbc7295f671498fc9d6961f8a533c">&#9670;&nbsp;</a></span>SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div><div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div><div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div><div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div><div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div><div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#ad05112a2aaa06605bec8b9d6bda37ba4">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_ad05112a2aaa06605bec8b9d6bda37ba4"><div class="ttname"><a href="sdl__ecc__soc_8h.html#ad05112a2aaa06605bec8b9d6bda37ba4">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:45941</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="a3778b68944fdd723ef8b4fa22e998b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3778b68944fdd723ef8b4fa22e998b93">&#9670;&nbsp;</a></span>SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_RamIdTable[SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_RAM_ID,</div><div class="line">      SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_INJECT_TYPE,</div><div class="line">      SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_RAM_ID,</div><div class="line">      SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_INJECT_TYPE,</div><div class="line">      SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_ADC12C0_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR </h2>

</div>
</div>
<a id="a55c0964182169c9c8398e968f7bdc034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c0964182169c9c8398e968f7bdc034">&#9670;&nbsp;</a></span>SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_RamIdTable[SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_RAM_ID,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_INJECT_TYPE,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_ECC_TYPE,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#ae8da527a6ddaac7e69f794542712a83e">SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_groupEntries</a> },</div><div class="line">    { SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_TX_SHIM_DMA_PSIL_FIFO_RAM_ID,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_TX_SHIM_DMA_PSIL_FIFO_INJECT_TYPE,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_TX_SHIM_DMA_PSIL_FIFO_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_TX_SHIM_KSDMA_PSIL_ENDPT_IPCFIFO_F0_TPRAM_256X167_SBW_SR_RAM_ID,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_TX_SHIM_KSDMA_PSIL_ENDPT_IPCFIFO_F0_TPRAM_256X167_SBW_SR_INJECT_TYPE,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_TX_SHIM_KSDMA_PSIL_ENDPT_IPCFIFO_F0_TPRAM_256X167_SBW_SR_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_ae8da527a6ddaac7e69f794542712a83e"><div class="ttname"><a href="sdl__ecc__soc_8h.html#ae8da527a6ddaac7e69f794542712a83e">SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_groupEntries[SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_CSI_TX_IF_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:45980</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR </h2>

</div>
</div>
<a id="a4976f8d74075c9e65c7deec6f448b1c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4976f8d74075c9e65c7deec6f448b1c3">&#9670;&nbsp;</a></span>SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_RamIdTable[SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_IDOM0_ECC_AGGR1_IDOM0_ECC_AGGR </h2>

</div>
</div>
<a id="ab22abc70713fe3db8151257045a75fe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab22abc70713fe3db8151257045a75fe3">&#9670;&nbsp;</a></span>SDL_MCU_I3C1_I3C_S_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCU_I3C1_I3C_S_ECC_AGGR_RamIdTable[SDL_MCU_I3C1_I3C_S_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_I3C1_I3C_S_ECC_AGGR </h2>

</div>
</div>
<a id="a1bf38405373b8307861a8243f4f6d569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bf38405373b8307861a8243f4f6d569">&#9670;&nbsp;</a></span>SDL_MCU_I3C1_I3C_P_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCU_I3C1_I3C_P_ECC_AGGR_RamIdTable[SDL_MCU_I3C1_I3C_P_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_I3C1_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_RAM_ID,</div><div class="line">      SDL_MCU_I3C1_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_INJECT_TYPE,</div><div class="line">      SDL_MCU_I3C1_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_ECC_TYPE,</div><div class="line">      SDL_MCU_I3C1_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a6fb28c0a2cc1c1ec967ed2fb12c5cadc">SDL_MCU_I3C1_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_a6fb28c0a2cc1c1ec967ed2fb12c5cadc"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a6fb28c0a2cc1c1ec967ed2fb12c5cadc">SDL_MCU_I3C1_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCU_I3C1_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_groupEntries[SDL_MCU_I3C1_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:46613</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_I3C1_I3C_P_ECC_AGGR </h2>

</div>
</div>
<a id="a26eb94d4cd29d73422dd717079dcd473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26eb94d4cd29d73422dd717079dcd473">&#9670;&nbsp;</a></span>SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_RamIdTable[SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER0_FIFO_RAM_ID,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER0_FIFO_INJECT_TYPE,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER0_FIFO_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER1_FIFO_RAM_ID,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER1_FIFO_INJECT_TYPE,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER1_FIFO_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER2_FIFO_RAM_ID,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER2_FIFO_INJECT_TYPE,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER2_FIFO_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER3_FIFO_RAM_ID,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER3_FIFO_INJECT_TYPE,</div><div class="line">      SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE_CSI_TX_IF_RAM_WRAPPER3_FIFO_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_CSI_TX_IF0_CSI_TX_IF_ECC_AGGR_BYTE </h2>

</div>
</div>
<a id="a26f5eb2c876cb7aabb2a99b59fc1ae92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26f5eb2c876cb7aabb2a99b59fc1ae92">&#9670;&nbsp;</a></span>SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_RamIdTable[SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_WKUP_CBASS_ECC_AGGR0_WAKEUP_ECC_AGGR </h2>

</div>
</div>
<a id="a57b48567491ab3fbcc7f0a8cb84913c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57b48567491ab3fbcc7f0a8cb84913c7">&#9670;&nbsp;</a></span>SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_RamIdTable[SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_USB3P0SS_16FFC_USB3P0SS_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID,</div><div class="line">      SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_USB3P0SS_16FFC_USB3P0SS_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_INJECT_TYPE,</div><div class="line">      SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_USB3P0SS_16FFC_USB3P0SS_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_USB1_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR </h2>

</div>
</div>
<a id="a1f7d7eacc37636a66c10242e2deac4d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f7d7eacc37636a66c10242e2deac4d0">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_RamIdTable[SDL_MCU_NAVSS0_MODSS_ECC_AGGR0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_NAVSS0_MODSS_ECC_AGGR0 </h2>

</div>
</div>
<a id="ad527c88f7e42caa10e5796dcc6a784af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad527c88f7e42caa10e5796dcc6a784af">&#9670;&nbsp;</a></span>SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_RamIdTable[SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_0_SPRAM_ECC_RAM_ID,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_0_SPRAM_ECC_INJECT_TYPE,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_0_SPRAM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_1_SPRAM_ECC_RAM_ID,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_1_SPRAM_ECC_INJECT_TYPE,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_1_SPRAM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_2_SPRAM_ECC_RAM_ID,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_2_SPRAM_ECC_INJECT_TYPE,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_2_SPRAM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_3_SPRAM_ECC_RAM_ID,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_3_SPRAM_ECC_INJECT_TYPE,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_PKT_MEM_3_SPRAM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_AIF_MEM_TPRAM_ECC_RAM_ID,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_AIF_MEM_TPRAM_ECC_INJECT_TYPE,</div><div class="line">      SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY_K3_DSS_EDP_MHDPTX_WRAPPER_AIF_MEM_TPRAM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_DSS_EDP0_K3_DSS_EDP_MHDPTX_WRAPPER_ECC_AGGR_PHY </h2>

</div>
</div>
<a id="a671e37d55f44646baf94bf9a851b3818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a671e37d55f44646baf94bf9a851b3818">&#9670;&nbsp;</a></span>SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_RamIdTable[SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_K3_DSS_DSI_DSI_TOP_DSI_EDC_CTRL_SYS_EDC_CTRL_0_RAM_ID,</div><div class="line">      SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_K3_DSS_DSI_DSI_TOP_DSI_EDC_CTRL_SYS_EDC_CTRL_0_INJECT_TYPE,</div><div class="line">      SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_K3_DSS_DSI_DSI_TOP_DSI_EDC_CTRL_SYS_EDC_CTRL_0_ECC_TYPE,</div><div class="line">      SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_K3_DSS_DSI_DSI_TOP_DSI_EDC_CTRL_SYS_EDC_CTRL_0_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a5ef0ee8a88cf44d0c5ac6c1cddb50438">SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_K3_DSS_DSI_DSI_TOP_DSI_EDC_CTRL_SYS_EDC_CTRL_0_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_a5ef0ee8a88cf44d0c5ac6c1cddb50438"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a5ef0ee8a88cf44d0c5ac6c1cddb50438">SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_K3_DSS_DSI_DSI_TOP_DSI_EDC_CTRL_SYS_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_K3_DSS_DSI_DSI_TOP_DSI_EDC_CTRL_SYS_EDC_CTRL_0_groupEntries[SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_K3_DSS_DSI_DSI_TOP_DSI_EDC_CTRL_SYS_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:62658</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS </h2>

</div>
</div>
<a id="a3f13a9c241b67f931b2f1486fc21ec2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f13a9c241b67f931b2f1486fc21ec2a">&#9670;&nbsp;</a></span>SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div><div class="line">      SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div><div class="line">      SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div><div class="line">      SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div><div class="line">      SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div><div class="line">      SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#ad8e2b1d34f083462099cb2ad1550aefb">SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_ad8e2b1d34f083462099cb2ad1550aefb"><div class="ttname"><a href="sdl__ecc__soc_8h.html#ad8e2b1d34f083462099cb2ad1550aefb">SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:62682</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="a952c08887a9d2dd52bdf3ede8f1238d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a952c08887a9d2dd52bdf3ede8f1238d9">&#9670;&nbsp;</a></span>SDL_PCIE3_ECC_AGGR_CORE_0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_PCIE3_ECC_AGGR_CORE_0_RamIdTable[SDL_PCIE3_ECC_AGGR_CORE_0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_PCIE3_ECC_AGGR_CORE_0 </h2>

</div>
</div>
<a id="aba9b15bcc3d459eb5042b9d16e6cf3bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba9b15bcc3d459eb5042b9d16e6cf3bc">&#9670;&nbsp;</a></span>SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_RamIdTable[SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_NAVSS0_UDMASS_ECC_AGGR0 </h2>

</div>
</div>
<a id="a0087ae0f1b06495990d5fcd38e5557fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0087ae0f1b06495990d5fcd38e5557fe">&#9670;&nbsp;</a></span>SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_RamIdTable[SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_ECC0_RAM_ID,</div><div class="line">      SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_ECC0_INJECT_TYPE,</div><div class="line">      SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_ECC0_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_EDC_CTRL_0_RAM_ID,</div><div class="line">      SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_EDC_CTRL_0_INJECT_TYPE,</div><div class="line">      SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_EDC_CTRL_0_ECC_TYPE,</div><div class="line">      SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#aa48976283b3accd469b673ed2b858095">SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_EDC_CTRL_0_groupEntries</a> },</div><div class="line">    { SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_RAM_ID,</div><div class="line">      SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_INJECT_TYPE,</div><div class="line">      SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_ECC_TYPE,</div><div class="line">      SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a1723667850fe5800b5594954e3d890e5">SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_aa48976283b3accd469b673ed2b858095"><div class="ttname"><a href="sdl__ecc__soc_8h.html#aa48976283b3accd469b673ed2b858095">SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_EDC_CTRL_0_groupEntries[SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_MSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:69337</div></div>
<div class="ttc" id="sdl__ecc__soc_8h_html_a1723667850fe5800b5594954e3d890e5"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a1723667850fe5800b5594954e3d890e5">SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_groupEntries[SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR_MSRAM128KX64E_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:69394</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_MSRAM_1MB0_MSRAM128KX64E_ECC_AGGR </h2>

</div>
</div>
<a id="adac846b7b8a0f8063506b48f8de4dc35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adac846b7b8a0f8063506b48f8de4dc35">&#9670;&nbsp;</a></span>SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div><div class="line">      SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div><div class="line">      SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div><div class="line">      SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div><div class="line">      SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div><div class="line">      SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a1b717d0c14f7821b78e30f07c41f1b83">SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_a1b717d0c14f7821b78e30f07c41f1b83"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a1b717d0c14f7821b78e30f07c41f1b83">SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:69426</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="a6aa4ab8bf2da864d6ee7c48d71a2212b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aa4ab8bf2da864d6ee7c48d71a2212b">&#9670;&nbsp;</a></span>SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div><div class="line">      SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div><div class="line">      SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div><div class="line">      SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div><div class="line">      SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div><div class="line">      SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#ad38d3337b36c0f6cc8dff812fe6e6961">SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_ad38d3337b36c0f6cc8dff812fe6e6961"><div class="ttname"><a href="sdl__ecc__soc_8h.html#ad38d3337b36c0f6cc8dff812fe6e6961">SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:69448</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="ad0edf72b39effa05051022a780611327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0edf72b39effa05051022a780611327">&#9670;&nbsp;</a></span>SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div><div class="line">      SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div><div class="line">      SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div><div class="line">      SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div><div class="line">      SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div><div class="line">      SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#acf0c6148f3643017629d4d1e8fec9785">SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_acf0c6148f3643017629d4d1e8fec9785"><div class="ttname"><a href="sdl__ecc__soc_8h.html#acf0c6148f3643017629d4d1e8fec9785">SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:69470</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="afe895a4e383c36f222357f481d5bfef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe895a4e383c36f222357f481d5bfef6">&#9670;&nbsp;</a></span>SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_RamIdTable[SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_TF0_F0_TPRAM_120X128_SBW_SR_RAM_ID,</div><div class="line">      SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_TF0_F0_TPRAM_120X128_SBW_SR_INJECT_TYPE,</div><div class="line">      SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_TF0_F0_TPRAM_120X128_SBW_SR_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_TF0_F1_TPRAM_120X128_SBW_SR_RAM_ID,</div><div class="line">      SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_TF0_F1_TPRAM_120X128_SBW_SR_INJECT_TYPE,</div><div class="line">      SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_TF0_F1_TPRAM_120X128_SBW_SR_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_RF0_F0_TPRAM_120X144_SBW_SR_RAM_ID,</div><div class="line">      SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_RF0_F0_TPRAM_120X144_SBW_SR_INJECT_TYPE,</div><div class="line">      SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_RF0_F0_TPRAM_120X144_SBW_SR_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_RF0_F1_TPRAM_120X144_SBW_SR_RAM_ID,</div><div class="line">      SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_RF0_F1_TPRAM_120X144_SBW_SR_INJECT_TYPE,</div><div class="line">      SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR_PDMA_J7_MAIN_MCAN_PDMA_CORE_RF0_F1_TPRAM_120X144_SBW_SR_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_PDMA5_PDMA_MAIN_MCAN_ECCAGGR </h2>

</div>
</div>
<a id="acadec93580d667861148c726dec43de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acadec93580d667861148c726dec43de5">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_RamIdTable[SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR </h2>

</div>
</div>
<a id="ac5f7561b1a6013da1ae6be54e7031f01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f7561b1a6013da1ae6be54e7031f01">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_RamIdTable[SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR </h2>

</div>
</div>
<a id="a7cefe15fcfffa12d95bea286b7be4296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cefe15fcfffa12d95bea286b7be4296">&#9670;&nbsp;</a></span>SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div><div class="line">      SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div><div class="line">      SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div><div class="line">      SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div><div class="line">      SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div><div class="line">      SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a86c00c6944e8dcabf2b1c5b715f9e521">SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_a86c00c6944e8dcabf2b1c5b715f9e521"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a86c00c6944e8dcabf2b1c5b715f9e521">SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:69714</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="a1ab4ff5dc36d5418f0c1da705ba4f8df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ab4ff5dc36d5418f0c1da705ba4f8df">&#9670;&nbsp;</a></span>SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div><div class="line">      SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div><div class="line">      SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div><div class="line">      SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div><div class="line">      SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div><div class="line">      SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a26a37bbc7c518e3cac79c04b47141703">SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_a26a37bbc7c518e3cac79c04b47141703"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a26a37bbc7c518e3cac79c04b47141703">SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:69736</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="a1ae57624cefac36b941c515ab97dbfe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ae57624cefac36b941c515ab97dbfe6">&#9670;&nbsp;</a></span>SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_RamIdTable[SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_ECC0_RAM_ID,</div><div class="line">      SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_ECC0_INJECT_TYPE,</div><div class="line">      SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_ECC0_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_EDC_CTRL_0_RAM_ID,</div><div class="line">      SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_EDC_CTRL_0_INJECT_TYPE,</div><div class="line">      SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_EDC_CTRL_0_ECC_TYPE,</div><div class="line">      SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a8ce3f64dba918f5ee0520138855c229f">SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_EDC_CTRL_0_groupEntries</a> },</div><div class="line">    { SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_RAM_ID,</div><div class="line">      SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_INJECT_TYPE,</div><div class="line">      SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_ECC_TYPE,</div><div class="line">      SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a6da469fe9fff1c41d88b93a0eb5de7f5">SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_a6da469fe9fff1c41d88b93a0eb5de7f5"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a6da469fe9fff1c41d88b93a0eb5de7f5">SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_groupEntries[SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:69827</div></div>
<div class="ttc" id="sdl__ecc__soc_8h_html_a8ce3f64dba918f5ee0520138855c229f"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a8ce3f64dba918f5ee0520138855c229f">SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_EDC_CTRL_0_groupEntries[SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_MSRAM16KX256E_MSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:69758</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MSRAM_512K0_MSRAM16KX256E_ECC_AGGR </h2>

</div>
</div>
<a id="aa800f1d1ad6000585ea82725ddad7de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa800f1d1ad6000585ea82725ddad7de0">&#9670;&nbsp;</a></span>SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div><div class="line">      SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div><div class="line">      SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div><div class="line">      SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div><div class="line">      SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div><div class="line">      SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#ade4cad06d09ba1f019af25450f89a2b1">SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_ade4cad06d09ba1f019af25450f89a2b1"><div class="ttname"><a href="sdl__ecc__soc_8h.html#ade4cad06d09ba1f019af25450f89a2b1">SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:69859</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="af6edc6611c0aa4804d10780f3d8b32be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6edc6611c0aa4804d10780f3d8b32be">&#9670;&nbsp;</a></span>SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_RamIdTable[SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_RAM_ID,</div><div class="line">      SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_INJECT_TYPE,</div><div class="line">      SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM </h2>

</div>
</div>
<a id="a19b098ccd0e1527caa87d6b85fd56678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19b098ccd0e1527caa87d6b85fd56678">&#9670;&nbsp;</a></span>SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_RamIdTable[SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_RAM_ID,</div><div class="line">      SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_INJECT_TYPE,</div><div class="line">      SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_RAM_ID,</div><div class="line">      SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_INJECT_TYPE,</div><div class="line">      SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_16FFC_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_ADC12C1_ADC12C_ADC12_CORE_FIFO_RAM_ECC_AGGR </h2>

</div>
</div>
<a id="ac4028b681c5032e6b0a57751613ba543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4028b681c5032e6b0a57751613ba543">&#9670;&nbsp;</a></span>SDL_PCIE3_ECC_AGGR_CORE_AXI_0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_PCIE3_ECC_AGGR_CORE_AXI_0_RamIdTable[SDL_PCIE3_ECC_AGGR_CORE_AXI_0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_PCIE3_ECC_AGGR_CORE_AXI_0 </h2>

</div>
</div>
<a id="a3d985099f97d1bd2c6a1950cc410d8b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d985099f97d1bd2c6a1950cc410d8b7">&#9670;&nbsp;</a></span>SDL_I3C0_I3C_P_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_I3C0_I3C_P_ECC_AGGR_RamIdTable[SDL_I3C0_I3C_P_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_RAM_ID,</div><div class="line">      SDL_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_INJECT_TYPE,</div><div class="line">      SDL_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_ECC_TYPE,</div><div class="line">      SDL_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#ab7745a7d99ee98be914a8b8904bcb641">SDL_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_ab7745a7d99ee98be914a8b8904bcb641"><div class="ttname"><a href="sdl__ecc__soc_8h.html#ab7745a7d99ee98be914a8b8904bcb641">SDL_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_groupEntries[SDL_I3C0_I3C_P_ECC_AGGR_I3C_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:69968</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_I3C0_I3C_P_ECC_AGGR </h2>

</div>
</div>
<a id="acdec2ffce2e824695daa9856c9c2f40a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdec2ffce2e824695daa9856c9c2f40a">&#9670;&nbsp;</a></span>SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_RamIdTable[SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_PRU_ICSSG1_ICSS_G_CORE_BORG_ECC_AGGR </h2>

</div>
</div>
<a id="af898d77ab58bc8816f5a7cc3555e72bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af898d77ab58bc8816f5a7cc3555e72bf">&#9670;&nbsp;</a></span>SDL_CBASS_ECC_AGGR0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_CBASS_ECC_AGGR0_RamIdTable[SDL_CBASS_ECC_AGGR0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_CBASS_ECC_AGGR0 </h2>

</div>
</div>
<a id="a16f7724d5d34f45dea6da017f7857c86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16f7724d5d34f45dea6da017f7857c86">&#9670;&nbsp;</a></span>SDL_MAIN_RC_ECC_AGGR0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MAIN_RC_ECC_AGGR0_RamIdTable[SDL_MAIN_RC_ECC_AGGR0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MAIN_RC_ECC_AGGR0 </h2>

</div>
</div>
<a id="ad352514f2718b2aa9071b87f578705f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad352514f2718b2aa9071b87f578705f7">&#9670;&nbsp;</a></span>SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_RamIdTable[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_VBUSMC2AXI_V512D32E_D_VEDC_CTRL_0_RAM_ID,</div><div class="line">      SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_VBUSMC2AXI_V512D32E_D_VEDC_CTRL_0_INJECT_TYPE,</div><div class="line">      SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_VBUSMC2AXI_V512D32E_D_VEDC_CTRL_0_ECC_TYPE,</div><div class="line">      SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_VBUSMC2AXI_V512D32E_D_VEDC_CTRL_0_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a3994ae062d5c3103823766792173dc89">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_VBUSMC2AXI_V512D32E_D_VEDC_CTRL_0_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_a3994ae062d5c3103823766792173dc89"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a3994ae062d5c3103823766792173dc89">SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_VBUSMC2AXI_V512D32E_D_VEDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_VBUSMC2AXI_V512D32E_D_VEDC_CTRL_0_groupEntries[SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_VBUSMC2AXI_V512D32E_D_VEDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:109856</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_DDR0_DDR32SSC_EW_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS </h2>

</div>
</div>
<a id="ae59648aacbbed23b580ed46292311a29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae59648aacbbed23b580ed46292311a29">&#9670;&nbsp;</a></span>SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_RamIdTable[SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_NAVSS_NBSS_ECC_AGGR0_NAVSS512L_NBSS_PHYS_ECC_AGGR </h2>

</div>
</div>
<a id="aba4e46072b7e1f708d2ab5cac7f3252e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba4e46072b7e1f708d2ab5cac7f3252e">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_RamIdTable[SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR </h2>

</div>
</div>
<a id="a27754614d57cf881879d6b1bcffb0d03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27754614d57cf881879d6b1bcffb0d03">&#9670;&nbsp;</a></span>SDL_DMPAC0_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_DMPAC0_ECC_AGGR_RamIdTable[SDL_DMPAC0_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_DMPAC0_ECC_AGGR </h2>

</div>
</div>
<a id="a2e5d5af9d03bc4188f069c6094c3d9cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e5d5af9d03bc4188f069c6094c3d9cc">&#9670;&nbsp;</a></span>SDL_MAIN_HC_ECC_AGGR0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MAIN_HC_ECC_AGGR0_RamIdTable[SDL_MAIN_HC_ECC_AGGR0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MAIN_HC_ECC_AGGR0 </h2>

</div>
</div>
<a id="a48949d5c6c51b88b5b7e0b14a625dc2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48949d5c6c51b88b5b7e0b14a625dc2e">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_RamIdTable[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_RAM_ID,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_INJECT_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_ECC_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a33568a6eb78f750e01b3e2b3adf6b408">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_groupEntries</a> },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_DDRSS0_ASAFE_SI_RAM_ID,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_DDRSS0_ASAFE_SI_INJECT_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_DDRSS0_ASAFE_SI_ECC_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_DDRSS0_ASAFE_SI_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#ad1c14ac2491904708756eb5d8e9bf624">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_DDRSS0_ASAFE_SI_groupEntries</a> },</div><div class="line">    { SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_RAM_ID,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_INJECT_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_ECC_TYPE,</div><div class="line">      SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a66432afb5413f565f4e4ee00934624c1">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_ad1c14ac2491904708756eb5d8e9bf624"><div class="ttname"><a href="sdl__ecc__soc_8h.html#ad1c14ac2491904708756eb5d8e9bf624">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_DDRSS0_ASAFE_SI_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_DDRSS0_ASAFE_SI_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_DDRSS0_ASAFE_SI_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:121310</div></div>
<div class="ttc" id="sdl__ecc__soc_8h_html_a33568a6eb78f750e01b3e2b3adf6b408"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a33568a6eb78f750e01b3e2b3adf6b408">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_EDC_CTRL_ECCAGGR2_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:121289</div></div>
<div class="ttc" id="sdl__ecc__soc_8h_html_a66432afb5413f565f4e4ee00934624c1"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a66432afb5413f565f4e4ee00934624c1">SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_groupEntries[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_MSMC_J7ES_ECC_AGGR2_P2P_BRIDGE_CORE_DST_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:121357</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2 </h2>

</div>
</div>
<a id="a496748118170b582f2fc8429c39a207e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a496748118170b582f2fc8429c39a207e">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_RamIdTable[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1 </h2>

</div>
</div>
<a id="a97860ee4af6f4dc185aa46b67b76a453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97860ee4af6f4dc185aa46b67b76a453">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_RamIdTable[SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0 </h2>

</div>
</div>
<a id="ae818685c67dc23ef4984652b084525f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae818685c67dc23ef4984652b084525f1">&#9670;&nbsp;</a></span>SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div><div class="line">      SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div><div class="line">      SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div><div class="line">      SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div><div class="line">      SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div><div class="line">      SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a92afd6779b1dcd5034b2b470170b9527">SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_a92afd6779b1dcd5034b2b470170b9527"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a92afd6779b1dcd5034b2b470170b9527">SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:130803</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="a6ee6ca0bd35b378cef6e49bae34d42b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ee6ca0bd35b378cef6e49bae34d42b5">&#9670;&nbsp;</a></span>SDL_VPAC0_LDC_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_VPAC0_LDC_ECC_AGGR_RamIdTable[SDL_VPAC0_LDC_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_VPAC0_LDC_ECC_AGGR </h2>

</div>
</div>
<a id="a532e283de03c34a55135164e060af9a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a532e283de03c34a55135164e060af9a6">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE1_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_R5FSS0_CORE1_ECC_AGGR_RamIdTable[SDL_R5FSS0_CORE1_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_R5FSS0_CORE1_ECC_AGGR </h2>

</div>
</div>
<a id="a82dcdd51c4ff021709308d5bbd69c48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82dcdd51c4ff021709308d5bbd69c48f">&#9670;&nbsp;</a></span>SDL_NAVSS_VIRTSS_ECC_AGGR0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_NAVSS_VIRTSS_ECC_AGGR0_RamIdTable[SDL_NAVSS_VIRTSS_ECC_AGGR0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_NAVSS_VIRTSS_ECC_AGGR0 </h2>

</div>
</div>
<a id="a6bffd056b5282f532bffa1a19ddf65a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bffd056b5282f532bffa1a19ddf65a2">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_CORE1_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCU_R5FSS0_CORE1_ECC_AGGR_RamIdTable[SDL_MCU_R5FSS0_CORE1_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_R5FSS0_CORE1_ECC_AGGR </h2>

</div>
</div>
<a id="a4b7fb4950a047ed7b843ea11821d1250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b7fb4950a047ed7b843ea11821d1250">&#9670;&nbsp;</a></span>SDL_MCU_CBASS_ECC_AGGR0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCU_CBASS_ECC_AGGR0_RamIdTable[SDL_MCU_CBASS_ECC_AGGR0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_CBASS_ECC_AGGR0 </h2>

</div>
</div>
<a id="ac499ba6a72d00a6d8e28f5c458a724f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac499ba6a72d00a6d8e28f5c458a724f9">&#9670;&nbsp;</a></span>SDL_VPAC0_VISS_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_VPAC0_VISS_ECC_AGGR_RamIdTable[SDL_VPAC0_VISS_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_VPAC0_VISS_ECC_AGGR </h2>

</div>
</div>
<a id="a2f2eac06693ecc41310198b33c482edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f2eac06693ecc41310198b33c482edc">&#9670;&nbsp;</a></span>SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div><div class="line">      SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div><div class="line">      SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div><div class="line">      SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div><div class="line">      SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div><div class="line">      SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a052d9a46636ac869df6cbd4728b1f4ee">SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_a052d9a46636ac869df6cbd4728b1f4ee"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a052d9a46636ac869df6cbd4728b1f4ee">SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:162580</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="aafab6c5c2aa1e1b2bec8533d4af33b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafab6c5c2aa1e1b2bec8533d4af33b4d">&#9670;&nbsp;</a></span>SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RamIdTable[SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR </h2>

</div>
</div>
<a id="a17b07649735b8466ded06df93f8a11b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17b07649735b8466ded06df93f8a11b9">&#9670;&nbsp;</a></span>SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div><div class="line">      SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div><div class="line">      SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">    { SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div><div class="line">      SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div><div class="line">      SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div><div class="line">      SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div><div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#ae47a8ce893bd3dc663e522d4af592370">SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div><div class="line">}</div><div class="ttc" id="sdl__ecc__soc_8h_html_ae47a8ce893bd3dc663e522d4af592370"><div class="ttname"><a href="sdl__ecc__soc_8h.html#ae47a8ce893bd3dc663e522d4af592370">SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:162646</div></div>
</div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="a654b575a56fa2bcfff194b8354658ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a654b575a56fa2bcfff194b8354658ed8">&#9670;&nbsp;</a></span>SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_RamIdTable[SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_MLBSS2P0_MLBDIM_WRAP_DBMEM_RAM_ID,</div><div class="line">      SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_MLBSS2P0_MLBDIM_WRAP_DBMEM_INJECT_TYPE,</div><div class="line">      SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR_MLBSS2P0_MLBDIM_WRAP_DBMEM_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MLB0_MLBSS2P0_MLBDIM_WRAP_ECC_AGGR </h2>

</div>
</div>
<a id="ae33e18b87f11e2ad1154fb032159a351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae33e18b87f11e2ad1154fb032159a351">&#9670;&nbsp;</a></span>SDL_MCU_FSS0_0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCU_FSS0_0_RamIdTable[SDL_MCU_FSS0_0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_FSS0_0 </h2>

</div>
</div>
<a id="a7c96343ab738284fd733443e373499d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c96343ab738284fd733443e373499d1">&#9670;&nbsp;</a></span>SDL_MCU_FSS0_1_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCU_FSS0_1_RamIdTable[SDL_MCU_FSS0_1_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_FSS0_OSPI_OSPI_WRAP_SRAM_RAM_ID,</div><div class="line">      SDL_MCU_FSS0_OSPI_OSPI_WRAP_SRAM_INJECT_TYPE,</div><div class="line">      SDL_MCU_FSS0_OSPI_OSPI_WRAP_SRAM_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_FSS0_1 </h2>

</div>
</div>
<a id="a7455f42f9f8d88fd073f32ef3e112952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7455f42f9f8d88fd073f32ef3e112952">&#9670;&nbsp;</a></span>SDL_MCU_FSS0_2_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCU_FSS0_2_RamIdTable[SDL_MCU_FSS0_2_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    { SDL_MCU_FSS0_OSPI_OSPI_WRAP_SRAM_RAM_ID,</div><div class="line">      SDL_MCU_FSS0_OSPI_OSPI_WRAP_SRAM_INJECT_TYPE,</div><div class="line">      SDL_MCU_FSS0_OSPI_OSPI_WRAP_SRAM_ECC_TYPE,</div><div class="line">      0u,</div><div class="line">      NULL },</div><div class="line">}</div></div><!-- fragment --><hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_FSS0_2 </h2>

</div>
</div>
<a id="a2036d83f3d1f19c6e54d3f60794a24a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2036d83f3d1f19c6e54d3f60794a24a4">&#9670;&nbsp;</a></span>SDL_MCU_CPSW0_0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_MCU_CPSW0_0_RamIdTable[SDL_MCU_CPSW0_0_NUM_RAMS+17]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_CPSW0_0 </h2>

</div>
</div>
<a id="a5210be135ab81df78f1eb4cad28fe4a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5210be135ab81df78f1eb4cad28fe4a4">&#9670;&nbsp;</a></span>SDL_WKUP_DMSC0_0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_WKUP_DMSC0_0_RamIdTable[SDL_WKUP_DMSC0_0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_WKUP_DMSC0_0 </h2>

</div>
</div>
<a id="acd83d40f0cde5bc74ed86851d1f78216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd83d40f0cde5bc74ed86851d1f78216">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_10_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_COMPUTE_CLUSTER0_10_RamIdTable[SDL_COMPUTE_CLUSTER0_10_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_COMPUTE_CLUSTER0_10 </h2>

</div>
</div>
<a id="ae18d310d2f47c1bce1a527a8867b8be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae18d310d2f47c1bce1a527a8867b8be3">&#9670;&nbsp;</a></span>SDL_CPSW0_0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_RAMIdEntry_t SDL_CPSW0_0_RamIdTable[SDL_CPSW0_0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr/>
 <h2>This structure holds the list of Ram Ids for each memory subtype in SDL_CPSW0_0 </h2>

</div>
</div>
<a id="ae7759a69c73e4b319ebf56316ed5c4ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7759a69c73e4b319ebf56316ed5c4ea">&#9670;&nbsp;</a></span>SDL_ECC_aggrBaseAddressTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a>* const SDL_ECC_aggrBaseAddressTable[<a class="el" href="sdl__ecc__soc_8h.html#a2333203d749c12c0f4fe7699f3ad921a">SDL_ECC_AGGREGATOR_MAX_LOW_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This structure holds the base addresses for each memory subtype in MCU domain  </p>
<hr/>
 <h2></h2>

</div>
</div>
<a id="a9a158323b7d72d7165e0f26020a13748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a158323b7d72d7165e0f26020a13748">&#9670;&nbsp;</a></span>SDL_ECC_aggrHighBaseAddressTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t const SDL_ECC_aggrHighBaseAddressTable[<a class="el" href="sdl__ecc__soc_8h.html#ab0831451d8d12397ca26fb29c0de4b74">SDL_ECC_AGGREGATOR_MAX_HIGH_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">{</div><div class="line">    (uint64_t)SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_BASE,</div><div class="line">    (uint64_t)SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_BASE,</div><div class="line">    (uint64_t)SDL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR2_BASE,</div><div class="line">    (uint64_t)SDL_COMPUTE_CLUSTER0_A72SS0_COMMON_ECC_AGGR_BASE,</div><div class="line">    (uint64_t)SDL_COMPUTE_CLUSTER0_A72SS0_CORE0_ECC_AGGR_BASE,</div><div class="line">    (uint64_t)SDL_COMPUTE_CLUSTER0_A72SS0_CORE1_ECC_AGGR_BASE,</div><div class="line">    (uint64_t)SDL_COMPUTE_CLUSTER0_ECC_AGGR_VBUS_BASE,</div><div class="line">    (uint64_t)SDL_COMPUTE_CLUSTER0_ECC_AGGR_CTL_BASE,</div><div class="line">    (uint64_t)SDL_COMPUTE_CLUSTER0_ECC_AGGR_CFG_BASE,</div><div class="line">    (uint64_t)SDL_COMPUTE_CLUSTER0_C71SS0_ECC_AGGR_BASE,</div><div class="line">}</div></div><!-- fragment -->
</div>
</div>
<a id="aad9feeeae6e6a052c8bd3323a6911c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad9feeeae6e6a052c8bd3323a6911c29">&#9670;&nbsp;</a></span>SDL_ECC_aggrHighBaseAddressTableTrans</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a>* SDL_ECC_aggrHighBaseAddressTableTrans[<a class="el" href="sdl__ecc__soc_8h.html#ab0831451d8d12397ca26fb29c0de4b74">SDL_ECC_AGGREGATOR_MAX_HIGH_ENTRIES</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50fae1e03f03a64513c52ca6572f372a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50fae1e03f03a64513c52ca6572f372a">&#9670;&nbsp;</a></span>SDL_ECC_aggrTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_EccAggrEntry_t SDL_ECC_aggrTable[SDL_ECC_MEMTYPE_MAX]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_40988668acd171a89cddbb9743a487a4.html">sdl</a></li><li class="navelem"><a class="el" href="dir_bf1277b7280dd7dfbdbdd77ba46abaa8.html">ecc</a></li><li class="navelem"><a class="el" href="dir_0fb5ee72930a8a88e661f0e891e06461.html">soc</a></li><li class="navelem"><a class="el" href="dir_687b3bfc2d42edc9ba455f66e61b27b6.html">j721e</a></li><li class="navelem"><a class="el" href="sdl__ecc__soc_8h.html">sdl_ecc_soc.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
