#--  Synopsys, Inc.
#--  Version Q-2020.03G-Beta1
#--  Project file C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\impl\synthesize\rev_1\run_options.txt
#--  Written on Wed Nov  4 11:36:11 2020


#project files
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/TMDS_PLL/TMDS_PLL.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/arp/arp.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/arp/arp_rx.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/arp/arp_tx.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/arp/crc32_d8.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/bayer_to_rgb/bayer_rgb.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/bayer_to_rgb/ram_line.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/bayer_to_rgb/shift_line.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/bayer_to_rgb/video_format_detect.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/ddr3_memory_interface/ddr3_memory_interface.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/dvi_tx_top/dvi_tx_defines.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/dvi_tx_top/dvi_tx_top.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/dvi_tx_top/rgb2dvi.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/eth_ctrl.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/fifo_sc_top/sync_fifo_2048x32b.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/fifo_top/async_fifo_512x32b.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/fifo_top/aync_fifo_2048x16b.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/frame_buffer/fifo/fifo_dma_read_128_16.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/frame_buffer/fifo/fifo_dma_write_16_128.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/frame_buffer/vfb_defines.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/frame_buffer/vfb_top.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/frame_buffer/vfb_wrapper.vp"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/gmii_to_rgmii/gmii_to_rgmii.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/gmii_to_rgmii/rgmii_rx.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/gmii_to_rgmii/rgmii_tx.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/gowin_pll/pix_pll.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/gowin_rpll/gowin_rpll.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/i2c_master/i2c_master.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/img_data_pkt.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/key_debounceN.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/mipi_csi/CSI2RAW8.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/mipi_csi/DPHY_RX_TOP/DPHY_RX_TOP.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/mipi_csi/control_capture_lane2.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/mipi_csi/fifo_top/fifo16b_8b.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/mipi_csi/pll_8bit_2lane.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/mipi_csi/raw8_lane2.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/ov5647_init/I2C_Interface.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/ov5647_init/OV5647_Controller.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/ov5647_init/OV5647_Registers.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/syn_code/syn_gen.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/testpattern.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/udp/udp.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/udp/udp_rx.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/udp/udp_tx.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/video_top.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/wm8978/audio_receive.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/wm8978/audio_send.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/wm8978/i2c_dri.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/wm8978/i2c_reg_cfg.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/wm8978/wm8978_config.v"
add_file -verilog "C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/wm8978/wm8978_ctrl.v"


#implementation: "rev_1"
impl -add rev_1 -type fpga
set_option -include_path {C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/frame_buffer;C:/Users/MaiBenBen/Desktop/dk_video_csi_720_LVCMOS12 udp send img8 state aud/src/dvi_tx_top}
set_option -library_path {D:/Gowin/Gowin_V1.9.7Beta/IDE/data/hardware_core/gw2a/prim_syn.v}

#device options
set_option -technology GOWIN-GW2A
set_option -part GW2A_18
set_option -package PBGA484
set_option -speed_grade -8
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "video_top"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0

# mapper_without_write_options
set_option -frequency auto
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# GOWIN-GW2A
set_option -maxfan 10000
set_option -rw_check_on_ram 1
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -retiming 0
set_option -update_models_cp 0
set_option -fix_gated_and_generated_clocks 1
set_option -run_prop_extract 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "rev_1/dk_video.vm"
impl -active "rev_1"
