
Led_Animation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d6c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08002e78  08002e78  00012e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ec0  08002ec0  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08002ec0  08002ec0  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ec0  08002ec0  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ec0  08002ec0  00012ec0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ec4  08002ec4  00012ec4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08002ec8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  20000064  08002f2c  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000118  08002f2c  00020118  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008c4e  00000000  00000000  0002008d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001abf  00000000  00000000  00028cdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a80  00000000  00000000  0002a7a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000988  00000000  00000000  0002b220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016a6e  00000000  00000000  0002bba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b3af  00000000  00000000  00042616  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082201  00000000  00000000  0004d9c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cfbc6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029a8  00000000  00000000  000cfc18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	08002e60 	.word	0x08002e60

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	08002e60 	.word	0x08002e60

0800014c <isButton1Pressed>:

int TimeOutForKeyPress1 = 200;
int TimeOutForKeyPress2 = 50;
int TimeOutForKeyPress3 = 200;

int isButton1Pressed(){
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	if(button1_flag == 1){
 8000150:	4b06      	ldr	r3, [pc, #24]	; (800016c <isButton1Pressed+0x20>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d104      	bne.n	8000162 <isButton1Pressed+0x16>
		button1_flag = 0;
 8000158:	4b04      	ldr	r3, [pc, #16]	; (800016c <isButton1Pressed+0x20>)
 800015a:	2200      	movs	r2, #0
 800015c:	601a      	str	r2, [r3, #0]
		return 1;
 800015e:	2301      	movs	r3, #1
 8000160:	e000      	b.n	8000164 <isButton1Pressed+0x18>
	}
	return 0;
 8000162:	2300      	movs	r3, #0
}
 8000164:	4618      	mov	r0, r3
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	20000080 	.word	0x20000080

08000170 <isButton2Pressed>:

int isButton2Pressed(){
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	if(button2_flag == 1){
 8000174:	4b06      	ldr	r3, [pc, #24]	; (8000190 <isButton2Pressed+0x20>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	2b01      	cmp	r3, #1
 800017a:	d104      	bne.n	8000186 <isButton2Pressed+0x16>
		button2_flag = 0;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <isButton2Pressed+0x20>)
 800017e:	2200      	movs	r2, #0
 8000180:	601a      	str	r2, [r3, #0]
		return 1;
 8000182:	2301      	movs	r3, #1
 8000184:	e000      	b.n	8000188 <isButton2Pressed+0x18>
	}
	return 0;
 8000186:	2300      	movs	r3, #0
}
 8000188:	4618      	mov	r0, r3
 800018a:	46bd      	mov	sp, r7
 800018c:	bc80      	pop	{r7}
 800018e:	4770      	bx	lr
 8000190:	20000084 	.word	0x20000084

08000194 <isButton3Pressed>:

int isButton3Pressed(){
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
	if(button3_flag == 1){
 8000198:	4b06      	ldr	r3, [pc, #24]	; (80001b4 <isButton3Pressed+0x20>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	2b01      	cmp	r3, #1
 800019e:	d104      	bne.n	80001aa <isButton3Pressed+0x16>
		button3_flag = 0;
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <isButton3Pressed+0x20>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	601a      	str	r2, [r3, #0]
		return 1;
 80001a6:	2301      	movs	r3, #1
 80001a8:	e000      	b.n	80001ac <isButton3Pressed+0x18>
	}
	return 0;
 80001aa:	2300      	movs	r3, #0
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bc80      	pop	{r7}
 80001b2:	4770      	bx	lr
 80001b4:	20000088 	.word	0x20000088

080001b8 <subKeyPocess1>:

void subKeyPocess1(){
 80001b8:	b480      	push	{r7}
 80001ba:	af00      	add	r7, sp, #0
	button1_flag = 1;
 80001bc:	4b03      	ldr	r3, [pc, #12]	; (80001cc <subKeyPocess1+0x14>)
 80001be:	2201      	movs	r2, #1
 80001c0:	601a      	str	r2, [r3, #0]
}
 80001c2:	bf00      	nop
 80001c4:	46bd      	mov	sp, r7
 80001c6:	bc80      	pop	{r7}
 80001c8:	4770      	bx	lr
 80001ca:	bf00      	nop
 80001cc:	20000080 	.word	0x20000080

080001d0 <subKeyPocess2>:

void subKeyPocess2(){
 80001d0:	b480      	push	{r7}
 80001d2:	af00      	add	r7, sp, #0
	button2_flag = 1;
 80001d4:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <subKeyPocess2+0x14>)
 80001d6:	2201      	movs	r2, #1
 80001d8:	601a      	str	r2, [r3, #0]
}
 80001da:	bf00      	nop
 80001dc:	46bd      	mov	sp, r7
 80001de:	bc80      	pop	{r7}
 80001e0:	4770      	bx	lr
 80001e2:	bf00      	nop
 80001e4:	20000084 	.word	0x20000084

080001e8 <subKeyPocess3>:

void subKeyPocess3(){
 80001e8:	b480      	push	{r7}
 80001ea:	af00      	add	r7, sp, #0
	button3_flag = 1;
 80001ec:	4b03      	ldr	r3, [pc, #12]	; (80001fc <subKeyPocess3+0x14>)
 80001ee:	2201      	movs	r2, #1
 80001f0:	601a      	str	r2, [r3, #0]
}
 80001f2:	bf00      	nop
 80001f4:	46bd      	mov	sp, r7
 80001f6:	bc80      	pop	{r7}
 80001f8:	4770      	bx	lr
 80001fa:	bf00      	nop
 80001fc:	20000088 	.word	0x20000088

08000200 <getKeyInput1>:

void getKeyInput1(){
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
	KeyReg0Button1 = KeyReg1Button1;
 8000204:	4b1e      	ldr	r3, [pc, #120]	; (8000280 <getKeyInput1+0x80>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4a1e      	ldr	r2, [pc, #120]	; (8000284 <getKeyInput1+0x84>)
 800020a:	6013      	str	r3, [r2, #0]
	KeyReg1Button1 = KeyReg2Button1;
 800020c:	4b1e      	ldr	r3, [pc, #120]	; (8000288 <getKeyInput1+0x88>)
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	4a1b      	ldr	r2, [pc, #108]	; (8000280 <getKeyInput1+0x80>)
 8000212:	6013      	str	r3, [r2, #0]
	KeyReg2Button1 = HAL_GPIO_ReadPin(button1_GPIO_Port, button1_Pin);
 8000214:	2102      	movs	r1, #2
 8000216:	481d      	ldr	r0, [pc, #116]	; (800028c <getKeyInput1+0x8c>)
 8000218:	f001 fde2 	bl	8001de0 <HAL_GPIO_ReadPin>
 800021c:	4603      	mov	r3, r0
 800021e:	461a      	mov	r2, r3
 8000220:	4b19      	ldr	r3, [pc, #100]	; (8000288 <getKeyInput1+0x88>)
 8000222:	601a      	str	r2, [r3, #0]
	if((KeyReg1Button1 == KeyReg0Button1) && (KeyReg1Button1 == KeyReg2Button1)){
 8000224:	4b16      	ldr	r3, [pc, #88]	; (8000280 <getKeyInput1+0x80>)
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	4b16      	ldr	r3, [pc, #88]	; (8000284 <getKeyInput1+0x84>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	429a      	cmp	r2, r3
 800022e:	d125      	bne.n	800027c <getKeyInput1+0x7c>
 8000230:	4b13      	ldr	r3, [pc, #76]	; (8000280 <getKeyInput1+0x80>)
 8000232:	681a      	ldr	r2, [r3, #0]
 8000234:	4b14      	ldr	r3, [pc, #80]	; (8000288 <getKeyInput1+0x88>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	429a      	cmp	r2, r3
 800023a:	d11f      	bne.n	800027c <getKeyInput1+0x7c>
		if(KeyReg2Button1 != KeyReg3Button1){
 800023c:	4b12      	ldr	r3, [pc, #72]	; (8000288 <getKeyInput1+0x88>)
 800023e:	681a      	ldr	r2, [r3, #0]
 8000240:	4b13      	ldr	r3, [pc, #76]	; (8000290 <getKeyInput1+0x90>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	429a      	cmp	r2, r3
 8000246:	d00d      	beq.n	8000264 <getKeyInput1+0x64>
			KeyReg3Button1 = KeyReg2Button1;
 8000248:	4b0f      	ldr	r3, [pc, #60]	; (8000288 <getKeyInput1+0x88>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4a10      	ldr	r2, [pc, #64]	; (8000290 <getKeyInput1+0x90>)
 800024e:	6013      	str	r3, [r2, #0]
			if(KeyReg2Button1 == PRESSED_STATE){
 8000250:	4b0d      	ldr	r3, [pc, #52]	; (8000288 <getKeyInput1+0x88>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	2b00      	cmp	r3, #0
 8000256:	d111      	bne.n	800027c <getKeyInput1+0x7c>
				TimeOutForKeyPress1 = 200;
 8000258:	4b0e      	ldr	r3, [pc, #56]	; (8000294 <getKeyInput1+0x94>)
 800025a:	22c8      	movs	r2, #200	; 0xc8
 800025c:	601a      	str	r2, [r3, #0]
				subKeyPocess1();
 800025e:	f7ff ffab 	bl	80001b8 <subKeyPocess1>
			if(TimeOutForKeyPress1 == 0){
				KeyReg3Button1 = NORMAL_STATE;
			}
		}
	}
}
 8000262:	e00b      	b.n	800027c <getKeyInput1+0x7c>
			TimeOutForKeyPress1--;
 8000264:	4b0b      	ldr	r3, [pc, #44]	; (8000294 <getKeyInput1+0x94>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	3b01      	subs	r3, #1
 800026a:	4a0a      	ldr	r2, [pc, #40]	; (8000294 <getKeyInput1+0x94>)
 800026c:	6013      	str	r3, [r2, #0]
			if(TimeOutForKeyPress1 == 0){
 800026e:	4b09      	ldr	r3, [pc, #36]	; (8000294 <getKeyInput1+0x94>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	2b00      	cmp	r3, #0
 8000274:	d102      	bne.n	800027c <getKeyInput1+0x7c>
				KeyReg3Button1 = NORMAL_STATE;
 8000276:	4b06      	ldr	r3, [pc, #24]	; (8000290 <getKeyInput1+0x90>)
 8000278:	2201      	movs	r2, #1
 800027a:	601a      	str	r2, [r3, #0]
}
 800027c:	bf00      	nop
 800027e:	bd80      	pop	{r7, pc}
 8000280:	20000004 	.word	0x20000004
 8000284:	20000000 	.word	0x20000000
 8000288:	20000008 	.word	0x20000008
 800028c:	40010800 	.word	0x40010800
 8000290:	2000000c 	.word	0x2000000c
 8000294:	20000030 	.word	0x20000030

08000298 <getKeyInput2>:

void getKeyInput2(){
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
	KeyReg0Button2 = KeyReg1Button2;
 800029c:	4b1e      	ldr	r3, [pc, #120]	; (8000318 <getKeyInput2+0x80>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	4a1e      	ldr	r2, [pc, #120]	; (800031c <getKeyInput2+0x84>)
 80002a2:	6013      	str	r3, [r2, #0]
	KeyReg1Button2 = KeyReg2Button2;
 80002a4:	4b1e      	ldr	r3, [pc, #120]	; (8000320 <getKeyInput2+0x88>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	4a1b      	ldr	r2, [pc, #108]	; (8000318 <getKeyInput2+0x80>)
 80002aa:	6013      	str	r3, [r2, #0]
	KeyReg2Button2 = HAL_GPIO_ReadPin(button2_GPIO_Port, button2_Pin);
 80002ac:	2104      	movs	r1, #4
 80002ae:	481d      	ldr	r0, [pc, #116]	; (8000324 <getKeyInput2+0x8c>)
 80002b0:	f001 fd96 	bl	8001de0 <HAL_GPIO_ReadPin>
 80002b4:	4603      	mov	r3, r0
 80002b6:	461a      	mov	r2, r3
 80002b8:	4b19      	ldr	r3, [pc, #100]	; (8000320 <getKeyInput2+0x88>)
 80002ba:	601a      	str	r2, [r3, #0]
	if((KeyReg1Button2 == KeyReg0Button2) && (KeyReg1Button2 == KeyReg2Button2)){
 80002bc:	4b16      	ldr	r3, [pc, #88]	; (8000318 <getKeyInput2+0x80>)
 80002be:	681a      	ldr	r2, [r3, #0]
 80002c0:	4b16      	ldr	r3, [pc, #88]	; (800031c <getKeyInput2+0x84>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	429a      	cmp	r2, r3
 80002c6:	d125      	bne.n	8000314 <getKeyInput2+0x7c>
 80002c8:	4b13      	ldr	r3, [pc, #76]	; (8000318 <getKeyInput2+0x80>)
 80002ca:	681a      	ldr	r2, [r3, #0]
 80002cc:	4b14      	ldr	r3, [pc, #80]	; (8000320 <getKeyInput2+0x88>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	429a      	cmp	r2, r3
 80002d2:	d11f      	bne.n	8000314 <getKeyInput2+0x7c>
		if(KeyReg2Button2 != KeyReg3Button2){
 80002d4:	4b12      	ldr	r3, [pc, #72]	; (8000320 <getKeyInput2+0x88>)
 80002d6:	681a      	ldr	r2, [r3, #0]
 80002d8:	4b13      	ldr	r3, [pc, #76]	; (8000328 <getKeyInput2+0x90>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	429a      	cmp	r2, r3
 80002de:	d00d      	beq.n	80002fc <getKeyInput2+0x64>
			KeyReg3Button2 = KeyReg2Button2;
 80002e0:	4b0f      	ldr	r3, [pc, #60]	; (8000320 <getKeyInput2+0x88>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	4a10      	ldr	r2, [pc, #64]	; (8000328 <getKeyInput2+0x90>)
 80002e6:	6013      	str	r3, [r2, #0]
			if(KeyReg2Button2 == PRESSED_STATE){
 80002e8:	4b0d      	ldr	r3, [pc, #52]	; (8000320 <getKeyInput2+0x88>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d111      	bne.n	8000314 <getKeyInput2+0x7c>
				TimeOutForKeyPress2 = 50;
 80002f0:	4b0e      	ldr	r3, [pc, #56]	; (800032c <getKeyInput2+0x94>)
 80002f2:	2232      	movs	r2, #50	; 0x32
 80002f4:	601a      	str	r2, [r3, #0]
				subKeyPocess2();
 80002f6:	f7ff ff6b 	bl	80001d0 <subKeyPocess2>
			if(TimeOutForKeyPress2 == 0){
				KeyReg3Button2 = NORMAL_STATE;
			}
		}
	}
}
 80002fa:	e00b      	b.n	8000314 <getKeyInput2+0x7c>
			TimeOutForKeyPress2--;
 80002fc:	4b0b      	ldr	r3, [pc, #44]	; (800032c <getKeyInput2+0x94>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	3b01      	subs	r3, #1
 8000302:	4a0a      	ldr	r2, [pc, #40]	; (800032c <getKeyInput2+0x94>)
 8000304:	6013      	str	r3, [r2, #0]
			if(TimeOutForKeyPress2 == 0){
 8000306:	4b09      	ldr	r3, [pc, #36]	; (800032c <getKeyInput2+0x94>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	2b00      	cmp	r3, #0
 800030c:	d102      	bne.n	8000314 <getKeyInput2+0x7c>
				KeyReg3Button2 = NORMAL_STATE;
 800030e:	4b06      	ldr	r3, [pc, #24]	; (8000328 <getKeyInput2+0x90>)
 8000310:	2201      	movs	r2, #1
 8000312:	601a      	str	r2, [r3, #0]
}
 8000314:	bf00      	nop
 8000316:	bd80      	pop	{r7, pc}
 8000318:	20000014 	.word	0x20000014
 800031c:	20000010 	.word	0x20000010
 8000320:	20000018 	.word	0x20000018
 8000324:	40010800 	.word	0x40010800
 8000328:	2000001c 	.word	0x2000001c
 800032c:	20000034 	.word	0x20000034

08000330 <getKeyInput3>:

void getKeyInput3(){
 8000330:	b580      	push	{r7, lr}
 8000332:	af00      	add	r7, sp, #0
	KeyReg0Button3 = KeyReg1Button3;
 8000334:	4b1e      	ldr	r3, [pc, #120]	; (80003b0 <getKeyInput3+0x80>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	4a1e      	ldr	r2, [pc, #120]	; (80003b4 <getKeyInput3+0x84>)
 800033a:	6013      	str	r3, [r2, #0]
	KeyReg1Button3 = KeyReg2Button3;
 800033c:	4b1e      	ldr	r3, [pc, #120]	; (80003b8 <getKeyInput3+0x88>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	4a1b      	ldr	r2, [pc, #108]	; (80003b0 <getKeyInput3+0x80>)
 8000342:	6013      	str	r3, [r2, #0]
	KeyReg2Button3 = HAL_GPIO_ReadPin(button3_GPIO_Port, button3_Pin);
 8000344:	2108      	movs	r1, #8
 8000346:	481d      	ldr	r0, [pc, #116]	; (80003bc <getKeyInput3+0x8c>)
 8000348:	f001 fd4a 	bl	8001de0 <HAL_GPIO_ReadPin>
 800034c:	4603      	mov	r3, r0
 800034e:	461a      	mov	r2, r3
 8000350:	4b19      	ldr	r3, [pc, #100]	; (80003b8 <getKeyInput3+0x88>)
 8000352:	601a      	str	r2, [r3, #0]
	if((KeyReg1Button3 == KeyReg0Button3) && (KeyReg1Button3 == KeyReg2Button3)){
 8000354:	4b16      	ldr	r3, [pc, #88]	; (80003b0 <getKeyInput3+0x80>)
 8000356:	681a      	ldr	r2, [r3, #0]
 8000358:	4b16      	ldr	r3, [pc, #88]	; (80003b4 <getKeyInput3+0x84>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	429a      	cmp	r2, r3
 800035e:	d125      	bne.n	80003ac <getKeyInput3+0x7c>
 8000360:	4b13      	ldr	r3, [pc, #76]	; (80003b0 <getKeyInput3+0x80>)
 8000362:	681a      	ldr	r2, [r3, #0]
 8000364:	4b14      	ldr	r3, [pc, #80]	; (80003b8 <getKeyInput3+0x88>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	429a      	cmp	r2, r3
 800036a:	d11f      	bne.n	80003ac <getKeyInput3+0x7c>
		if(KeyReg2Button3 != KeyReg3Button3){
 800036c:	4b12      	ldr	r3, [pc, #72]	; (80003b8 <getKeyInput3+0x88>)
 800036e:	681a      	ldr	r2, [r3, #0]
 8000370:	4b13      	ldr	r3, [pc, #76]	; (80003c0 <getKeyInput3+0x90>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	429a      	cmp	r2, r3
 8000376:	d00d      	beq.n	8000394 <getKeyInput3+0x64>
			KeyReg3Button3 = KeyReg2Button3;
 8000378:	4b0f      	ldr	r3, [pc, #60]	; (80003b8 <getKeyInput3+0x88>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	4a10      	ldr	r2, [pc, #64]	; (80003c0 <getKeyInput3+0x90>)
 800037e:	6013      	str	r3, [r2, #0]
			if(KeyReg2Button3 == PRESSED_STATE){
 8000380:	4b0d      	ldr	r3, [pc, #52]	; (80003b8 <getKeyInput3+0x88>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	2b00      	cmp	r3, #0
 8000386:	d111      	bne.n	80003ac <getKeyInput3+0x7c>
				TimeOutForKeyPress3 = 200;
 8000388:	4b0e      	ldr	r3, [pc, #56]	; (80003c4 <getKeyInput3+0x94>)
 800038a:	22c8      	movs	r2, #200	; 0xc8
 800038c:	601a      	str	r2, [r3, #0]
				subKeyPocess3();
 800038e:	f7ff ff2b 	bl	80001e8 <subKeyPocess3>
			if(TimeOutForKeyPress3 == 0){
				KeyReg3Button3 = NORMAL_STATE;
			}
		}
	}
}
 8000392:	e00b      	b.n	80003ac <getKeyInput3+0x7c>
			TimeOutForKeyPress3--;
 8000394:	4b0b      	ldr	r3, [pc, #44]	; (80003c4 <getKeyInput3+0x94>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	3b01      	subs	r3, #1
 800039a:	4a0a      	ldr	r2, [pc, #40]	; (80003c4 <getKeyInput3+0x94>)
 800039c:	6013      	str	r3, [r2, #0]
			if(TimeOutForKeyPress3 == 0){
 800039e:	4b09      	ldr	r3, [pc, #36]	; (80003c4 <getKeyInput3+0x94>)
 80003a0:	681b      	ldr	r3, [r3, #0]
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d102      	bne.n	80003ac <getKeyInput3+0x7c>
				KeyReg3Button3 = NORMAL_STATE;
 80003a6:	4b06      	ldr	r3, [pc, #24]	; (80003c0 <getKeyInput3+0x90>)
 80003a8:	2201      	movs	r2, #1
 80003aa:	601a      	str	r2, [r3, #0]
}
 80003ac:	bf00      	nop
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	20000024 	.word	0x20000024
 80003b4:	20000020 	.word	0x20000020
 80003b8:	20000028 	.word	0x20000028
 80003bc:	40010800 	.word	0x40010800
 80003c0:	2000002c 	.word	0x2000002c
 80003c4:	20000038 	.word	0x20000038

080003c8 <fsm_automatic_run>:

#include "fsm_automatic.h"

int status;

void fsm_automatic_run(){
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
	if(timer4_flag == 1){
 80003cc:	4bbc      	ldr	r3, [pc, #752]	; (80006c0 <fsm_automatic_run+0x2f8>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	2b01      	cmp	r3, #1
 80003d2:	d105      	bne.n	80003e0 <fsm_automatic_run+0x18>
		updateClockBuffer();
 80003d4:	f000 fdd4 	bl	8000f80 <updateClockBuffer>
		setTimer4(1000);
 80003d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003dc:	f001 f8aa 	bl	8001534 <setTimer4>
	}

	if(timer3_flag == 1){
 80003e0:	4bb8      	ldr	r3, [pc, #736]	; (80006c4 <fsm_automatic_run+0x2fc>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	2b01      	cmp	r3, #1
 80003e6:	d107      	bne.n	80003f8 <fsm_automatic_run+0x30>
		update7SEG(index_led);
 80003e8:	4bb7      	ldr	r3, [pc, #732]	; (80006c8 <fsm_automatic_run+0x300>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	4618      	mov	r0, r3
 80003ee:	f000 fd1b 	bl	8000e28 <update7SEG>
		setTimer3(125);
 80003f2:	207d      	movs	r0, #125	; 0x7d
 80003f4:	f001 f872 	bl	80014dc <setTimer3>
	}
	switch(status){
 80003f8:	4bb4      	ldr	r3, [pc, #720]	; (80006cc <fsm_automatic_run+0x304>)
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	3b01      	subs	r3, #1
 80003fe:	2b04      	cmp	r3, #4
 8000400:	f200 8152 	bhi.w	80006a8 <fsm_automatic_run+0x2e0>
 8000404:	a201      	add	r2, pc, #4	; (adr r2, 800040c <fsm_automatic_run+0x44>)
 8000406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800040a:	bf00      	nop
 800040c:	08000421 	.word	0x08000421
 8000410:	0800047d 	.word	0x0800047d
 8000414:	08000509 	.word	0x08000509
 8000418:	08000595 	.word	0x08000595
 800041c:	0800061f 	.word	0x0800061f
	case MODE1:
		//clearTimer5();
		HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, 1);
 8000420:	2201      	movs	r2, #1
 8000422:	2120      	movs	r1, #32
 8000424:	48aa      	ldr	r0, [pc, #680]	; (80006d0 <fsm_automatic_run+0x308>)
 8000426:	f001 fcf2 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, 1);
 800042a:	2201      	movs	r2, #1
 800042c:	2140      	movs	r1, #64	; 0x40
 800042e:	48a8      	ldr	r0, [pc, #672]	; (80006d0 <fsm_automatic_run+0x308>)
 8000430:	f001 fced 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, 1);
 8000434:	2201      	movs	r2, #1
 8000436:	2180      	movs	r1, #128	; 0x80
 8000438:	48a5      	ldr	r0, [pc, #660]	; (80006d0 <fsm_automatic_run+0x308>)
 800043a:	f001 fce8 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, 1);
 800043e:	2201      	movs	r2, #1
 8000440:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000444:	48a2      	ldr	r0, [pc, #648]	; (80006d0 <fsm_automatic_run+0x308>)
 8000446:	f001 fce2 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, 1);
 800044a:	2201      	movs	r2, #1
 800044c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000450:	489f      	ldr	r0, [pc, #636]	; (80006d0 <fsm_automatic_run+0x308>)
 8000452:	f001 fcdc 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, 1);
 8000456:	2201      	movs	r2, #1
 8000458:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800045c:	489c      	ldr	r0, [pc, #624]	; (80006d0 <fsm_automatic_run+0x308>)
 800045e:	f001 fcd6 	bl	8001e0e <HAL_GPIO_WritePin>

		//ngay lap tuc chuyen sang trang thai AUTO_RED1_GREEN2
		status = AUTO_RED1_GREEN2;
 8000462:	4b9a      	ldr	r3, [pc, #616]	; (80006cc <fsm_automatic_run+0x304>)
 8000464:	2202      	movs	r2, #2
 8000466:	601a      	str	r2, [r3, #0]
		setTimer2(GreenCounter*1000);
 8000468:	4b9a      	ldr	r3, [pc, #616]	; (80006d4 <fsm_automatic_run+0x30c>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000470:	fb02 f303 	mul.w	r3, r2, r3
 8000474:	4618      	mov	r0, r3
 8000476:	f001 f805 	bl	8001484 <setTimer2>
		break;
 800047a:	e11e      	b.n	80006ba <fsm_automatic_run+0x2f2>
	case AUTO_RED1_GREEN2:
		//clearTimer5();
		HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, 0);
 800047c:	2200      	movs	r2, #0
 800047e:	2120      	movs	r1, #32
 8000480:	4893      	ldr	r0, [pc, #588]	; (80006d0 <fsm_automatic_run+0x308>)
 8000482:	f001 fcc4 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, 1);
 8000486:	2201      	movs	r2, #1
 8000488:	2140      	movs	r1, #64	; 0x40
 800048a:	4891      	ldr	r0, [pc, #580]	; (80006d0 <fsm_automatic_run+0x308>)
 800048c:	f001 fcbf 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, 1);
 8000490:	2201      	movs	r2, #1
 8000492:	2180      	movs	r1, #128	; 0x80
 8000494:	488e      	ldr	r0, [pc, #568]	; (80006d0 <fsm_automatic_run+0x308>)
 8000496:	f001 fcba 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, 1);
 800049a:	2201      	movs	r2, #1
 800049c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004a0:	488b      	ldr	r0, [pc, #556]	; (80006d0 <fsm_automatic_run+0x308>)
 80004a2:	f001 fcb4 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, 1);
 80004a6:	2201      	movs	r2, #1
 80004a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004ac:	4888      	ldr	r0, [pc, #544]	; (80006d0 <fsm_automatic_run+0x308>)
 80004ae:	f001 fcae 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, 0);
 80004b2:	2200      	movs	r2, #0
 80004b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004b8:	4885      	ldr	r0, [pc, #532]	; (80006d0 <fsm_automatic_run+0x308>)
 80004ba:	f001 fca8 	bl	8001e0e <HAL_GPIO_WritePin>

		//buoc vao trang thai AUTO_RED1_YELLOW2
		if(timer2_flag == 1){
 80004be:	4b86      	ldr	r3, [pc, #536]	; (80006d8 <fsm_automatic_run+0x310>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	2b01      	cmp	r3, #1
 80004c4:	d10b      	bne.n	80004de <fsm_automatic_run+0x116>
			status = AUTO_RED1_YELLOW2;
 80004c6:	4b81      	ldr	r3, [pc, #516]	; (80006cc <fsm_automatic_run+0x304>)
 80004c8:	2203      	movs	r2, #3
 80004ca:	601a      	str	r2, [r3, #0]
			setTimer2(YellowCounter*1000);
 80004cc:	4b83      	ldr	r3, [pc, #524]	; (80006dc <fsm_automatic_run+0x314>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80004d4:	fb02 f303 	mul.w	r3, r2, r3
 80004d8:	4618      	mov	r0, r3
 80004da:	f000 ffd3 	bl	8001484 <setTimer2>
		}

		//buoc vao trang thai MODE2 neu nhan nut 1
		if(isButton1Pressed() == 1){
 80004de:	f7ff fe35 	bl	800014c <isButton1Pressed>
 80004e2:	4603      	mov	r3, r0
 80004e4:	2b01      	cmp	r3, #1
 80004e6:	f040 80e1 	bne.w	80006ac <fsm_automatic_run+0x2e4>
			status = MODE2;
 80004ea:	4b78      	ldr	r3, [pc, #480]	; (80006cc <fsm_automatic_run+0x304>)
 80004ec:	220a      	movs	r2, #10
 80004ee:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, 1);
 80004f0:	2201      	movs	r2, #1
 80004f2:	2120      	movs	r1, #32
 80004f4:	4876      	ldr	r0, [pc, #472]	; (80006d0 <fsm_automatic_run+0x308>)
 80004f6:	f001 fc8a 	bl	8001e0e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, 1);
 80004fa:	2201      	movs	r2, #1
 80004fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000500:	4873      	ldr	r0, [pc, #460]	; (80006d0 <fsm_automatic_run+0x308>)
 8000502:	f001 fc84 	bl	8001e0e <HAL_GPIO_WritePin>
		}
		break;
 8000506:	e0d1      	b.n	80006ac <fsm_automatic_run+0x2e4>
	case AUTO_RED1_YELLOW2:
		//clearTimer5();
		HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, 0);
 8000508:	2200      	movs	r2, #0
 800050a:	2120      	movs	r1, #32
 800050c:	4870      	ldr	r0, [pc, #448]	; (80006d0 <fsm_automatic_run+0x308>)
 800050e:	f001 fc7e 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, 1);
 8000512:	2201      	movs	r2, #1
 8000514:	2140      	movs	r1, #64	; 0x40
 8000516:	486e      	ldr	r0, [pc, #440]	; (80006d0 <fsm_automatic_run+0x308>)
 8000518:	f001 fc79 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, 1);
 800051c:	2201      	movs	r2, #1
 800051e:	2180      	movs	r1, #128	; 0x80
 8000520:	486b      	ldr	r0, [pc, #428]	; (80006d0 <fsm_automatic_run+0x308>)
 8000522:	f001 fc74 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, 1);
 8000526:	2201      	movs	r2, #1
 8000528:	f44f 7180 	mov.w	r1, #256	; 0x100
 800052c:	4868      	ldr	r0, [pc, #416]	; (80006d0 <fsm_automatic_run+0x308>)
 800052e:	f001 fc6e 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, 0);
 8000532:	2200      	movs	r2, #0
 8000534:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000538:	4865      	ldr	r0, [pc, #404]	; (80006d0 <fsm_automatic_run+0x308>)
 800053a:	f001 fc68 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, 1);
 800053e:	2201      	movs	r2, #1
 8000540:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000544:	4862      	ldr	r0, [pc, #392]	; (80006d0 <fsm_automatic_run+0x308>)
 8000546:	f001 fc62 	bl	8001e0e <HAL_GPIO_WritePin>

		//buoc vao trang thai AUTO_GREEN1_RED2
		if(timer2_flag == 1){
 800054a:	4b63      	ldr	r3, [pc, #396]	; (80006d8 <fsm_automatic_run+0x310>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	2b01      	cmp	r3, #1
 8000550:	d10b      	bne.n	800056a <fsm_automatic_run+0x1a2>
			status = AUTO_GREEN1_RED2;
 8000552:	4b5e      	ldr	r3, [pc, #376]	; (80006cc <fsm_automatic_run+0x304>)
 8000554:	2204      	movs	r2, #4
 8000556:	601a      	str	r2, [r3, #0]
			setTimer2(GreenCounter*1000);
 8000558:	4b5e      	ldr	r3, [pc, #376]	; (80006d4 <fsm_automatic_run+0x30c>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000560:	fb02 f303 	mul.w	r3, r2, r3
 8000564:	4618      	mov	r0, r3
 8000566:	f000 ff8d 	bl	8001484 <setTimer2>
		}

		//buoc vao trang thai MODE2 neu nhan nut 1
		if(isButton1Pressed() == 1){
 800056a:	f7ff fdef 	bl	800014c <isButton1Pressed>
 800056e:	4603      	mov	r3, r0
 8000570:	2b01      	cmp	r3, #1
 8000572:	f040 809d 	bne.w	80006b0 <fsm_automatic_run+0x2e8>
			status = MODE2;
 8000576:	4b55      	ldr	r3, [pc, #340]	; (80006cc <fsm_automatic_run+0x304>)
 8000578:	220a      	movs	r2, #10
 800057a:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, 1);
 800057c:	2201      	movs	r2, #1
 800057e:	2120      	movs	r1, #32
 8000580:	4853      	ldr	r0, [pc, #332]	; (80006d0 <fsm_automatic_run+0x308>)
 8000582:	f001 fc44 	bl	8001e0e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, 1);
 8000586:	2201      	movs	r2, #1
 8000588:	f44f 7180 	mov.w	r1, #256	; 0x100
 800058c:	4850      	ldr	r0, [pc, #320]	; (80006d0 <fsm_automatic_run+0x308>)
 800058e:	f001 fc3e 	bl	8001e0e <HAL_GPIO_WritePin>
		}
		break;
 8000592:	e08d      	b.n	80006b0 <fsm_automatic_run+0x2e8>
	case AUTO_GREEN1_RED2:
		//clearTimer5();
		HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, 1);
 8000594:	2201      	movs	r2, #1
 8000596:	2120      	movs	r1, #32
 8000598:	484d      	ldr	r0, [pc, #308]	; (80006d0 <fsm_automatic_run+0x308>)
 800059a:	f001 fc38 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, 1);
 800059e:	2201      	movs	r2, #1
 80005a0:	2140      	movs	r1, #64	; 0x40
 80005a2:	484b      	ldr	r0, [pc, #300]	; (80006d0 <fsm_automatic_run+0x308>)
 80005a4:	f001 fc33 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, 0);
 80005a8:	2200      	movs	r2, #0
 80005aa:	2180      	movs	r1, #128	; 0x80
 80005ac:	4848      	ldr	r0, [pc, #288]	; (80006d0 <fsm_automatic_run+0x308>)
 80005ae:	f001 fc2e 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, 0);
 80005b2:	2200      	movs	r2, #0
 80005b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005b8:	4845      	ldr	r0, [pc, #276]	; (80006d0 <fsm_automatic_run+0x308>)
 80005ba:	f001 fc28 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, 1);
 80005be:	2201      	movs	r2, #1
 80005c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005c4:	4842      	ldr	r0, [pc, #264]	; (80006d0 <fsm_automatic_run+0x308>)
 80005c6:	f001 fc22 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, 1);
 80005ca:	2201      	movs	r2, #1
 80005cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005d0:	483f      	ldr	r0, [pc, #252]	; (80006d0 <fsm_automatic_run+0x308>)
 80005d2:	f001 fc1c 	bl	8001e0e <HAL_GPIO_WritePin>

		//buoc vao trang thai AUTO_YELLOW1_RED2
		if(timer2_flag == 1){
 80005d6:	4b40      	ldr	r3, [pc, #256]	; (80006d8 <fsm_automatic_run+0x310>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	2b01      	cmp	r3, #1
 80005dc:	d10b      	bne.n	80005f6 <fsm_automatic_run+0x22e>
			status = AUTO_YELLOW1_RED2;
 80005de:	4b3b      	ldr	r3, [pc, #236]	; (80006cc <fsm_automatic_run+0x304>)
 80005e0:	2205      	movs	r2, #5
 80005e2:	601a      	str	r2, [r3, #0]
			setTimer2(YellowCounter*1000);
 80005e4:	4b3d      	ldr	r3, [pc, #244]	; (80006dc <fsm_automatic_run+0x314>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005ec:	fb02 f303 	mul.w	r3, r2, r3
 80005f0:	4618      	mov	r0, r3
 80005f2:	f000 ff47 	bl	8001484 <setTimer2>
		}

		//buoc vao trang thai MODE2 neu nhan nut 1
		if(isButton1Pressed() == 1){
 80005f6:	f7ff fda9 	bl	800014c <isButton1Pressed>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b01      	cmp	r3, #1
 80005fe:	d159      	bne.n	80006b4 <fsm_automatic_run+0x2ec>
			status = MODE2;
 8000600:	4b32      	ldr	r3, [pc, #200]	; (80006cc <fsm_automatic_run+0x304>)
 8000602:	220a      	movs	r2, #10
 8000604:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, 1);
 8000606:	2201      	movs	r2, #1
 8000608:	2120      	movs	r1, #32
 800060a:	4831      	ldr	r0, [pc, #196]	; (80006d0 <fsm_automatic_run+0x308>)
 800060c:	f001 fbff 	bl	8001e0e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, 1);
 8000610:	2201      	movs	r2, #1
 8000612:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000616:	482e      	ldr	r0, [pc, #184]	; (80006d0 <fsm_automatic_run+0x308>)
 8000618:	f001 fbf9 	bl	8001e0e <HAL_GPIO_WritePin>
		}
		break;
 800061c:	e04a      	b.n	80006b4 <fsm_automatic_run+0x2ec>
	case AUTO_YELLOW1_RED2:
		//clearTimer5();
		HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, 1);
 800061e:	2201      	movs	r2, #1
 8000620:	2120      	movs	r1, #32
 8000622:	482b      	ldr	r0, [pc, #172]	; (80006d0 <fsm_automatic_run+0x308>)
 8000624:	f001 fbf3 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, 0);
 8000628:	2200      	movs	r2, #0
 800062a:	2140      	movs	r1, #64	; 0x40
 800062c:	4828      	ldr	r0, [pc, #160]	; (80006d0 <fsm_automatic_run+0x308>)
 800062e:	f001 fbee 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, 1);
 8000632:	2201      	movs	r2, #1
 8000634:	2180      	movs	r1, #128	; 0x80
 8000636:	4826      	ldr	r0, [pc, #152]	; (80006d0 <fsm_automatic_run+0x308>)
 8000638:	f001 fbe9 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, 0);
 800063c:	2200      	movs	r2, #0
 800063e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000642:	4823      	ldr	r0, [pc, #140]	; (80006d0 <fsm_automatic_run+0x308>)
 8000644:	f001 fbe3 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, 1);
 8000648:	2201      	movs	r2, #1
 800064a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800064e:	4820      	ldr	r0, [pc, #128]	; (80006d0 <fsm_automatic_run+0x308>)
 8000650:	f001 fbdd 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, 1);
 8000654:	2201      	movs	r2, #1
 8000656:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800065a:	481d      	ldr	r0, [pc, #116]	; (80006d0 <fsm_automatic_run+0x308>)
 800065c:	f001 fbd7 	bl	8001e0e <HAL_GPIO_WritePin>

		//buoc vao trang thai AUTO_RED1_GREEN2
		if(timer2_flag == 1){
 8000660:	4b1d      	ldr	r3, [pc, #116]	; (80006d8 <fsm_automatic_run+0x310>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	2b01      	cmp	r3, #1
 8000666:	d10b      	bne.n	8000680 <fsm_automatic_run+0x2b8>
			status = AUTO_RED1_GREEN2;
 8000668:	4b18      	ldr	r3, [pc, #96]	; (80006cc <fsm_automatic_run+0x304>)
 800066a:	2202      	movs	r2, #2
 800066c:	601a      	str	r2, [r3, #0]
			setTimer2(GreenCounter*1000);
 800066e:	4b19      	ldr	r3, [pc, #100]	; (80006d4 <fsm_automatic_run+0x30c>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000676:	fb02 f303 	mul.w	r3, r2, r3
 800067a:	4618      	mov	r0, r3
 800067c:	f000 ff02 	bl	8001484 <setTimer2>
		}

		//buoc vao trang thai MODE2 neu nhan nut 1
		if(isButton1Pressed() == 1){
 8000680:	f7ff fd64 	bl	800014c <isButton1Pressed>
 8000684:	4603      	mov	r3, r0
 8000686:	2b01      	cmp	r3, #1
 8000688:	d116      	bne.n	80006b8 <fsm_automatic_run+0x2f0>
			status = MODE2;
 800068a:	4b10      	ldr	r3, [pc, #64]	; (80006cc <fsm_automatic_run+0x304>)
 800068c:	220a      	movs	r2, #10
 800068e:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, 1);
 8000690:	2201      	movs	r2, #1
 8000692:	2120      	movs	r1, #32
 8000694:	480e      	ldr	r0, [pc, #56]	; (80006d0 <fsm_automatic_run+0x308>)
 8000696:	f001 fbba 	bl	8001e0e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, 1);
 800069a:	2201      	movs	r2, #1
 800069c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006a0:	480b      	ldr	r0, [pc, #44]	; (80006d0 <fsm_automatic_run+0x308>)
 80006a2:	f001 fbb4 	bl	8001e0e <HAL_GPIO_WritePin>
		}
		break;
 80006a6:	e007      	b.n	80006b8 <fsm_automatic_run+0x2f0>
	default:
		break;
 80006a8:	bf00      	nop
 80006aa:	e006      	b.n	80006ba <fsm_automatic_run+0x2f2>
		break;
 80006ac:	bf00      	nop
 80006ae:	e004      	b.n	80006ba <fsm_automatic_run+0x2f2>
		break;
 80006b0:	bf00      	nop
 80006b2:	e002      	b.n	80006ba <fsm_automatic_run+0x2f2>
		break;
 80006b4:	bf00      	nop
 80006b6:	e000      	b.n	80006ba <fsm_automatic_run+0x2f2>
		break;
 80006b8:	bf00      	nop
	}
}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	20000100 	.word	0x20000100
 80006c4:	200000f8 	.word	0x200000f8
 80006c8:	20000090 	.word	0x20000090
 80006cc:	2000008c 	.word	0x2000008c
 80006d0:	40010800 	.word	0x40010800
 80006d4:	20000044 	.word	0x20000044
 80006d8:	200000f0 	.word	0x200000f0
 80006dc:	20000040 	.word	0x20000040

080006e0 <fsm_manual_run>:

int RedCounter = 5;
int YellowCounter = 2;
int GreenCounter = 3;

void fsm_manual_run(){
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
	switch(status){
 80006e4:	4b87      	ldr	r3, [pc, #540]	; (8000904 <fsm_manual_run+0x224>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	3b0a      	subs	r3, #10
 80006ea:	2b15      	cmp	r3, #21
 80006ec:	f200 830b 	bhi.w	8000d06 <fsm_manual_run+0x626>
 80006f0:	a201      	add	r2, pc, #4	; (adr r2, 80006f8 <fsm_manual_run+0x18>)
 80006f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006f6:	bf00      	nop
 80006f8:	08000751 	.word	0x08000751
 80006fc:	08000841 	.word	0x08000841
 8000700:	08000d07 	.word	0x08000d07
 8000704:	08000d07 	.word	0x08000d07
 8000708:	08000d07 	.word	0x08000d07
 800070c:	08000d07 	.word	0x08000d07
 8000710:	08000d07 	.word	0x08000d07
 8000714:	08000d07 	.word	0x08000d07
 8000718:	08000d07 	.word	0x08000d07
 800071c:	08000d07 	.word	0x08000d07
 8000720:	0800092d 	.word	0x0800092d
 8000724:	08000a1d 	.word	0x08000a1d
 8000728:	08000d07 	.word	0x08000d07
 800072c:	08000d07 	.word	0x08000d07
 8000730:	08000d07 	.word	0x08000d07
 8000734:	08000d07 	.word	0x08000d07
 8000738:	08000d07 	.word	0x08000d07
 800073c:	08000d07 	.word	0x08000d07
 8000740:	08000d07 	.word	0x08000d07
 8000744:	08000d07 	.word	0x08000d07
 8000748:	08000ae1 	.word	0x08000ae1
 800074c:	08000c39 	.word	0x08000c39
	case MODE2:
		clearTimer2();
 8000750:	f000 feb4 	bl	80014bc <clearTimer2>
		clearTimer3();
 8000754:	f000 fede 	bl	8001514 <clearTimer3>
		clearTimer4();
 8000758:	f000 ff08 	bl	800156c <clearTimer4>
		//tat cac led xanh va vang
		HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, 1);
 800075c:	2201      	movs	r2, #1
 800075e:	2140      	movs	r1, #64	; 0x40
 8000760:	4869      	ldr	r0, [pc, #420]	; (8000908 <fsm_manual_run+0x228>)
 8000762:	f001 fb54 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, 1);
 8000766:	2201      	movs	r2, #1
 8000768:	2180      	movs	r1, #128	; 0x80
 800076a:	4867      	ldr	r0, [pc, #412]	; (8000908 <fsm_manual_run+0x228>)
 800076c:	f001 fb4f 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, 1);
 8000770:	2201      	movs	r2, #1
 8000772:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000776:	4864      	ldr	r0, [pc, #400]	; (8000908 <fsm_manual_run+0x228>)
 8000778:	f001 fb49 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, 1);
 800077c:	2201      	movs	r2, #1
 800077e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000782:	4861      	ldr	r0, [pc, #388]	; (8000908 <fsm_manual_run+0x228>)
 8000784:	f001 fb43 	bl	8001e0e <HAL_GPIO_WritePin>

		//cac led do nhap nhay
		if(timer1_flag == 1){
 8000788:	4b60      	ldr	r3, [pc, #384]	; (800090c <fsm_manual_run+0x22c>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	2b01      	cmp	r3, #1
 800078e:	d10c      	bne.n	80007aa <fsm_manual_run+0xca>
			HAL_GPIO_TogglePin(red1_GPIO_Port, red1_Pin);
 8000790:	2120      	movs	r1, #32
 8000792:	485d      	ldr	r0, [pc, #372]	; (8000908 <fsm_manual_run+0x228>)
 8000794:	f001 fb53 	bl	8001e3e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(red2_GPIO_Port, red2_Pin);
 8000798:	f44f 7180 	mov.w	r1, #256	; 0x100
 800079c:	485a      	ldr	r0, [pc, #360]	; (8000908 <fsm_manual_run+0x228>)
 800079e:	f001 fb4e 	bl	8001e3e <HAL_GPIO_TogglePin>
			setTimer1(500);
 80007a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007a6:	f000 fe51 	bl	800144c <setTimer1>
		}

		//scan 4 thanh led 7 doan
		if(timer5_flag == 1) {
 80007aa:	4b59      	ldr	r3, [pc, #356]	; (8000910 <fsm_manual_run+0x230>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	2b01      	cmp	r3, #1
 80007b0:	d126      	bne.n	8000800 <fsm_manual_run+0x120>
			led_buffer[0] = 0;
 80007b2:	4b58      	ldr	r3, [pc, #352]	; (8000914 <fsm_manual_run+0x234>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
			led_buffer[1] = 2;
 80007b8:	4b56      	ldr	r3, [pc, #344]	; (8000914 <fsm_manual_run+0x234>)
 80007ba:	2202      	movs	r2, #2
 80007bc:	605a      	str	r2, [r3, #4]
			led_buffer[2] = RedCounter/10;
 80007be:	4b56      	ldr	r3, [pc, #344]	; (8000918 <fsm_manual_run+0x238>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	4a56      	ldr	r2, [pc, #344]	; (800091c <fsm_manual_run+0x23c>)
 80007c4:	fb82 1203 	smull	r1, r2, r2, r3
 80007c8:	1092      	asrs	r2, r2, #2
 80007ca:	17db      	asrs	r3, r3, #31
 80007cc:	1ad3      	subs	r3, r2, r3
 80007ce:	4a51      	ldr	r2, [pc, #324]	; (8000914 <fsm_manual_run+0x234>)
 80007d0:	6093      	str	r3, [r2, #8]
			led_buffer[3] = RedCounter%10;
 80007d2:	4b51      	ldr	r3, [pc, #324]	; (8000918 <fsm_manual_run+0x238>)
 80007d4:	6819      	ldr	r1, [r3, #0]
 80007d6:	4b51      	ldr	r3, [pc, #324]	; (800091c <fsm_manual_run+0x23c>)
 80007d8:	fb83 2301 	smull	r2, r3, r3, r1
 80007dc:	109a      	asrs	r2, r3, #2
 80007de:	17cb      	asrs	r3, r1, #31
 80007e0:	1ad2      	subs	r2, r2, r3
 80007e2:	4613      	mov	r3, r2
 80007e4:	009b      	lsls	r3, r3, #2
 80007e6:	4413      	add	r3, r2
 80007e8:	005b      	lsls	r3, r3, #1
 80007ea:	1aca      	subs	r2, r1, r3
 80007ec:	4b49      	ldr	r3, [pc, #292]	; (8000914 <fsm_manual_run+0x234>)
 80007ee:	60da      	str	r2, [r3, #12]
			update7SEG(index_led);
 80007f0:	4b4b      	ldr	r3, [pc, #300]	; (8000920 <fsm_manual_run+0x240>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4618      	mov	r0, r3
 80007f6:	f000 fb17 	bl	8000e28 <update7SEG>
			setTimer5(125);
 80007fa:	207d      	movs	r0, #125	; 0x7d
 80007fc:	f000 fec6 	bl	800158c <setTimer5>
		}

		//chuyen sang mode tiep theo neu nhan nut 1
		if(isButton1Pressed() == 1){
 8000800:	f7ff fca4 	bl	800014c <isButton1Pressed>
 8000804:	4603      	mov	r3, r0
 8000806:	2b01      	cmp	r3, #1
 8000808:	d102      	bne.n	8000810 <fsm_manual_run+0x130>
			status = MODE3;
 800080a:	4b3e      	ldr	r3, [pc, #248]	; (8000904 <fsm_manual_run+0x224>)
 800080c:	2214      	movs	r2, #20
 800080e:	601a      	str	r2, [r3, #0]
		}

		//chuyen sang mode tang gia tri led do neu nhan nut 2, dong thoi tang gia tri RedCounter
		if(isButton2Pressed() == 1){
 8000810:	f7ff fcae 	bl	8000170 <isButton2Pressed>
 8000814:	4603      	mov	r3, r0
 8000816:	2b01      	cmp	r3, #1
 8000818:	d10f      	bne.n	800083a <fsm_manual_run+0x15a>
			status = RED_INCREASE;
 800081a:	4b3a      	ldr	r3, [pc, #232]	; (8000904 <fsm_manual_run+0x224>)
 800081c:	220b      	movs	r2, #11
 800081e:	601a      	str	r2, [r3, #0]
			if(RedCounter >= 99) {
 8000820:	4b3d      	ldr	r3, [pc, #244]	; (8000918 <fsm_manual_run+0x238>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	2b62      	cmp	r3, #98	; 0x62
 8000826:	dd03      	ble.n	8000830 <fsm_manual_run+0x150>
				RedCounter = 1;
 8000828:	4b3b      	ldr	r3, [pc, #236]	; (8000918 <fsm_manual_run+0x238>)
 800082a:	2201      	movs	r2, #1
 800082c:	601a      	str	r2, [r3, #0]
 800082e:	e004      	b.n	800083a <fsm_manual_run+0x15a>
			}
			else
				RedCounter++;
 8000830:	4b39      	ldr	r3, [pc, #228]	; (8000918 <fsm_manual_run+0x238>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	3301      	adds	r3, #1
 8000836:	4a38      	ldr	r2, [pc, #224]	; (8000918 <fsm_manual_run+0x238>)
 8000838:	6013      	str	r3, [r2, #0]
		}

		//khong lam gi neu nhan nut 3
		if(isButton3Pressed() == 1){};
 800083a:	f7ff fcab 	bl	8000194 <isButton3Pressed>
		break;
 800083e:	e269      	b.n	8000d14 <fsm_manual_run+0x634>
	case RED_INCREASE:
		//cac led do nhap nhay
		if(timer1_flag == 1){
 8000840:	4b32      	ldr	r3, [pc, #200]	; (800090c <fsm_manual_run+0x22c>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	2b01      	cmp	r3, #1
 8000846:	d10c      	bne.n	8000862 <fsm_manual_run+0x182>
			HAL_GPIO_TogglePin(red1_GPIO_Port, red1_Pin);
 8000848:	2120      	movs	r1, #32
 800084a:	482f      	ldr	r0, [pc, #188]	; (8000908 <fsm_manual_run+0x228>)
 800084c:	f001 faf7 	bl	8001e3e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(red2_GPIO_Port, red2_Pin);
 8000850:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000854:	482c      	ldr	r0, [pc, #176]	; (8000908 <fsm_manual_run+0x228>)
 8000856:	f001 faf2 	bl	8001e3e <HAL_GPIO_TogglePin>
			setTimer1(500);
 800085a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800085e:	f000 fdf5 	bl	800144c <setTimer1>
		}

		//scan 4 thanh led 7 doan
		if(timer5_flag == 1) {
 8000862:	4b2b      	ldr	r3, [pc, #172]	; (8000910 <fsm_manual_run+0x230>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	2b01      	cmp	r3, #1
 8000868:	d120      	bne.n	80008ac <fsm_manual_run+0x1cc>
			led_buffer[2] = RedCounter/10;
 800086a:	4b2b      	ldr	r3, [pc, #172]	; (8000918 <fsm_manual_run+0x238>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	4a2b      	ldr	r2, [pc, #172]	; (800091c <fsm_manual_run+0x23c>)
 8000870:	fb82 1203 	smull	r1, r2, r2, r3
 8000874:	1092      	asrs	r2, r2, #2
 8000876:	17db      	asrs	r3, r3, #31
 8000878:	1ad3      	subs	r3, r2, r3
 800087a:	4a26      	ldr	r2, [pc, #152]	; (8000914 <fsm_manual_run+0x234>)
 800087c:	6093      	str	r3, [r2, #8]
			led_buffer[3] = RedCounter%10;
 800087e:	4b26      	ldr	r3, [pc, #152]	; (8000918 <fsm_manual_run+0x238>)
 8000880:	6819      	ldr	r1, [r3, #0]
 8000882:	4b26      	ldr	r3, [pc, #152]	; (800091c <fsm_manual_run+0x23c>)
 8000884:	fb83 2301 	smull	r2, r3, r3, r1
 8000888:	109a      	asrs	r2, r3, #2
 800088a:	17cb      	asrs	r3, r1, #31
 800088c:	1ad2      	subs	r2, r2, r3
 800088e:	4613      	mov	r3, r2
 8000890:	009b      	lsls	r3, r3, #2
 8000892:	4413      	add	r3, r2
 8000894:	005b      	lsls	r3, r3, #1
 8000896:	1aca      	subs	r2, r1, r3
 8000898:	4b1e      	ldr	r3, [pc, #120]	; (8000914 <fsm_manual_run+0x234>)
 800089a:	60da      	str	r2, [r3, #12]
			update7SEG(index_led);
 800089c:	4b20      	ldr	r3, [pc, #128]	; (8000920 <fsm_manual_run+0x240>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4618      	mov	r0, r3
 80008a2:	f000 fac1 	bl	8000e28 <update7SEG>
			setTimer5(125);
 80008a6:	207d      	movs	r0, #125	; 0x7d
 80008a8:	f000 fe70 	bl	800158c <setTimer5>
		}

		//tang gia tri bien RedCounter neu nhan nut 2
		if(isButton2Pressed() == 1){
 80008ac:	f7ff fc60 	bl	8000170 <isButton2Pressed>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b01      	cmp	r3, #1
 80008b4:	d10c      	bne.n	80008d0 <fsm_manual_run+0x1f0>
			if(RedCounter >= 99) {
 80008b6:	4b18      	ldr	r3, [pc, #96]	; (8000918 <fsm_manual_run+0x238>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	2b62      	cmp	r3, #98	; 0x62
 80008bc:	dd03      	ble.n	80008c6 <fsm_manual_run+0x1e6>
				RedCounter = 1;
 80008be:	4b16      	ldr	r3, [pc, #88]	; (8000918 <fsm_manual_run+0x238>)
 80008c0:	2201      	movs	r2, #1
 80008c2:	601a      	str	r2, [r3, #0]
 80008c4:	e004      	b.n	80008d0 <fsm_manual_run+0x1f0>
			}
			else
				RedCounter++;
 80008c6:	4b14      	ldr	r3, [pc, #80]	; (8000918 <fsm_manual_run+0x238>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	3301      	adds	r3, #1
 80008cc:	4a12      	ldr	r2, [pc, #72]	; (8000918 <fsm_manual_run+0x238>)
 80008ce:	6013      	str	r3, [r2, #0]
		}

		//khong lam gi neu nhan nut 1
		if(isButton1Pressed() == 1){};
 80008d0:	f7ff fc3c 	bl	800014c <isButton1Pressed>

		//neu nhan nut 3, kiem tra gia tri RedCounter > YellowCounter. Thoa dk, GreenCounter thay doi theo va tro ve MODE2. Nguoc lai, khong lam gi
		if(isButton3Pressed() == 1) {
 80008d4:	f7ff fc5e 	bl	8000194 <isButton3Pressed>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b01      	cmp	r3, #1
 80008dc:	f040 8215 	bne.w	8000d0a <fsm_manual_run+0x62a>
			if(RedCounter > YellowCounter) {
 80008e0:	4b0d      	ldr	r3, [pc, #52]	; (8000918 <fsm_manual_run+0x238>)
 80008e2:	681a      	ldr	r2, [r3, #0]
 80008e4:	4b0f      	ldr	r3, [pc, #60]	; (8000924 <fsm_manual_run+0x244>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	429a      	cmp	r2, r3
 80008ea:	f340 820e 	ble.w	8000d0a <fsm_manual_run+0x62a>
				GreenCounter = RedCounter - YellowCounter;
 80008ee:	4b0a      	ldr	r3, [pc, #40]	; (8000918 <fsm_manual_run+0x238>)
 80008f0:	681a      	ldr	r2, [r3, #0]
 80008f2:	4b0c      	ldr	r3, [pc, #48]	; (8000924 <fsm_manual_run+0x244>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	1ad3      	subs	r3, r2, r3
 80008f8:	4a0b      	ldr	r2, [pc, #44]	; (8000928 <fsm_manual_run+0x248>)
 80008fa:	6013      	str	r3, [r2, #0]
				status = MODE2;
 80008fc:	4b01      	ldr	r3, [pc, #4]	; (8000904 <fsm_manual_run+0x224>)
 80008fe:	220a      	movs	r2, #10
 8000900:	601a      	str	r2, [r3, #0]
			}
		}
		break;
 8000902:	e202      	b.n	8000d0a <fsm_manual_run+0x62a>
 8000904:	2000008c 	.word	0x2000008c
 8000908:	40010800 	.word	0x40010800
 800090c:	200000e8 	.word	0x200000e8
 8000910:	20000108 	.word	0x20000108
 8000914:	20000048 	.word	0x20000048
 8000918:	2000003c 	.word	0x2000003c
 800091c:	66666667 	.word	0x66666667
 8000920:	20000090 	.word	0x20000090
 8000924:	20000040 	.word	0x20000040
 8000928:	20000044 	.word	0x20000044
	case MODE3:
		clearTimer2();
 800092c:	f000 fdc6 	bl	80014bc <clearTimer2>
		clearTimer3();
 8000930:	f000 fdf0 	bl	8001514 <clearTimer3>
		clearTimer4();
 8000934:	f000 fe1a 	bl	800156c <clearTimer4>
		//tat cac led xanh va do
		HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, 1);
 8000938:	2201      	movs	r2, #1
 800093a:	2120      	movs	r1, #32
 800093c:	48ab      	ldr	r0, [pc, #684]	; (8000bec <fsm_manual_run+0x50c>)
 800093e:	f001 fa66 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, 1);
 8000942:	2201      	movs	r2, #1
 8000944:	2180      	movs	r1, #128	; 0x80
 8000946:	48a9      	ldr	r0, [pc, #676]	; (8000bec <fsm_manual_run+0x50c>)
 8000948:	f001 fa61 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, 1);
 800094c:	2201      	movs	r2, #1
 800094e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000952:	48a6      	ldr	r0, [pc, #664]	; (8000bec <fsm_manual_run+0x50c>)
 8000954:	f001 fa5b 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, 1);
 8000958:	2201      	movs	r2, #1
 800095a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800095e:	48a3      	ldr	r0, [pc, #652]	; (8000bec <fsm_manual_run+0x50c>)
 8000960:	f001 fa55 	bl	8001e0e <HAL_GPIO_WritePin>

		//cac led vang nhap nhay
		if(timer1_flag == 1){
 8000964:	4ba2      	ldr	r3, [pc, #648]	; (8000bf0 <fsm_manual_run+0x510>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	2b01      	cmp	r3, #1
 800096a:	d10c      	bne.n	8000986 <fsm_manual_run+0x2a6>
			HAL_GPIO_TogglePin(yellow1_GPIO_Port, yellow1_Pin);
 800096c:	2140      	movs	r1, #64	; 0x40
 800096e:	489f      	ldr	r0, [pc, #636]	; (8000bec <fsm_manual_run+0x50c>)
 8000970:	f001 fa65 	bl	8001e3e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(yellow2_GPIO_Port, yellow2_Pin);
 8000974:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000978:	489c      	ldr	r0, [pc, #624]	; (8000bec <fsm_manual_run+0x50c>)
 800097a:	f001 fa60 	bl	8001e3e <HAL_GPIO_TogglePin>
			setTimer1(500);
 800097e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000982:	f000 fd63 	bl	800144c <setTimer1>
		}

		//scan 4 thanh led 7 doan
		if(timer5_flag == 1) {
 8000986:	4b9b      	ldr	r3, [pc, #620]	; (8000bf4 <fsm_manual_run+0x514>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	2b01      	cmp	r3, #1
 800098c:	d126      	bne.n	80009dc <fsm_manual_run+0x2fc>
			led_buffer[0] = 0;
 800098e:	4b9a      	ldr	r3, [pc, #616]	; (8000bf8 <fsm_manual_run+0x518>)
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]
			led_buffer[1] = 3;
 8000994:	4b98      	ldr	r3, [pc, #608]	; (8000bf8 <fsm_manual_run+0x518>)
 8000996:	2203      	movs	r2, #3
 8000998:	605a      	str	r2, [r3, #4]
			led_buffer[2] = YellowCounter/10;
 800099a:	4b98      	ldr	r3, [pc, #608]	; (8000bfc <fsm_manual_run+0x51c>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4a98      	ldr	r2, [pc, #608]	; (8000c00 <fsm_manual_run+0x520>)
 80009a0:	fb82 1203 	smull	r1, r2, r2, r3
 80009a4:	1092      	asrs	r2, r2, #2
 80009a6:	17db      	asrs	r3, r3, #31
 80009a8:	1ad3      	subs	r3, r2, r3
 80009aa:	4a93      	ldr	r2, [pc, #588]	; (8000bf8 <fsm_manual_run+0x518>)
 80009ac:	6093      	str	r3, [r2, #8]
			led_buffer[3] = YellowCounter%10;
 80009ae:	4b93      	ldr	r3, [pc, #588]	; (8000bfc <fsm_manual_run+0x51c>)
 80009b0:	6819      	ldr	r1, [r3, #0]
 80009b2:	4b93      	ldr	r3, [pc, #588]	; (8000c00 <fsm_manual_run+0x520>)
 80009b4:	fb83 2301 	smull	r2, r3, r3, r1
 80009b8:	109a      	asrs	r2, r3, #2
 80009ba:	17cb      	asrs	r3, r1, #31
 80009bc:	1ad2      	subs	r2, r2, r3
 80009be:	4613      	mov	r3, r2
 80009c0:	009b      	lsls	r3, r3, #2
 80009c2:	4413      	add	r3, r2
 80009c4:	005b      	lsls	r3, r3, #1
 80009c6:	1aca      	subs	r2, r1, r3
 80009c8:	4b8b      	ldr	r3, [pc, #556]	; (8000bf8 <fsm_manual_run+0x518>)
 80009ca:	60da      	str	r2, [r3, #12]
			update7SEG(index_led);
 80009cc:	4b8d      	ldr	r3, [pc, #564]	; (8000c04 <fsm_manual_run+0x524>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	4618      	mov	r0, r3
 80009d2:	f000 fa29 	bl	8000e28 <update7SEG>
			setTimer5(125);
 80009d6:	207d      	movs	r0, #125	; 0x7d
 80009d8:	f000 fdd8 	bl	800158c <setTimer5>
		}

		//chuyen sang mode tiep theo neu nhan nut 1
		if(isButton1Pressed() == 1){
 80009dc:	f7ff fbb6 	bl	800014c <isButton1Pressed>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b01      	cmp	r3, #1
 80009e4:	d102      	bne.n	80009ec <fsm_manual_run+0x30c>
			status = MODE4;
 80009e6:	4b88      	ldr	r3, [pc, #544]	; (8000c08 <fsm_manual_run+0x528>)
 80009e8:	221e      	movs	r2, #30
 80009ea:	601a      	str	r2, [r3, #0]
		}

		//chuyen sang mode tang gia tri led vang neu nhan nut 2, dong thoi tang gia tri YellowCounter
		if(isButton2Pressed() == 1){
 80009ec:	f7ff fbc0 	bl	8000170 <isButton2Pressed>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b01      	cmp	r3, #1
 80009f4:	d10f      	bne.n	8000a16 <fsm_manual_run+0x336>
			status = YELLOW_INCREASE;
 80009f6:	4b84      	ldr	r3, [pc, #528]	; (8000c08 <fsm_manual_run+0x528>)
 80009f8:	2215      	movs	r2, #21
 80009fa:	601a      	str	r2, [r3, #0]
			if(YellowCounter >= 5)
 80009fc:	4b7f      	ldr	r3, [pc, #508]	; (8000bfc <fsm_manual_run+0x51c>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	2b04      	cmp	r3, #4
 8000a02:	dd03      	ble.n	8000a0c <fsm_manual_run+0x32c>
				YellowCounter = 1;
 8000a04:	4b7d      	ldr	r3, [pc, #500]	; (8000bfc <fsm_manual_run+0x51c>)
 8000a06:	2201      	movs	r2, #1
 8000a08:	601a      	str	r2, [r3, #0]
 8000a0a:	e004      	b.n	8000a16 <fsm_manual_run+0x336>
			else
				YellowCounter++;
 8000a0c:	4b7b      	ldr	r3, [pc, #492]	; (8000bfc <fsm_manual_run+0x51c>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	3301      	adds	r3, #1
 8000a12:	4a7a      	ldr	r2, [pc, #488]	; (8000bfc <fsm_manual_run+0x51c>)
 8000a14:	6013      	str	r3, [r2, #0]
		}

		//khong lam gi neu nhan nut 3
		if(isButton3Pressed() == 1){};
 8000a16:	f7ff fbbd 	bl	8000194 <isButton3Pressed>
		break;
 8000a1a:	e17b      	b.n	8000d14 <fsm_manual_run+0x634>
	case YELLOW_INCREASE:
		//cac led vang nhap nhay
		if(timer1_flag == 1){
 8000a1c:	4b74      	ldr	r3, [pc, #464]	; (8000bf0 <fsm_manual_run+0x510>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	2b01      	cmp	r3, #1
 8000a22:	d10c      	bne.n	8000a3e <fsm_manual_run+0x35e>
			HAL_GPIO_TogglePin(yellow1_GPIO_Port, yellow1_Pin);
 8000a24:	2140      	movs	r1, #64	; 0x40
 8000a26:	4871      	ldr	r0, [pc, #452]	; (8000bec <fsm_manual_run+0x50c>)
 8000a28:	f001 fa09 	bl	8001e3e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(yellow2_GPIO_Port, yellow2_Pin);
 8000a2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a30:	486e      	ldr	r0, [pc, #440]	; (8000bec <fsm_manual_run+0x50c>)
 8000a32:	f001 fa04 	bl	8001e3e <HAL_GPIO_TogglePin>
			setTimer1(500);
 8000a36:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a3a:	f000 fd07 	bl	800144c <setTimer1>
		}

		//scan 4 thanh led 7 doan
		if(timer5_flag == 1) {
 8000a3e:	4b6d      	ldr	r3, [pc, #436]	; (8000bf4 <fsm_manual_run+0x514>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	2b01      	cmp	r3, #1
 8000a44:	d120      	bne.n	8000a88 <fsm_manual_run+0x3a8>
			led_buffer[2] = YellowCounter/10;
 8000a46:	4b6d      	ldr	r3, [pc, #436]	; (8000bfc <fsm_manual_run+0x51c>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	4a6d      	ldr	r2, [pc, #436]	; (8000c00 <fsm_manual_run+0x520>)
 8000a4c:	fb82 1203 	smull	r1, r2, r2, r3
 8000a50:	1092      	asrs	r2, r2, #2
 8000a52:	17db      	asrs	r3, r3, #31
 8000a54:	1ad3      	subs	r3, r2, r3
 8000a56:	4a68      	ldr	r2, [pc, #416]	; (8000bf8 <fsm_manual_run+0x518>)
 8000a58:	6093      	str	r3, [r2, #8]
			led_buffer[3] = YellowCounter%10;
 8000a5a:	4b68      	ldr	r3, [pc, #416]	; (8000bfc <fsm_manual_run+0x51c>)
 8000a5c:	6819      	ldr	r1, [r3, #0]
 8000a5e:	4b68      	ldr	r3, [pc, #416]	; (8000c00 <fsm_manual_run+0x520>)
 8000a60:	fb83 2301 	smull	r2, r3, r3, r1
 8000a64:	109a      	asrs	r2, r3, #2
 8000a66:	17cb      	asrs	r3, r1, #31
 8000a68:	1ad2      	subs	r2, r2, r3
 8000a6a:	4613      	mov	r3, r2
 8000a6c:	009b      	lsls	r3, r3, #2
 8000a6e:	4413      	add	r3, r2
 8000a70:	005b      	lsls	r3, r3, #1
 8000a72:	1aca      	subs	r2, r1, r3
 8000a74:	4b60      	ldr	r3, [pc, #384]	; (8000bf8 <fsm_manual_run+0x518>)
 8000a76:	60da      	str	r2, [r3, #12]
			update7SEG(index_led);
 8000a78:	4b62      	ldr	r3, [pc, #392]	; (8000c04 <fsm_manual_run+0x524>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f000 f9d3 	bl	8000e28 <update7SEG>
			setTimer5(125);
 8000a82:	207d      	movs	r0, #125	; 0x7d
 8000a84:	f000 fd82 	bl	800158c <setTimer5>
		}

		//tang gia tri bien YellowCounter neu nhan nut 2
		if(isButton2Pressed() == 1){
 8000a88:	f7ff fb72 	bl	8000170 <isButton2Pressed>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b01      	cmp	r3, #1
 8000a90:	d10c      	bne.n	8000aac <fsm_manual_run+0x3cc>
			if(YellowCounter >= 5)
 8000a92:	4b5a      	ldr	r3, [pc, #360]	; (8000bfc <fsm_manual_run+0x51c>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	2b04      	cmp	r3, #4
 8000a98:	dd03      	ble.n	8000aa2 <fsm_manual_run+0x3c2>
				YellowCounter = 1;
 8000a9a:	4b58      	ldr	r3, [pc, #352]	; (8000bfc <fsm_manual_run+0x51c>)
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	e004      	b.n	8000aac <fsm_manual_run+0x3cc>
			else
				YellowCounter++;
 8000aa2:	4b56      	ldr	r3, [pc, #344]	; (8000bfc <fsm_manual_run+0x51c>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	3301      	adds	r3, #1
 8000aa8:	4a54      	ldr	r2, [pc, #336]	; (8000bfc <fsm_manual_run+0x51c>)
 8000aaa:	6013      	str	r3, [r2, #0]
		}

		//khong lam gi neu nhan nut 1
		if(isButton1Pressed() == 1){};
 8000aac:	f7ff fb4e 	bl	800014c <isButton1Pressed>

		//neu nhan nut 3, kiem tra gia tri RedCounter > YellowCounter. Thoa dk, GreenCounter thay doi theo va tro ve MODE3. Nguoc lai, khong lam gi
		if(isButton3Pressed() == 1) {
 8000ab0:	f7ff fb70 	bl	8000194 <isButton3Pressed>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b01      	cmp	r3, #1
 8000ab8:	f040 8129 	bne.w	8000d0e <fsm_manual_run+0x62e>
			if(RedCounter > YellowCounter) {
 8000abc:	4b53      	ldr	r3, [pc, #332]	; (8000c0c <fsm_manual_run+0x52c>)
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	4b4e      	ldr	r3, [pc, #312]	; (8000bfc <fsm_manual_run+0x51c>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	f340 8122 	ble.w	8000d0e <fsm_manual_run+0x62e>
				GreenCounter = RedCounter - YellowCounter;
 8000aca:	4b50      	ldr	r3, [pc, #320]	; (8000c0c <fsm_manual_run+0x52c>)
 8000acc:	681a      	ldr	r2, [r3, #0]
 8000ace:	4b4b      	ldr	r3, [pc, #300]	; (8000bfc <fsm_manual_run+0x51c>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	1ad3      	subs	r3, r2, r3
 8000ad4:	4a4e      	ldr	r2, [pc, #312]	; (8000c10 <fsm_manual_run+0x530>)
 8000ad6:	6013      	str	r3, [r2, #0]
				status = MODE3;
 8000ad8:	4b4b      	ldr	r3, [pc, #300]	; (8000c08 <fsm_manual_run+0x528>)
 8000ada:	2214      	movs	r2, #20
 8000adc:	601a      	str	r2, [r3, #0]
			}
		}
		break;
 8000ade:	e116      	b.n	8000d0e <fsm_manual_run+0x62e>
	case MODE4:
		clearTimer2();
 8000ae0:	f000 fcec 	bl	80014bc <clearTimer2>
		clearTimer3();
 8000ae4:	f000 fd16 	bl	8001514 <clearTimer3>
		clearTimer4();
 8000ae8:	f000 fd40 	bl	800156c <clearTimer4>
		//tat cac led vang va do
		HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, 1);
 8000aec:	2201      	movs	r2, #1
 8000aee:	2120      	movs	r1, #32
 8000af0:	483e      	ldr	r0, [pc, #248]	; (8000bec <fsm_manual_run+0x50c>)
 8000af2:	f001 f98c 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, 1);
 8000af6:	2201      	movs	r2, #1
 8000af8:	2140      	movs	r1, #64	; 0x40
 8000afa:	483c      	ldr	r0, [pc, #240]	; (8000bec <fsm_manual_run+0x50c>)
 8000afc:	f001 f987 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, 1);
 8000b00:	2201      	movs	r2, #1
 8000b02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b06:	4839      	ldr	r0, [pc, #228]	; (8000bec <fsm_manual_run+0x50c>)
 8000b08:	f001 f981 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, 1);
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b12:	4836      	ldr	r0, [pc, #216]	; (8000bec <fsm_manual_run+0x50c>)
 8000b14:	f001 f97b 	bl	8001e0e <HAL_GPIO_WritePin>

		//cac led xanh nhap nhay
		if(timer1_flag == 1){
 8000b18:	4b35      	ldr	r3, [pc, #212]	; (8000bf0 <fsm_manual_run+0x510>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	2b01      	cmp	r3, #1
 8000b1e:	d10c      	bne.n	8000b3a <fsm_manual_run+0x45a>
			HAL_GPIO_TogglePin(green1_GPIO_Port, green1_Pin);
 8000b20:	2180      	movs	r1, #128	; 0x80
 8000b22:	4832      	ldr	r0, [pc, #200]	; (8000bec <fsm_manual_run+0x50c>)
 8000b24:	f001 f98b 	bl	8001e3e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(green2_GPIO_Port, green2_Pin);
 8000b28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b2c:	482f      	ldr	r0, [pc, #188]	; (8000bec <fsm_manual_run+0x50c>)
 8000b2e:	f001 f986 	bl	8001e3e <HAL_GPIO_TogglePin>
			setTimer1(500);
 8000b32:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b36:	f000 fc89 	bl	800144c <setTimer1>
		}

		//scan 4 thanh led 7 doan
		if(timer5_flag == 1) {
 8000b3a:	4b2e      	ldr	r3, [pc, #184]	; (8000bf4 <fsm_manual_run+0x514>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	2b01      	cmp	r3, #1
 8000b40:	d126      	bne.n	8000b90 <fsm_manual_run+0x4b0>
			led_buffer[0] = 0;
 8000b42:	4b2d      	ldr	r3, [pc, #180]	; (8000bf8 <fsm_manual_run+0x518>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	601a      	str	r2, [r3, #0]
			led_buffer[1] = 4;
 8000b48:	4b2b      	ldr	r3, [pc, #172]	; (8000bf8 <fsm_manual_run+0x518>)
 8000b4a:	2204      	movs	r2, #4
 8000b4c:	605a      	str	r2, [r3, #4]
			led_buffer[2] = GreenCounter/10;
 8000b4e:	4b30      	ldr	r3, [pc, #192]	; (8000c10 <fsm_manual_run+0x530>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4a2b      	ldr	r2, [pc, #172]	; (8000c00 <fsm_manual_run+0x520>)
 8000b54:	fb82 1203 	smull	r1, r2, r2, r3
 8000b58:	1092      	asrs	r2, r2, #2
 8000b5a:	17db      	asrs	r3, r3, #31
 8000b5c:	1ad3      	subs	r3, r2, r3
 8000b5e:	4a26      	ldr	r2, [pc, #152]	; (8000bf8 <fsm_manual_run+0x518>)
 8000b60:	6093      	str	r3, [r2, #8]
			led_buffer[3] = GreenCounter%10;
 8000b62:	4b2b      	ldr	r3, [pc, #172]	; (8000c10 <fsm_manual_run+0x530>)
 8000b64:	6819      	ldr	r1, [r3, #0]
 8000b66:	4b26      	ldr	r3, [pc, #152]	; (8000c00 <fsm_manual_run+0x520>)
 8000b68:	fb83 2301 	smull	r2, r3, r3, r1
 8000b6c:	109a      	asrs	r2, r3, #2
 8000b6e:	17cb      	asrs	r3, r1, #31
 8000b70:	1ad2      	subs	r2, r2, r3
 8000b72:	4613      	mov	r3, r2
 8000b74:	009b      	lsls	r3, r3, #2
 8000b76:	4413      	add	r3, r2
 8000b78:	005b      	lsls	r3, r3, #1
 8000b7a:	1aca      	subs	r2, r1, r3
 8000b7c:	4b1e      	ldr	r3, [pc, #120]	; (8000bf8 <fsm_manual_run+0x518>)
 8000b7e:	60da      	str	r2, [r3, #12]
			update7SEG(index_led);
 8000b80:	4b20      	ldr	r3, [pc, #128]	; (8000c04 <fsm_manual_run+0x524>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4618      	mov	r0, r3
 8000b86:	f000 f94f 	bl	8000e28 <update7SEG>
			setTimer5(125);
 8000b8a:	207d      	movs	r0, #125	; 0x7d
 8000b8c:	f000 fcfe 	bl	800158c <setTimer5>
		}

		//chuyen sang mode auto neu nhan nut 1, dong thoi reset lai bien dem cua mode auto
		if(isButton1Pressed() == 1){
 8000b90:	f7ff fadc 	bl	800014c <isButton1Pressed>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b01      	cmp	r3, #1
 8000b98:	d117      	bne.n	8000bca <fsm_manual_run+0x4ea>
			status = MODE1;
 8000b9a:	4b1b      	ldr	r3, [pc, #108]	; (8000c08 <fsm_manual_run+0x528>)
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	601a      	str	r2, [r3, #0]
			clearTimer2();
 8000ba0:	f000 fc8c 	bl	80014bc <clearTimer2>
			clearTimer3();
 8000ba4:	f000 fcb6 	bl	8001514 <clearTimer3>
			clearTimer4();
 8000ba8:	f000 fce0 	bl	800156c <clearTimer4>
			count1 = 0;
 8000bac:	4b19      	ldr	r3, [pc, #100]	; (8000c14 <fsm_manual_run+0x534>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	601a      	str	r2, [r3, #0]
			count2 = 0;
 8000bb2:	4b19      	ldr	r3, [pc, #100]	; (8000c18 <fsm_manual_run+0x538>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	601a      	str	r2, [r3, #0]
			timer2_flag = 1;
 8000bb8:	4b18      	ldr	r3, [pc, #96]	; (8000c1c <fsm_manual_run+0x53c>)
 8000bba:	2201      	movs	r2, #1
 8000bbc:	601a      	str	r2, [r3, #0]
			timer3_flag = 1;
 8000bbe:	4b18      	ldr	r3, [pc, #96]	; (8000c20 <fsm_manual_run+0x540>)
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	601a      	str	r2, [r3, #0]
			timer4_flag = 1;
 8000bc4:	4b17      	ldr	r3, [pc, #92]	; (8000c24 <fsm_manual_run+0x544>)
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	601a      	str	r2, [r3, #0]
		}

		//tang gia tri bien GreenCounter neu nhan nut 2
		if(isButton2Pressed() == 1){
 8000bca:	f7ff fad1 	bl	8000170 <isButton2Pressed>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b01      	cmp	r3, #1
 8000bd2:	d12e      	bne.n	8000c32 <fsm_manual_run+0x552>
			status = GREEN_INCREASE;
 8000bd4:	4b0c      	ldr	r3, [pc, #48]	; (8000c08 <fsm_manual_run+0x528>)
 8000bd6:	221f      	movs	r2, #31
 8000bd8:	601a      	str	r2, [r3, #0]
			if(GreenCounter >= 99)
 8000bda:	4b0d      	ldr	r3, [pc, #52]	; (8000c10 <fsm_manual_run+0x530>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	2b62      	cmp	r3, #98	; 0x62
 8000be0:	dd22      	ble.n	8000c28 <fsm_manual_run+0x548>
				GreenCounter = 1;
 8000be2:	4b0b      	ldr	r3, [pc, #44]	; (8000c10 <fsm_manual_run+0x530>)
 8000be4:	2201      	movs	r2, #1
 8000be6:	601a      	str	r2, [r3, #0]
 8000be8:	e023      	b.n	8000c32 <fsm_manual_run+0x552>
 8000bea:	bf00      	nop
 8000bec:	40010800 	.word	0x40010800
 8000bf0:	200000e8 	.word	0x200000e8
 8000bf4:	20000108 	.word	0x20000108
 8000bf8:	20000048 	.word	0x20000048
 8000bfc:	20000040 	.word	0x20000040
 8000c00:	66666667 	.word	0x66666667
 8000c04:	20000090 	.word	0x20000090
 8000c08:	2000008c 	.word	0x2000008c
 8000c0c:	2000003c 	.word	0x2000003c
 8000c10:	20000044 	.word	0x20000044
 8000c14:	20000094 	.word	0x20000094
 8000c18:	20000098 	.word	0x20000098
 8000c1c:	200000f0 	.word	0x200000f0
 8000c20:	200000f8 	.word	0x200000f8
 8000c24:	20000100 	.word	0x20000100
			else
				GreenCounter++;
 8000c28:	4b3b      	ldr	r3, [pc, #236]	; (8000d18 <fsm_manual_run+0x638>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	4a3a      	ldr	r2, [pc, #232]	; (8000d18 <fsm_manual_run+0x638>)
 8000c30:	6013      	str	r3, [r2, #0]
		}

		//khong lam gi neu nhan nut 3
		if(isButton3Pressed() == 1){};
 8000c32:	f7ff faaf 	bl	8000194 <isButton3Pressed>
		break;
 8000c36:	e06d      	b.n	8000d14 <fsm_manual_run+0x634>
	case GREEN_INCREASE:
		//cac led xanh nhap nhay
		if(timer1_flag == 1){
 8000c38:	4b38      	ldr	r3, [pc, #224]	; (8000d1c <fsm_manual_run+0x63c>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	d10c      	bne.n	8000c5a <fsm_manual_run+0x57a>
			HAL_GPIO_TogglePin(green1_GPIO_Port, green1_Pin);
 8000c40:	2180      	movs	r1, #128	; 0x80
 8000c42:	4837      	ldr	r0, [pc, #220]	; (8000d20 <fsm_manual_run+0x640>)
 8000c44:	f001 f8fb 	bl	8001e3e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(green2_GPIO_Port, green2_Pin);
 8000c48:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c4c:	4834      	ldr	r0, [pc, #208]	; (8000d20 <fsm_manual_run+0x640>)
 8000c4e:	f001 f8f6 	bl	8001e3e <HAL_GPIO_TogglePin>
			setTimer1(500);
 8000c52:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c56:	f000 fbf9 	bl	800144c <setTimer1>
		}

		//scan 4 thanh led 7 doan
		if(timer5_flag == 1) {
 8000c5a:	4b32      	ldr	r3, [pc, #200]	; (8000d24 <fsm_manual_run+0x644>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	d120      	bne.n	8000ca4 <fsm_manual_run+0x5c4>
			led_buffer[2] = GreenCounter/10;
 8000c62:	4b2d      	ldr	r3, [pc, #180]	; (8000d18 <fsm_manual_run+0x638>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	4a30      	ldr	r2, [pc, #192]	; (8000d28 <fsm_manual_run+0x648>)
 8000c68:	fb82 1203 	smull	r1, r2, r2, r3
 8000c6c:	1092      	asrs	r2, r2, #2
 8000c6e:	17db      	asrs	r3, r3, #31
 8000c70:	1ad3      	subs	r3, r2, r3
 8000c72:	4a2e      	ldr	r2, [pc, #184]	; (8000d2c <fsm_manual_run+0x64c>)
 8000c74:	6093      	str	r3, [r2, #8]
			led_buffer[3] = GreenCounter%10;
 8000c76:	4b28      	ldr	r3, [pc, #160]	; (8000d18 <fsm_manual_run+0x638>)
 8000c78:	6819      	ldr	r1, [r3, #0]
 8000c7a:	4b2b      	ldr	r3, [pc, #172]	; (8000d28 <fsm_manual_run+0x648>)
 8000c7c:	fb83 2301 	smull	r2, r3, r3, r1
 8000c80:	109a      	asrs	r2, r3, #2
 8000c82:	17cb      	asrs	r3, r1, #31
 8000c84:	1ad2      	subs	r2, r2, r3
 8000c86:	4613      	mov	r3, r2
 8000c88:	009b      	lsls	r3, r3, #2
 8000c8a:	4413      	add	r3, r2
 8000c8c:	005b      	lsls	r3, r3, #1
 8000c8e:	1aca      	subs	r2, r1, r3
 8000c90:	4b26      	ldr	r3, [pc, #152]	; (8000d2c <fsm_manual_run+0x64c>)
 8000c92:	60da      	str	r2, [r3, #12]
			update7SEG(index_led);
 8000c94:	4b26      	ldr	r3, [pc, #152]	; (8000d30 <fsm_manual_run+0x650>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f000 f8c5 	bl	8000e28 <update7SEG>
			setTimer5(125);
 8000c9e:	207d      	movs	r0, #125	; 0x7d
 8000ca0:	f000 fc74 	bl	800158c <setTimer5>
		}

		//tang gia tri bien GreenCounter neu nhan nut 2
		if(isButton2Pressed() == 1){
 8000ca4:	f7ff fa64 	bl	8000170 <isButton2Pressed>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b01      	cmp	r3, #1
 8000cac:	d10c      	bne.n	8000cc8 <fsm_manual_run+0x5e8>
			if(GreenCounter >= 99)
 8000cae:	4b1a      	ldr	r3, [pc, #104]	; (8000d18 <fsm_manual_run+0x638>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	2b62      	cmp	r3, #98	; 0x62
 8000cb4:	dd03      	ble.n	8000cbe <fsm_manual_run+0x5de>
				GreenCounter = 1;
 8000cb6:	4b18      	ldr	r3, [pc, #96]	; (8000d18 <fsm_manual_run+0x638>)
 8000cb8:	2201      	movs	r2, #1
 8000cba:	601a      	str	r2, [r3, #0]
 8000cbc:	e004      	b.n	8000cc8 <fsm_manual_run+0x5e8>
			else
				GreenCounter++;
 8000cbe:	4b16      	ldr	r3, [pc, #88]	; (8000d18 <fsm_manual_run+0x638>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	3301      	adds	r3, #1
 8000cc4:	4a14      	ldr	r2, [pc, #80]	; (8000d18 <fsm_manual_run+0x638>)
 8000cc6:	6013      	str	r3, [r2, #0]
		}

		//khong lam gi neu nhan nut 1
		if(isButton1Pressed() == 1){};
 8000cc8:	f7ff fa40 	bl	800014c <isButton1Pressed>

		//neu nhan nut 3, kiem tra gia tri GreenCounter + YellowCounter < 100 && GreenCounter > YellowCounter.
		//Thoa dk, RedCounter thay doi theo va tro ve MODE4. Nguoc lai, khong lam gi
		if(isButton3Pressed() == 1) {
 8000ccc:	f7ff fa62 	bl	8000194 <isButton3Pressed>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b01      	cmp	r3, #1
 8000cd4:	d11d      	bne.n	8000d12 <fsm_manual_run+0x632>
			if(GreenCounter + YellowCounter < 100 && GreenCounter > YellowCounter) {
 8000cd6:	4b10      	ldr	r3, [pc, #64]	; (8000d18 <fsm_manual_run+0x638>)
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	4b16      	ldr	r3, [pc, #88]	; (8000d34 <fsm_manual_run+0x654>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	4413      	add	r3, r2
 8000ce0:	2b63      	cmp	r3, #99	; 0x63
 8000ce2:	dc16      	bgt.n	8000d12 <fsm_manual_run+0x632>
 8000ce4:	4b0c      	ldr	r3, [pc, #48]	; (8000d18 <fsm_manual_run+0x638>)
 8000ce6:	681a      	ldr	r2, [r3, #0]
 8000ce8:	4b12      	ldr	r3, [pc, #72]	; (8000d34 <fsm_manual_run+0x654>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	429a      	cmp	r2, r3
 8000cee:	dd10      	ble.n	8000d12 <fsm_manual_run+0x632>
				RedCounter = GreenCounter + YellowCounter;
 8000cf0:	4b09      	ldr	r3, [pc, #36]	; (8000d18 <fsm_manual_run+0x638>)
 8000cf2:	681a      	ldr	r2, [r3, #0]
 8000cf4:	4b0f      	ldr	r3, [pc, #60]	; (8000d34 <fsm_manual_run+0x654>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4413      	add	r3, r2
 8000cfa:	4a0f      	ldr	r2, [pc, #60]	; (8000d38 <fsm_manual_run+0x658>)
 8000cfc:	6013      	str	r3, [r2, #0]
				status = MODE4;
 8000cfe:	4b0f      	ldr	r3, [pc, #60]	; (8000d3c <fsm_manual_run+0x65c>)
 8000d00:	221e      	movs	r2, #30
 8000d02:	601a      	str	r2, [r3, #0]
			}
		}
		break;
 8000d04:	e005      	b.n	8000d12 <fsm_manual_run+0x632>
	default:
		break;
 8000d06:	bf00      	nop
 8000d08:	e004      	b.n	8000d14 <fsm_manual_run+0x634>
		break;
 8000d0a:	bf00      	nop
 8000d0c:	e002      	b.n	8000d14 <fsm_manual_run+0x634>
		break;
 8000d0e:	bf00      	nop
 8000d10:	e000      	b.n	8000d14 <fsm_manual_run+0x634>
		break;
 8000d12:	bf00      	nop
	}
}
 8000d14:	bf00      	nop
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	20000044 	.word	0x20000044
 8000d1c:	200000e8 	.word	0x200000e8
 8000d20:	40010800 	.word	0x40010800
 8000d24:	20000108 	.word	0x20000108
 8000d28:	66666667 	.word	0x66666667
 8000d2c:	20000048 	.word	0x20000048
 8000d30:	20000090 	.word	0x20000090
 8000d34:	20000040 	.word	0x20000040
 8000d38:	2000003c 	.word	0x2000003c
 8000d3c:	2000008c 	.word	0x2000008c

08000d40 <display7SEG>:
//int status = 0;

const int MAX_LED = 4;
int index_led = 0;
int led_buffer[4] = {1, 2, 3, 4};
void display7SEG(int num) {
 8000d40:	b5b0      	push	{r4, r5, r7, lr}
 8000d42:	b08e      	sub	sp, #56	; 0x38
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
	int dis_arr[10] = { 0x3f, 0x06, 0x5b, 0x4f, 0x66, 0x6d, 0x7d, 0x07, 0x7f, 0x6f };
 8000d48:	4b35      	ldr	r3, [pc, #212]	; (8000e20 <display7SEG+0xe0>)
 8000d4a:	f107 0408 	add.w	r4, r7, #8
 8000d4e:	461d      	mov	r5, r3
 8000d50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d58:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000d5c:	e884 0003 	stmia.w	r4, {r0, r1}
	int bit_var, var2;

	var2 = ~dis_arr[num];
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	009b      	lsls	r3, r3, #2
 8000d64:	3338      	adds	r3, #56	; 0x38
 8000d66:	443b      	add	r3, r7
 8000d68:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8000d6c:	43db      	mvns	r3, r3
 8000d6e:	637b      	str	r3, [r7, #52]	; 0x34
	bit_var = var2 & 0x01;
 8000d70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d72:	f003 0301 	and.w	r3, r3, #1
 8000d76:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, bit_var);
 8000d78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d7a:	b2db      	uxtb	r3, r3
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	2101      	movs	r1, #1
 8000d80:	4828      	ldr	r0, [pc, #160]	; (8000e24 <display7SEG+0xe4>)
 8000d82:	f001 f844 	bl	8001e0e <HAL_GPIO_WritePin>

	bit_var = (var2>>1) & 0x01;
 8000d86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d88:	105b      	asrs	r3, r3, #1
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, bit_var);
 8000d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	461a      	mov	r2, r3
 8000d96:	2102      	movs	r1, #2
 8000d98:	4822      	ldr	r0, [pc, #136]	; (8000e24 <display7SEG+0xe4>)
 8000d9a:	f001 f838 	bl	8001e0e <HAL_GPIO_WritePin>

	bit_var = (var2>>2) & 0x01;
 8000d9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000da0:	109b      	asrs	r3, r3, #2
 8000da2:	f003 0301 	and.w	r3, r3, #1
 8000da6:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, bit_var);
 8000da8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000daa:	b2db      	uxtb	r3, r3
 8000dac:	461a      	mov	r2, r3
 8000dae:	2104      	movs	r1, #4
 8000db0:	481c      	ldr	r0, [pc, #112]	; (8000e24 <display7SEG+0xe4>)
 8000db2:	f001 f82c 	bl	8001e0e <HAL_GPIO_WritePin>

	bit_var = (var2>>3) & 0x01;
 8000db6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000db8:	10db      	asrs	r3, r3, #3
 8000dba:	f003 0301 	and.w	r3, r3, #1
 8000dbe:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, bit_var);
 8000dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dc2:	b2db      	uxtb	r3, r3
 8000dc4:	461a      	mov	r2, r3
 8000dc6:	2108      	movs	r1, #8
 8000dc8:	4816      	ldr	r0, [pc, #88]	; (8000e24 <display7SEG+0xe4>)
 8000dca:	f001 f820 	bl	8001e0e <HAL_GPIO_WritePin>

	bit_var = (var2>>4) & 0x01;
 8000dce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000dd0:	111b      	asrs	r3, r3, #4
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, bit_var);
 8000dd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	461a      	mov	r2, r3
 8000dde:	2110      	movs	r1, #16
 8000de0:	4810      	ldr	r0, [pc, #64]	; (8000e24 <display7SEG+0xe4>)
 8000de2:	f001 f814 	bl	8001e0e <HAL_GPIO_WritePin>

	bit_var = (var2>>5) & 0x01;
 8000de6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000de8:	115b      	asrs	r3, r3, #5
 8000dea:	f003 0301 	and.w	r3, r3, #1
 8000dee:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, bit_var);
 8000df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	461a      	mov	r2, r3
 8000df6:	2120      	movs	r1, #32
 8000df8:	480a      	ldr	r0, [pc, #40]	; (8000e24 <display7SEG+0xe4>)
 8000dfa:	f001 f808 	bl	8001e0e <HAL_GPIO_WritePin>

	bit_var = (var2>>6) & 0x01;
 8000dfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e00:	119b      	asrs	r3, r3, #6
 8000e02:	f003 0301 	and.w	r3, r3, #1
 8000e06:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, bit_var);
 8000e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	2140      	movs	r1, #64	; 0x40
 8000e10:	4804      	ldr	r0, [pc, #16]	; (8000e24 <display7SEG+0xe4>)
 8000e12:	f000 fffc 	bl	8001e0e <HAL_GPIO_WritePin>
}
 8000e16:	bf00      	nop
 8000e18:	3738      	adds	r7, #56	; 0x38
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bdb0      	pop	{r4, r5, r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	08002e78 	.word	0x08002e78
 8000e24:	40010c00 	.word	0x40010c00

08000e28 <update7SEG>:

void update7SEG(int index) {
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
	switch(index) {
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2b03      	cmp	r3, #3
 8000e34:	f200 8098 	bhi.w	8000f68 <update7SEG+0x140>
 8000e38:	a201      	add	r2, pc, #4	; (adr r2, 8000e40 <update7SEG+0x18>)
 8000e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e3e:	bf00      	nop
 8000e40:	08000e51 	.word	0x08000e51
 8000e44:	08000e97 	.word	0x08000e97
 8000e48:	08000edd 	.word	0x08000edd
 8000e4c:	08000f23 	.word	0x08000f23
	case 0:
	// Display the first 7 SEG with led_buffer [0]
		display7SEG(led_buffer[index]);
 8000e50:	4a48      	ldr	r2, [pc, #288]	; (8000f74 <update7SEG+0x14c>)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f7ff ff71 	bl	8000d40 <display7SEG>
		index_led = 1;
 8000e5e:	4b46      	ldr	r3, [pc, #280]	; (8000f78 <update7SEG+0x150>)
 8000e60:	2201      	movs	r2, #1
 8000e62:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, en1_Pin, SET);
 8000e64:	2201      	movs	r2, #1
 8000e66:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e6a:	4844      	ldr	r0, [pc, #272]	; (8000f7c <update7SEG+0x154>)
 8000e6c:	f000 ffcf 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, en2_Pin, RESET);
 8000e70:	2200      	movs	r2, #0
 8000e72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e76:	4841      	ldr	r0, [pc, #260]	; (8000f7c <update7SEG+0x154>)
 8000e78:	f000 ffc9 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, en3_Pin, RESET);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e82:	483e      	ldr	r0, [pc, #248]	; (8000f7c <update7SEG+0x154>)
 8000e84:	f000 ffc3 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, en4_Pin, RESET);
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e8e:	483b      	ldr	r0, [pc, #236]	; (8000f7c <update7SEG+0x154>)
 8000e90:	f000 ffbd 	bl	8001e0e <HAL_GPIO_WritePin>
		break ;
 8000e94:	e069      	b.n	8000f6a <update7SEG+0x142>
	case 1:
	 // Display the second 7 SEG with led_buffer [1]
		display7SEG(led_buffer[index]);
 8000e96:	4a37      	ldr	r2, [pc, #220]	; (8000f74 <update7SEG+0x14c>)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f7ff ff4e 	bl	8000d40 <display7SEG>
		index_led = 2;
 8000ea4:	4b34      	ldr	r3, [pc, #208]	; (8000f78 <update7SEG+0x150>)
 8000ea6:	2202      	movs	r2, #2
 8000ea8:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, en1_Pin, RESET);
 8000eaa:	2200      	movs	r2, #0
 8000eac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000eb0:	4832      	ldr	r0, [pc, #200]	; (8000f7c <update7SEG+0x154>)
 8000eb2:	f000 ffac 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, en2_Pin, SET);
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ebc:	482f      	ldr	r0, [pc, #188]	; (8000f7c <update7SEG+0x154>)
 8000ebe:	f000 ffa6 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, en3_Pin, RESET);
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ec8:	482c      	ldr	r0, [pc, #176]	; (8000f7c <update7SEG+0x154>)
 8000eca:	f000 ffa0 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, en4_Pin, RESET);
 8000ece:	2200      	movs	r2, #0
 8000ed0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ed4:	4829      	ldr	r0, [pc, #164]	; (8000f7c <update7SEG+0x154>)
 8000ed6:	f000 ff9a 	bl	8001e0e <HAL_GPIO_WritePin>
		break ;
 8000eda:	e046      	b.n	8000f6a <update7SEG+0x142>
	case 2:
	// Display the third 7 SEG with led_buffer [2]
		display7SEG(led_buffer[index]);
 8000edc:	4a25      	ldr	r2, [pc, #148]	; (8000f74 <update7SEG+0x14c>)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff ff2b 	bl	8000d40 <display7SEG>
		index_led = 3;
 8000eea:	4b23      	ldr	r3, [pc, #140]	; (8000f78 <update7SEG+0x150>)
 8000eec:	2203      	movs	r2, #3
 8000eee:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, en1_Pin, RESET);
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ef6:	4821      	ldr	r0, [pc, #132]	; (8000f7c <update7SEG+0x154>)
 8000ef8:	f000 ff89 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, en2_Pin, RESET);
 8000efc:	2200      	movs	r2, #0
 8000efe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f02:	481e      	ldr	r0, [pc, #120]	; (8000f7c <update7SEG+0x154>)
 8000f04:	f000 ff83 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, en3_Pin, SET);
 8000f08:	2201      	movs	r2, #1
 8000f0a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f0e:	481b      	ldr	r0, [pc, #108]	; (8000f7c <update7SEG+0x154>)
 8000f10:	f000 ff7d 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, en4_Pin, RESET);
 8000f14:	2200      	movs	r2, #0
 8000f16:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f1a:	4818      	ldr	r0, [pc, #96]	; (8000f7c <update7SEG+0x154>)
 8000f1c:	f000 ff77 	bl	8001e0e <HAL_GPIO_WritePin>
		break ;
 8000f20:	e023      	b.n	8000f6a <update7SEG+0x142>
	case 3:
	// Display the forth 7 SEG with led_buffer [3]
		display7SEG(led_buffer[index]);
 8000f22:	4a14      	ldr	r2, [pc, #80]	; (8000f74 <update7SEG+0x14c>)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff ff08 	bl	8000d40 <display7SEG>
		index_led = 0;
 8000f30:	4b11      	ldr	r3, [pc, #68]	; (8000f78 <update7SEG+0x150>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, en1_Pin, RESET);
 8000f36:	2200      	movs	r2, #0
 8000f38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f3c:	480f      	ldr	r0, [pc, #60]	; (8000f7c <update7SEG+0x154>)
 8000f3e:	f000 ff66 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, en2_Pin, RESET);
 8000f42:	2200      	movs	r2, #0
 8000f44:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f48:	480c      	ldr	r0, [pc, #48]	; (8000f7c <update7SEG+0x154>)
 8000f4a:	f000 ff60 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, en3_Pin, RESET);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f54:	4809      	ldr	r0, [pc, #36]	; (8000f7c <update7SEG+0x154>)
 8000f56:	f000 ff5a 	bl	8001e0e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, en4_Pin, SET);
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f60:	4806      	ldr	r0, [pc, #24]	; (8000f7c <update7SEG+0x154>)
 8000f62:	f000 ff54 	bl	8001e0e <HAL_GPIO_WritePin>
		break ;
 8000f66:	e000      	b.n	8000f6a <update7SEG+0x142>
	default :
		break ;
 8000f68:	bf00      	nop
	}
}
 8000f6a:	bf00      	nop
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20000048 	.word	0x20000048
 8000f78:	20000090 	.word	0x20000090
 8000f7c:	40010800 	.word	0x40010800

08000f80 <updateClockBuffer>:

int count1 = 0;
int count2 = 0;
void updateClockBuffer() {
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
	if(count1 < RedCounter) { //red 1 first
 8000f84:	4b95      	ldr	r3, [pc, #596]	; (80011dc <updateClockBuffer+0x25c>)
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	4b95      	ldr	r3, [pc, #596]	; (80011e0 <updateClockBuffer+0x260>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	da1f      	bge.n	8000fd0 <updateClockBuffer+0x50>
		led_buffer[0] = (RedCounter-count1)/10;
 8000f90:	4b93      	ldr	r3, [pc, #588]	; (80011e0 <updateClockBuffer+0x260>)
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	4b91      	ldr	r3, [pc, #580]	; (80011dc <updateClockBuffer+0x25c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	4a92      	ldr	r2, [pc, #584]	; (80011e4 <updateClockBuffer+0x264>)
 8000f9c:	fb82 1203 	smull	r1, r2, r2, r3
 8000fa0:	1092      	asrs	r2, r2, #2
 8000fa2:	17db      	asrs	r3, r3, #31
 8000fa4:	1ad3      	subs	r3, r2, r3
 8000fa6:	4a90      	ldr	r2, [pc, #576]	; (80011e8 <updateClockBuffer+0x268>)
 8000fa8:	6013      	str	r3, [r2, #0]
		led_buffer[1] = (RedCounter-count1)%10;
 8000faa:	4b8d      	ldr	r3, [pc, #564]	; (80011e0 <updateClockBuffer+0x260>)
 8000fac:	681a      	ldr	r2, [r3, #0]
 8000fae:	4b8b      	ldr	r3, [pc, #556]	; (80011dc <updateClockBuffer+0x25c>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	1ad1      	subs	r1, r2, r3
 8000fb4:	4b8b      	ldr	r3, [pc, #556]	; (80011e4 <updateClockBuffer+0x264>)
 8000fb6:	fb83 2301 	smull	r2, r3, r3, r1
 8000fba:	109a      	asrs	r2, r3, #2
 8000fbc:	17cb      	asrs	r3, r1, #31
 8000fbe:	1ad2      	subs	r2, r2, r3
 8000fc0:	4613      	mov	r3, r2
 8000fc2:	009b      	lsls	r3, r3, #2
 8000fc4:	4413      	add	r3, r2
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	1aca      	subs	r2, r1, r3
 8000fca:	4b87      	ldr	r3, [pc, #540]	; (80011e8 <updateClockBuffer+0x268>)
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	e059      	b.n	8001084 <updateClockBuffer+0x104>
	}
	else {
		if(count1 < (RedCounter + GreenCounter)) { //then green 1
 8000fd0:	4b83      	ldr	r3, [pc, #524]	; (80011e0 <updateClockBuffer+0x260>)
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	4b85      	ldr	r3, [pc, #532]	; (80011ec <updateClockBuffer+0x26c>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	441a      	add	r2, r3
 8000fda:	4b80      	ldr	r3, [pc, #512]	; (80011dc <updateClockBuffer+0x25c>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	429a      	cmp	r2, r3
 8000fe0:	dd25      	ble.n	800102e <updateClockBuffer+0xae>
			led_buffer[0] = (RedCounter+GreenCounter-count1)/10;
 8000fe2:	4b7f      	ldr	r3, [pc, #508]	; (80011e0 <updateClockBuffer+0x260>)
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	4b81      	ldr	r3, [pc, #516]	; (80011ec <updateClockBuffer+0x26c>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	441a      	add	r2, r3
 8000fec:	4b7b      	ldr	r3, [pc, #492]	; (80011dc <updateClockBuffer+0x25c>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	4a7c      	ldr	r2, [pc, #496]	; (80011e4 <updateClockBuffer+0x264>)
 8000ff4:	fb82 1203 	smull	r1, r2, r2, r3
 8000ff8:	1092      	asrs	r2, r2, #2
 8000ffa:	17db      	asrs	r3, r3, #31
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	4a7a      	ldr	r2, [pc, #488]	; (80011e8 <updateClockBuffer+0x268>)
 8001000:	6013      	str	r3, [r2, #0]
			led_buffer[1] = (RedCounter+GreenCounter-count1)%10;
 8001002:	4b77      	ldr	r3, [pc, #476]	; (80011e0 <updateClockBuffer+0x260>)
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	4b79      	ldr	r3, [pc, #484]	; (80011ec <updateClockBuffer+0x26c>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	441a      	add	r2, r3
 800100c:	4b73      	ldr	r3, [pc, #460]	; (80011dc <updateClockBuffer+0x25c>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	1ad1      	subs	r1, r2, r3
 8001012:	4b74      	ldr	r3, [pc, #464]	; (80011e4 <updateClockBuffer+0x264>)
 8001014:	fb83 2301 	smull	r2, r3, r3, r1
 8001018:	109a      	asrs	r2, r3, #2
 800101a:	17cb      	asrs	r3, r1, #31
 800101c:	1ad2      	subs	r2, r2, r3
 800101e:	4613      	mov	r3, r2
 8001020:	009b      	lsls	r3, r3, #2
 8001022:	4413      	add	r3, r2
 8001024:	005b      	lsls	r3, r3, #1
 8001026:	1aca      	subs	r2, r1, r3
 8001028:	4b6f      	ldr	r3, [pc, #444]	; (80011e8 <updateClockBuffer+0x268>)
 800102a:	605a      	str	r2, [r3, #4]
 800102c:	e02a      	b.n	8001084 <updateClockBuffer+0x104>
		}
		else { //and finally yellow 1
			led_buffer[0] = (RedCounter+GreenCounter+YellowCounter-count1)/10;
 800102e:	4b6c      	ldr	r3, [pc, #432]	; (80011e0 <updateClockBuffer+0x260>)
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	4b6e      	ldr	r3, [pc, #440]	; (80011ec <updateClockBuffer+0x26c>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	441a      	add	r2, r3
 8001038:	4b6d      	ldr	r3, [pc, #436]	; (80011f0 <updateClockBuffer+0x270>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	441a      	add	r2, r3
 800103e:	4b67      	ldr	r3, [pc, #412]	; (80011dc <updateClockBuffer+0x25c>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	1ad3      	subs	r3, r2, r3
 8001044:	4a67      	ldr	r2, [pc, #412]	; (80011e4 <updateClockBuffer+0x264>)
 8001046:	fb82 1203 	smull	r1, r2, r2, r3
 800104a:	1092      	asrs	r2, r2, #2
 800104c:	17db      	asrs	r3, r3, #31
 800104e:	1ad3      	subs	r3, r2, r3
 8001050:	4a65      	ldr	r2, [pc, #404]	; (80011e8 <updateClockBuffer+0x268>)
 8001052:	6013      	str	r3, [r2, #0]
			led_buffer[1] = (RedCounter+GreenCounter+YellowCounter-count1)%10;
 8001054:	4b62      	ldr	r3, [pc, #392]	; (80011e0 <updateClockBuffer+0x260>)
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	4b64      	ldr	r3, [pc, #400]	; (80011ec <updateClockBuffer+0x26c>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	441a      	add	r2, r3
 800105e:	4b64      	ldr	r3, [pc, #400]	; (80011f0 <updateClockBuffer+0x270>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	441a      	add	r2, r3
 8001064:	4b5d      	ldr	r3, [pc, #372]	; (80011dc <updateClockBuffer+0x25c>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	1ad1      	subs	r1, r2, r3
 800106a:	4b5e      	ldr	r3, [pc, #376]	; (80011e4 <updateClockBuffer+0x264>)
 800106c:	fb83 2301 	smull	r2, r3, r3, r1
 8001070:	109a      	asrs	r2, r3, #2
 8001072:	17cb      	asrs	r3, r1, #31
 8001074:	1ad2      	subs	r2, r2, r3
 8001076:	4613      	mov	r3, r2
 8001078:	009b      	lsls	r3, r3, #2
 800107a:	4413      	add	r3, r2
 800107c:	005b      	lsls	r3, r3, #1
 800107e:	1aca      	subs	r2, r1, r3
 8001080:	4b59      	ldr	r3, [pc, #356]	; (80011e8 <updateClockBuffer+0x268>)
 8001082:	605a      	str	r2, [r3, #4]
		}
	}
	count1++;
 8001084:	4b55      	ldr	r3, [pc, #340]	; (80011dc <updateClockBuffer+0x25c>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	3301      	adds	r3, #1
 800108a:	4a54      	ldr	r2, [pc, #336]	; (80011dc <updateClockBuffer+0x25c>)
 800108c:	6013      	str	r3, [r2, #0]
	if(count1 >= RedCounter+GreenCounter+YellowCounter)
 800108e:	4b54      	ldr	r3, [pc, #336]	; (80011e0 <updateClockBuffer+0x260>)
 8001090:	681a      	ldr	r2, [r3, #0]
 8001092:	4b56      	ldr	r3, [pc, #344]	; (80011ec <updateClockBuffer+0x26c>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	441a      	add	r2, r3
 8001098:	4b55      	ldr	r3, [pc, #340]	; (80011f0 <updateClockBuffer+0x270>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	441a      	add	r2, r3
 800109e:	4b4f      	ldr	r3, [pc, #316]	; (80011dc <updateClockBuffer+0x25c>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	429a      	cmp	r2, r3
 80010a4:	dc02      	bgt.n	80010ac <updateClockBuffer+0x12c>
		count1 = 0; //back to red 1
 80010a6:	4b4d      	ldr	r3, [pc, #308]	; (80011dc <updateClockBuffer+0x25c>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]

	if(count2 < GreenCounter) { // green 2 first
 80010ac:	4b51      	ldr	r3, [pc, #324]	; (80011f4 <updateClockBuffer+0x274>)
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	4b4e      	ldr	r3, [pc, #312]	; (80011ec <updateClockBuffer+0x26c>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	da1f      	bge.n	80010f8 <updateClockBuffer+0x178>
		led_buffer[2] = (GreenCounter-count2)/10;
 80010b8:	4b4c      	ldr	r3, [pc, #304]	; (80011ec <updateClockBuffer+0x26c>)
 80010ba:	681a      	ldr	r2, [r3, #0]
 80010bc:	4b4d      	ldr	r3, [pc, #308]	; (80011f4 <updateClockBuffer+0x274>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	4a48      	ldr	r2, [pc, #288]	; (80011e4 <updateClockBuffer+0x264>)
 80010c4:	fb82 1203 	smull	r1, r2, r2, r3
 80010c8:	1092      	asrs	r2, r2, #2
 80010ca:	17db      	asrs	r3, r3, #31
 80010cc:	1ad3      	subs	r3, r2, r3
 80010ce:	4a46      	ldr	r2, [pc, #280]	; (80011e8 <updateClockBuffer+0x268>)
 80010d0:	6093      	str	r3, [r2, #8]
		led_buffer[3] = (GreenCounter-count2)%10;
 80010d2:	4b46      	ldr	r3, [pc, #280]	; (80011ec <updateClockBuffer+0x26c>)
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	4b47      	ldr	r3, [pc, #284]	; (80011f4 <updateClockBuffer+0x274>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	1ad1      	subs	r1, r2, r3
 80010dc:	4b41      	ldr	r3, [pc, #260]	; (80011e4 <updateClockBuffer+0x264>)
 80010de:	fb83 2301 	smull	r2, r3, r3, r1
 80010e2:	109a      	asrs	r2, r3, #2
 80010e4:	17cb      	asrs	r3, r1, #31
 80010e6:	1ad2      	subs	r2, r2, r3
 80010e8:	4613      	mov	r3, r2
 80010ea:	009b      	lsls	r3, r3, #2
 80010ec:	4413      	add	r3, r2
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	1aca      	subs	r2, r1, r3
 80010f2:	4b3d      	ldr	r3, [pc, #244]	; (80011e8 <updateClockBuffer+0x268>)
 80010f4:	60da      	str	r2, [r3, #12]
 80010f6:	e059      	b.n	80011ac <updateClockBuffer+0x22c>
	}
	else {
		if(count2 < (GreenCounter + YellowCounter)) { //then yellow 2
 80010f8:	4b3c      	ldr	r3, [pc, #240]	; (80011ec <updateClockBuffer+0x26c>)
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	4b3c      	ldr	r3, [pc, #240]	; (80011f0 <updateClockBuffer+0x270>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	441a      	add	r2, r3
 8001102:	4b3c      	ldr	r3, [pc, #240]	; (80011f4 <updateClockBuffer+0x274>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	429a      	cmp	r2, r3
 8001108:	dd25      	ble.n	8001156 <updateClockBuffer+0x1d6>
			led_buffer[2] = (GreenCounter+YellowCounter-count2)/10;
 800110a:	4b38      	ldr	r3, [pc, #224]	; (80011ec <updateClockBuffer+0x26c>)
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	4b38      	ldr	r3, [pc, #224]	; (80011f0 <updateClockBuffer+0x270>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	441a      	add	r2, r3
 8001114:	4b37      	ldr	r3, [pc, #220]	; (80011f4 <updateClockBuffer+0x274>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	4a32      	ldr	r2, [pc, #200]	; (80011e4 <updateClockBuffer+0x264>)
 800111c:	fb82 1203 	smull	r1, r2, r2, r3
 8001120:	1092      	asrs	r2, r2, #2
 8001122:	17db      	asrs	r3, r3, #31
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	4a30      	ldr	r2, [pc, #192]	; (80011e8 <updateClockBuffer+0x268>)
 8001128:	6093      	str	r3, [r2, #8]
			led_buffer[3] = (GreenCounter+YellowCounter-count2)%10;
 800112a:	4b30      	ldr	r3, [pc, #192]	; (80011ec <updateClockBuffer+0x26c>)
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	4b30      	ldr	r3, [pc, #192]	; (80011f0 <updateClockBuffer+0x270>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	441a      	add	r2, r3
 8001134:	4b2f      	ldr	r3, [pc, #188]	; (80011f4 <updateClockBuffer+0x274>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	1ad1      	subs	r1, r2, r3
 800113a:	4b2a      	ldr	r3, [pc, #168]	; (80011e4 <updateClockBuffer+0x264>)
 800113c:	fb83 2301 	smull	r2, r3, r3, r1
 8001140:	109a      	asrs	r2, r3, #2
 8001142:	17cb      	asrs	r3, r1, #31
 8001144:	1ad2      	subs	r2, r2, r3
 8001146:	4613      	mov	r3, r2
 8001148:	009b      	lsls	r3, r3, #2
 800114a:	4413      	add	r3, r2
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	1aca      	subs	r2, r1, r3
 8001150:	4b25      	ldr	r3, [pc, #148]	; (80011e8 <updateClockBuffer+0x268>)
 8001152:	60da      	str	r2, [r3, #12]
 8001154:	e02a      	b.n	80011ac <updateClockBuffer+0x22c>
		}
		else { //and finally red 2
			led_buffer[2] = (RedCounter+GreenCounter+YellowCounter-count2)/10;
 8001156:	4b22      	ldr	r3, [pc, #136]	; (80011e0 <updateClockBuffer+0x260>)
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	4b24      	ldr	r3, [pc, #144]	; (80011ec <updateClockBuffer+0x26c>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	441a      	add	r2, r3
 8001160:	4b23      	ldr	r3, [pc, #140]	; (80011f0 <updateClockBuffer+0x270>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	441a      	add	r2, r3
 8001166:	4b23      	ldr	r3, [pc, #140]	; (80011f4 <updateClockBuffer+0x274>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	1ad3      	subs	r3, r2, r3
 800116c:	4a1d      	ldr	r2, [pc, #116]	; (80011e4 <updateClockBuffer+0x264>)
 800116e:	fb82 1203 	smull	r1, r2, r2, r3
 8001172:	1092      	asrs	r2, r2, #2
 8001174:	17db      	asrs	r3, r3, #31
 8001176:	1ad3      	subs	r3, r2, r3
 8001178:	4a1b      	ldr	r2, [pc, #108]	; (80011e8 <updateClockBuffer+0x268>)
 800117a:	6093      	str	r3, [r2, #8]
			led_buffer[3] = (RedCounter+GreenCounter+YellowCounter-count2)%10;
 800117c:	4b18      	ldr	r3, [pc, #96]	; (80011e0 <updateClockBuffer+0x260>)
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	4b1a      	ldr	r3, [pc, #104]	; (80011ec <updateClockBuffer+0x26c>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	441a      	add	r2, r3
 8001186:	4b1a      	ldr	r3, [pc, #104]	; (80011f0 <updateClockBuffer+0x270>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	441a      	add	r2, r3
 800118c:	4b19      	ldr	r3, [pc, #100]	; (80011f4 <updateClockBuffer+0x274>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	1ad1      	subs	r1, r2, r3
 8001192:	4b14      	ldr	r3, [pc, #80]	; (80011e4 <updateClockBuffer+0x264>)
 8001194:	fb83 2301 	smull	r2, r3, r3, r1
 8001198:	109a      	asrs	r2, r3, #2
 800119a:	17cb      	asrs	r3, r1, #31
 800119c:	1ad2      	subs	r2, r2, r3
 800119e:	4613      	mov	r3, r2
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	4413      	add	r3, r2
 80011a4:	005b      	lsls	r3, r3, #1
 80011a6:	1aca      	subs	r2, r1, r3
 80011a8:	4b0f      	ldr	r3, [pc, #60]	; (80011e8 <updateClockBuffer+0x268>)
 80011aa:	60da      	str	r2, [r3, #12]
		}
	}
	count2++;
 80011ac:	4b11      	ldr	r3, [pc, #68]	; (80011f4 <updateClockBuffer+0x274>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	3301      	adds	r3, #1
 80011b2:	4a10      	ldr	r2, [pc, #64]	; (80011f4 <updateClockBuffer+0x274>)
 80011b4:	6013      	str	r3, [r2, #0]
	if(count2 >= RedCounter+GreenCounter+YellowCounter)
 80011b6:	4b0a      	ldr	r3, [pc, #40]	; (80011e0 <updateClockBuffer+0x260>)
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	4b0c      	ldr	r3, [pc, #48]	; (80011ec <updateClockBuffer+0x26c>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	441a      	add	r2, r3
 80011c0:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <updateClockBuffer+0x270>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	441a      	add	r2, r3
 80011c6:	4b0b      	ldr	r3, [pc, #44]	; (80011f4 <updateClockBuffer+0x274>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	429a      	cmp	r2, r3
 80011cc:	dc02      	bgt.n	80011d4 <updateClockBuffer+0x254>
		count2 = 0; //back to green 2
 80011ce:	4b09      	ldr	r3, [pc, #36]	; (80011f4 <updateClockBuffer+0x274>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
}
 80011d4:	bf00      	nop
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bc80      	pop	{r7}
 80011da:	4770      	bx	lr
 80011dc:	20000094 	.word	0x20000094
 80011e0:	2000003c 	.word	0x2000003c
 80011e4:	66666667 	.word	0x66666667
 80011e8:	20000048 	.word	0x20000048
 80011ec:	20000044 	.word	0x20000044
 80011f0:	20000040 	.word	0x20000040
 80011f4:	20000098 	.word	0x20000098

080011f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011fc:	f000 fb04 	bl	8001808 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001200:	f000 f826 	bl	8001250 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001204:	f000 f8ac 	bl	8001360 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001208:	f000 f85e 	bl	80012c8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800120c:	480e      	ldr	r0, [pc, #56]	; (8001248 <main+0x50>)
 800120e:	f001 fa67 	bl	80026e0 <HAL_TIM_Base_Start_IT>
  setTimer1(1000);
 8001212:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001216:	f000 f919 	bl	800144c <setTimer1>
  setTimer2(1000);
 800121a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800121e:	f000 f931 	bl	8001484 <setTimer2>
  setTimer3(10);
 8001222:	200a      	movs	r0, #10
 8001224:	f000 f95a 	bl	80014dc <setTimer3>
  setTimer4(10);
 8001228:	200a      	movs	r0, #10
 800122a:	f000 f983 	bl	8001534 <setTimer4>
  setTimer5(1000);
 800122e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001232:	f000 f9ab 	bl	800158c <setTimer5>
  status = MODE1;
 8001236:	4b05      	ldr	r3, [pc, #20]	; (800124c <main+0x54>)
 8001238:	2201      	movs	r2, #1
 800123a:	601a      	str	r2, [r3, #0]

    /* USER CODE BEGIN 3 */
	  /*if(isButton1Pressed()){
		  HAL_GPIO_TogglePin(led_GPIO_Port, led_Pin);
	  }*/
	  fsm_automatic_run();
 800123c:	f7ff f8c4 	bl	80003c8 <fsm_automatic_run>
	  fsm_manual_run();
 8001240:	f7ff fa4e 	bl	80006e0 <fsm_manual_run>
	  fsm_automatic_run();
 8001244:	e7fa      	b.n	800123c <main+0x44>
 8001246:	bf00      	nop
 8001248:	2000009c 	.word	0x2000009c
 800124c:	2000008c 	.word	0x2000008c

08001250 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b090      	sub	sp, #64	; 0x40
 8001254:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001256:	f107 0318 	add.w	r3, r7, #24
 800125a:	2228      	movs	r2, #40	; 0x28
 800125c:	2100      	movs	r1, #0
 800125e:	4618      	mov	r0, r3
 8001260:	f001 fdf6 	bl	8002e50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001264:	1d3b      	adds	r3, r7, #4
 8001266:	2200      	movs	r2, #0
 8001268:	601a      	str	r2, [r3, #0]
 800126a:	605a      	str	r2, [r3, #4]
 800126c:	609a      	str	r2, [r3, #8]
 800126e:	60da      	str	r2, [r3, #12]
 8001270:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001272:	2302      	movs	r3, #2
 8001274:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001276:	2301      	movs	r3, #1
 8001278:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800127a:	2310      	movs	r3, #16
 800127c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800127e:	2300      	movs	r3, #0
 8001280:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001282:	f107 0318 	add.w	r3, r7, #24
 8001286:	4618      	mov	r0, r3
 8001288:	f000 fdf2 	bl	8001e70 <HAL_RCC_OscConfig>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001292:	f000 f8d5 	bl	8001440 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001296:	230f      	movs	r3, #15
 8001298:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800129a:	2300      	movs	r3, #0
 800129c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800129e:	2300      	movs	r3, #0
 80012a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012a2:	2300      	movs	r3, #0
 80012a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012a6:	2300      	movs	r3, #0
 80012a8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012aa:	1d3b      	adds	r3, r7, #4
 80012ac:	2100      	movs	r1, #0
 80012ae:	4618      	mov	r0, r3
 80012b0:	f001 f860 	bl	8002374 <HAL_RCC_ClockConfig>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80012ba:	f000 f8c1 	bl	8001440 <Error_Handler>
  }
}
 80012be:	bf00      	nop
 80012c0:	3740      	adds	r7, #64	; 0x40
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
	...

080012c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b086      	sub	sp, #24
 80012cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012ce:	f107 0308 	add.w	r3, r7, #8
 80012d2:	2200      	movs	r2, #0
 80012d4:	601a      	str	r2, [r3, #0]
 80012d6:	605a      	str	r2, [r3, #4]
 80012d8:	609a      	str	r2, [r3, #8]
 80012da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012dc:	463b      	mov	r3, r7
 80012de:	2200      	movs	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012e4:	4b1d      	ldr	r3, [pc, #116]	; (800135c <MX_TIM2_Init+0x94>)
 80012e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80012ec:	4b1b      	ldr	r3, [pc, #108]	; (800135c <MX_TIM2_Init+0x94>)
 80012ee:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80012f2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012f4:	4b19      	ldr	r3, [pc, #100]	; (800135c <MX_TIM2_Init+0x94>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80012fa:	4b18      	ldr	r3, [pc, #96]	; (800135c <MX_TIM2_Init+0x94>)
 80012fc:	2209      	movs	r2, #9
 80012fe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001300:	4b16      	ldr	r3, [pc, #88]	; (800135c <MX_TIM2_Init+0x94>)
 8001302:	2200      	movs	r2, #0
 8001304:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001306:	4b15      	ldr	r3, [pc, #84]	; (800135c <MX_TIM2_Init+0x94>)
 8001308:	2200      	movs	r2, #0
 800130a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800130c:	4813      	ldr	r0, [pc, #76]	; (800135c <MX_TIM2_Init+0x94>)
 800130e:	f001 f997 	bl	8002640 <HAL_TIM_Base_Init>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001318:	f000 f892 	bl	8001440 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800131c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001320:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001322:	f107 0308 	add.w	r3, r7, #8
 8001326:	4619      	mov	r1, r3
 8001328:	480c      	ldr	r0, [pc, #48]	; (800135c <MX_TIM2_Init+0x94>)
 800132a:	f001 fb2d 	bl	8002988 <HAL_TIM_ConfigClockSource>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001334:	f000 f884 	bl	8001440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001338:	2300      	movs	r3, #0
 800133a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800133c:	2300      	movs	r3, #0
 800133e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001340:	463b      	mov	r3, r7
 8001342:	4619      	mov	r1, r3
 8001344:	4805      	ldr	r0, [pc, #20]	; (800135c <MX_TIM2_Init+0x94>)
 8001346:	f001 fcf5 	bl	8002d34 <HAL_TIMEx_MasterConfigSynchronization>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001350:	f000 f876 	bl	8001440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001354:	bf00      	nop
 8001356:	3718      	adds	r7, #24
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	2000009c 	.word	0x2000009c

08001360 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001366:	f107 0308 	add.w	r3, r7, #8
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]
 8001370:	609a      	str	r2, [r3, #8]
 8001372:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001374:	4b27      	ldr	r3, [pc, #156]	; (8001414 <MX_GPIO_Init+0xb4>)
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	4a26      	ldr	r2, [pc, #152]	; (8001414 <MX_GPIO_Init+0xb4>)
 800137a:	f043 0304 	orr.w	r3, r3, #4
 800137e:	6193      	str	r3, [r2, #24]
 8001380:	4b24      	ldr	r3, [pc, #144]	; (8001414 <MX_GPIO_Init+0xb4>)
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	f003 0304 	and.w	r3, r3, #4
 8001388:	607b      	str	r3, [r7, #4]
 800138a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800138c:	4b21      	ldr	r3, [pc, #132]	; (8001414 <MX_GPIO_Init+0xb4>)
 800138e:	699b      	ldr	r3, [r3, #24]
 8001390:	4a20      	ldr	r2, [pc, #128]	; (8001414 <MX_GPIO_Init+0xb4>)
 8001392:	f043 0308 	orr.w	r3, r3, #8
 8001396:	6193      	str	r3, [r2, #24]
 8001398:	4b1e      	ldr	r3, [pc, #120]	; (8001414 <MX_GPIO_Init+0xb4>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	f003 0308 	and.w	r3, r3, #8
 80013a0:	603b      	str	r3, [r7, #0]
 80013a2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, red1_Pin|yellow1_Pin|green1_Pin|red2_Pin
 80013a4:	2200      	movs	r2, #0
 80013a6:	f647 71e0 	movw	r1, #32736	; 0x7fe0
 80013aa:	481b      	ldr	r0, [pc, #108]	; (8001418 <MX_GPIO_Init+0xb8>)
 80013ac:	f000 fd2f 	bl	8001e0e <HAL_GPIO_WritePin>
                          |yellow2_Pin|green2_Pin|en1_Pin|en2_Pin
                          |en3_Pin|en4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a_Pin|b_Pin|c_Pin|d_Pin
 80013b0:	2200      	movs	r2, #0
 80013b2:	217f      	movs	r1, #127	; 0x7f
 80013b4:	4819      	ldr	r0, [pc, #100]	; (800141c <MX_GPIO_Init+0xbc>)
 80013b6:	f000 fd2a 	bl	8001e0e <HAL_GPIO_WritePin>
                          |e_Pin|f_Pin|g_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : button1_Pin button2_Pin button3_Pin */
  GPIO_InitStruct.Pin = button1_Pin|button2_Pin|button3_Pin;
 80013ba:	230e      	movs	r3, #14
 80013bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013be:	2300      	movs	r3, #0
 80013c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013c2:	2301      	movs	r3, #1
 80013c4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c6:	f107 0308 	add.w	r3, r7, #8
 80013ca:	4619      	mov	r1, r3
 80013cc:	4812      	ldr	r0, [pc, #72]	; (8001418 <MX_GPIO_Init+0xb8>)
 80013ce:	f000 fb8b 	bl	8001ae8 <HAL_GPIO_Init>

  /*Configure GPIO pins : red1_Pin yellow1_Pin green1_Pin red2_Pin
                           yellow2_Pin green2_Pin en1_Pin en2_Pin
                           en3_Pin en4_Pin */
  GPIO_InitStruct.Pin = red1_Pin|yellow1_Pin|green1_Pin|red2_Pin
 80013d2:	f647 73e0 	movw	r3, #32736	; 0x7fe0
 80013d6:	60bb      	str	r3, [r7, #8]
                          |yellow2_Pin|green2_Pin|en1_Pin|en2_Pin
                          |en3_Pin|en4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d8:	2301      	movs	r3, #1
 80013da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013dc:	2300      	movs	r3, #0
 80013de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e0:	2302      	movs	r3, #2
 80013e2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e4:	f107 0308 	add.w	r3, r7, #8
 80013e8:	4619      	mov	r1, r3
 80013ea:	480b      	ldr	r0, [pc, #44]	; (8001418 <MX_GPIO_Init+0xb8>)
 80013ec:	f000 fb7c 	bl	8001ae8 <HAL_GPIO_Init>

  /*Configure GPIO pins : a_Pin b_Pin c_Pin d_Pin
                           e_Pin f_Pin g_Pin */
  GPIO_InitStruct.Pin = a_Pin|b_Pin|c_Pin|d_Pin
 80013f0:	237f      	movs	r3, #127	; 0x7f
 80013f2:	60bb      	str	r3, [r7, #8]
                          |e_Pin|f_Pin|g_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f4:	2301      	movs	r3, #1
 80013f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f8:	2300      	movs	r3, #0
 80013fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fc:	2302      	movs	r3, #2
 80013fe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001400:	f107 0308 	add.w	r3, r7, #8
 8001404:	4619      	mov	r1, r3
 8001406:	4805      	ldr	r0, [pc, #20]	; (800141c <MX_GPIO_Init+0xbc>)
 8001408:	f000 fb6e 	bl	8001ae8 <HAL_GPIO_Init>

}
 800140c:	bf00      	nop
 800140e:	3718      	adds	r7, #24
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	40021000 	.word	0x40021000
 8001418:	40010800 	.word	0x40010800
 800141c:	40010c00 	.word	0x40010c00

08001420 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
	timerRun();
 8001428:	f000 f8cc 	bl	80015c4 <timerRun>
	getKeyInput1();
 800142c:	f7fe fee8 	bl	8000200 <getKeyInput1>
	getKeyInput2();
 8001430:	f7fe ff32 	bl	8000298 <getKeyInput2>
	getKeyInput3();
 8001434:	f7fe ff7c 	bl	8000330 <getKeyInput3>
}
 8001438:	bf00      	nop
 800143a:	3708      	adds	r7, #8
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}

08001440 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001444:	b672      	cpsid	i
}
 8001446:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001448:	e7fe      	b.n	8001448 <Error_Handler+0x8>
	...

0800144c <setTimer1>:
int timer5_flag = 0;

int timer6_counter = 0;
int timer6_flag = 0;

void setTimer1(int duration){
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/TICK;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	4a08      	ldr	r2, [pc, #32]	; (8001478 <setTimer1+0x2c>)
 8001458:	fb82 1203 	smull	r1, r2, r2, r3
 800145c:	1092      	asrs	r2, r2, #2
 800145e:	17db      	asrs	r3, r3, #31
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	4a06      	ldr	r2, [pc, #24]	; (800147c <setTimer1+0x30>)
 8001464:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8001466:	4b06      	ldr	r3, [pc, #24]	; (8001480 <setTimer1+0x34>)
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
}
 800146c:	bf00      	nop
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	bc80      	pop	{r7}
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	66666667 	.word	0x66666667
 800147c:	200000e4 	.word	0x200000e4
 8001480:	200000e8 	.word	0x200000e8

08001484 <setTimer2>:
void clearTimer1(){
	timer1_counter = 0;
	timer1_flag = 0;
}

void setTimer2(int duration){
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/TICK;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	4a08      	ldr	r2, [pc, #32]	; (80014b0 <setTimer2+0x2c>)
 8001490:	fb82 1203 	smull	r1, r2, r2, r3
 8001494:	1092      	asrs	r2, r2, #2
 8001496:	17db      	asrs	r3, r3, #31
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	4a06      	ldr	r2, [pc, #24]	; (80014b4 <setTimer2+0x30>)
 800149c:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 800149e:	4b06      	ldr	r3, [pc, #24]	; (80014b8 <setTimer2+0x34>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
}
 80014a4:	bf00      	nop
 80014a6:	370c      	adds	r7, #12
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bc80      	pop	{r7}
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	66666667 	.word	0x66666667
 80014b4:	200000ec 	.word	0x200000ec
 80014b8:	200000f0 	.word	0x200000f0

080014bc <clearTimer2>:

void clearTimer2(){
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
	timer2_counter = 0;
 80014c0:	4b04      	ldr	r3, [pc, #16]	; (80014d4 <clearTimer2+0x18>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]
	timer2_flag = 0;
 80014c6:	4b04      	ldr	r3, [pc, #16]	; (80014d8 <clearTimer2+0x1c>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
}
 80014cc:	bf00      	nop
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr
 80014d4:	200000ec 	.word	0x200000ec
 80014d8:	200000f0 	.word	0x200000f0

080014dc <setTimer3>:

void setTimer3(int duration){
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
	timer3_counter = duration/TICK;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	4a08      	ldr	r2, [pc, #32]	; (8001508 <setTimer3+0x2c>)
 80014e8:	fb82 1203 	smull	r1, r2, r2, r3
 80014ec:	1092      	asrs	r2, r2, #2
 80014ee:	17db      	asrs	r3, r3, #31
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	4a06      	ldr	r2, [pc, #24]	; (800150c <setTimer3+0x30>)
 80014f4:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 80014f6:	4b06      	ldr	r3, [pc, #24]	; (8001510 <setTimer3+0x34>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
}
 80014fc:	bf00      	nop
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	bc80      	pop	{r7}
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	66666667 	.word	0x66666667
 800150c:	200000f4 	.word	0x200000f4
 8001510:	200000f8 	.word	0x200000f8

08001514 <clearTimer3>:

void clearTimer3(){
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
	timer3_counter = 0;
 8001518:	4b04      	ldr	r3, [pc, #16]	; (800152c <clearTimer3+0x18>)
 800151a:	2200      	movs	r2, #0
 800151c:	601a      	str	r2, [r3, #0]
	timer3_flag = 0;
 800151e:	4b04      	ldr	r3, [pc, #16]	; (8001530 <clearTimer3+0x1c>)
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]
}
 8001524:	bf00      	nop
 8001526:	46bd      	mov	sp, r7
 8001528:	bc80      	pop	{r7}
 800152a:	4770      	bx	lr
 800152c:	200000f4 	.word	0x200000f4
 8001530:	200000f8 	.word	0x200000f8

08001534 <setTimer4>:

void setTimer4(int duration){
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
	timer4_counter = duration/TICK;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	4a08      	ldr	r2, [pc, #32]	; (8001560 <setTimer4+0x2c>)
 8001540:	fb82 1203 	smull	r1, r2, r2, r3
 8001544:	1092      	asrs	r2, r2, #2
 8001546:	17db      	asrs	r3, r3, #31
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	4a06      	ldr	r2, [pc, #24]	; (8001564 <setTimer4+0x30>)
 800154c:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 800154e:	4b06      	ldr	r3, [pc, #24]	; (8001568 <setTimer4+0x34>)
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
}
 8001554:	bf00      	nop
 8001556:	370c      	adds	r7, #12
 8001558:	46bd      	mov	sp, r7
 800155a:	bc80      	pop	{r7}
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	66666667 	.word	0x66666667
 8001564:	200000fc 	.word	0x200000fc
 8001568:	20000100 	.word	0x20000100

0800156c <clearTimer4>:

void clearTimer4(){
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
	timer4_counter = 0;
 8001570:	4b04      	ldr	r3, [pc, #16]	; (8001584 <clearTimer4+0x18>)
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
	timer4_flag = 0;
 8001576:	4b04      	ldr	r3, [pc, #16]	; (8001588 <clearTimer4+0x1c>)
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]
}
 800157c:	bf00      	nop
 800157e:	46bd      	mov	sp, r7
 8001580:	bc80      	pop	{r7}
 8001582:	4770      	bx	lr
 8001584:	200000fc 	.word	0x200000fc
 8001588:	20000100 	.word	0x20000100

0800158c <setTimer5>:

void setTimer5(int duration){
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
	timer5_counter = duration/TICK;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	4a08      	ldr	r2, [pc, #32]	; (80015b8 <setTimer5+0x2c>)
 8001598:	fb82 1203 	smull	r1, r2, r2, r3
 800159c:	1092      	asrs	r2, r2, #2
 800159e:	17db      	asrs	r3, r3, #31
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	4a06      	ldr	r2, [pc, #24]	; (80015bc <setTimer5+0x30>)
 80015a4:	6013      	str	r3, [r2, #0]
	timer5_flag = 0;
 80015a6:	4b06      	ldr	r3, [pc, #24]	; (80015c0 <setTimer5+0x34>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	601a      	str	r2, [r3, #0]
}
 80015ac:	bf00      	nop
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bc80      	pop	{r7}
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	66666667 	.word	0x66666667
 80015bc:	20000104 	.word	0x20000104
 80015c0:	20000108 	.word	0x20000108

080015c4 <timerRun>:
void clearTimer6(){
	timer6_counter = 0;
	timer6_flag = 0;
}

void timerRun(){
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
	if(timer1_counter > 0){
 80015c8:	4b31      	ldr	r3, [pc, #196]	; (8001690 <timerRun+0xcc>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	dd0b      	ble.n	80015e8 <timerRun+0x24>
		timer1_counter--;
 80015d0:	4b2f      	ldr	r3, [pc, #188]	; (8001690 <timerRun+0xcc>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	3b01      	subs	r3, #1
 80015d6:	4a2e      	ldr	r2, [pc, #184]	; (8001690 <timerRun+0xcc>)
 80015d8:	6013      	str	r3, [r2, #0]
		if(timer1_counter == 0)
 80015da:	4b2d      	ldr	r3, [pc, #180]	; (8001690 <timerRun+0xcc>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d102      	bne.n	80015e8 <timerRun+0x24>
			timer1_flag = 1;
 80015e2:	4b2c      	ldr	r3, [pc, #176]	; (8001694 <timerRun+0xd0>)
 80015e4:	2201      	movs	r2, #1
 80015e6:	601a      	str	r2, [r3, #0]
	}

	if(timer2_counter > 0){
 80015e8:	4b2b      	ldr	r3, [pc, #172]	; (8001698 <timerRun+0xd4>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	dd0b      	ble.n	8001608 <timerRun+0x44>
		timer2_counter--;
 80015f0:	4b29      	ldr	r3, [pc, #164]	; (8001698 <timerRun+0xd4>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	3b01      	subs	r3, #1
 80015f6:	4a28      	ldr	r2, [pc, #160]	; (8001698 <timerRun+0xd4>)
 80015f8:	6013      	str	r3, [r2, #0]
		if(timer2_counter == 0)
 80015fa:	4b27      	ldr	r3, [pc, #156]	; (8001698 <timerRun+0xd4>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d102      	bne.n	8001608 <timerRun+0x44>
			timer2_flag = 1;
 8001602:	4b26      	ldr	r3, [pc, #152]	; (800169c <timerRun+0xd8>)
 8001604:	2201      	movs	r2, #1
 8001606:	601a      	str	r2, [r3, #0]
	}

	if(timer3_counter > 0){
 8001608:	4b25      	ldr	r3, [pc, #148]	; (80016a0 <timerRun+0xdc>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2b00      	cmp	r3, #0
 800160e:	dd0b      	ble.n	8001628 <timerRun+0x64>
		timer3_counter--;
 8001610:	4b23      	ldr	r3, [pc, #140]	; (80016a0 <timerRun+0xdc>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	3b01      	subs	r3, #1
 8001616:	4a22      	ldr	r2, [pc, #136]	; (80016a0 <timerRun+0xdc>)
 8001618:	6013      	str	r3, [r2, #0]
		if(timer3_counter == 0)
 800161a:	4b21      	ldr	r3, [pc, #132]	; (80016a0 <timerRun+0xdc>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d102      	bne.n	8001628 <timerRun+0x64>
			timer3_flag = 1;
 8001622:	4b20      	ldr	r3, [pc, #128]	; (80016a4 <timerRun+0xe0>)
 8001624:	2201      	movs	r2, #1
 8001626:	601a      	str	r2, [r3, #0]
	}

	if(timer4_counter > 0){
 8001628:	4b1f      	ldr	r3, [pc, #124]	; (80016a8 <timerRun+0xe4>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	dd0b      	ble.n	8001648 <timerRun+0x84>
		timer4_counter--;
 8001630:	4b1d      	ldr	r3, [pc, #116]	; (80016a8 <timerRun+0xe4>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	3b01      	subs	r3, #1
 8001636:	4a1c      	ldr	r2, [pc, #112]	; (80016a8 <timerRun+0xe4>)
 8001638:	6013      	str	r3, [r2, #0]
		if(timer4_counter == 0)
 800163a:	4b1b      	ldr	r3, [pc, #108]	; (80016a8 <timerRun+0xe4>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d102      	bne.n	8001648 <timerRun+0x84>
			timer4_flag = 1;
 8001642:	4b1a      	ldr	r3, [pc, #104]	; (80016ac <timerRun+0xe8>)
 8001644:	2201      	movs	r2, #1
 8001646:	601a      	str	r2, [r3, #0]
	}

	if(timer5_counter > 0){
 8001648:	4b19      	ldr	r3, [pc, #100]	; (80016b0 <timerRun+0xec>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	2b00      	cmp	r3, #0
 800164e:	dd0b      	ble.n	8001668 <timerRun+0xa4>
		timer5_counter--;
 8001650:	4b17      	ldr	r3, [pc, #92]	; (80016b0 <timerRun+0xec>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	3b01      	subs	r3, #1
 8001656:	4a16      	ldr	r2, [pc, #88]	; (80016b0 <timerRun+0xec>)
 8001658:	6013      	str	r3, [r2, #0]
		if(timer5_counter == 0)
 800165a:	4b15      	ldr	r3, [pc, #84]	; (80016b0 <timerRun+0xec>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d102      	bne.n	8001668 <timerRun+0xa4>
			timer5_flag = 1;
 8001662:	4b14      	ldr	r3, [pc, #80]	; (80016b4 <timerRun+0xf0>)
 8001664:	2201      	movs	r2, #1
 8001666:	601a      	str	r2, [r3, #0]
	}

	if(timer6_counter > 0){
 8001668:	4b13      	ldr	r3, [pc, #76]	; (80016b8 <timerRun+0xf4>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	2b00      	cmp	r3, #0
 800166e:	dd0b      	ble.n	8001688 <timerRun+0xc4>
		timer6_counter--;
 8001670:	4b11      	ldr	r3, [pc, #68]	; (80016b8 <timerRun+0xf4>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	3b01      	subs	r3, #1
 8001676:	4a10      	ldr	r2, [pc, #64]	; (80016b8 <timerRun+0xf4>)
 8001678:	6013      	str	r3, [r2, #0]
		if(timer6_counter == 0)
 800167a:	4b0f      	ldr	r3, [pc, #60]	; (80016b8 <timerRun+0xf4>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d102      	bne.n	8001688 <timerRun+0xc4>
			timer6_flag = 1;
 8001682:	4b0e      	ldr	r3, [pc, #56]	; (80016bc <timerRun+0xf8>)
 8001684:	2201      	movs	r2, #1
 8001686:	601a      	str	r2, [r3, #0]
	}
}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	bc80      	pop	{r7}
 800168e:	4770      	bx	lr
 8001690:	200000e4 	.word	0x200000e4
 8001694:	200000e8 	.word	0x200000e8
 8001698:	200000ec 	.word	0x200000ec
 800169c:	200000f0 	.word	0x200000f0
 80016a0:	200000f4 	.word	0x200000f4
 80016a4:	200000f8 	.word	0x200000f8
 80016a8:	200000fc 	.word	0x200000fc
 80016ac:	20000100 	.word	0x20000100
 80016b0:	20000104 	.word	0x20000104
 80016b4:	20000108 	.word	0x20000108
 80016b8:	2000010c 	.word	0x2000010c
 80016bc:	20000110 	.word	0x20000110

080016c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016c6:	4b0e      	ldr	r3, [pc, #56]	; (8001700 <HAL_MspInit+0x40>)
 80016c8:	699b      	ldr	r3, [r3, #24]
 80016ca:	4a0d      	ldr	r2, [pc, #52]	; (8001700 <HAL_MspInit+0x40>)
 80016cc:	f043 0301 	orr.w	r3, r3, #1
 80016d0:	6193      	str	r3, [r2, #24]
 80016d2:	4b0b      	ldr	r3, [pc, #44]	; (8001700 <HAL_MspInit+0x40>)
 80016d4:	699b      	ldr	r3, [r3, #24]
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	607b      	str	r3, [r7, #4]
 80016dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016de:	4b08      	ldr	r3, [pc, #32]	; (8001700 <HAL_MspInit+0x40>)
 80016e0:	69db      	ldr	r3, [r3, #28]
 80016e2:	4a07      	ldr	r2, [pc, #28]	; (8001700 <HAL_MspInit+0x40>)
 80016e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016e8:	61d3      	str	r3, [r2, #28]
 80016ea:	4b05      	ldr	r3, [pc, #20]	; (8001700 <HAL_MspInit+0x40>)
 80016ec:	69db      	ldr	r3, [r3, #28]
 80016ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016f2:	603b      	str	r3, [r7, #0]
 80016f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016f6:	bf00      	nop
 80016f8:	370c      	adds	r7, #12
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bc80      	pop	{r7}
 80016fe:	4770      	bx	lr
 8001700:	40021000 	.word	0x40021000

08001704 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001714:	d113      	bne.n	800173e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001716:	4b0c      	ldr	r3, [pc, #48]	; (8001748 <HAL_TIM_Base_MspInit+0x44>)
 8001718:	69db      	ldr	r3, [r3, #28]
 800171a:	4a0b      	ldr	r2, [pc, #44]	; (8001748 <HAL_TIM_Base_MspInit+0x44>)
 800171c:	f043 0301 	orr.w	r3, r3, #1
 8001720:	61d3      	str	r3, [r2, #28]
 8001722:	4b09      	ldr	r3, [pc, #36]	; (8001748 <HAL_TIM_Base_MspInit+0x44>)
 8001724:	69db      	ldr	r3, [r3, #28]
 8001726:	f003 0301 	and.w	r3, r3, #1
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800172e:	2200      	movs	r2, #0
 8001730:	2100      	movs	r1, #0
 8001732:	201c      	movs	r0, #28
 8001734:	f000 f9a1 	bl	8001a7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001738:	201c      	movs	r0, #28
 800173a:	f000 f9ba 	bl	8001ab2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800173e:	bf00      	nop
 8001740:	3710      	adds	r7, #16
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	40021000 	.word	0x40021000

0800174c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001750:	e7fe      	b.n	8001750 <NMI_Handler+0x4>

08001752 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001752:	b480      	push	{r7}
 8001754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001756:	e7fe      	b.n	8001756 <HardFault_Handler+0x4>

08001758 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800175c:	e7fe      	b.n	800175c <MemManage_Handler+0x4>

0800175e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800175e:	b480      	push	{r7}
 8001760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001762:	e7fe      	b.n	8001762 <BusFault_Handler+0x4>

08001764 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001768:	e7fe      	b.n	8001768 <UsageFault_Handler+0x4>

0800176a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800176a:	b480      	push	{r7}
 800176c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800176e:	bf00      	nop
 8001770:	46bd      	mov	sp, r7
 8001772:	bc80      	pop	{r7}
 8001774:	4770      	bx	lr

08001776 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001776:	b480      	push	{r7}
 8001778:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800177a:	bf00      	nop
 800177c:	46bd      	mov	sp, r7
 800177e:	bc80      	pop	{r7}
 8001780:	4770      	bx	lr

08001782 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001782:	b480      	push	{r7}
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001786:	bf00      	nop
 8001788:	46bd      	mov	sp, r7
 800178a:	bc80      	pop	{r7}
 800178c:	4770      	bx	lr

0800178e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800178e:	b580      	push	{r7, lr}
 8001790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001792:	f000 f87f 	bl	8001894 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
	...

0800179c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017a0:	4802      	ldr	r0, [pc, #8]	; (80017ac <TIM2_IRQHandler+0x10>)
 80017a2:	f000 ffe9 	bl	8002778 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	2000009c 	.word	0x2000009c

080017b0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017b4:	bf00      	nop
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr

080017bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017bc:	480c      	ldr	r0, [pc, #48]	; (80017f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017be:	490d      	ldr	r1, [pc, #52]	; (80017f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017c0:	4a0d      	ldr	r2, [pc, #52]	; (80017f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017c4:	e002      	b.n	80017cc <LoopCopyDataInit>

080017c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ca:	3304      	adds	r3, #4

080017cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017d0:	d3f9      	bcc.n	80017c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017d2:	4a0a      	ldr	r2, [pc, #40]	; (80017fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017d4:	4c0a      	ldr	r4, [pc, #40]	; (8001800 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017d8:	e001      	b.n	80017de <LoopFillZerobss>

080017da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017dc:	3204      	adds	r2, #4

080017de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017e0:	d3fb      	bcc.n	80017da <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017e2:	f7ff ffe5 	bl	80017b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017e6:	f001 fb0f 	bl	8002e08 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017ea:	f7ff fd05 	bl	80011f8 <main>
  bx lr
 80017ee:	4770      	bx	lr
  ldr r0, =_sdata
 80017f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017f4:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80017f8:	08002ec8 	.word	0x08002ec8
  ldr r2, =_sbss
 80017fc:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001800:	20000118 	.word	0x20000118

08001804 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001804:	e7fe      	b.n	8001804 <ADC1_2_IRQHandler>
	...

08001808 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800180c:	4b08      	ldr	r3, [pc, #32]	; (8001830 <HAL_Init+0x28>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a07      	ldr	r2, [pc, #28]	; (8001830 <HAL_Init+0x28>)
 8001812:	f043 0310 	orr.w	r3, r3, #16
 8001816:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001818:	2003      	movs	r0, #3
 800181a:	f000 f923 	bl	8001a64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800181e:	200f      	movs	r0, #15
 8001820:	f000 f808 	bl	8001834 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001824:	f7ff ff4c 	bl	80016c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001828:	2300      	movs	r3, #0
}
 800182a:	4618      	mov	r0, r3
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	40022000 	.word	0x40022000

08001834 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800183c:	4b12      	ldr	r3, [pc, #72]	; (8001888 <HAL_InitTick+0x54>)
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	4b12      	ldr	r3, [pc, #72]	; (800188c <HAL_InitTick+0x58>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	4619      	mov	r1, r3
 8001846:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800184a:	fbb3 f3f1 	udiv	r3, r3, r1
 800184e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001852:	4618      	mov	r0, r3
 8001854:	f000 f93b 	bl	8001ace <HAL_SYSTICK_Config>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e00e      	b.n	8001880 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2b0f      	cmp	r3, #15
 8001866:	d80a      	bhi.n	800187e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001868:	2200      	movs	r2, #0
 800186a:	6879      	ldr	r1, [r7, #4]
 800186c:	f04f 30ff 	mov.w	r0, #4294967295
 8001870:	f000 f903 	bl	8001a7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001874:	4a06      	ldr	r2, [pc, #24]	; (8001890 <HAL_InitTick+0x5c>)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800187a:	2300      	movs	r3, #0
 800187c:	e000      	b.n	8001880 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
}
 8001880:	4618      	mov	r0, r3
 8001882:	3708      	adds	r7, #8
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	20000058 	.word	0x20000058
 800188c:	20000060 	.word	0x20000060
 8001890:	2000005c 	.word	0x2000005c

08001894 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001898:	4b05      	ldr	r3, [pc, #20]	; (80018b0 <HAL_IncTick+0x1c>)
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	461a      	mov	r2, r3
 800189e:	4b05      	ldr	r3, [pc, #20]	; (80018b4 <HAL_IncTick+0x20>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4413      	add	r3, r2
 80018a4:	4a03      	ldr	r2, [pc, #12]	; (80018b4 <HAL_IncTick+0x20>)
 80018a6:	6013      	str	r3, [r2, #0]
}
 80018a8:	bf00      	nop
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bc80      	pop	{r7}
 80018ae:	4770      	bx	lr
 80018b0:	20000060 	.word	0x20000060
 80018b4:	20000114 	.word	0x20000114

080018b8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  return uwTick;
 80018bc:	4b02      	ldr	r3, [pc, #8]	; (80018c8 <HAL_GetTick+0x10>)
 80018be:	681b      	ldr	r3, [r3, #0]
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bc80      	pop	{r7}
 80018c6:	4770      	bx	lr
 80018c8:	20000114 	.word	0x20000114

080018cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	f003 0307 	and.w	r3, r3, #7
 80018da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018dc:	4b0c      	ldr	r3, [pc, #48]	; (8001910 <__NVIC_SetPriorityGrouping+0x44>)
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018e2:	68ba      	ldr	r2, [r7, #8]
 80018e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018e8:	4013      	ands	r3, r2
 80018ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018fe:	4a04      	ldr	r2, [pc, #16]	; (8001910 <__NVIC_SetPriorityGrouping+0x44>)
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	60d3      	str	r3, [r2, #12]
}
 8001904:	bf00      	nop
 8001906:	3714      	adds	r7, #20
 8001908:	46bd      	mov	sp, r7
 800190a:	bc80      	pop	{r7}
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	e000ed00 	.word	0xe000ed00

08001914 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001918:	4b04      	ldr	r3, [pc, #16]	; (800192c <__NVIC_GetPriorityGrouping+0x18>)
 800191a:	68db      	ldr	r3, [r3, #12]
 800191c:	0a1b      	lsrs	r3, r3, #8
 800191e:	f003 0307 	and.w	r3, r3, #7
}
 8001922:	4618      	mov	r0, r3
 8001924:	46bd      	mov	sp, r7
 8001926:	bc80      	pop	{r7}
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	e000ed00 	.word	0xe000ed00

08001930 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	4603      	mov	r3, r0
 8001938:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800193a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193e:	2b00      	cmp	r3, #0
 8001940:	db0b      	blt.n	800195a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001942:	79fb      	ldrb	r3, [r7, #7]
 8001944:	f003 021f 	and.w	r2, r3, #31
 8001948:	4906      	ldr	r1, [pc, #24]	; (8001964 <__NVIC_EnableIRQ+0x34>)
 800194a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194e:	095b      	lsrs	r3, r3, #5
 8001950:	2001      	movs	r0, #1
 8001952:	fa00 f202 	lsl.w	r2, r0, r2
 8001956:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800195a:	bf00      	nop
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	bc80      	pop	{r7}
 8001962:	4770      	bx	lr
 8001964:	e000e100 	.word	0xe000e100

08001968 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	6039      	str	r1, [r7, #0]
 8001972:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001974:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001978:	2b00      	cmp	r3, #0
 800197a:	db0a      	blt.n	8001992 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	b2da      	uxtb	r2, r3
 8001980:	490c      	ldr	r1, [pc, #48]	; (80019b4 <__NVIC_SetPriority+0x4c>)
 8001982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001986:	0112      	lsls	r2, r2, #4
 8001988:	b2d2      	uxtb	r2, r2
 800198a:	440b      	add	r3, r1
 800198c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001990:	e00a      	b.n	80019a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	b2da      	uxtb	r2, r3
 8001996:	4908      	ldr	r1, [pc, #32]	; (80019b8 <__NVIC_SetPriority+0x50>)
 8001998:	79fb      	ldrb	r3, [r7, #7]
 800199a:	f003 030f 	and.w	r3, r3, #15
 800199e:	3b04      	subs	r3, #4
 80019a0:	0112      	lsls	r2, r2, #4
 80019a2:	b2d2      	uxtb	r2, r2
 80019a4:	440b      	add	r3, r1
 80019a6:	761a      	strb	r2, [r3, #24]
}
 80019a8:	bf00      	nop
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bc80      	pop	{r7}
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	e000e100 	.word	0xe000e100
 80019b8:	e000ed00 	.word	0xe000ed00

080019bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019bc:	b480      	push	{r7}
 80019be:	b089      	sub	sp, #36	; 0x24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	60b9      	str	r1, [r7, #8]
 80019c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	f003 0307 	and.w	r3, r3, #7
 80019ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	f1c3 0307 	rsb	r3, r3, #7
 80019d6:	2b04      	cmp	r3, #4
 80019d8:	bf28      	it	cs
 80019da:	2304      	movcs	r3, #4
 80019dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	3304      	adds	r3, #4
 80019e2:	2b06      	cmp	r3, #6
 80019e4:	d902      	bls.n	80019ec <NVIC_EncodePriority+0x30>
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	3b03      	subs	r3, #3
 80019ea:	e000      	b.n	80019ee <NVIC_EncodePriority+0x32>
 80019ec:	2300      	movs	r3, #0
 80019ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019f0:	f04f 32ff 	mov.w	r2, #4294967295
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	fa02 f303 	lsl.w	r3, r2, r3
 80019fa:	43da      	mvns	r2, r3
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	401a      	ands	r2, r3
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a04:	f04f 31ff 	mov.w	r1, #4294967295
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a0e:	43d9      	mvns	r1, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a14:	4313      	orrs	r3, r2
         );
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3724      	adds	r7, #36	; 0x24
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bc80      	pop	{r7}
 8001a1e:	4770      	bx	lr

08001a20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a30:	d301      	bcc.n	8001a36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a32:	2301      	movs	r3, #1
 8001a34:	e00f      	b.n	8001a56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a36:	4a0a      	ldr	r2, [pc, #40]	; (8001a60 <SysTick_Config+0x40>)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	3b01      	subs	r3, #1
 8001a3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a3e:	210f      	movs	r1, #15
 8001a40:	f04f 30ff 	mov.w	r0, #4294967295
 8001a44:	f7ff ff90 	bl	8001968 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a48:	4b05      	ldr	r3, [pc, #20]	; (8001a60 <SysTick_Config+0x40>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a4e:	4b04      	ldr	r3, [pc, #16]	; (8001a60 <SysTick_Config+0x40>)
 8001a50:	2207      	movs	r2, #7
 8001a52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a54:	2300      	movs	r3, #0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	e000e010 	.word	0xe000e010

08001a64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f7ff ff2d 	bl	80018cc <__NVIC_SetPriorityGrouping>
}
 8001a72:	bf00      	nop
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b086      	sub	sp, #24
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	4603      	mov	r3, r0
 8001a82:	60b9      	str	r1, [r7, #8]
 8001a84:	607a      	str	r2, [r7, #4]
 8001a86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a8c:	f7ff ff42 	bl	8001914 <__NVIC_GetPriorityGrouping>
 8001a90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	68b9      	ldr	r1, [r7, #8]
 8001a96:	6978      	ldr	r0, [r7, #20]
 8001a98:	f7ff ff90 	bl	80019bc <NVIC_EncodePriority>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aa2:	4611      	mov	r1, r2
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff ff5f 	bl	8001968 <__NVIC_SetPriority>
}
 8001aaa:	bf00      	nop
 8001aac:	3718      	adds	r7, #24
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}

08001ab2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b082      	sub	sp, #8
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	4603      	mov	r3, r0
 8001aba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001abc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff ff35 	bl	8001930 <__NVIC_EnableIRQ>
}
 8001ac6:	bf00      	nop
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}

08001ace <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	b082      	sub	sp, #8
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f7ff ffa2 	bl	8001a20 <SysTick_Config>
 8001adc:	4603      	mov	r3, r0
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
	...

08001ae8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b08b      	sub	sp, #44	; 0x2c
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001af2:	2300      	movs	r3, #0
 8001af4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001af6:	2300      	movs	r3, #0
 8001af8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001afa:	e161      	b.n	8001dc0 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001afc:	2201      	movs	r2, #1
 8001afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b00:	fa02 f303 	lsl.w	r3, r2, r3
 8001b04:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	69fa      	ldr	r2, [r7, #28]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b10:	69ba      	ldr	r2, [r7, #24]
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	f040 8150 	bne.w	8001dba <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	4a97      	ldr	r2, [pc, #604]	; (8001d7c <HAL_GPIO_Init+0x294>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d05e      	beq.n	8001be2 <HAL_GPIO_Init+0xfa>
 8001b24:	4a95      	ldr	r2, [pc, #596]	; (8001d7c <HAL_GPIO_Init+0x294>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d875      	bhi.n	8001c16 <HAL_GPIO_Init+0x12e>
 8001b2a:	4a95      	ldr	r2, [pc, #596]	; (8001d80 <HAL_GPIO_Init+0x298>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d058      	beq.n	8001be2 <HAL_GPIO_Init+0xfa>
 8001b30:	4a93      	ldr	r2, [pc, #588]	; (8001d80 <HAL_GPIO_Init+0x298>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d86f      	bhi.n	8001c16 <HAL_GPIO_Init+0x12e>
 8001b36:	4a93      	ldr	r2, [pc, #588]	; (8001d84 <HAL_GPIO_Init+0x29c>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d052      	beq.n	8001be2 <HAL_GPIO_Init+0xfa>
 8001b3c:	4a91      	ldr	r2, [pc, #580]	; (8001d84 <HAL_GPIO_Init+0x29c>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d869      	bhi.n	8001c16 <HAL_GPIO_Init+0x12e>
 8001b42:	4a91      	ldr	r2, [pc, #580]	; (8001d88 <HAL_GPIO_Init+0x2a0>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d04c      	beq.n	8001be2 <HAL_GPIO_Init+0xfa>
 8001b48:	4a8f      	ldr	r2, [pc, #572]	; (8001d88 <HAL_GPIO_Init+0x2a0>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d863      	bhi.n	8001c16 <HAL_GPIO_Init+0x12e>
 8001b4e:	4a8f      	ldr	r2, [pc, #572]	; (8001d8c <HAL_GPIO_Init+0x2a4>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d046      	beq.n	8001be2 <HAL_GPIO_Init+0xfa>
 8001b54:	4a8d      	ldr	r2, [pc, #564]	; (8001d8c <HAL_GPIO_Init+0x2a4>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d85d      	bhi.n	8001c16 <HAL_GPIO_Init+0x12e>
 8001b5a:	2b12      	cmp	r3, #18
 8001b5c:	d82a      	bhi.n	8001bb4 <HAL_GPIO_Init+0xcc>
 8001b5e:	2b12      	cmp	r3, #18
 8001b60:	d859      	bhi.n	8001c16 <HAL_GPIO_Init+0x12e>
 8001b62:	a201      	add	r2, pc, #4	; (adr r2, 8001b68 <HAL_GPIO_Init+0x80>)
 8001b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b68:	08001be3 	.word	0x08001be3
 8001b6c:	08001bbd 	.word	0x08001bbd
 8001b70:	08001bcf 	.word	0x08001bcf
 8001b74:	08001c11 	.word	0x08001c11
 8001b78:	08001c17 	.word	0x08001c17
 8001b7c:	08001c17 	.word	0x08001c17
 8001b80:	08001c17 	.word	0x08001c17
 8001b84:	08001c17 	.word	0x08001c17
 8001b88:	08001c17 	.word	0x08001c17
 8001b8c:	08001c17 	.word	0x08001c17
 8001b90:	08001c17 	.word	0x08001c17
 8001b94:	08001c17 	.word	0x08001c17
 8001b98:	08001c17 	.word	0x08001c17
 8001b9c:	08001c17 	.word	0x08001c17
 8001ba0:	08001c17 	.word	0x08001c17
 8001ba4:	08001c17 	.word	0x08001c17
 8001ba8:	08001c17 	.word	0x08001c17
 8001bac:	08001bc5 	.word	0x08001bc5
 8001bb0:	08001bd9 	.word	0x08001bd9
 8001bb4:	4a76      	ldr	r2, [pc, #472]	; (8001d90 <HAL_GPIO_Init+0x2a8>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d013      	beq.n	8001be2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001bba:	e02c      	b.n	8001c16 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	623b      	str	r3, [r7, #32]
          break;
 8001bc2:	e029      	b.n	8001c18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	3304      	adds	r3, #4
 8001bca:	623b      	str	r3, [r7, #32]
          break;
 8001bcc:	e024      	b.n	8001c18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	68db      	ldr	r3, [r3, #12]
 8001bd2:	3308      	adds	r3, #8
 8001bd4:	623b      	str	r3, [r7, #32]
          break;
 8001bd6:	e01f      	b.n	8001c18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	68db      	ldr	r3, [r3, #12]
 8001bdc:	330c      	adds	r3, #12
 8001bde:	623b      	str	r3, [r7, #32]
          break;
 8001be0:	e01a      	b.n	8001c18 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d102      	bne.n	8001bf0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001bea:	2304      	movs	r3, #4
 8001bec:	623b      	str	r3, [r7, #32]
          break;
 8001bee:	e013      	b.n	8001c18 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d105      	bne.n	8001c04 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bf8:	2308      	movs	r3, #8
 8001bfa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	69fa      	ldr	r2, [r7, #28]
 8001c00:	611a      	str	r2, [r3, #16]
          break;
 8001c02:	e009      	b.n	8001c18 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c04:	2308      	movs	r3, #8
 8001c06:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	69fa      	ldr	r2, [r7, #28]
 8001c0c:	615a      	str	r2, [r3, #20]
          break;
 8001c0e:	e003      	b.n	8001c18 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c10:	2300      	movs	r3, #0
 8001c12:	623b      	str	r3, [r7, #32]
          break;
 8001c14:	e000      	b.n	8001c18 <HAL_GPIO_Init+0x130>
          break;
 8001c16:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	2bff      	cmp	r3, #255	; 0xff
 8001c1c:	d801      	bhi.n	8001c22 <HAL_GPIO_Init+0x13a>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	e001      	b.n	8001c26 <HAL_GPIO_Init+0x13e>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	3304      	adds	r3, #4
 8001c26:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c28:	69bb      	ldr	r3, [r7, #24]
 8001c2a:	2bff      	cmp	r3, #255	; 0xff
 8001c2c:	d802      	bhi.n	8001c34 <HAL_GPIO_Init+0x14c>
 8001c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	e002      	b.n	8001c3a <HAL_GPIO_Init+0x152>
 8001c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c36:	3b08      	subs	r3, #8
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	210f      	movs	r1, #15
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	fa01 f303 	lsl.w	r3, r1, r3
 8001c48:	43db      	mvns	r3, r3
 8001c4a:	401a      	ands	r2, r3
 8001c4c:	6a39      	ldr	r1, [r7, #32]
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	fa01 f303 	lsl.w	r3, r1, r3
 8001c54:	431a      	orrs	r2, r3
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	f000 80a9 	beq.w	8001dba <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c68:	4b4a      	ldr	r3, [pc, #296]	; (8001d94 <HAL_GPIO_Init+0x2ac>)
 8001c6a:	699b      	ldr	r3, [r3, #24]
 8001c6c:	4a49      	ldr	r2, [pc, #292]	; (8001d94 <HAL_GPIO_Init+0x2ac>)
 8001c6e:	f043 0301 	orr.w	r3, r3, #1
 8001c72:	6193      	str	r3, [r2, #24]
 8001c74:	4b47      	ldr	r3, [pc, #284]	; (8001d94 <HAL_GPIO_Init+0x2ac>)
 8001c76:	699b      	ldr	r3, [r3, #24]
 8001c78:	f003 0301 	and.w	r3, r3, #1
 8001c7c:	60bb      	str	r3, [r7, #8]
 8001c7e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c80:	4a45      	ldr	r2, [pc, #276]	; (8001d98 <HAL_GPIO_Init+0x2b0>)
 8001c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c84:	089b      	lsrs	r3, r3, #2
 8001c86:	3302      	adds	r3, #2
 8001c88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c8c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c90:	f003 0303 	and.w	r3, r3, #3
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	220f      	movs	r2, #15
 8001c98:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9c:	43db      	mvns	r3, r3
 8001c9e:	68fa      	ldr	r2, [r7, #12]
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	4a3d      	ldr	r2, [pc, #244]	; (8001d9c <HAL_GPIO_Init+0x2b4>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d00d      	beq.n	8001cc8 <HAL_GPIO_Init+0x1e0>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	4a3c      	ldr	r2, [pc, #240]	; (8001da0 <HAL_GPIO_Init+0x2b8>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d007      	beq.n	8001cc4 <HAL_GPIO_Init+0x1dc>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4a3b      	ldr	r2, [pc, #236]	; (8001da4 <HAL_GPIO_Init+0x2bc>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d101      	bne.n	8001cc0 <HAL_GPIO_Init+0x1d8>
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	e004      	b.n	8001cca <HAL_GPIO_Init+0x1e2>
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e002      	b.n	8001cca <HAL_GPIO_Init+0x1e2>
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e000      	b.n	8001cca <HAL_GPIO_Init+0x1e2>
 8001cc8:	2300      	movs	r3, #0
 8001cca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ccc:	f002 0203 	and.w	r2, r2, #3
 8001cd0:	0092      	lsls	r2, r2, #2
 8001cd2:	4093      	lsls	r3, r2
 8001cd4:	68fa      	ldr	r2, [r7, #12]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001cda:	492f      	ldr	r1, [pc, #188]	; (8001d98 <HAL_GPIO_Init+0x2b0>)
 8001cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cde:	089b      	lsrs	r3, r3, #2
 8001ce0:	3302      	adds	r3, #2
 8001ce2:	68fa      	ldr	r2, [r7, #12]
 8001ce4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d006      	beq.n	8001d02 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001cf4:	4b2c      	ldr	r3, [pc, #176]	; (8001da8 <HAL_GPIO_Init+0x2c0>)
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	492b      	ldr	r1, [pc, #172]	; (8001da8 <HAL_GPIO_Init+0x2c0>)
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	600b      	str	r3, [r1, #0]
 8001d00:	e006      	b.n	8001d10 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d02:	4b29      	ldr	r3, [pc, #164]	; (8001da8 <HAL_GPIO_Init+0x2c0>)
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	69bb      	ldr	r3, [r7, #24]
 8001d08:	43db      	mvns	r3, r3
 8001d0a:	4927      	ldr	r1, [pc, #156]	; (8001da8 <HAL_GPIO_Init+0x2c0>)
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d006      	beq.n	8001d2a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d1c:	4b22      	ldr	r3, [pc, #136]	; (8001da8 <HAL_GPIO_Init+0x2c0>)
 8001d1e:	685a      	ldr	r2, [r3, #4]
 8001d20:	4921      	ldr	r1, [pc, #132]	; (8001da8 <HAL_GPIO_Init+0x2c0>)
 8001d22:	69bb      	ldr	r3, [r7, #24]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	604b      	str	r3, [r1, #4]
 8001d28:	e006      	b.n	8001d38 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d2a:	4b1f      	ldr	r3, [pc, #124]	; (8001da8 <HAL_GPIO_Init+0x2c0>)
 8001d2c:	685a      	ldr	r2, [r3, #4]
 8001d2e:	69bb      	ldr	r3, [r7, #24]
 8001d30:	43db      	mvns	r3, r3
 8001d32:	491d      	ldr	r1, [pc, #116]	; (8001da8 <HAL_GPIO_Init+0x2c0>)
 8001d34:	4013      	ands	r3, r2
 8001d36:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d006      	beq.n	8001d52 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d44:	4b18      	ldr	r3, [pc, #96]	; (8001da8 <HAL_GPIO_Init+0x2c0>)
 8001d46:	689a      	ldr	r2, [r3, #8]
 8001d48:	4917      	ldr	r1, [pc, #92]	; (8001da8 <HAL_GPIO_Init+0x2c0>)
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	608b      	str	r3, [r1, #8]
 8001d50:	e006      	b.n	8001d60 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d52:	4b15      	ldr	r3, [pc, #84]	; (8001da8 <HAL_GPIO_Init+0x2c0>)
 8001d54:	689a      	ldr	r2, [r3, #8]
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	4913      	ldr	r1, [pc, #76]	; (8001da8 <HAL_GPIO_Init+0x2c0>)
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d01f      	beq.n	8001dac <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d6c:	4b0e      	ldr	r3, [pc, #56]	; (8001da8 <HAL_GPIO_Init+0x2c0>)
 8001d6e:	68da      	ldr	r2, [r3, #12]
 8001d70:	490d      	ldr	r1, [pc, #52]	; (8001da8 <HAL_GPIO_Init+0x2c0>)
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	60cb      	str	r3, [r1, #12]
 8001d78:	e01f      	b.n	8001dba <HAL_GPIO_Init+0x2d2>
 8001d7a:	bf00      	nop
 8001d7c:	10320000 	.word	0x10320000
 8001d80:	10310000 	.word	0x10310000
 8001d84:	10220000 	.word	0x10220000
 8001d88:	10210000 	.word	0x10210000
 8001d8c:	10120000 	.word	0x10120000
 8001d90:	10110000 	.word	0x10110000
 8001d94:	40021000 	.word	0x40021000
 8001d98:	40010000 	.word	0x40010000
 8001d9c:	40010800 	.word	0x40010800
 8001da0:	40010c00 	.word	0x40010c00
 8001da4:	40011000 	.word	0x40011000
 8001da8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001dac:	4b0b      	ldr	r3, [pc, #44]	; (8001ddc <HAL_GPIO_Init+0x2f4>)
 8001dae:	68da      	ldr	r2, [r3, #12]
 8001db0:	69bb      	ldr	r3, [r7, #24]
 8001db2:	43db      	mvns	r3, r3
 8001db4:	4909      	ldr	r1, [pc, #36]	; (8001ddc <HAL_GPIO_Init+0x2f4>)
 8001db6:	4013      	ands	r3, r2
 8001db8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc6:	fa22 f303 	lsr.w	r3, r2, r3
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	f47f ae96 	bne.w	8001afc <HAL_GPIO_Init+0x14>
  }
}
 8001dd0:	bf00      	nop
 8001dd2:	bf00      	nop
 8001dd4:	372c      	adds	r7, #44	; 0x2c
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bc80      	pop	{r7}
 8001dda:	4770      	bx	lr
 8001ddc:	40010400 	.word	0x40010400

08001de0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b085      	sub	sp, #20
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	460b      	mov	r3, r1
 8001dea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689a      	ldr	r2, [r3, #8]
 8001df0:	887b      	ldrh	r3, [r7, #2]
 8001df2:	4013      	ands	r3, r2
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d002      	beq.n	8001dfe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	73fb      	strb	r3, [r7, #15]
 8001dfc:	e001      	b.n	8001e02 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3714      	adds	r7, #20
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bc80      	pop	{r7}
 8001e0c:	4770      	bx	lr

08001e0e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	b083      	sub	sp, #12
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
 8001e16:	460b      	mov	r3, r1
 8001e18:	807b      	strh	r3, [r7, #2]
 8001e1a:	4613      	mov	r3, r2
 8001e1c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e1e:	787b      	ldrb	r3, [r7, #1]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d003      	beq.n	8001e2c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e24:	887a      	ldrh	r2, [r7, #2]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e2a:	e003      	b.n	8001e34 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e2c:	887b      	ldrh	r3, [r7, #2]
 8001e2e:	041a      	lsls	r2, r3, #16
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	611a      	str	r2, [r3, #16]
}
 8001e34:	bf00      	nop
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr

08001e3e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	b085      	sub	sp, #20
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
 8001e46:	460b      	mov	r3, r1
 8001e48:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	68db      	ldr	r3, [r3, #12]
 8001e4e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e50:	887a      	ldrh	r2, [r7, #2]
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	4013      	ands	r3, r2
 8001e56:	041a      	lsls	r2, r3, #16
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	43d9      	mvns	r1, r3
 8001e5c:	887b      	ldrh	r3, [r7, #2]
 8001e5e:	400b      	ands	r3, r1
 8001e60:	431a      	orrs	r2, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	611a      	str	r2, [r3, #16]
}
 8001e66:	bf00      	nop
 8001e68:	3714      	adds	r7, #20
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bc80      	pop	{r7}
 8001e6e:	4770      	bx	lr

08001e70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b086      	sub	sp, #24
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d101      	bne.n	8001e82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e272      	b.n	8002368 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 0301 	and.w	r3, r3, #1
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	f000 8087 	beq.w	8001f9e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e90:	4b92      	ldr	r3, [pc, #584]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f003 030c 	and.w	r3, r3, #12
 8001e98:	2b04      	cmp	r3, #4
 8001e9a:	d00c      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e9c:	4b8f      	ldr	r3, [pc, #572]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f003 030c 	and.w	r3, r3, #12
 8001ea4:	2b08      	cmp	r3, #8
 8001ea6:	d112      	bne.n	8001ece <HAL_RCC_OscConfig+0x5e>
 8001ea8:	4b8c      	ldr	r3, [pc, #560]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001eb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eb4:	d10b      	bne.n	8001ece <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eb6:	4b89      	ldr	r3, [pc, #548]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d06c      	beq.n	8001f9c <HAL_RCC_OscConfig+0x12c>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d168      	bne.n	8001f9c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e24c      	b.n	8002368 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ed6:	d106      	bne.n	8001ee6 <HAL_RCC_OscConfig+0x76>
 8001ed8:	4b80      	ldr	r3, [pc, #512]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a7f      	ldr	r2, [pc, #508]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001ede:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ee2:	6013      	str	r3, [r2, #0]
 8001ee4:	e02e      	b.n	8001f44 <HAL_RCC_OscConfig+0xd4>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d10c      	bne.n	8001f08 <HAL_RCC_OscConfig+0x98>
 8001eee:	4b7b      	ldr	r3, [pc, #492]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a7a      	ldr	r2, [pc, #488]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001ef4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ef8:	6013      	str	r3, [r2, #0]
 8001efa:	4b78      	ldr	r3, [pc, #480]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a77      	ldr	r2, [pc, #476]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001f00:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f04:	6013      	str	r3, [r2, #0]
 8001f06:	e01d      	b.n	8001f44 <HAL_RCC_OscConfig+0xd4>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f10:	d10c      	bne.n	8001f2c <HAL_RCC_OscConfig+0xbc>
 8001f12:	4b72      	ldr	r3, [pc, #456]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a71      	ldr	r2, [pc, #452]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001f18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f1c:	6013      	str	r3, [r2, #0]
 8001f1e:	4b6f      	ldr	r3, [pc, #444]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a6e      	ldr	r2, [pc, #440]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001f24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f28:	6013      	str	r3, [r2, #0]
 8001f2a:	e00b      	b.n	8001f44 <HAL_RCC_OscConfig+0xd4>
 8001f2c:	4b6b      	ldr	r3, [pc, #428]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a6a      	ldr	r2, [pc, #424]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001f32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f36:	6013      	str	r3, [r2, #0]
 8001f38:	4b68      	ldr	r3, [pc, #416]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a67      	ldr	r2, [pc, #412]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001f3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f42:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d013      	beq.n	8001f74 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f4c:	f7ff fcb4 	bl	80018b8 <HAL_GetTick>
 8001f50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f52:	e008      	b.n	8001f66 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f54:	f7ff fcb0 	bl	80018b8 <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	2b64      	cmp	r3, #100	; 0x64
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e200      	b.n	8002368 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f66:	4b5d      	ldr	r3, [pc, #372]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d0f0      	beq.n	8001f54 <HAL_RCC_OscConfig+0xe4>
 8001f72:	e014      	b.n	8001f9e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f74:	f7ff fca0 	bl	80018b8 <HAL_GetTick>
 8001f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f7a:	e008      	b.n	8001f8e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f7c:	f7ff fc9c 	bl	80018b8 <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	2b64      	cmp	r3, #100	; 0x64
 8001f88:	d901      	bls.n	8001f8e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e1ec      	b.n	8002368 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f8e:	4b53      	ldr	r3, [pc, #332]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d1f0      	bne.n	8001f7c <HAL_RCC_OscConfig+0x10c>
 8001f9a:	e000      	b.n	8001f9e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f003 0302 	and.w	r3, r3, #2
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d063      	beq.n	8002072 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001faa:	4b4c      	ldr	r3, [pc, #304]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	f003 030c 	and.w	r3, r3, #12
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d00b      	beq.n	8001fce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001fb6:	4b49      	ldr	r3, [pc, #292]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f003 030c 	and.w	r3, r3, #12
 8001fbe:	2b08      	cmp	r3, #8
 8001fc0:	d11c      	bne.n	8001ffc <HAL_RCC_OscConfig+0x18c>
 8001fc2:	4b46      	ldr	r3, [pc, #280]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d116      	bne.n	8001ffc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fce:	4b43      	ldr	r3, [pc, #268]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0302 	and.w	r3, r3, #2
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d005      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x176>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	691b      	ldr	r3, [r3, #16]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d001      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e1c0      	b.n	8002368 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fe6:	4b3d      	ldr	r3, [pc, #244]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	695b      	ldr	r3, [r3, #20]
 8001ff2:	00db      	lsls	r3, r3, #3
 8001ff4:	4939      	ldr	r1, [pc, #228]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ffa:	e03a      	b.n	8002072 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	691b      	ldr	r3, [r3, #16]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d020      	beq.n	8002046 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002004:	4b36      	ldr	r3, [pc, #216]	; (80020e0 <HAL_RCC_OscConfig+0x270>)
 8002006:	2201      	movs	r2, #1
 8002008:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800200a:	f7ff fc55 	bl	80018b8 <HAL_GetTick>
 800200e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002010:	e008      	b.n	8002024 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002012:	f7ff fc51 	bl	80018b8 <HAL_GetTick>
 8002016:	4602      	mov	r2, r0
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	2b02      	cmp	r3, #2
 800201e:	d901      	bls.n	8002024 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002020:	2303      	movs	r3, #3
 8002022:	e1a1      	b.n	8002368 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002024:	4b2d      	ldr	r3, [pc, #180]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0302 	and.w	r3, r3, #2
 800202c:	2b00      	cmp	r3, #0
 800202e:	d0f0      	beq.n	8002012 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002030:	4b2a      	ldr	r3, [pc, #168]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	695b      	ldr	r3, [r3, #20]
 800203c:	00db      	lsls	r3, r3, #3
 800203e:	4927      	ldr	r1, [pc, #156]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8002040:	4313      	orrs	r3, r2
 8002042:	600b      	str	r3, [r1, #0]
 8002044:	e015      	b.n	8002072 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002046:	4b26      	ldr	r3, [pc, #152]	; (80020e0 <HAL_RCC_OscConfig+0x270>)
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800204c:	f7ff fc34 	bl	80018b8 <HAL_GetTick>
 8002050:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002052:	e008      	b.n	8002066 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002054:	f7ff fc30 	bl	80018b8 <HAL_GetTick>
 8002058:	4602      	mov	r2, r0
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	2b02      	cmp	r3, #2
 8002060:	d901      	bls.n	8002066 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002062:	2303      	movs	r3, #3
 8002064:	e180      	b.n	8002368 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002066:	4b1d      	ldr	r3, [pc, #116]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0302 	and.w	r3, r3, #2
 800206e:	2b00      	cmp	r3, #0
 8002070:	d1f0      	bne.n	8002054 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 0308 	and.w	r3, r3, #8
 800207a:	2b00      	cmp	r3, #0
 800207c:	d03a      	beq.n	80020f4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	699b      	ldr	r3, [r3, #24]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d019      	beq.n	80020ba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002086:	4b17      	ldr	r3, [pc, #92]	; (80020e4 <HAL_RCC_OscConfig+0x274>)
 8002088:	2201      	movs	r2, #1
 800208a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800208c:	f7ff fc14 	bl	80018b8 <HAL_GetTick>
 8002090:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002092:	e008      	b.n	80020a6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002094:	f7ff fc10 	bl	80018b8 <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d901      	bls.n	80020a6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e160      	b.n	8002368 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020a6:	4b0d      	ldr	r3, [pc, #52]	; (80020dc <HAL_RCC_OscConfig+0x26c>)
 80020a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020aa:	f003 0302 	and.w	r3, r3, #2
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d0f0      	beq.n	8002094 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80020b2:	2001      	movs	r0, #1
 80020b4:	f000 faa6 	bl	8002604 <RCC_Delay>
 80020b8:	e01c      	b.n	80020f4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020ba:	4b0a      	ldr	r3, [pc, #40]	; (80020e4 <HAL_RCC_OscConfig+0x274>)
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020c0:	f7ff fbfa 	bl	80018b8 <HAL_GetTick>
 80020c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020c6:	e00f      	b.n	80020e8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020c8:	f7ff fbf6 	bl	80018b8 <HAL_GetTick>
 80020cc:	4602      	mov	r2, r0
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d908      	bls.n	80020e8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e146      	b.n	8002368 <HAL_RCC_OscConfig+0x4f8>
 80020da:	bf00      	nop
 80020dc:	40021000 	.word	0x40021000
 80020e0:	42420000 	.word	0x42420000
 80020e4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020e8:	4b92      	ldr	r3, [pc, #584]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 80020ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ec:	f003 0302 	and.w	r3, r3, #2
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d1e9      	bne.n	80020c8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 0304 	and.w	r3, r3, #4
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	f000 80a6 	beq.w	800224e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002102:	2300      	movs	r3, #0
 8002104:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002106:	4b8b      	ldr	r3, [pc, #556]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 8002108:	69db      	ldr	r3, [r3, #28]
 800210a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d10d      	bne.n	800212e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002112:	4b88      	ldr	r3, [pc, #544]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 8002114:	69db      	ldr	r3, [r3, #28]
 8002116:	4a87      	ldr	r2, [pc, #540]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 8002118:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800211c:	61d3      	str	r3, [r2, #28]
 800211e:	4b85      	ldr	r3, [pc, #532]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 8002120:	69db      	ldr	r3, [r3, #28]
 8002122:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002126:	60bb      	str	r3, [r7, #8]
 8002128:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800212a:	2301      	movs	r3, #1
 800212c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800212e:	4b82      	ldr	r3, [pc, #520]	; (8002338 <HAL_RCC_OscConfig+0x4c8>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002136:	2b00      	cmp	r3, #0
 8002138:	d118      	bne.n	800216c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800213a:	4b7f      	ldr	r3, [pc, #508]	; (8002338 <HAL_RCC_OscConfig+0x4c8>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a7e      	ldr	r2, [pc, #504]	; (8002338 <HAL_RCC_OscConfig+0x4c8>)
 8002140:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002144:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002146:	f7ff fbb7 	bl	80018b8 <HAL_GetTick>
 800214a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800214c:	e008      	b.n	8002160 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800214e:	f7ff fbb3 	bl	80018b8 <HAL_GetTick>
 8002152:	4602      	mov	r2, r0
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	2b64      	cmp	r3, #100	; 0x64
 800215a:	d901      	bls.n	8002160 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800215c:	2303      	movs	r3, #3
 800215e:	e103      	b.n	8002368 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002160:	4b75      	ldr	r3, [pc, #468]	; (8002338 <HAL_RCC_OscConfig+0x4c8>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002168:	2b00      	cmp	r3, #0
 800216a:	d0f0      	beq.n	800214e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	2b01      	cmp	r3, #1
 8002172:	d106      	bne.n	8002182 <HAL_RCC_OscConfig+0x312>
 8002174:	4b6f      	ldr	r3, [pc, #444]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 8002176:	6a1b      	ldr	r3, [r3, #32]
 8002178:	4a6e      	ldr	r2, [pc, #440]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 800217a:	f043 0301 	orr.w	r3, r3, #1
 800217e:	6213      	str	r3, [r2, #32]
 8002180:	e02d      	b.n	80021de <HAL_RCC_OscConfig+0x36e>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d10c      	bne.n	80021a4 <HAL_RCC_OscConfig+0x334>
 800218a:	4b6a      	ldr	r3, [pc, #424]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 800218c:	6a1b      	ldr	r3, [r3, #32]
 800218e:	4a69      	ldr	r2, [pc, #420]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 8002190:	f023 0301 	bic.w	r3, r3, #1
 8002194:	6213      	str	r3, [r2, #32]
 8002196:	4b67      	ldr	r3, [pc, #412]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 8002198:	6a1b      	ldr	r3, [r3, #32]
 800219a:	4a66      	ldr	r2, [pc, #408]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 800219c:	f023 0304 	bic.w	r3, r3, #4
 80021a0:	6213      	str	r3, [r2, #32]
 80021a2:	e01c      	b.n	80021de <HAL_RCC_OscConfig+0x36e>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	2b05      	cmp	r3, #5
 80021aa:	d10c      	bne.n	80021c6 <HAL_RCC_OscConfig+0x356>
 80021ac:	4b61      	ldr	r3, [pc, #388]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 80021ae:	6a1b      	ldr	r3, [r3, #32]
 80021b0:	4a60      	ldr	r2, [pc, #384]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 80021b2:	f043 0304 	orr.w	r3, r3, #4
 80021b6:	6213      	str	r3, [r2, #32]
 80021b8:	4b5e      	ldr	r3, [pc, #376]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 80021ba:	6a1b      	ldr	r3, [r3, #32]
 80021bc:	4a5d      	ldr	r2, [pc, #372]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 80021be:	f043 0301 	orr.w	r3, r3, #1
 80021c2:	6213      	str	r3, [r2, #32]
 80021c4:	e00b      	b.n	80021de <HAL_RCC_OscConfig+0x36e>
 80021c6:	4b5b      	ldr	r3, [pc, #364]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 80021c8:	6a1b      	ldr	r3, [r3, #32]
 80021ca:	4a5a      	ldr	r2, [pc, #360]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 80021cc:	f023 0301 	bic.w	r3, r3, #1
 80021d0:	6213      	str	r3, [r2, #32]
 80021d2:	4b58      	ldr	r3, [pc, #352]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 80021d4:	6a1b      	ldr	r3, [r3, #32]
 80021d6:	4a57      	ldr	r2, [pc, #348]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 80021d8:	f023 0304 	bic.w	r3, r3, #4
 80021dc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	68db      	ldr	r3, [r3, #12]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d015      	beq.n	8002212 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021e6:	f7ff fb67 	bl	80018b8 <HAL_GetTick>
 80021ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021ec:	e00a      	b.n	8002204 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ee:	f7ff fb63 	bl	80018b8 <HAL_GetTick>
 80021f2:	4602      	mov	r2, r0
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d901      	bls.n	8002204 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002200:	2303      	movs	r3, #3
 8002202:	e0b1      	b.n	8002368 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002204:	4b4b      	ldr	r3, [pc, #300]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 8002206:	6a1b      	ldr	r3, [r3, #32]
 8002208:	f003 0302 	and.w	r3, r3, #2
 800220c:	2b00      	cmp	r3, #0
 800220e:	d0ee      	beq.n	80021ee <HAL_RCC_OscConfig+0x37e>
 8002210:	e014      	b.n	800223c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002212:	f7ff fb51 	bl	80018b8 <HAL_GetTick>
 8002216:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002218:	e00a      	b.n	8002230 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800221a:	f7ff fb4d 	bl	80018b8 <HAL_GetTick>
 800221e:	4602      	mov	r2, r0
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	1ad3      	subs	r3, r2, r3
 8002224:	f241 3288 	movw	r2, #5000	; 0x1388
 8002228:	4293      	cmp	r3, r2
 800222a:	d901      	bls.n	8002230 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800222c:	2303      	movs	r3, #3
 800222e:	e09b      	b.n	8002368 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002230:	4b40      	ldr	r3, [pc, #256]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 8002232:	6a1b      	ldr	r3, [r3, #32]
 8002234:	f003 0302 	and.w	r3, r3, #2
 8002238:	2b00      	cmp	r3, #0
 800223a:	d1ee      	bne.n	800221a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800223c:	7dfb      	ldrb	r3, [r7, #23]
 800223e:	2b01      	cmp	r3, #1
 8002240:	d105      	bne.n	800224e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002242:	4b3c      	ldr	r3, [pc, #240]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 8002244:	69db      	ldr	r3, [r3, #28]
 8002246:	4a3b      	ldr	r2, [pc, #236]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 8002248:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800224c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	69db      	ldr	r3, [r3, #28]
 8002252:	2b00      	cmp	r3, #0
 8002254:	f000 8087 	beq.w	8002366 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002258:	4b36      	ldr	r3, [pc, #216]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f003 030c 	and.w	r3, r3, #12
 8002260:	2b08      	cmp	r3, #8
 8002262:	d061      	beq.n	8002328 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	69db      	ldr	r3, [r3, #28]
 8002268:	2b02      	cmp	r3, #2
 800226a:	d146      	bne.n	80022fa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800226c:	4b33      	ldr	r3, [pc, #204]	; (800233c <HAL_RCC_OscConfig+0x4cc>)
 800226e:	2200      	movs	r2, #0
 8002270:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002272:	f7ff fb21 	bl	80018b8 <HAL_GetTick>
 8002276:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002278:	e008      	b.n	800228c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800227a:	f7ff fb1d 	bl	80018b8 <HAL_GetTick>
 800227e:	4602      	mov	r2, r0
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	2b02      	cmp	r3, #2
 8002286:	d901      	bls.n	800228c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
 800228a:	e06d      	b.n	8002368 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800228c:	4b29      	ldr	r3, [pc, #164]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002294:	2b00      	cmp	r3, #0
 8002296:	d1f0      	bne.n	800227a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6a1b      	ldr	r3, [r3, #32]
 800229c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022a0:	d108      	bne.n	80022b4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80022a2:	4b24      	ldr	r3, [pc, #144]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	4921      	ldr	r1, [pc, #132]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 80022b0:	4313      	orrs	r3, r2
 80022b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022b4:	4b1f      	ldr	r3, [pc, #124]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6a19      	ldr	r1, [r3, #32]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c4:	430b      	orrs	r3, r1
 80022c6:	491b      	ldr	r1, [pc, #108]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 80022c8:	4313      	orrs	r3, r2
 80022ca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022cc:	4b1b      	ldr	r3, [pc, #108]	; (800233c <HAL_RCC_OscConfig+0x4cc>)
 80022ce:	2201      	movs	r2, #1
 80022d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022d2:	f7ff faf1 	bl	80018b8 <HAL_GetTick>
 80022d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022d8:	e008      	b.n	80022ec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022da:	f7ff faed 	bl	80018b8 <HAL_GetTick>
 80022de:	4602      	mov	r2, r0
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	1ad3      	subs	r3, r2, r3
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d901      	bls.n	80022ec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e03d      	b.n	8002368 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022ec:	4b11      	ldr	r3, [pc, #68]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d0f0      	beq.n	80022da <HAL_RCC_OscConfig+0x46a>
 80022f8:	e035      	b.n	8002366 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022fa:	4b10      	ldr	r3, [pc, #64]	; (800233c <HAL_RCC_OscConfig+0x4cc>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002300:	f7ff fada 	bl	80018b8 <HAL_GetTick>
 8002304:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002306:	e008      	b.n	800231a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002308:	f7ff fad6 	bl	80018b8 <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	2b02      	cmp	r3, #2
 8002314:	d901      	bls.n	800231a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e026      	b.n	8002368 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800231a:	4b06      	ldr	r3, [pc, #24]	; (8002334 <HAL_RCC_OscConfig+0x4c4>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d1f0      	bne.n	8002308 <HAL_RCC_OscConfig+0x498>
 8002326:	e01e      	b.n	8002366 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	69db      	ldr	r3, [r3, #28]
 800232c:	2b01      	cmp	r3, #1
 800232e:	d107      	bne.n	8002340 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e019      	b.n	8002368 <HAL_RCC_OscConfig+0x4f8>
 8002334:	40021000 	.word	0x40021000
 8002338:	40007000 	.word	0x40007000
 800233c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002340:	4b0b      	ldr	r3, [pc, #44]	; (8002370 <HAL_RCC_OscConfig+0x500>)
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6a1b      	ldr	r3, [r3, #32]
 8002350:	429a      	cmp	r2, r3
 8002352:	d106      	bne.n	8002362 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800235e:	429a      	cmp	r2, r3
 8002360:	d001      	beq.n	8002366 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e000      	b.n	8002368 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002366:	2300      	movs	r3, #0
}
 8002368:	4618      	mov	r0, r3
 800236a:	3718      	adds	r7, #24
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	40021000 	.word	0x40021000

08002374 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d101      	bne.n	8002388 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e0d0      	b.n	800252a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002388:	4b6a      	ldr	r3, [pc, #424]	; (8002534 <HAL_RCC_ClockConfig+0x1c0>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0307 	and.w	r3, r3, #7
 8002390:	683a      	ldr	r2, [r7, #0]
 8002392:	429a      	cmp	r2, r3
 8002394:	d910      	bls.n	80023b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002396:	4b67      	ldr	r3, [pc, #412]	; (8002534 <HAL_RCC_ClockConfig+0x1c0>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f023 0207 	bic.w	r2, r3, #7
 800239e:	4965      	ldr	r1, [pc, #404]	; (8002534 <HAL_RCC_ClockConfig+0x1c0>)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023a6:	4b63      	ldr	r3, [pc, #396]	; (8002534 <HAL_RCC_ClockConfig+0x1c0>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0307 	and.w	r3, r3, #7
 80023ae:	683a      	ldr	r2, [r7, #0]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d001      	beq.n	80023b8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	e0b8      	b.n	800252a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d020      	beq.n	8002406 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0304 	and.w	r3, r3, #4
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d005      	beq.n	80023dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023d0:	4b59      	ldr	r3, [pc, #356]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	4a58      	ldr	r2, [pc, #352]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 80023d6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80023da:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0308 	and.w	r3, r3, #8
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d005      	beq.n	80023f4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023e8:	4b53      	ldr	r3, [pc, #332]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	4a52      	ldr	r2, [pc, #328]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 80023ee:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80023f2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023f4:	4b50      	ldr	r3, [pc, #320]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	494d      	ldr	r1, [pc, #308]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 8002402:	4313      	orrs	r3, r2
 8002404:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	2b00      	cmp	r3, #0
 8002410:	d040      	beq.n	8002494 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	2b01      	cmp	r3, #1
 8002418:	d107      	bne.n	800242a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800241a:	4b47      	ldr	r3, [pc, #284]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d115      	bne.n	8002452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e07f      	b.n	800252a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	2b02      	cmp	r3, #2
 8002430:	d107      	bne.n	8002442 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002432:	4b41      	ldr	r3, [pc, #260]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d109      	bne.n	8002452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e073      	b.n	800252a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002442:	4b3d      	ldr	r3, [pc, #244]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	2b00      	cmp	r3, #0
 800244c:	d101      	bne.n	8002452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e06b      	b.n	800252a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002452:	4b39      	ldr	r3, [pc, #228]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f023 0203 	bic.w	r2, r3, #3
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	4936      	ldr	r1, [pc, #216]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 8002460:	4313      	orrs	r3, r2
 8002462:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002464:	f7ff fa28 	bl	80018b8 <HAL_GetTick>
 8002468:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800246a:	e00a      	b.n	8002482 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800246c:	f7ff fa24 	bl	80018b8 <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	f241 3288 	movw	r2, #5000	; 0x1388
 800247a:	4293      	cmp	r3, r2
 800247c:	d901      	bls.n	8002482 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e053      	b.n	800252a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002482:	4b2d      	ldr	r3, [pc, #180]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f003 020c 	and.w	r2, r3, #12
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	429a      	cmp	r2, r3
 8002492:	d1eb      	bne.n	800246c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002494:	4b27      	ldr	r3, [pc, #156]	; (8002534 <HAL_RCC_ClockConfig+0x1c0>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 0307 	and.w	r3, r3, #7
 800249c:	683a      	ldr	r2, [r7, #0]
 800249e:	429a      	cmp	r2, r3
 80024a0:	d210      	bcs.n	80024c4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024a2:	4b24      	ldr	r3, [pc, #144]	; (8002534 <HAL_RCC_ClockConfig+0x1c0>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f023 0207 	bic.w	r2, r3, #7
 80024aa:	4922      	ldr	r1, [pc, #136]	; (8002534 <HAL_RCC_ClockConfig+0x1c0>)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024b2:	4b20      	ldr	r3, [pc, #128]	; (8002534 <HAL_RCC_ClockConfig+0x1c0>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0307 	and.w	r3, r3, #7
 80024ba:	683a      	ldr	r2, [r7, #0]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d001      	beq.n	80024c4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e032      	b.n	800252a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 0304 	and.w	r3, r3, #4
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d008      	beq.n	80024e2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024d0:	4b19      	ldr	r3, [pc, #100]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	4916      	ldr	r1, [pc, #88]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 80024de:	4313      	orrs	r3, r2
 80024e0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0308 	and.w	r3, r3, #8
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d009      	beq.n	8002502 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024ee:	4b12      	ldr	r3, [pc, #72]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	00db      	lsls	r3, r3, #3
 80024fc:	490e      	ldr	r1, [pc, #56]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 80024fe:	4313      	orrs	r3, r2
 8002500:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002502:	f000 f821 	bl	8002548 <HAL_RCC_GetSysClockFreq>
 8002506:	4602      	mov	r2, r0
 8002508:	4b0b      	ldr	r3, [pc, #44]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	091b      	lsrs	r3, r3, #4
 800250e:	f003 030f 	and.w	r3, r3, #15
 8002512:	490a      	ldr	r1, [pc, #40]	; (800253c <HAL_RCC_ClockConfig+0x1c8>)
 8002514:	5ccb      	ldrb	r3, [r1, r3]
 8002516:	fa22 f303 	lsr.w	r3, r2, r3
 800251a:	4a09      	ldr	r2, [pc, #36]	; (8002540 <HAL_RCC_ClockConfig+0x1cc>)
 800251c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800251e:	4b09      	ldr	r3, [pc, #36]	; (8002544 <HAL_RCC_ClockConfig+0x1d0>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4618      	mov	r0, r3
 8002524:	f7ff f986 	bl	8001834 <HAL_InitTick>

  return HAL_OK;
 8002528:	2300      	movs	r3, #0
}
 800252a:	4618      	mov	r0, r3
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	40022000 	.word	0x40022000
 8002538:	40021000 	.word	0x40021000
 800253c:	08002eb0 	.word	0x08002eb0
 8002540:	20000058 	.word	0x20000058
 8002544:	2000005c 	.word	0x2000005c

08002548 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002548:	b490      	push	{r4, r7}
 800254a:	b08a      	sub	sp, #40	; 0x28
 800254c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800254e:	4b29      	ldr	r3, [pc, #164]	; (80025f4 <HAL_RCC_GetSysClockFreq+0xac>)
 8002550:	1d3c      	adds	r4, r7, #4
 8002552:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002554:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002558:	f240 2301 	movw	r3, #513	; 0x201
 800255c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800255e:	2300      	movs	r3, #0
 8002560:	61fb      	str	r3, [r7, #28]
 8002562:	2300      	movs	r3, #0
 8002564:	61bb      	str	r3, [r7, #24]
 8002566:	2300      	movs	r3, #0
 8002568:	627b      	str	r3, [r7, #36]	; 0x24
 800256a:	2300      	movs	r3, #0
 800256c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800256e:	2300      	movs	r3, #0
 8002570:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002572:	4b21      	ldr	r3, [pc, #132]	; (80025f8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002578:	69fb      	ldr	r3, [r7, #28]
 800257a:	f003 030c 	and.w	r3, r3, #12
 800257e:	2b04      	cmp	r3, #4
 8002580:	d002      	beq.n	8002588 <HAL_RCC_GetSysClockFreq+0x40>
 8002582:	2b08      	cmp	r3, #8
 8002584:	d003      	beq.n	800258e <HAL_RCC_GetSysClockFreq+0x46>
 8002586:	e02b      	b.n	80025e0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002588:	4b1c      	ldr	r3, [pc, #112]	; (80025fc <HAL_RCC_GetSysClockFreq+0xb4>)
 800258a:	623b      	str	r3, [r7, #32]
      break;
 800258c:	e02b      	b.n	80025e6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	0c9b      	lsrs	r3, r3, #18
 8002592:	f003 030f 	and.w	r3, r3, #15
 8002596:	3328      	adds	r3, #40	; 0x28
 8002598:	443b      	add	r3, r7
 800259a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800259e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80025a0:	69fb      	ldr	r3, [r7, #28]
 80025a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d012      	beq.n	80025d0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80025aa:	4b13      	ldr	r3, [pc, #76]	; (80025f8 <HAL_RCC_GetSysClockFreq+0xb0>)
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	0c5b      	lsrs	r3, r3, #17
 80025b0:	f003 0301 	and.w	r3, r3, #1
 80025b4:	3328      	adds	r3, #40	; 0x28
 80025b6:	443b      	add	r3, r7
 80025b8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80025bc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	4a0e      	ldr	r2, [pc, #56]	; (80025fc <HAL_RCC_GetSysClockFreq+0xb4>)
 80025c2:	fb03 f202 	mul.w	r2, r3, r2
 80025c6:	69bb      	ldr	r3, [r7, #24]
 80025c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025cc:	627b      	str	r3, [r7, #36]	; 0x24
 80025ce:	e004      	b.n	80025da <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	4a0b      	ldr	r2, [pc, #44]	; (8002600 <HAL_RCC_GetSysClockFreq+0xb8>)
 80025d4:	fb02 f303 	mul.w	r3, r2, r3
 80025d8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80025da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025dc:	623b      	str	r3, [r7, #32]
      break;
 80025de:	e002      	b.n	80025e6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80025e0:	4b06      	ldr	r3, [pc, #24]	; (80025fc <HAL_RCC_GetSysClockFreq+0xb4>)
 80025e2:	623b      	str	r3, [r7, #32]
      break;
 80025e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025e6:	6a3b      	ldr	r3, [r7, #32]
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3728      	adds	r7, #40	; 0x28
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bc90      	pop	{r4, r7}
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	08002ea0 	.word	0x08002ea0
 80025f8:	40021000 	.word	0x40021000
 80025fc:	007a1200 	.word	0x007a1200
 8002600:	003d0900 	.word	0x003d0900

08002604 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002604:	b480      	push	{r7}
 8002606:	b085      	sub	sp, #20
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800260c:	4b0a      	ldr	r3, [pc, #40]	; (8002638 <RCC_Delay+0x34>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a0a      	ldr	r2, [pc, #40]	; (800263c <RCC_Delay+0x38>)
 8002612:	fba2 2303 	umull	r2, r3, r2, r3
 8002616:	0a5b      	lsrs	r3, r3, #9
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	fb02 f303 	mul.w	r3, r2, r3
 800261e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002620:	bf00      	nop
  }
  while (Delay --);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	1e5a      	subs	r2, r3, #1
 8002626:	60fa      	str	r2, [r7, #12]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d1f9      	bne.n	8002620 <RCC_Delay+0x1c>
}
 800262c:	bf00      	nop
 800262e:	bf00      	nop
 8002630:	3714      	adds	r7, #20
 8002632:	46bd      	mov	sp, r7
 8002634:	bc80      	pop	{r7}
 8002636:	4770      	bx	lr
 8002638:	20000058 	.word	0x20000058
 800263c:	10624dd3 	.word	0x10624dd3

08002640 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d101      	bne.n	8002652 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e041      	b.n	80026d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002658:	b2db      	uxtb	r3, r3
 800265a:	2b00      	cmp	r3, #0
 800265c:	d106      	bne.n	800266c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2200      	movs	r2, #0
 8002662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f7ff f84c 	bl	8001704 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2202      	movs	r2, #2
 8002670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	3304      	adds	r3, #4
 800267c:	4619      	mov	r1, r3
 800267e:	4610      	mov	r0, r2
 8002680:	f000 fa6a 	bl	8002b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2201      	movs	r2, #1
 8002688:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2201      	movs	r2, #1
 8002690:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2201      	movs	r2, #1
 8002698:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2201      	movs	r2, #1
 80026a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2201      	movs	r2, #1
 80026a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2201      	movs	r2, #1
 80026c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2201      	movs	r2, #1
 80026c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2201      	movs	r2, #1
 80026d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80026d4:	2300      	movs	r3, #0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3708      	adds	r7, #8
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
	...

080026e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d001      	beq.n	80026f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	e035      	b.n	8002764 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2202      	movs	r2, #2
 80026fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	68da      	ldr	r2, [r3, #12]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f042 0201 	orr.w	r2, r2, #1
 800270e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a16      	ldr	r2, [pc, #88]	; (8002770 <HAL_TIM_Base_Start_IT+0x90>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d009      	beq.n	800272e <HAL_TIM_Base_Start_IT+0x4e>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002722:	d004      	beq.n	800272e <HAL_TIM_Base_Start_IT+0x4e>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a12      	ldr	r2, [pc, #72]	; (8002774 <HAL_TIM_Base_Start_IT+0x94>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d111      	bne.n	8002752 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	f003 0307 	and.w	r3, r3, #7
 8002738:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2b06      	cmp	r3, #6
 800273e:	d010      	beq.n	8002762 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f042 0201 	orr.w	r2, r2, #1
 800274e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002750:	e007      	b.n	8002762 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f042 0201 	orr.w	r2, r2, #1
 8002760:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002762:	2300      	movs	r3, #0
}
 8002764:	4618      	mov	r0, r3
 8002766:	3714      	adds	r7, #20
 8002768:	46bd      	mov	sp, r7
 800276a:	bc80      	pop	{r7}
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop
 8002770:	40012c00 	.word	0x40012c00
 8002774:	40000400 	.word	0x40000400

08002778 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	691b      	ldr	r3, [r3, #16]
 8002786:	f003 0302 	and.w	r3, r3, #2
 800278a:	2b02      	cmp	r3, #2
 800278c:	d122      	bne.n	80027d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	f003 0302 	and.w	r3, r3, #2
 8002798:	2b02      	cmp	r3, #2
 800279a:	d11b      	bne.n	80027d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f06f 0202 	mvn.w	r2, #2
 80027a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2201      	movs	r2, #1
 80027aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	699b      	ldr	r3, [r3, #24]
 80027b2:	f003 0303 	and.w	r3, r3, #3
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d003      	beq.n	80027c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f000 f9b1 	bl	8002b22 <HAL_TIM_IC_CaptureCallback>
 80027c0:	e005      	b.n	80027ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f000 f9a4 	bl	8002b10 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f000 f9b3 	bl	8002b34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	691b      	ldr	r3, [r3, #16]
 80027da:	f003 0304 	and.w	r3, r3, #4
 80027de:	2b04      	cmp	r3, #4
 80027e0:	d122      	bne.n	8002828 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	f003 0304 	and.w	r3, r3, #4
 80027ec:	2b04      	cmp	r3, #4
 80027ee:	d11b      	bne.n	8002828 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f06f 0204 	mvn.w	r2, #4
 80027f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2202      	movs	r2, #2
 80027fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	699b      	ldr	r3, [r3, #24]
 8002806:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800280a:	2b00      	cmp	r3, #0
 800280c:	d003      	beq.n	8002816 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f000 f987 	bl	8002b22 <HAL_TIM_IC_CaptureCallback>
 8002814:	e005      	b.n	8002822 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f000 f97a 	bl	8002b10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f000 f989 	bl	8002b34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2200      	movs	r2, #0
 8002826:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	691b      	ldr	r3, [r3, #16]
 800282e:	f003 0308 	and.w	r3, r3, #8
 8002832:	2b08      	cmp	r3, #8
 8002834:	d122      	bne.n	800287c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	f003 0308 	and.w	r3, r3, #8
 8002840:	2b08      	cmp	r3, #8
 8002842:	d11b      	bne.n	800287c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f06f 0208 	mvn.w	r2, #8
 800284c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2204      	movs	r2, #4
 8002852:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	69db      	ldr	r3, [r3, #28]
 800285a:	f003 0303 	and.w	r3, r3, #3
 800285e:	2b00      	cmp	r3, #0
 8002860:	d003      	beq.n	800286a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f000 f95d 	bl	8002b22 <HAL_TIM_IC_CaptureCallback>
 8002868:	e005      	b.n	8002876 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f000 f950 	bl	8002b10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f000 f95f 	bl	8002b34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	691b      	ldr	r3, [r3, #16]
 8002882:	f003 0310 	and.w	r3, r3, #16
 8002886:	2b10      	cmp	r3, #16
 8002888:	d122      	bne.n	80028d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	f003 0310 	and.w	r3, r3, #16
 8002894:	2b10      	cmp	r3, #16
 8002896:	d11b      	bne.n	80028d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f06f 0210 	mvn.w	r2, #16
 80028a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2208      	movs	r2, #8
 80028a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	69db      	ldr	r3, [r3, #28]
 80028ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d003      	beq.n	80028be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f000 f933 	bl	8002b22 <HAL_TIM_IC_CaptureCallback>
 80028bc:	e005      	b.n	80028ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	f000 f926 	bl	8002b10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028c4:	6878      	ldr	r0, [r7, #4]
 80028c6:	f000 f935 	bl	8002b34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	691b      	ldr	r3, [r3, #16]
 80028d6:	f003 0301 	and.w	r3, r3, #1
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d10e      	bne.n	80028fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d107      	bne.n	80028fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f06f 0201 	mvn.w	r2, #1
 80028f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f7fe fd92 	bl	8001420 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	691b      	ldr	r3, [r3, #16]
 8002902:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002906:	2b80      	cmp	r3, #128	; 0x80
 8002908:	d10e      	bne.n	8002928 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002914:	2b80      	cmp	r3, #128	; 0x80
 8002916:	d107      	bne.n	8002928 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002920:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f000 fa67 	bl	8002df6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	691b      	ldr	r3, [r3, #16]
 800292e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002932:	2b40      	cmp	r3, #64	; 0x40
 8002934:	d10e      	bne.n	8002954 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002940:	2b40      	cmp	r3, #64	; 0x40
 8002942:	d107      	bne.n	8002954 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800294c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f000 f8f9 	bl	8002b46 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	691b      	ldr	r3, [r3, #16]
 800295a:	f003 0320 	and.w	r3, r3, #32
 800295e:	2b20      	cmp	r3, #32
 8002960:	d10e      	bne.n	8002980 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	f003 0320 	and.w	r3, r3, #32
 800296c:	2b20      	cmp	r3, #32
 800296e:	d107      	bne.n	8002980 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f06f 0220 	mvn.w	r2, #32
 8002978:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f000 fa32 	bl	8002de4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002980:	bf00      	nop
 8002982:	3708      	adds	r7, #8
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}

08002988 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002998:	2b01      	cmp	r3, #1
 800299a:	d101      	bne.n	80029a0 <HAL_TIM_ConfigClockSource+0x18>
 800299c:	2302      	movs	r3, #2
 800299e:	e0b3      	b.n	8002b08 <HAL_TIM_ConfigClockSource+0x180>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2201      	movs	r2, #1
 80029a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2202      	movs	r2, #2
 80029ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80029be:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029c6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	68fa      	ldr	r2, [r7, #12]
 80029ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029d8:	d03e      	beq.n	8002a58 <HAL_TIM_ConfigClockSource+0xd0>
 80029da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029de:	f200 8087 	bhi.w	8002af0 <HAL_TIM_ConfigClockSource+0x168>
 80029e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029e6:	f000 8085 	beq.w	8002af4 <HAL_TIM_ConfigClockSource+0x16c>
 80029ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029ee:	d87f      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x168>
 80029f0:	2b70      	cmp	r3, #112	; 0x70
 80029f2:	d01a      	beq.n	8002a2a <HAL_TIM_ConfigClockSource+0xa2>
 80029f4:	2b70      	cmp	r3, #112	; 0x70
 80029f6:	d87b      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x168>
 80029f8:	2b60      	cmp	r3, #96	; 0x60
 80029fa:	d050      	beq.n	8002a9e <HAL_TIM_ConfigClockSource+0x116>
 80029fc:	2b60      	cmp	r3, #96	; 0x60
 80029fe:	d877      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x168>
 8002a00:	2b50      	cmp	r3, #80	; 0x50
 8002a02:	d03c      	beq.n	8002a7e <HAL_TIM_ConfigClockSource+0xf6>
 8002a04:	2b50      	cmp	r3, #80	; 0x50
 8002a06:	d873      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x168>
 8002a08:	2b40      	cmp	r3, #64	; 0x40
 8002a0a:	d058      	beq.n	8002abe <HAL_TIM_ConfigClockSource+0x136>
 8002a0c:	2b40      	cmp	r3, #64	; 0x40
 8002a0e:	d86f      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x168>
 8002a10:	2b30      	cmp	r3, #48	; 0x30
 8002a12:	d064      	beq.n	8002ade <HAL_TIM_ConfigClockSource+0x156>
 8002a14:	2b30      	cmp	r3, #48	; 0x30
 8002a16:	d86b      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x168>
 8002a18:	2b20      	cmp	r3, #32
 8002a1a:	d060      	beq.n	8002ade <HAL_TIM_ConfigClockSource+0x156>
 8002a1c:	2b20      	cmp	r3, #32
 8002a1e:	d867      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x168>
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d05c      	beq.n	8002ade <HAL_TIM_ConfigClockSource+0x156>
 8002a24:	2b10      	cmp	r3, #16
 8002a26:	d05a      	beq.n	8002ade <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002a28:	e062      	b.n	8002af0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6818      	ldr	r0, [r3, #0]
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	6899      	ldr	r1, [r3, #8]
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	685a      	ldr	r2, [r3, #4]
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	f000 f95c 	bl	8002cf6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a4c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	68fa      	ldr	r2, [r7, #12]
 8002a54:	609a      	str	r2, [r3, #8]
      break;
 8002a56:	e04e      	b.n	8002af6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6818      	ldr	r0, [r3, #0]
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	6899      	ldr	r1, [r3, #8]
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685a      	ldr	r2, [r3, #4]
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	f000 f945 	bl	8002cf6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	689a      	ldr	r2, [r3, #8]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a7a:	609a      	str	r2, [r3, #8]
      break;
 8002a7c:	e03b      	b.n	8002af6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6818      	ldr	r0, [r3, #0]
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	6859      	ldr	r1, [r3, #4]
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	f000 f8bc 	bl	8002c08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2150      	movs	r1, #80	; 0x50
 8002a96:	4618      	mov	r0, r3
 8002a98:	f000 f913 	bl	8002cc2 <TIM_ITRx_SetConfig>
      break;
 8002a9c:	e02b      	b.n	8002af6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6818      	ldr	r0, [r3, #0]
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	6859      	ldr	r1, [r3, #4]
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	68db      	ldr	r3, [r3, #12]
 8002aaa:	461a      	mov	r2, r3
 8002aac:	f000 f8da 	bl	8002c64 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2160      	movs	r1, #96	; 0x60
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f000 f903 	bl	8002cc2 <TIM_ITRx_SetConfig>
      break;
 8002abc:	e01b      	b.n	8002af6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6818      	ldr	r0, [r3, #0]
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	6859      	ldr	r1, [r3, #4]
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	68db      	ldr	r3, [r3, #12]
 8002aca:	461a      	mov	r2, r3
 8002acc:	f000 f89c 	bl	8002c08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2140      	movs	r1, #64	; 0x40
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f000 f8f3 	bl	8002cc2 <TIM_ITRx_SetConfig>
      break;
 8002adc:	e00b      	b.n	8002af6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	4610      	mov	r0, r2
 8002aea:	f000 f8ea 	bl	8002cc2 <TIM_ITRx_SetConfig>
        break;
 8002aee:	e002      	b.n	8002af6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002af0:	bf00      	nop
 8002af2:	e000      	b.n	8002af6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002af4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2201      	movs	r2, #1
 8002afa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b06:	2300      	movs	r3, #0
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3710      	adds	r7, #16
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b18:	bf00      	nop
 8002b1a:	370c      	adds	r7, #12
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bc80      	pop	{r7}
 8002b20:	4770      	bx	lr

08002b22 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b22:	b480      	push	{r7}
 8002b24:	b083      	sub	sp, #12
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b2a:	bf00      	nop
 8002b2c:	370c      	adds	r7, #12
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bc80      	pop	{r7}
 8002b32:	4770      	bx	lr

08002b34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b3c:	bf00      	nop
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bc80      	pop	{r7}
 8002b44:	4770      	bx	lr

08002b46 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b46:	b480      	push	{r7}
 8002b48:	b083      	sub	sp, #12
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b4e:	bf00      	nop
 8002b50:	370c      	adds	r7, #12
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bc80      	pop	{r7}
 8002b56:	4770      	bx	lr

08002b58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b085      	sub	sp, #20
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	4a25      	ldr	r2, [pc, #148]	; (8002c00 <TIM_Base_SetConfig+0xa8>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d007      	beq.n	8002b80 <TIM_Base_SetConfig+0x28>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b76:	d003      	beq.n	8002b80 <TIM_Base_SetConfig+0x28>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	4a22      	ldr	r2, [pc, #136]	; (8002c04 <TIM_Base_SetConfig+0xac>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d108      	bne.n	8002b92 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	68fa      	ldr	r2, [r7, #12]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a1a      	ldr	r2, [pc, #104]	; (8002c00 <TIM_Base_SetConfig+0xa8>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d007      	beq.n	8002baa <TIM_Base_SetConfig+0x52>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ba0:	d003      	beq.n	8002baa <TIM_Base_SetConfig+0x52>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a17      	ldr	r2, [pc, #92]	; (8002c04 <TIM_Base_SetConfig+0xac>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d108      	bne.n	8002bbc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	68fa      	ldr	r2, [r7, #12]
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	695b      	ldr	r3, [r3, #20]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	68fa      	ldr	r2, [r7, #12]
 8002bce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	689a      	ldr	r2, [r3, #8]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	4a07      	ldr	r2, [pc, #28]	; (8002c00 <TIM_Base_SetConfig+0xa8>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d103      	bne.n	8002bf0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	691a      	ldr	r2, [r3, #16]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	615a      	str	r2, [r3, #20]
}
 8002bf6:	bf00      	nop
 8002bf8:	3714      	adds	r7, #20
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bc80      	pop	{r7}
 8002bfe:	4770      	bx	lr
 8002c00:	40012c00 	.word	0x40012c00
 8002c04:	40000400 	.word	0x40000400

08002c08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b087      	sub	sp, #28
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	60b9      	str	r1, [r7, #8]
 8002c12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6a1b      	ldr	r3, [r3, #32]
 8002c18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6a1b      	ldr	r3, [r3, #32]
 8002c1e:	f023 0201 	bic.w	r2, r3, #1
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	011b      	lsls	r3, r3, #4
 8002c38:	693a      	ldr	r2, [r7, #16]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	f023 030a 	bic.w	r3, r3, #10
 8002c44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c46:	697a      	ldr	r2, [r7, #20]
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	693a      	ldr	r2, [r7, #16]
 8002c52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	621a      	str	r2, [r3, #32]
}
 8002c5a:	bf00      	nop
 8002c5c:	371c      	adds	r7, #28
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bc80      	pop	{r7}
 8002c62:	4770      	bx	lr

08002c64 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b087      	sub	sp, #28
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	60b9      	str	r1, [r7, #8]
 8002c6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6a1b      	ldr	r3, [r3, #32]
 8002c74:	f023 0210 	bic.w	r2, r3, #16
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	699b      	ldr	r3, [r3, #24]
 8002c80:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6a1b      	ldr	r3, [r3, #32]
 8002c86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002c8e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	031b      	lsls	r3, r3, #12
 8002c94:	697a      	ldr	r2, [r7, #20]
 8002c96:	4313      	orrs	r3, r2
 8002c98:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002ca0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	011b      	lsls	r3, r3, #4
 8002ca6:	693a      	ldr	r2, [r7, #16]
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	697a      	ldr	r2, [r7, #20]
 8002cb0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	693a      	ldr	r2, [r7, #16]
 8002cb6:	621a      	str	r2, [r3, #32]
}
 8002cb8:	bf00      	nop
 8002cba:	371c      	adds	r7, #28
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bc80      	pop	{r7}
 8002cc0:	4770      	bx	lr

08002cc2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	b085      	sub	sp, #20
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
 8002cca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cd8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002cda:	683a      	ldr	r2, [r7, #0]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	f043 0307 	orr.w	r3, r3, #7
 8002ce4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	68fa      	ldr	r2, [r7, #12]
 8002cea:	609a      	str	r2, [r3, #8]
}
 8002cec:	bf00      	nop
 8002cee:	3714      	adds	r7, #20
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bc80      	pop	{r7}
 8002cf4:	4770      	bx	lr

08002cf6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	b087      	sub	sp, #28
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	60f8      	str	r0, [r7, #12]
 8002cfe:	60b9      	str	r1, [r7, #8]
 8002d00:	607a      	str	r2, [r7, #4]
 8002d02:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d10:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	021a      	lsls	r2, r3, #8
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	431a      	orrs	r2, r3
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	697a      	ldr	r2, [r7, #20]
 8002d20:	4313      	orrs	r3, r2
 8002d22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	697a      	ldr	r2, [r7, #20]
 8002d28:	609a      	str	r2, [r3, #8]
}
 8002d2a:	bf00      	nop
 8002d2c:	371c      	adds	r7, #28
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bc80      	pop	{r7}
 8002d32:	4770      	bx	lr

08002d34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b085      	sub	sp, #20
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d101      	bne.n	8002d4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d48:	2302      	movs	r3, #2
 8002d4a:	e041      	b.n	8002dd0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2201      	movs	r2, #1
 8002d50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2202      	movs	r2, #2
 8002d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d72:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	68fa      	ldr	r2, [r7, #12]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	68fa      	ldr	r2, [r7, #12]
 8002d84:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a14      	ldr	r2, [pc, #80]	; (8002ddc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d009      	beq.n	8002da4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d98:	d004      	beq.n	8002da4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a10      	ldr	r2, [pc, #64]	; (8002de0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d10c      	bne.n	8002dbe <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002daa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	68ba      	ldr	r2, [r7, #8]
 8002db2:	4313      	orrs	r3, r2
 8002db4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	68ba      	ldr	r2, [r7, #8]
 8002dbc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3714      	adds	r7, #20
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bc80      	pop	{r7}
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	40012c00 	.word	0x40012c00
 8002de0:	40000400 	.word	0x40000400

08002de4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002dec:	bf00      	nop
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bc80      	pop	{r7}
 8002df4:	4770      	bx	lr

08002df6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002df6:	b480      	push	{r7}
 8002df8:	b083      	sub	sp, #12
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002dfe:	bf00      	nop
 8002e00:	370c      	adds	r7, #12
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bc80      	pop	{r7}
 8002e06:	4770      	bx	lr

08002e08 <__libc_init_array>:
 8002e08:	b570      	push	{r4, r5, r6, lr}
 8002e0a:	2600      	movs	r6, #0
 8002e0c:	4d0c      	ldr	r5, [pc, #48]	; (8002e40 <__libc_init_array+0x38>)
 8002e0e:	4c0d      	ldr	r4, [pc, #52]	; (8002e44 <__libc_init_array+0x3c>)
 8002e10:	1b64      	subs	r4, r4, r5
 8002e12:	10a4      	asrs	r4, r4, #2
 8002e14:	42a6      	cmp	r6, r4
 8002e16:	d109      	bne.n	8002e2c <__libc_init_array+0x24>
 8002e18:	f000 f822 	bl	8002e60 <_init>
 8002e1c:	2600      	movs	r6, #0
 8002e1e:	4d0a      	ldr	r5, [pc, #40]	; (8002e48 <__libc_init_array+0x40>)
 8002e20:	4c0a      	ldr	r4, [pc, #40]	; (8002e4c <__libc_init_array+0x44>)
 8002e22:	1b64      	subs	r4, r4, r5
 8002e24:	10a4      	asrs	r4, r4, #2
 8002e26:	42a6      	cmp	r6, r4
 8002e28:	d105      	bne.n	8002e36 <__libc_init_array+0x2e>
 8002e2a:	bd70      	pop	{r4, r5, r6, pc}
 8002e2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e30:	4798      	blx	r3
 8002e32:	3601      	adds	r6, #1
 8002e34:	e7ee      	b.n	8002e14 <__libc_init_array+0xc>
 8002e36:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e3a:	4798      	blx	r3
 8002e3c:	3601      	adds	r6, #1
 8002e3e:	e7f2      	b.n	8002e26 <__libc_init_array+0x1e>
 8002e40:	08002ec0 	.word	0x08002ec0
 8002e44:	08002ec0 	.word	0x08002ec0
 8002e48:	08002ec0 	.word	0x08002ec0
 8002e4c:	08002ec4 	.word	0x08002ec4

08002e50 <memset>:
 8002e50:	4603      	mov	r3, r0
 8002e52:	4402      	add	r2, r0
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d100      	bne.n	8002e5a <memset+0xa>
 8002e58:	4770      	bx	lr
 8002e5a:	f803 1b01 	strb.w	r1, [r3], #1
 8002e5e:	e7f9      	b.n	8002e54 <memset+0x4>

08002e60 <_init>:
 8002e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e62:	bf00      	nop
 8002e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e66:	bc08      	pop	{r3}
 8002e68:	469e      	mov	lr, r3
 8002e6a:	4770      	bx	lr

08002e6c <_fini>:
 8002e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e6e:	bf00      	nop
 8002e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e72:	bc08      	pop	{r3}
 8002e74:	469e      	mov	lr, r3
 8002e76:	4770      	bx	lr
