--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5928 paths analyzed, 552 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.429ns.
--------------------------------------------------------------------------------

Paths for end point _snake_body/length_1 (SLICE_X7Y31.CE), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/snake_x_0_5 (FF)
  Destination:          _snake_body/length_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.376ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.458 - 0.476)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/snake_x_0_5 to _snake_body/length_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y43.CQ       Tcko                  0.391   _snake_body/snake_x_0_5
                                                       _snake_body/snake_x_0_5
    SLICE_X9Y26.A3       net (fanout=20)       2.076   _snake_body/snake_x_0_5
    SLICE_X9Y26.A        Tilo                  0.259   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o7
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o1
    SLICE_X11Y26.A1      net (fanout=1)        0.621   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o1
    SLICE_X11Y26.A       Tilo                  0.259   _snake_body/n0561<4>
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o5
    SLICE_X11Y26.B5      net (fanout=1)        0.358   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o5
    SLICE_X11Y26.B       Tilo                  0.259   _snake_body/n0561<4>
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o8
    SLICE_X7Y31.CE       net (fanout=1)        0.791   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o
    SLICE_X7Y31.CLK      Tceck                 0.362   _snake_body/length<2>
                                                       _snake_body/length_1
    -------------------------------------------------  ---------------------------
    Total                                      5.376ns (1.530ns logic, 3.846ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/snake_y_0_8 (FF)
  Destination:          _snake_body/length_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.390ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.458 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/snake_y_0_8 to _snake_body/length_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AQ      Tcko                  0.391   _snake_body/snake_y_0_8
                                                       _snake_body/snake_y_0_8
    SLICE_X8Y25.A1       net (fanout=14)       2.017   _snake_body/snake_y_0_8
    SLICE_X8Y25.A        Tilo                  0.205   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o2
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o2
    SLICE_X11Y26.A2      net (fanout=1)        0.748   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o2
    SLICE_X11Y26.A       Tilo                  0.259   _snake_body/n0561<4>
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o5
    SLICE_X11Y26.B5      net (fanout=1)        0.358   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o5
    SLICE_X11Y26.B       Tilo                  0.259   _snake_body/n0561<4>
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o8
    SLICE_X7Y31.CE       net (fanout=1)        0.791   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o
    SLICE_X7Y31.CLK      Tceck                 0.362   _snake_body/length<2>
                                                       _snake_body/length_1
    -------------------------------------------------  ---------------------------
    Total                                      5.390ns (1.476ns logic, 3.914ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/snake_y_0_4 (FF)
  Destination:          _snake_body/length_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.115ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.458 - 0.463)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/snake_y_0_4 to _snake_body/length_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.AQ       Tcko                  0.391   _snake_body/snake_y_0_5
                                                       _snake_body/snake_y_0_4
    SLICE_X9Y25.A1       net (fanout=22)       2.408   _snake_body/snake_y_0_4
    SLICE_X9Y25.A        Tilo                  0.259   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o6
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o6
    SLICE_X11Y26.B3      net (fanout=1)        0.645   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o6
    SLICE_X11Y26.B       Tilo                  0.259   _snake_body/n0561<4>
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o8
    SLICE_X7Y31.CE       net (fanout=1)        0.791   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o
    SLICE_X7Y31.CLK      Tceck                 0.362   _snake_body/length<2>
                                                       _snake_body/length_1
    -------------------------------------------------  ---------------------------
    Total                                      5.115ns (1.271ns logic, 3.844ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point _snake_body/length_2 (SLICE_X7Y31.CE), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/snake_x_0_5 (FF)
  Destination:          _snake_body/length_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.338ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.458 - 0.476)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/snake_x_0_5 to _snake_body/length_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y43.CQ       Tcko                  0.391   _snake_body/snake_x_0_5
                                                       _snake_body/snake_x_0_5
    SLICE_X9Y26.A3       net (fanout=20)       2.076   _snake_body/snake_x_0_5
    SLICE_X9Y26.A        Tilo                  0.259   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o7
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o1
    SLICE_X11Y26.A1      net (fanout=1)        0.621   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o1
    SLICE_X11Y26.A       Tilo                  0.259   _snake_body/n0561<4>
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o5
    SLICE_X11Y26.B5      net (fanout=1)        0.358   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o5
    SLICE_X11Y26.B       Tilo                  0.259   _snake_body/n0561<4>
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o8
    SLICE_X7Y31.CE       net (fanout=1)        0.791   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o
    SLICE_X7Y31.CLK      Tceck                 0.324   _snake_body/length<2>
                                                       _snake_body/length_2
    -------------------------------------------------  ---------------------------
    Total                                      5.338ns (1.492ns logic, 3.846ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/snake_y_0_8 (FF)
  Destination:          _snake_body/length_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.352ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.458 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/snake_y_0_8 to _snake_body/length_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AQ      Tcko                  0.391   _snake_body/snake_y_0_8
                                                       _snake_body/snake_y_0_8
    SLICE_X8Y25.A1       net (fanout=14)       2.017   _snake_body/snake_y_0_8
    SLICE_X8Y25.A        Tilo                  0.205   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o2
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o2
    SLICE_X11Y26.A2      net (fanout=1)        0.748   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o2
    SLICE_X11Y26.A       Tilo                  0.259   _snake_body/n0561<4>
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o5
    SLICE_X11Y26.B5      net (fanout=1)        0.358   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o5
    SLICE_X11Y26.B       Tilo                  0.259   _snake_body/n0561<4>
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o8
    SLICE_X7Y31.CE       net (fanout=1)        0.791   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o
    SLICE_X7Y31.CLK      Tceck                 0.324   _snake_body/length<2>
                                                       _snake_body/length_2
    -------------------------------------------------  ---------------------------
    Total                                      5.352ns (1.438ns logic, 3.914ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/snake_y_0_4 (FF)
  Destination:          _snake_body/length_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.077ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.458 - 0.463)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/snake_y_0_4 to _snake_body/length_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.AQ       Tcko                  0.391   _snake_body/snake_y_0_5
                                                       _snake_body/snake_y_0_4
    SLICE_X9Y25.A1       net (fanout=22)       2.408   _snake_body/snake_y_0_4
    SLICE_X9Y25.A        Tilo                  0.259   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o6
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o6
    SLICE_X11Y26.B3      net (fanout=1)        0.645   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o6
    SLICE_X11Y26.B       Tilo                  0.259   _snake_body/n0561<4>
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o8
    SLICE_X7Y31.CE       net (fanout=1)        0.791   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o
    SLICE_X7Y31.CLK      Tceck                 0.324   _snake_body/length<2>
                                                       _snake_body/length_2
    -------------------------------------------------  ---------------------------
    Total                                      5.077ns (1.233ns logic, 3.844ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point _snake_body/length_0 (SLICE_X7Y31.CE), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/snake_x_0_5 (FF)
  Destination:          _snake_body/length_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.309ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.458 - 0.476)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/snake_x_0_5 to _snake_body/length_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y43.CQ       Tcko                  0.391   _snake_body/snake_x_0_5
                                                       _snake_body/snake_x_0_5
    SLICE_X9Y26.A3       net (fanout=20)       2.076   _snake_body/snake_x_0_5
    SLICE_X9Y26.A        Tilo                  0.259   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o7
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o1
    SLICE_X11Y26.A1      net (fanout=1)        0.621   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o1
    SLICE_X11Y26.A       Tilo                  0.259   _snake_body/n0561<4>
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o5
    SLICE_X11Y26.B5      net (fanout=1)        0.358   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o5
    SLICE_X11Y26.B       Tilo                  0.259   _snake_body/n0561<4>
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o8
    SLICE_X7Y31.CE       net (fanout=1)        0.791   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o
    SLICE_X7Y31.CLK      Tceck                 0.295   _snake_body/length<2>
                                                       _snake_body/length_0
    -------------------------------------------------  ---------------------------
    Total                                      5.309ns (1.463ns logic, 3.846ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/snake_y_0_8 (FF)
  Destination:          _snake_body/length_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.323ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.458 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/snake_y_0_8 to _snake_body/length_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AQ      Tcko                  0.391   _snake_body/snake_y_0_8
                                                       _snake_body/snake_y_0_8
    SLICE_X8Y25.A1       net (fanout=14)       2.017   _snake_body/snake_y_0_8
    SLICE_X8Y25.A        Tilo                  0.205   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o2
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o2
    SLICE_X11Y26.A2      net (fanout=1)        0.748   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o2
    SLICE_X11Y26.A       Tilo                  0.259   _snake_body/n0561<4>
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o5
    SLICE_X11Y26.B5      net (fanout=1)        0.358   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o5
    SLICE_X11Y26.B       Tilo                  0.259   _snake_body/n0561<4>
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o8
    SLICE_X7Y31.CE       net (fanout=1)        0.791   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o
    SLICE_X7Y31.CLK      Tceck                 0.295   _snake_body/length<2>
                                                       _snake_body/length_0
    -------------------------------------------------  ---------------------------
    Total                                      5.323ns (1.409ns logic, 3.914ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/snake_y_0_4 (FF)
  Destination:          _snake_body/length_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.048ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.458 - 0.463)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/snake_y_0_4 to _snake_body/length_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.AQ       Tcko                  0.391   _snake_body/snake_y_0_5
                                                       _snake_body/snake_y_0_4
    SLICE_X9Y25.A1       net (fanout=22)       2.408   _snake_body/snake_y_0_4
    SLICE_X9Y25.A        Tilo                  0.259   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o6
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o6
    SLICE_X11Y26.B3      net (fanout=1)        0.645   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o6
    SLICE_X11Y26.B       Tilo                  0.259   _snake_body/n0561<4>
                                                       _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o8
    SLICE_X7Y31.CE       net (fanout=1)        0.791   _snake_body/snake_x[0][9]_snake_y[0][8]_AND_5_o
    SLICE_X7Y31.CLK      Tceck                 0.295   _snake_body/length<2>
                                                       _snake_body/length_0
    -------------------------------------------------  ---------------------------
    Total                                      5.048ns (1.204ns logic, 3.844ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _random_box/rand_num_3 (SLICE_X12Y23.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _random_box/rand_num_2 (FF)
  Destination:          _random_box/rand_num_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _random_box/rand_num_2 to _random_box/rand_num_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.CQ      Tcko                  0.200   _random_box/rand_num<3>
                                                       _random_box/rand_num_2
    SLICE_X12Y23.DX      net (fanout=3)        0.137   _random_box/rand_num<2>
    SLICE_X12Y23.CLK     Tckdi       (-Th)    -0.048   _random_box/rand_num<3>
                                                       _random_box/rand_num_3
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point _random_box/rand_y_4 (SLICE_X8Y23.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _random_box/rand_num_4 (FF)
  Destination:          _random_box/rand_y_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _random_box/rand_num_4 to _random_box/rand_y_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y23.AQ       Tcko                  0.198   _random_box/rand_num<8>
                                                       _random_box/rand_num_4
    SLICE_X8Y23.AX       net (fanout=3)        0.159   _random_box/rand_num<4>
    SLICE_X8Y23.CLK      Tckdi       (-Th)    -0.048   _random_box/rand_y<7>
                                                       _random_box/rand_y_4
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.246ns logic, 0.159ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point _clock_divider/cnt_15 (SLICE_X6Y21.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _clock_divider/cnt_14 (FF)
  Destination:          _clock_divider/cnt_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _clock_divider/cnt_14 to _clock_divider/cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y21.BQ       Tcko                  0.234   _clock_divider/cnt_14
                                                       _clock_divider/cnt_14
    SLICE_X6Y21.B5       net (fanout=1)        0.058   _clock_divider/cnt_14
    SLICE_X6Y21.CLK      Tah         (-Th)    -0.131   _clock_divider/cnt_14
                                                       _clock_divider/Madd_n0010_cy<15>11
                                                       _clock_divider/cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.365ns logic, 0.058ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vga_display/v_count<6>/CLK
  Logical resource: vga_display/v_count_5/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vga_display/v_count<6>/CLK
  Logical resource: vga_display/v_count_6/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.429|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5928 paths, 0 nets, and 1152 connections

Design statistics:
   Minimum period:   5.429ns{1}   (Maximum frequency: 184.196MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 05 12:05:02 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



