

================================================================
== Vivado HLS Report for 'func15'
================================================================
* Date:           Tue Sep  3 11:01:33 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        2mmDataflow
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.079|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  18722|  18722|  18722|  18722|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-------+-------+-------+-------+---------+
        |                            |                 |    Latency    |    Interval   | Pipeline|
        |          Instance          |      Module     |  min  |  max  |  min  |  max  |   Type  |
        +----------------------------+-----------------+-------+-------+-------+-------+---------+
        |grp_func1_execute8_fu_66    |func1_execute8   |  18721|  18721|  18721|  18721|   none  |
        |grp_buffer_func1_C7_fu_94   |buffer_func1_C7  |    409|    409|    409|    409|   none  |
        |grp_buffer_func1_D6_fu_130  |buffer_func1_D6  |    389|    389|    389|    389|   none  |
        +----------------------------+-----------------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      4|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     16|    2132|   1183|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|       6|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    2138|   1211|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      7|       2|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------+---------+-------+------+-----+
    |          Instance          |      Module     | BRAM_18K| DSP48E|  FF  | LUT |
    +----------------------------+-----------------+---------+-------+------+-----+
    |grp_buffer_func1_C7_fu_94   |buffer_func1_C7  |        0|      0|   397|  183|
    |grp_buffer_func1_D6_fu_130  |buffer_func1_D6  |        0|      0|   272|  254|
    |grp_func1_execute8_fu_66    |func1_execute8   |        0|     16|  1463|  746|
    +----------------------------+-----------------+---------+-------+------+-----+
    |Total                       |                 |        0|     16|  2132| 1183|
    +----------------------------+-----------------+---------+-------+------+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   4|           2|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    |ap_done    |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  24|          5|    2|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                |  2|   0|    2|          0|
    |ap_done_reg                              |  1|   0|    1|          0|
    |grp_buffer_func1_C7_fu_94_ap_start_reg   |  1|   0|    1|          0|
    |grp_buffer_func1_D6_fu_130_ap_start_reg  |  1|   0|    1|          0|
    |grp_func1_execute8_fu_66_ap_start_reg    |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    |  6|   0|    6|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    func15    | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    func15    | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    func15    | return value |
|ap_done           | out |    1| ap_ctrl_hs |    func15    | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |    func15    | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    func15    | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    func15    | return value |
|A_0_address0      | out |    8|  ap_memory |      A_0     |     array    |
|A_0_ce0           | out |    1|  ap_memory |      A_0     |     array    |
|A_0_q0            |  in |   32|  ap_memory |      A_0     |     array    |
|A_1_address0      | out |    8|  ap_memory |      A_1     |     array    |
|A_1_ce0           | out |    1|  ap_memory |      A_1     |     array    |
|A_1_q0            |  in |   32|  ap_memory |      A_1     |     array    |
|B_0_address0      | out |    8|  ap_memory |      B_0     |     array    |
|B_0_ce0           | out |    1|  ap_memory |      B_0     |     array    |
|B_0_q0            |  in |   32|  ap_memory |      B_0     |     array    |
|B_1_address0      | out |    8|  ap_memory |      B_1     |     array    |
|B_1_ce0           | out |    1|  ap_memory |      B_1     |     array    |
|B_1_q0            |  in |   32|  ap_memory |      B_1     |     array    |
|C_0_address0      | out |    7|  ap_memory |      C_0     |     array    |
|C_0_ce0           | out |    1|  ap_memory |      C_0     |     array    |
|C_0_q0            |  in |   32|  ap_memory |      C_0     |     array    |
|C_1_address0      | out |    7|  ap_memory |      C_1     |     array    |
|C_1_ce0           | out |    1|  ap_memory |      C_1     |     array    |
|C_1_q0            |  in |   32|  ap_memory |      C_1     |     array    |
|C_2_address0      | out |    6|  ap_memory |      C_2     |     array    |
|C_2_ce0           | out |    1|  ap_memory |      C_2     |     array    |
|C_2_q0            |  in |   32|  ap_memory |      C_2     |     array    |
|C_3_address0      | out |    6|  ap_memory |      C_3     |     array    |
|C_3_ce0           | out |    1|  ap_memory |      C_3     |     array    |
|C_3_q0            |  in |   32|  ap_memory |      C_3     |     array    |
|C_4_address0      | out |    6|  ap_memory |      C_4     |     array    |
|C_4_ce0           | out |    1|  ap_memory |      C_4     |     array    |
|C_4_q0            |  in |   32|  ap_memory |      C_4     |     array    |
|C_5_address0      | out |    6|  ap_memory |      C_5     |     array    |
|C_5_ce0           | out |    1|  ap_memory |      C_5     |     array    |
|C_5_q0            |  in |   32|  ap_memory |      C_5     |     array    |
|C_6_address0      | out |    6|  ap_memory |      C_6     |     array    |
|C_6_ce0           | out |    1|  ap_memory |      C_6     |     array    |
|C_6_q0            |  in |   32|  ap_memory |      C_6     |     array    |
|C_7_address0      | out |    6|  ap_memory |      C_7     |     array    |
|C_7_ce0           | out |    1|  ap_memory |      C_7     |     array    |
|C_7_q0            |  in |   32|  ap_memory |      C_7     |     array    |
|D_address0        | out |    9|  ap_memory |       D      |     array    |
|D_ce0             | out |    1|  ap_memory |       D      |     array    |
|D_q0              |  in |   32|  ap_memory |       D      |     array    |
|tmp_0_address0    | out |    6|  ap_memory |     tmp_0    |     array    |
|tmp_0_ce0         | out |    1|  ap_memory |     tmp_0    |     array    |
|tmp_0_we0         | out |    1|  ap_memory |     tmp_0    |     array    |
|tmp_0_d0          | out |   32|  ap_memory |     tmp_0    |     array    |
|tmp_0_q0          |  in |   32|  ap_memory |     tmp_0    |     array    |
|tmp_1_address0    | out |    6|  ap_memory |     tmp_1    |     array    |
|tmp_1_ce0         | out |    1|  ap_memory |     tmp_1    |     array    |
|tmp_1_we0         | out |    1|  ap_memory |     tmp_1    |     array    |
|tmp_1_d0          | out |   32|  ap_memory |     tmp_1    |     array    |
|tmp_1_q0          |  in |   32|  ap_memory |     tmp_1    |     array    |
|tmp_2_address0    | out |    5|  ap_memory |     tmp_2    |     array    |
|tmp_2_ce0         | out |    1|  ap_memory |     tmp_2    |     array    |
|tmp_2_we0         | out |    1|  ap_memory |     tmp_2    |     array    |
|tmp_2_d0          | out |   32|  ap_memory |     tmp_2    |     array    |
|tmp_2_q0          |  in |   32|  ap_memory |     tmp_2    |     array    |
|tmp_3_address0    | out |    5|  ap_memory |     tmp_3    |     array    |
|tmp_3_ce0         | out |    1|  ap_memory |     tmp_3    |     array    |
|tmp_3_we0         | out |    1|  ap_memory |     tmp_3    |     array    |
|tmp_3_d0          | out |   32|  ap_memory |     tmp_3    |     array    |
|tmp_3_q0          |  in |   32|  ap_memory |     tmp_3    |     array    |
|tmp_4_address0    | out |    5|  ap_memory |     tmp_4    |     array    |
|tmp_4_ce0         | out |    1|  ap_memory |     tmp_4    |     array    |
|tmp_4_we0         | out |    1|  ap_memory |     tmp_4    |     array    |
|tmp_4_d0          | out |   32|  ap_memory |     tmp_4    |     array    |
|tmp_4_q0          |  in |   32|  ap_memory |     tmp_4    |     array    |
|tmp_5_address0    | out |    5|  ap_memory |     tmp_5    |     array    |
|tmp_5_ce0         | out |    1|  ap_memory |     tmp_5    |     array    |
|tmp_5_we0         | out |    1|  ap_memory |     tmp_5    |     array    |
|tmp_5_d0          | out |   32|  ap_memory |     tmp_5    |     array    |
|tmp_5_q0          |  in |   32|  ap_memory |     tmp_5    |     array    |
|tmp_6_address0    | out |    5|  ap_memory |     tmp_6    |     array    |
|tmp_6_ce0         | out |    1|  ap_memory |     tmp_6    |     array    |
|tmp_6_we0         | out |    1|  ap_memory |     tmp_6    |     array    |
|tmp_6_d0          | out |   32|  ap_memory |     tmp_6    |     array    |
|tmp_6_q0          |  in |   32|  ap_memory |     tmp_6    |     array    |
|tmp_7_address0    | out |    5|  ap_memory |     tmp_7    |     array    |
|tmp_7_ce0         | out |    1|  ap_memory |     tmp_7    |     array    |
|tmp_7_we0         | out |    1|  ap_memory |     tmp_7    |     array    |
|tmp_7_d0          | out |   32|  ap_memory |     tmp_7    |     array    |
|tmp_7_q0          |  in |   32|  ap_memory |     tmp_7    |     array    |
|C_mid_0_address0  | out |    7|  ap_memory |    C_mid_0   |     array    |
|C_mid_0_ce0       | out |    1|  ap_memory |    C_mid_0   |     array    |
|C_mid_0_we0       | out |    1|  ap_memory |    C_mid_0   |     array    |
|C_mid_0_d0        | out |   32|  ap_memory |    C_mid_0   |     array    |
|C_mid_1_address0  | out |    7|  ap_memory |    C_mid_1   |     array    |
|C_mid_1_ce0       | out |    1|  ap_memory |    C_mid_1   |     array    |
|C_mid_1_we0       | out |    1|  ap_memory |    C_mid_1   |     array    |
|C_mid_1_d0        | out |   32|  ap_memory |    C_mid_1   |     array    |
|C_mid_2_address0  | out |    6|  ap_memory |    C_mid_2   |     array    |
|C_mid_2_ce0       | out |    1|  ap_memory |    C_mid_2   |     array    |
|C_mid_2_we0       | out |    1|  ap_memory |    C_mid_2   |     array    |
|C_mid_2_d0        | out |   32|  ap_memory |    C_mid_2   |     array    |
|C_mid_3_address0  | out |    6|  ap_memory |    C_mid_3   |     array    |
|C_mid_3_ce0       | out |    1|  ap_memory |    C_mid_3   |     array    |
|C_mid_3_we0       | out |    1|  ap_memory |    C_mid_3   |     array    |
|C_mid_3_d0        | out |   32|  ap_memory |    C_mid_3   |     array    |
|C_mid_4_address0  | out |    6|  ap_memory |    C_mid_4   |     array    |
|C_mid_4_ce0       | out |    1|  ap_memory |    C_mid_4   |     array    |
|C_mid_4_we0       | out |    1|  ap_memory |    C_mid_4   |     array    |
|C_mid_4_d0        | out |   32|  ap_memory |    C_mid_4   |     array    |
|C_mid_5_address0  | out |    6|  ap_memory |    C_mid_5   |     array    |
|C_mid_5_ce0       | out |    1|  ap_memory |    C_mid_5   |     array    |
|C_mid_5_we0       | out |    1|  ap_memory |    C_mid_5   |     array    |
|C_mid_5_d0        | out |   32|  ap_memory |    C_mid_5   |     array    |
|C_mid_6_address0  | out |    6|  ap_memory |    C_mid_6   |     array    |
|C_mid_6_ce0       | out |    1|  ap_memory |    C_mid_6   |     array    |
|C_mid_6_we0       | out |    1|  ap_memory |    C_mid_6   |     array    |
|C_mid_6_d0        | out |   32|  ap_memory |    C_mid_6   |     array    |
|C_mid_7_address0  | out |    6|  ap_memory |    C_mid_7   |     array    |
|C_mid_7_ce0       | out |    1|  ap_memory |    C_mid_7   |     array    |
|C_mid_7_we0       | out |    1|  ap_memory |    C_mid_7   |     array    |
|C_mid_7_d0        | out |   32|  ap_memory |    C_mid_7   |     array    |
|D_mid_address0    | out |    9|  ap_memory |     D_mid    |     array    |
|D_mid_ce0         | out |    1|  ap_memory |     D_mid    |     array    |
|D_mid_we0         | out |    1|  ap_memory |     D_mid    |     array    |
|D_mid_d0          | out |   32|  ap_memory |     D_mid    |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call fastcc void @buffer_func1_D6([384 x i32]* %D, [384 x i32]* %D_mid)" [2mmDataflow/2mm.cc:76]   --->   Operation 3 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "call fastcc void @buffer_func1_C7([72 x i32]* %C_0, [72 x i32]* %C_1, [48 x i32]* %C_2, [48 x i32]* %C_3, [48 x i32]* %C_4, [48 x i32]* %C_5, [48 x i32]* %C_6, [48 x i32]* %C_7, [72 x i32]* %C_mid_0, [72 x i32]* %C_mid_1, [48 x i32]* %C_mid_2, [48 x i32]* %C_mid_3, [48 x i32]* %C_mid_4, [48 x i32]* %C_mid_5, [48 x i32]* %C_mid_6, [48 x i32]* %C_mid_7)" [2mmDataflow/2mm.cc:80]   --->   Operation 4 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "call fastcc void @func1_execute8([48 x i32]* %tmp_0, [48 x i32]* %tmp_1, [32 x i32]* %tmp_2, [32 x i32]* %tmp_3, [32 x i32]* %tmp_4, [32 x i32]* %tmp_5, [32 x i32]* %tmp_6, [32 x i32]* %tmp_7, [192 x i32]* %A_0, [192 x i32]* %A_1, [216 x i32]* %B_0, [216 x i32]* %B_1)" [2mmDataflow/2mm.cc:84]   --->   Operation 5 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/2] (0.00ns)   --->   "call fastcc void @buffer_func1_D6([384 x i32]* %D, [384 x i32]* %D_mid)" [2mmDataflow/2mm.cc:76]   --->   Operation 6 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "call fastcc void @buffer_func1_C7([72 x i32]* %C_0, [72 x i32]* %C_1, [48 x i32]* %C_2, [48 x i32]* %C_3, [48 x i32]* %C_4, [48 x i32]* %C_5, [48 x i32]* %C_6, [48 x i32]* %C_7, [72 x i32]* %C_mid_0, [72 x i32]* %C_mid_1, [48 x i32]* %C_mid_2, [48 x i32]* %C_mid_3, [48 x i32]* %C_mid_4, [48 x i32]* %C_mid_5, [48 x i32]* %C_mid_6, [48 x i32]* %C_mid_7)" [2mmDataflow/2mm.cc:80]   --->   Operation 7 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "call fastcc void @func1_execute8([48 x i32]* %tmp_0, [48 x i32]* %tmp_1, [32 x i32]* %tmp_2, [32 x i32]* %tmp_3, [32 x i32]* %tmp_4, [32 x i32]* %tmp_5, [32 x i32]* %tmp_6, [32 x i32]* %tmp_7, [192 x i32]* %A_0, [192 x i32]* %A_1, [216 x i32]* %B_0, [216 x i32]* %B_1)" [2mmDataflow/2mm.cc:84]   --->   Operation 8 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "ret void" [2mmDataflow/2mm.cc:90]   --->   Operation 9 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C_mid_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_mid_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_mid_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_mid_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_mid_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_mid_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_mid_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_mid_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ D_mid]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6 (call) [ 000]
StgValue_7 (call) [ 000]
StgValue_8 (call) [ 000]
StgValue_9 (ret ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="C_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="C_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="D">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tmp_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="tmp_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="tmp_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="tmp_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="tmp_4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="tmp_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="tmp_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="tmp_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="C_mid_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_mid_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="C_mid_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_mid_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="C_mid_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_mid_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="C_mid_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_mid_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="C_mid_4">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_mid_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="C_mid_5">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_mid_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="C_mid_6">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_mid_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="C_mid_7">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_mid_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="D_mid">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_mid"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_func1_D6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_func1_C7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="func1_execute8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="grp_func1_execute8_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="0" index="3" bw="32" slack="0"/>
<pin id="71" dir="0" index="4" bw="32" slack="0"/>
<pin id="72" dir="0" index="5" bw="32" slack="0"/>
<pin id="73" dir="0" index="6" bw="32" slack="0"/>
<pin id="74" dir="0" index="7" bw="32" slack="0"/>
<pin id="75" dir="0" index="8" bw="32" slack="0"/>
<pin id="76" dir="0" index="9" bw="32" slack="0"/>
<pin id="77" dir="0" index="10" bw="32" slack="0"/>
<pin id="78" dir="0" index="11" bw="32" slack="0"/>
<pin id="79" dir="0" index="12" bw="32" slack="0"/>
<pin id="80" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_5/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_buffer_func1_C7_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="0" index="3" bw="32" slack="0"/>
<pin id="99" dir="0" index="4" bw="32" slack="0"/>
<pin id="100" dir="0" index="5" bw="32" slack="0"/>
<pin id="101" dir="0" index="6" bw="32" slack="0"/>
<pin id="102" dir="0" index="7" bw="32" slack="0"/>
<pin id="103" dir="0" index="8" bw="32" slack="0"/>
<pin id="104" dir="0" index="9" bw="32" slack="0"/>
<pin id="105" dir="0" index="10" bw="32" slack="0"/>
<pin id="106" dir="0" index="11" bw="32" slack="0"/>
<pin id="107" dir="0" index="12" bw="32" slack="0"/>
<pin id="108" dir="0" index="13" bw="32" slack="0"/>
<pin id="109" dir="0" index="14" bw="32" slack="0"/>
<pin id="110" dir="0" index="15" bw="32" slack="0"/>
<pin id="111" dir="0" index="16" bw="32" slack="0"/>
<pin id="112" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_4/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_buffer_func1_D6_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="64" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="85"><net_src comp="32" pin="0"/><net_sink comp="66" pin=4"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="66" pin=5"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="66" pin=6"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="66" pin=7"/></net>

<net id="89"><net_src comp="40" pin="0"/><net_sink comp="66" pin=8"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="66" pin=9"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="66" pin=10"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="66" pin=11"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="66" pin=12"/></net>

<net id="113"><net_src comp="62" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="94" pin=8"/></net>

<net id="122"><net_src comp="42" pin="0"/><net_sink comp="94" pin=9"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="94" pin=10"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="94" pin=11"/></net>

<net id="125"><net_src comp="48" pin="0"/><net_sink comp="94" pin=12"/></net>

<net id="126"><net_src comp="50" pin="0"/><net_sink comp="94" pin=13"/></net>

<net id="127"><net_src comp="52" pin="0"/><net_sink comp="94" pin=14"/></net>

<net id="128"><net_src comp="54" pin="0"/><net_sink comp="94" pin=15"/></net>

<net id="129"><net_src comp="56" pin="0"/><net_sink comp="94" pin=16"/></net>

<net id="135"><net_src comp="60" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="58" pin="0"/><net_sink comp="130" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_0 | {}
	Port: A_1 | {}
	Port: B_0 | {}
	Port: B_1 | {}
	Port: C_0 | {}
	Port: C_1 | {}
	Port: C_2 | {}
	Port: C_3 | {}
	Port: C_4 | {}
	Port: C_5 | {}
	Port: C_6 | {}
	Port: C_7 | {}
	Port: D | {}
	Port: tmp_0 | {1 2 }
	Port: tmp_1 | {1 2 }
	Port: tmp_2 | {1 2 }
	Port: tmp_3 | {1 2 }
	Port: tmp_4 | {1 2 }
	Port: tmp_5 | {1 2 }
	Port: tmp_6 | {1 2 }
	Port: tmp_7 | {1 2 }
	Port: C_mid_0 | {1 2 }
	Port: C_mid_1 | {1 2 }
	Port: C_mid_2 | {1 2 }
	Port: C_mid_3 | {1 2 }
	Port: C_mid_4 | {1 2 }
	Port: C_mid_5 | {1 2 }
	Port: C_mid_6 | {1 2 }
	Port: C_mid_7 | {1 2 }
	Port: D_mid | {1 2 }
 - Input state : 
	Port: func15 : A_0 | {1 2 }
	Port: func15 : A_1 | {1 2 }
	Port: func15 : B_0 | {1 2 }
	Port: func15 : B_1 | {1 2 }
	Port: func15 : C_0 | {1 2 }
	Port: func15 : C_1 | {1 2 }
	Port: func15 : C_2 | {1 2 }
	Port: func15 : C_3 | {1 2 }
	Port: func15 : C_4 | {1 2 }
	Port: func15 : C_5 | {1 2 }
	Port: func15 : C_6 | {1 2 }
	Port: func15 : C_7 | {1 2 }
	Port: func15 : D | {1 2 }
	Port: func15 : tmp_0 | {1 2 }
	Port: func15 : tmp_1 | {1 2 }
	Port: func15 : tmp_2 | {1 2 }
	Port: func15 : tmp_3 | {1 2 }
	Port: func15 : tmp_4 | {1 2 }
	Port: func15 : tmp_5 | {1 2 }
	Port: func15 : tmp_6 | {1 2 }
	Port: func15 : tmp_7 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|          |  grp_func1_execute8_fu_66  |    16   |  30.073 |   1600  |   499   |
|   call   |  grp_buffer_func1_C7_fu_94 |    0    |  15.921 |   442   |   197   |
|          | grp_buffer_func1_D6_fu_130 |    0    |  1.769  |   159   |   152   |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    16   |  47.763 |   2201  |   848   |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   47   |  2201  |   848  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   47   |  2201  |   848  |
+-----------+--------+--------+--------+--------+
