INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.gen/sources_1/ip/c_accum_1/sim/c_accum_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_accum_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.gen/sources_1/ip/c_accum_0/sim/c_accum_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_accum_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/new/phase_for_Diego.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Phase_accumulator_for_diego_ref'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sim_1/imports/new/phasetest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'phase_test'
WARNING: [VRFC 10-3093] actual for formal port 'offset' is neither a static name nor a globally static expression [C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sim_1/imports/new/phasetest.vhd:55]
