Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Feb  2 11:46:00 2021
| Host         : noodle-box running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file us_arm_control_wrapper_timing_summary_routed.rpt -pb us_arm_control_wrapper_timing_summary_routed.pb -rpx us_arm_control_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : us_arm_control_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.090        0.000                      0                  100        0.264        0.000                      0                  100        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.090        0.000                      0                  100        0.264        0.000                      0                  100        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 pwm_generator_i/counter_i/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_i/counter_i/counter_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.952ns (21.538%)  route 3.468ns (78.462%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 15.448 - 10.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.863     5.937    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X110Y59        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456     6.393 f  pwm_generator_i/counter_i/counter_out_reg[0]/Q
                         net (fo=3, routed)           1.235     7.628    pwm_generator_i/counter_i/counter_out[0]
    SLICE_X110Y59        LUT4 (Prop_lut4_I2_O)        0.124     7.752 f  pwm_generator_i/counter_i/counter_out[31]_i_9/O
                         net (fo=1, routed)           0.561     8.313    pwm_generator_i/counter_i/counter_out[31]_i_9_n_0
    SLICE_X112Y62        LUT5 (Prop_lut5_I4_O)        0.124     8.437 f  pwm_generator_i/counter_i/counter_out[31]_i_8/O
                         net (fo=1, routed)           0.417     8.854    pwm_generator_i/counter_i/counter_out[31]_i_8_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I5_O)        0.124     8.978 f  pwm_generator_i/counter_i/counter_out[31]_i_5/O
                         net (fo=1, routed)           0.417     9.396    pwm_generator_i/counter_i/counter_out[31]_i_5_n_0
    SLICE_X112Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.520 r  pwm_generator_i/counter_i/counter_out[31]_i_1/O
                         net (fo=32, routed)          0.837    10.357    pwm_generator_i/counter_i/counter_out[31]_i_1_n_0
    SLICE_X111Y60        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.684    15.448    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y60        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[5]/C
                         clock pessimism              0.463    15.912    
                         clock uncertainty           -0.035    15.876    
    SLICE_X111Y60        FDRE (Setup_fdre_C_R)       -0.429    15.447    pwm_generator_i/counter_i/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 pwm_generator_i/counter_i/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_i/counter_i/counter_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.952ns (21.538%)  route 3.468ns (78.462%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 15.448 - 10.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.863     5.937    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X110Y59        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456     6.393 f  pwm_generator_i/counter_i/counter_out_reg[0]/Q
                         net (fo=3, routed)           1.235     7.628    pwm_generator_i/counter_i/counter_out[0]
    SLICE_X110Y59        LUT4 (Prop_lut4_I2_O)        0.124     7.752 f  pwm_generator_i/counter_i/counter_out[31]_i_9/O
                         net (fo=1, routed)           0.561     8.313    pwm_generator_i/counter_i/counter_out[31]_i_9_n_0
    SLICE_X112Y62        LUT5 (Prop_lut5_I4_O)        0.124     8.437 f  pwm_generator_i/counter_i/counter_out[31]_i_8/O
                         net (fo=1, routed)           0.417     8.854    pwm_generator_i/counter_i/counter_out[31]_i_8_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I5_O)        0.124     8.978 f  pwm_generator_i/counter_i/counter_out[31]_i_5/O
                         net (fo=1, routed)           0.417     9.396    pwm_generator_i/counter_i/counter_out[31]_i_5_n_0
    SLICE_X112Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.520 r  pwm_generator_i/counter_i/counter_out[31]_i_1/O
                         net (fo=32, routed)          0.837    10.357    pwm_generator_i/counter_i/counter_out[31]_i_1_n_0
    SLICE_X111Y60        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.684    15.448    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y60        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[6]/C
                         clock pessimism              0.463    15.912    
                         clock uncertainty           -0.035    15.876    
    SLICE_X111Y60        FDRE (Setup_fdre_C_R)       -0.429    15.447    pwm_generator_i/counter_i/counter_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 pwm_generator_i/counter_i/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_i/counter_i/counter_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.952ns (21.538%)  route 3.468ns (78.462%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 15.448 - 10.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.863     5.937    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X110Y59        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456     6.393 f  pwm_generator_i/counter_i/counter_out_reg[0]/Q
                         net (fo=3, routed)           1.235     7.628    pwm_generator_i/counter_i/counter_out[0]
    SLICE_X110Y59        LUT4 (Prop_lut4_I2_O)        0.124     7.752 f  pwm_generator_i/counter_i/counter_out[31]_i_9/O
                         net (fo=1, routed)           0.561     8.313    pwm_generator_i/counter_i/counter_out[31]_i_9_n_0
    SLICE_X112Y62        LUT5 (Prop_lut5_I4_O)        0.124     8.437 f  pwm_generator_i/counter_i/counter_out[31]_i_8/O
                         net (fo=1, routed)           0.417     8.854    pwm_generator_i/counter_i/counter_out[31]_i_8_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I5_O)        0.124     8.978 f  pwm_generator_i/counter_i/counter_out[31]_i_5/O
                         net (fo=1, routed)           0.417     9.396    pwm_generator_i/counter_i/counter_out[31]_i_5_n_0
    SLICE_X112Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.520 r  pwm_generator_i/counter_i/counter_out[31]_i_1/O
                         net (fo=32, routed)          0.837    10.357    pwm_generator_i/counter_i/counter_out[31]_i_1_n_0
    SLICE_X111Y60        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.684    15.448    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y60        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[7]/C
                         clock pessimism              0.463    15.912    
                         clock uncertainty           -0.035    15.876    
    SLICE_X111Y60        FDRE (Setup_fdre_C_R)       -0.429    15.447    pwm_generator_i/counter_i/counter_out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 pwm_generator_i/counter_i/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_i/counter_i/counter_out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.952ns (21.538%)  route 3.468ns (78.462%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 15.448 - 10.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.863     5.937    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X110Y59        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456     6.393 f  pwm_generator_i/counter_i/counter_out_reg[0]/Q
                         net (fo=3, routed)           1.235     7.628    pwm_generator_i/counter_i/counter_out[0]
    SLICE_X110Y59        LUT4 (Prop_lut4_I2_O)        0.124     7.752 f  pwm_generator_i/counter_i/counter_out[31]_i_9/O
                         net (fo=1, routed)           0.561     8.313    pwm_generator_i/counter_i/counter_out[31]_i_9_n_0
    SLICE_X112Y62        LUT5 (Prop_lut5_I4_O)        0.124     8.437 f  pwm_generator_i/counter_i/counter_out[31]_i_8/O
                         net (fo=1, routed)           0.417     8.854    pwm_generator_i/counter_i/counter_out[31]_i_8_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I5_O)        0.124     8.978 f  pwm_generator_i/counter_i/counter_out[31]_i_5/O
                         net (fo=1, routed)           0.417     9.396    pwm_generator_i/counter_i/counter_out[31]_i_5_n_0
    SLICE_X112Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.520 r  pwm_generator_i/counter_i/counter_out[31]_i_1/O
                         net (fo=32, routed)          0.837    10.357    pwm_generator_i/counter_i/counter_out[31]_i_1_n_0
    SLICE_X111Y60        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.684    15.448    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y60        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[8]/C
                         clock pessimism              0.463    15.912    
                         clock uncertainty           -0.035    15.876    
    SLICE_X111Y60        FDRE (Setup_fdre_C_R)       -0.429    15.447    pwm_generator_i/counter_i/counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 pwm_generator_i/counter_i/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_i/counter_i/counter_out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 0.952ns (21.596%)  route 3.456ns (78.404%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 15.445 - 10.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.863     5.937    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X110Y59        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456     6.393 f  pwm_generator_i/counter_i/counter_out_reg[0]/Q
                         net (fo=3, routed)           1.235     7.628    pwm_generator_i/counter_i/counter_out[0]
    SLICE_X110Y59        LUT4 (Prop_lut4_I2_O)        0.124     7.752 f  pwm_generator_i/counter_i/counter_out[31]_i_9/O
                         net (fo=1, routed)           0.561     8.313    pwm_generator_i/counter_i/counter_out[31]_i_9_n_0
    SLICE_X112Y62        LUT5 (Prop_lut5_I4_O)        0.124     8.437 f  pwm_generator_i/counter_i/counter_out[31]_i_8/O
                         net (fo=1, routed)           0.417     8.854    pwm_generator_i/counter_i/counter_out[31]_i_8_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I5_O)        0.124     8.978 f  pwm_generator_i/counter_i/counter_out[31]_i_5/O
                         net (fo=1, routed)           0.417     9.396    pwm_generator_i/counter_i/counter_out[31]_i_5_n_0
    SLICE_X112Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.520 r  pwm_generator_i/counter_i/counter_out[31]_i_1/O
                         net (fo=32, routed)          0.825    10.345    pwm_generator_i/counter_i/counter_out[31]_i_1_n_0
    SLICE_X111Y64        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.681    15.445    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y64        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[21]/C
                         clock pessimism              0.463    15.909    
                         clock uncertainty           -0.035    15.873    
    SLICE_X111Y64        FDRE (Setup_fdre_C_R)       -0.429    15.444    pwm_generator_i/counter_i/counter_out_reg[21]
  -------------------------------------------------------------------
                         required time                         15.444    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 pwm_generator_i/counter_i/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_i/counter_i/counter_out_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 0.952ns (21.596%)  route 3.456ns (78.404%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 15.445 - 10.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.863     5.937    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X110Y59        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456     6.393 f  pwm_generator_i/counter_i/counter_out_reg[0]/Q
                         net (fo=3, routed)           1.235     7.628    pwm_generator_i/counter_i/counter_out[0]
    SLICE_X110Y59        LUT4 (Prop_lut4_I2_O)        0.124     7.752 f  pwm_generator_i/counter_i/counter_out[31]_i_9/O
                         net (fo=1, routed)           0.561     8.313    pwm_generator_i/counter_i/counter_out[31]_i_9_n_0
    SLICE_X112Y62        LUT5 (Prop_lut5_I4_O)        0.124     8.437 f  pwm_generator_i/counter_i/counter_out[31]_i_8/O
                         net (fo=1, routed)           0.417     8.854    pwm_generator_i/counter_i/counter_out[31]_i_8_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I5_O)        0.124     8.978 f  pwm_generator_i/counter_i/counter_out[31]_i_5/O
                         net (fo=1, routed)           0.417     9.396    pwm_generator_i/counter_i/counter_out[31]_i_5_n_0
    SLICE_X112Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.520 r  pwm_generator_i/counter_i/counter_out[31]_i_1/O
                         net (fo=32, routed)          0.825    10.345    pwm_generator_i/counter_i/counter_out[31]_i_1_n_0
    SLICE_X111Y64        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.681    15.445    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y64        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[22]/C
                         clock pessimism              0.463    15.909    
                         clock uncertainty           -0.035    15.873    
    SLICE_X111Y64        FDRE (Setup_fdre_C_R)       -0.429    15.444    pwm_generator_i/counter_i/counter_out_reg[22]
  -------------------------------------------------------------------
                         required time                         15.444    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 pwm_generator_i/counter_i/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_i/counter_i/counter_out_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 0.952ns (21.596%)  route 3.456ns (78.404%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 15.445 - 10.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.863     5.937    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X110Y59        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456     6.393 f  pwm_generator_i/counter_i/counter_out_reg[0]/Q
                         net (fo=3, routed)           1.235     7.628    pwm_generator_i/counter_i/counter_out[0]
    SLICE_X110Y59        LUT4 (Prop_lut4_I2_O)        0.124     7.752 f  pwm_generator_i/counter_i/counter_out[31]_i_9/O
                         net (fo=1, routed)           0.561     8.313    pwm_generator_i/counter_i/counter_out[31]_i_9_n_0
    SLICE_X112Y62        LUT5 (Prop_lut5_I4_O)        0.124     8.437 f  pwm_generator_i/counter_i/counter_out[31]_i_8/O
                         net (fo=1, routed)           0.417     8.854    pwm_generator_i/counter_i/counter_out[31]_i_8_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I5_O)        0.124     8.978 f  pwm_generator_i/counter_i/counter_out[31]_i_5/O
                         net (fo=1, routed)           0.417     9.396    pwm_generator_i/counter_i/counter_out[31]_i_5_n_0
    SLICE_X112Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.520 r  pwm_generator_i/counter_i/counter_out[31]_i_1/O
                         net (fo=32, routed)          0.825    10.345    pwm_generator_i/counter_i/counter_out[31]_i_1_n_0
    SLICE_X111Y64        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.681    15.445    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y64        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[23]/C
                         clock pessimism              0.463    15.909    
                         clock uncertainty           -0.035    15.873    
    SLICE_X111Y64        FDRE (Setup_fdre_C_R)       -0.429    15.444    pwm_generator_i/counter_i/counter_out_reg[23]
  -------------------------------------------------------------------
                         required time                         15.444    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 pwm_generator_i/counter_i/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_i/counter_i/counter_out_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 0.952ns (21.596%)  route 3.456ns (78.404%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 15.445 - 10.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.863     5.937    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X110Y59        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456     6.393 f  pwm_generator_i/counter_i/counter_out_reg[0]/Q
                         net (fo=3, routed)           1.235     7.628    pwm_generator_i/counter_i/counter_out[0]
    SLICE_X110Y59        LUT4 (Prop_lut4_I2_O)        0.124     7.752 f  pwm_generator_i/counter_i/counter_out[31]_i_9/O
                         net (fo=1, routed)           0.561     8.313    pwm_generator_i/counter_i/counter_out[31]_i_9_n_0
    SLICE_X112Y62        LUT5 (Prop_lut5_I4_O)        0.124     8.437 f  pwm_generator_i/counter_i/counter_out[31]_i_8/O
                         net (fo=1, routed)           0.417     8.854    pwm_generator_i/counter_i/counter_out[31]_i_8_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I5_O)        0.124     8.978 f  pwm_generator_i/counter_i/counter_out[31]_i_5/O
                         net (fo=1, routed)           0.417     9.396    pwm_generator_i/counter_i/counter_out[31]_i_5_n_0
    SLICE_X112Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.520 r  pwm_generator_i/counter_i/counter_out[31]_i_1/O
                         net (fo=32, routed)          0.825    10.345    pwm_generator_i/counter_i/counter_out[31]_i_1_n_0
    SLICE_X111Y64        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.681    15.445    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y64        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[24]/C
                         clock pessimism              0.463    15.909    
                         clock uncertainty           -0.035    15.873    
    SLICE_X111Y64        FDRE (Setup_fdre_C_R)       -0.429    15.444    pwm_generator_i/counter_i/counter_out_reg[24]
  -------------------------------------------------------------------
                         required time                         15.444    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 pwm_generator_i/counter_i/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_i/counter_i/counter_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.952ns (21.851%)  route 3.405ns (78.149%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 15.445 - 10.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.863     5.937    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X110Y59        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456     6.393 f  pwm_generator_i/counter_i/counter_out_reg[0]/Q
                         net (fo=3, routed)           1.235     7.628    pwm_generator_i/counter_i/counter_out[0]
    SLICE_X110Y59        LUT4 (Prop_lut4_I2_O)        0.124     7.752 f  pwm_generator_i/counter_i/counter_out[31]_i_9/O
                         net (fo=1, routed)           0.561     8.313    pwm_generator_i/counter_i/counter_out[31]_i_9_n_0
    SLICE_X112Y62        LUT5 (Prop_lut5_I4_O)        0.124     8.437 f  pwm_generator_i/counter_i/counter_out[31]_i_8/O
                         net (fo=1, routed)           0.417     8.854    pwm_generator_i/counter_i/counter_out[31]_i_8_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I5_O)        0.124     8.978 f  pwm_generator_i/counter_i/counter_out[31]_i_5/O
                         net (fo=1, routed)           0.417     9.396    pwm_generator_i/counter_i/counter_out[31]_i_5_n_0
    SLICE_X112Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.520 r  pwm_generator_i/counter_i/counter_out[31]_i_1/O
                         net (fo=32, routed)          0.774    10.293    pwm_generator_i/counter_i/counter_out[31]_i_1_n_0
    SLICE_X111Y63        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.681    15.445    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y63        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[17]/C
                         clock pessimism              0.463    15.909    
                         clock uncertainty           -0.035    15.873    
    SLICE_X111Y63        FDRE (Setup_fdre_C_R)       -0.429    15.444    pwm_generator_i/counter_i/counter_out_reg[17]
  -------------------------------------------------------------------
                         required time                         15.444    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 pwm_generator_i/counter_i/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_i/counter_i/counter_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.952ns (21.851%)  route 3.405ns (78.149%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 15.445 - 10.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.863     5.937    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X110Y59        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456     6.393 f  pwm_generator_i/counter_i/counter_out_reg[0]/Q
                         net (fo=3, routed)           1.235     7.628    pwm_generator_i/counter_i/counter_out[0]
    SLICE_X110Y59        LUT4 (Prop_lut4_I2_O)        0.124     7.752 f  pwm_generator_i/counter_i/counter_out[31]_i_9/O
                         net (fo=1, routed)           0.561     8.313    pwm_generator_i/counter_i/counter_out[31]_i_9_n_0
    SLICE_X112Y62        LUT5 (Prop_lut5_I4_O)        0.124     8.437 f  pwm_generator_i/counter_i/counter_out[31]_i_8/O
                         net (fo=1, routed)           0.417     8.854    pwm_generator_i/counter_i/counter_out[31]_i_8_n_0
    SLICE_X112Y63        LUT6 (Prop_lut6_I5_O)        0.124     8.978 f  pwm_generator_i/counter_i/counter_out[31]_i_5/O
                         net (fo=1, routed)           0.417     9.396    pwm_generator_i/counter_i/counter_out[31]_i_5_n_0
    SLICE_X112Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.520 r  pwm_generator_i/counter_i/counter_out[31]_i_1/O
                         net (fo=32, routed)          0.774    10.293    pwm_generator_i/counter_i/counter_out[31]_i_1_n_0
    SLICE_X111Y63        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.681    15.445    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y63        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[18]/C
                         clock pessimism              0.463    15.909    
                         clock uncertainty           -0.035    15.873    
    SLICE_X111Y63        FDRE (Setup_fdre_C_R)       -0.429    15.444    pwm_generator_i/counter_i/counter_out_reg[18]
  -------------------------------------------------------------------
                         required time                         15.444    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  5.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm_generator_i/counter_i/counter_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_i/counter_i/counter_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.633     1.719    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  pwm_generator_i/counter_i/counter_out_reg[16]/Q
                         net (fo=4, routed)           0.120     1.980    pwm_generator_i/counter_i/counter_out[16]
    SLICE_X111Y62        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.088 r  pwm_generator_i/counter_i/counter_out0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.088    pwm_generator_i/counter_i/counter_out0_carry__2_n_4
    SLICE_X111Y62        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.904     2.246    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[16]/C
                         clock pessimism             -0.527     1.719    
    SLICE_X111Y62        FDRE (Hold_fdre_C_D)         0.105     1.824    pwm_generator_i/counter_i/counter_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm_generator_i/counter_i/counter_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_i/counter_i/counter_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.634     1.720    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y61        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  pwm_generator_i/counter_i/counter_out_reg[12]/Q
                         net (fo=4, routed)           0.120     1.982    pwm_generator_i/counter_i/counter_out[12]
    SLICE_X111Y61        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.090 r  pwm_generator_i/counter_i/counter_out0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.090    pwm_generator_i/counter_i/counter_out0_carry__1_n_4
    SLICE_X111Y61        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.906     2.248    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y61        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[12]/C
                         clock pessimism             -0.528     1.720    
    SLICE_X111Y61        FDRE (Hold_fdre_C_D)         0.105     1.825    pwm_generator_i/counter_i/counter_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pwm_generator_i/counter_i/counter_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_i/counter_i/counter_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.635     1.721    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y59        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  pwm_generator_i/counter_i/counter_out_reg[3]/Q
                         net (fo=2, routed)           0.121     1.983    pwm_generator_i/counter_i/counter_out[3]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.094 r  pwm_generator_i/counter_i/counter_out0_carry/O[2]
                         net (fo=1, routed)           0.000     2.094    pwm_generator_i/counter_i/counter_out0_carry_n_5
    SLICE_X111Y59        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.907     2.249    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y59        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[3]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X111Y59        FDRE (Hold_fdre_C_D)         0.105     1.826    pwm_generator_i/counter_i/counter_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pwm_generator_i/counter_i/counter_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_i/counter_i/counter_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.631     1.717    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y66        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  pwm_generator_i/counter_i/counter_out_reg[29]/Q
                         net (fo=3, routed)           0.117     1.975    pwm_generator_i/counter_i/counter_out[29]
    SLICE_X111Y66        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.090 r  pwm_generator_i/counter_i/counter_out0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.090    pwm_generator_i/counter_i/counter_out0_carry__6_n_7
    SLICE_X111Y66        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.901     2.243    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y66        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[29]/C
                         clock pessimism             -0.526     1.717    
    SLICE_X111Y66        FDRE (Hold_fdre_C_D)         0.105     1.822    pwm_generator_i/counter_i/counter_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pwm_generator_i/counter_i/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_i/counter_i/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.634     1.720    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y60        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  pwm_generator_i/counter_i/counter_out_reg[5]/Q
                         net (fo=4, routed)           0.117     1.979    pwm_generator_i/counter_i/counter_out[5]
    SLICE_X111Y60        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.094 r  pwm_generator_i/counter_i/counter_out0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.094    pwm_generator_i/counter_i/counter_out0_carry__0_n_7
    SLICE_X111Y60        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.906     2.248    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y60        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[5]/C
                         clock pessimism             -0.528     1.720    
    SLICE_X111Y60        FDRE (Hold_fdre_C_D)         0.105     1.825    pwm_generator_i/counter_i/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 pwm_generator_i/counter_i/counter_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_i/counter_i/counter_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.633     1.719    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  pwm_generator_i/counter_i/counter_out_reg[15]/Q
                         net (fo=4, routed)           0.122     1.982    pwm_generator_i/counter_i/counter_out[15]
    SLICE_X111Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.093 r  pwm_generator_i/counter_i/counter_out0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.093    pwm_generator_i/counter_i/counter_out0_carry__2_n_5
    SLICE_X111Y62        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.904     2.246    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y62        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[15]/C
                         clock pessimism             -0.527     1.719    
    SLICE_X111Y62        FDRE (Hold_fdre_C_D)         0.105     1.824    pwm_generator_i/counter_i/counter_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 pwm_generator_i/counter_i/counter_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_i/counter_i/counter_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.634     1.720    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y61        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  pwm_generator_i/counter_i/counter_out_reg[11]/Q
                         net (fo=4, routed)           0.122     1.983    pwm_generator_i/counter_i/counter_out[11]
    SLICE_X111Y61        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.094 r  pwm_generator_i/counter_i/counter_out0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.094    pwm_generator_i/counter_i/counter_out0_carry__1_n_5
    SLICE_X111Y61        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.906     2.248    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y61        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[11]/C
                         clock pessimism             -0.528     1.720    
    SLICE_X111Y61        FDRE (Hold_fdre_C_D)         0.105     1.825    pwm_generator_i/counter_i/counter_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 pwm_generator_i/counter_i/counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_i/counter_i/counter_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.634     1.720    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y60        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  pwm_generator_i/counter_i/counter_out_reg[7]/Q
                         net (fo=4, routed)           0.122     1.983    pwm_generator_i/counter_i/counter_out[7]
    SLICE_X111Y60        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.094 r  pwm_generator_i/counter_i/counter_out0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.094    pwm_generator_i/counter_i/counter_out0_carry__0_n_5
    SLICE_X111Y60        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.906     2.248    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y60        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[7]/C
                         clock pessimism             -0.528     1.720    
    SLICE_X111Y60        FDRE (Hold_fdre_C_D)         0.105     1.825    pwm_generator_i/counter_i/counter_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 us_sensor_i/delay_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.865%)  route 0.195ns (51.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.717     1.804    us_sensor_i/CLK
    SLICE_X109Y104       FDCE                                         r  us_sensor_i/delay_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDCE (Prop_fdce_C_Q)         0.141     1.945 r  us_sensor_i/delay_reg[16]/Q
                         net (fo=36, routed)          0.195     2.139    us_sensor_i/delay_reg_n_0_[16]
    SLICE_X109Y103       LUT6 (Prop_lut6_I3_O)        0.045     2.184 r  us_sensor_i/delay[9]_i_1/O
                         net (fo=1, routed)           0.000     2.184    us_sensor_i/delay[9]_i_1_n_0
    SLICE_X109Y103       FDCE                                         r  us_sensor_i/delay_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.991     2.333    us_sensor_i/CLK
    SLICE_X109Y103       FDCE                                         r  us_sensor_i/delay_reg[9]/C
                         clock pessimism             -0.514     1.820    
    SLICE_X109Y103       FDCE (Hold_fdce_C_D)         0.092     1.912    us_sensor_i/delay_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 pwm_generator_i/counter_i/counter_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_i/counter_i/counter_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.846%)  route 0.129ns (34.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.632     1.718    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y65        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y65        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  pwm_generator_i/counter_i/counter_out_reg[28]/Q
                         net (fo=3, routed)           0.129     1.988    pwm_generator_i/counter_i/counter_out[28]
    SLICE_X111Y65        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.096 r  pwm_generator_i/counter_i/counter_out0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.096    pwm_generator_i/counter_i/counter_out0_carry__5_n_4
    SLICE_X111Y65        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.902     2.244    pwm_generator_i/counter_i/sysclk_IBUF_BUFG
    SLICE_X111Y65        FDRE                                         r  pwm_generator_i/counter_i/counter_out_reg[28]/C
                         clock pessimism             -0.526     1.718    
    SLICE_X111Y65        FDRE (Hold_fdre_C_D)         0.105     1.823    pwm_generator_i/counter_i/counter_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y59   pwm_generator_i/counter_i/counter_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y61   pwm_generator_i/counter_i/counter_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y61   pwm_generator_i/counter_i/counter_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y61   pwm_generator_i/counter_i/counter_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y62   pwm_generator_i/counter_i/counter_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y62   pwm_generator_i/counter_i/counter_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y62   pwm_generator_i/counter_i/counter_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y62   pwm_generator_i/counter_i/counter_out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y63   pwm_generator_i/counter_i/counter_out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y63   pwm_generator_i/counter_i/counter_out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y63   pwm_generator_i/counter_i/counter_out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y63   pwm_generator_i/counter_i/counter_out_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y63   pwm_generator_i/counter_i/counter_out_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y64   pwm_generator_i/counter_i/counter_out_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y64   pwm_generator_i/counter_i/counter_out_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y64   pwm_generator_i/counter_i/counter_out_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y64   pwm_generator_i/counter_i/counter_out_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y61   pwm_generator_i/counter_i/counter_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y61   pwm_generator_i/counter_i/counter_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y59   pwm_generator_i/counter_i/counter_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y59   pwm_generator_i/counter_i/counter_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y61   pwm_generator_i/counter_i/counter_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y61   pwm_generator_i/counter_i/counter_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y61   pwm_generator_i/counter_i/counter_out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y62   pwm_generator_i/counter_i/counter_out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y62   pwm_generator_i/counter_i/counter_out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y62   pwm_generator_i/counter_i/counter_out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y62   pwm_generator_i/counter_i/counter_out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y63   pwm_generator_i/counter_i/counter_out_reg[17]/C



