;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	SUB @-127, 100
	JMZ 2, 101
	JMZ 2, 101
	SUB 0, 40
	SLT #300, 90
	SUB -207, <-120
	SLT #300, 90
	MOV -4, <-20
	MOV @121, 106
	SUB @-127, 100
	ADD @-30, 9
	ADD @-30, 9
	ADD 3, 220
	SUB #0, -92
	MOV @121, 106
	SLT @-30, 9
	ADD @131, 126
	MOV -4, <-20
	MOV @-1, -22
	SPL 0, <922
	ADD 10, 5
	SUB -207, <-120
	SUB -207, <-120
	ADD 48, @-15
	ADD 48, @-15
	SPL 0, <922
	CMP @124, 106
	SUB @124, 106
	SUB @124, 106
	JMP @318, 2
	SUB @124, 106
	MOV -4, <-20
	SUB @124, 106
	ADD @-30, 9
	MOV 0, 922
	JMZ 730, -92
	CMP -207, <-120
	MOV -4, <-20
	CMP -207, <-120
	MOV -4, <-20
	CMP -207, <-120
	CMP -207, <-120
	MOV -4, <-20
	SPL 0, <922
	MOV -4, <-20
	DJN -1, @-20
	CMP #20, 40
