Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon May  3 23:29:31 2021
| Host         : Recurse running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (368)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (368)
--------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: BTNC (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: rst_hard (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_onehot_lock_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_lock_state_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: FSM_onehot_lock_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: combination_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: rst_sig_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.163        0.000                      0                  168        0.242        0.000                      0                  168        4.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.163        0.000                      0                  168        0.242        0.000                      0                  168        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 active_seg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.584ns  (logic 1.277ns (22.868%)  route 4.307ns (77.132%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  active_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.518     5.753 r  active_seg_reg[1]/Q
                         net (fo=51, routed)          1.998     7.751    L0[3]
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     7.875 r  data[28]_i_4/O
                         net (fo=1, routed)           0.000     7.875    data[28]_i_4_n_0
    SLICE_X4Y81          MUXF7 (Prop_muxf7_I1_O)      0.217     8.092 r  data_reg[28]_i_2/O
                         net (fo=28, routed)          1.226     9.318    data_reg[28]_i_2_n_0
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.299     9.617 r  data[29]_i_2/O
                         net (fo=7, routed)           0.608    10.225    data[29]_i_2_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I2_O)        0.119    10.344 r  data[17]_i_1/O
                         net (fo=1, routed)           0.475    10.819    data[17]_i_1_n_0
    SLICE_X3Y77          FDCE                                         r  data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.591    15.014    clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  data_reg[17]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X3Y77          FDCE (Setup_fdce_C_D)       -0.255    14.982    data_reg[17]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 active_seg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 1.282ns (22.863%)  route 4.325ns (77.137%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  active_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.518     5.753 r  active_seg_reg[1]/Q
                         net (fo=51, routed)          1.998     7.751    L0[3]
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     7.875 r  data[28]_i_4/O
                         net (fo=1, routed)           0.000     7.875    data[28]_i_4_n_0
    SLICE_X4Y81          MUXF7 (Prop_muxf7_I1_O)      0.217     8.092 r  data_reg[28]_i_2/O
                         net (fo=28, routed)          1.226     9.318    data_reg[28]_i_2_n_0
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.299     9.617 r  data[29]_i_2/O
                         net (fo=7, routed)           0.608    10.225    data[29]_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124    10.349 r  data[21]_i_1/O
                         net (fo=2, routed)           0.493    10.842    data[21]_i_1_n_0
    SLICE_X7Y78          FDCE                                         r  data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.591    15.014    clk_IBUF_BUFG
    SLICE_X7Y78          FDCE                                         r  data_reg[21]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X7Y78          FDCE (Setup_fdce_C_D)       -0.067    15.170    data_reg[21]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 active_seg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 1.413ns (24.857%)  route 4.271ns (75.143%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  active_seg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.478     5.713 r  active_seg_reg[2]/Q
                         net (fo=47, routed)          1.787     7.499    L0[4]
    SLICE_X1Y79          LUT6 (Prop_lut6_I3_O)        0.295     7.794 r  data[31]_i_11/O
                         net (fo=1, routed)           0.000     7.794    data[31]_i_11_n_0
    SLICE_X1Y79          MUXF7 (Prop_muxf7_I1_O)      0.217     8.011 r  data_reg[31]_i_7/O
                         net (fo=19, routed)          1.324     9.335    data_reg[31]_i_7_n_0
    SLICE_X7Y79          LUT4 (Prop_lut4_I1_O)        0.299     9.634 f  data[31]_i_6/O
                         net (fo=7, routed)           1.161    10.795    data[31]_i_6_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124    10.919 r  data[19]_i_2/O
                         net (fo=1, routed)           0.000    10.919    data[19]_i_2_n_0
    SLICE_X5Y80          FDCE                                         r  data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.592    15.015    clk_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  data_reg[19]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y80          FDCE (Setup_fdce_C_D)        0.031    15.269    data_reg[19]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 active_seg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 1.282ns (23.392%)  route 4.198ns (76.608%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  active_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.518     5.753 r  active_seg_reg[1]/Q
                         net (fo=51, routed)          1.998     7.751    L0[3]
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     7.875 r  data[28]_i_4/O
                         net (fo=1, routed)           0.000     7.875    data[28]_i_4_n_0
    SLICE_X4Y81          MUXF7 (Prop_muxf7_I1_O)      0.217     8.092 r  data_reg[28]_i_2/O
                         net (fo=28, routed)          1.226     9.318    data_reg[28]_i_2_n_0
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.299     9.617 r  data[29]_i_2/O
                         net (fo=7, routed)           0.608    10.225    data[29]_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124    10.349 r  data[21]_i_1/O
                         net (fo=2, routed)           0.366    10.715    data[21]_i_1_n_0
    SLICE_X4Y78          FDCE                                         r  data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.591    15.014    clk_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  data_reg[5]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y78          FDCE (Setup_fdce_C_D)       -0.067    15.170    data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 i0/current_state2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 2.372ns (43.787%)  route 3.045ns (56.213%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.718     5.321    i0/CLK
    SLICE_X1Y84          FDRE                                         r  i0/current_state2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  i0/current_state2_reg[10]/Q
                         net (fo=2, routed)           0.952     6.728    i0/current_state2_reg[10]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     6.852 r  i0/AN_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.444     7.296    i0/AN_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.420 r  i0/AN_OBUF[7]_inst_i_3/O
                         net (fo=11, routed)          1.010     8.430    i0/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.554 r  i0/current_state2[0]_i_6/O
                         net (fo=1, routed)           0.640     9.194    i0/current_state2[0]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.720 r  i0/current_state2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.720    i0/current_state2_reg[0]_i_2_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.834    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.948    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  i0/current_state2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.062    i0/current_state2_reg[12]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  i0/current_state2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.176    i0/current_state2_reg[16]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.290 r  i0/current_state2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    i0/current_state2_reg[20]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  i0/current_state2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    i0/current_state2_reg[24]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.738 r  i0/current_state2_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.738    i0/current_state2_reg[28]_i_1_n_6
    SLICE_X1Y89          FDRE                                         r  i0/current_state2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.603    15.026    i0/CLK
    SLICE_X1Y89          FDRE                                         r  i0/current_state2_reg[29]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    i0/current_state2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 active_seg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 1.512ns (27.794%)  route 3.928ns (72.206%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  active_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.518     5.753 r  active_seg_reg[1]/Q
                         net (fo=51, routed)          1.998     7.751    L0[3]
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.124     7.875 r  data[28]_i_4/O
                         net (fo=1, routed)           0.000     7.875    data[28]_i_4_n_0
    SLICE_X4Y81          MUXF7 (Prop_muxf7_I1_O)      0.217     8.092 r  data_reg[28]_i_2/O
                         net (fo=28, routed)          1.236     9.327    data_reg[28]_i_2_n_0
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.327     9.654 r  data[6]_i_4/O
                         net (fo=1, routed)           0.694    10.349    data[6]_i_4_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.326    10.675 r  data[6]_i_1/O
                         net (fo=1, routed)           0.000    10.675    data[6]_i_1_n_0
    SLICE_X4Y78          FDCE                                         r  data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.591    15.014    clk_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  data_reg[6]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y78          FDCE (Setup_fdce_C_D)        0.031    15.268    data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -10.675    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 i0/current_state2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 2.277ns (42.783%)  route 3.045ns (57.217%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.718     5.321    i0/CLK
    SLICE_X1Y84          FDRE                                         r  i0/current_state2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  i0/current_state2_reg[10]/Q
                         net (fo=2, routed)           0.952     6.728    i0/current_state2_reg[10]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     6.852 r  i0/AN_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.444     7.296    i0/AN_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.420 r  i0/AN_OBUF[7]_inst_i_3/O
                         net (fo=11, routed)          1.010     8.430    i0/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.554 r  i0/current_state2[0]_i_6/O
                         net (fo=1, routed)           0.640     9.194    i0/current_state2[0]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.720 r  i0/current_state2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.720    i0/current_state2_reg[0]_i_2_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.834    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.948    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  i0/current_state2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.062    i0/current_state2_reg[12]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  i0/current_state2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.176    i0/current_state2_reg[16]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.290 r  i0/current_state2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    i0/current_state2_reg[20]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  i0/current_state2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    i0/current_state2_reg[24]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.643 r  i0/current_state2_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.643    i0/current_state2_reg[28]_i_1_n_5
    SLICE_X1Y89          FDRE                                         r  i0/current_state2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.603    15.026    i0/CLK
    SLICE_X1Y89          FDRE                                         r  i0/current_state2_reg[30]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    i0/current_state2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 i0/current_state2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 2.261ns (42.611%)  route 3.045ns (57.389%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.718     5.321    i0/CLK
    SLICE_X1Y84          FDRE                                         r  i0/current_state2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  i0/current_state2_reg[10]/Q
                         net (fo=2, routed)           0.952     6.728    i0/current_state2_reg[10]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     6.852 r  i0/AN_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.444     7.296    i0/AN_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.420 r  i0/AN_OBUF[7]_inst_i_3/O
                         net (fo=11, routed)          1.010     8.430    i0/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.554 r  i0/current_state2[0]_i_6/O
                         net (fo=1, routed)           0.640     9.194    i0/current_state2[0]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.720 r  i0/current_state2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.720    i0/current_state2_reg[0]_i_2_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.834    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.948    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  i0/current_state2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.062    i0/current_state2_reg[12]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  i0/current_state2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.176    i0/current_state2_reg[16]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.290 r  i0/current_state2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    i0/current_state2_reg[20]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  i0/current_state2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    i0/current_state2_reg[24]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.627 r  i0/current_state2_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.627    i0/current_state2_reg[28]_i_1_n_7
    SLICE_X1Y89          FDRE                                         r  i0/current_state2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.603    15.026    i0/CLK
    SLICE_X1Y89          FDRE                                         r  i0/current_state2_reg[28]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    i0/current_state2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 i0/current_state2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 2.258ns (42.578%)  route 3.045ns (57.422%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.718     5.321    i0/CLK
    SLICE_X1Y84          FDRE                                         r  i0/current_state2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  i0/current_state2_reg[10]/Q
                         net (fo=2, routed)           0.952     6.728    i0/current_state2_reg[10]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     6.852 r  i0/AN_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.444     7.296    i0/AN_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.420 r  i0/AN_OBUF[7]_inst_i_3/O
                         net (fo=11, routed)          1.010     8.430    i0/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.554 r  i0/current_state2[0]_i_6/O
                         net (fo=1, routed)           0.640     9.194    i0/current_state2[0]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.720 r  i0/current_state2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.720    i0/current_state2_reg[0]_i_2_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.834    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.948    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  i0/current_state2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.062    i0/current_state2_reg[12]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  i0/current_state2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.176    i0/current_state2_reg[16]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.290 r  i0/current_state2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    i0/current_state2_reg[20]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.624 r  i0/current_state2_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.624    i0/current_state2_reg[24]_i_1_n_6
    SLICE_X1Y88          FDRE                                         r  i0/current_state2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.602    15.025    i0/CLK
    SLICE_X1Y88          FDRE                                         r  i0/current_state2_reg[25]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.062    15.326    i0/current_state2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 active_seg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.649ns (30.970%)  route 3.675ns (69.030%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.632     5.235    clk_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  active_seg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.478     5.713 r  active_seg_reg[2]/Q
                         net (fo=47, routed)          1.787     7.499    L0[4]
    SLICE_X1Y79          LUT6 (Prop_lut6_I3_O)        0.295     7.794 r  data[31]_i_11/O
                         net (fo=1, routed)           0.000     7.794    data[31]_i_11_n_0
    SLICE_X1Y79          MUXF7 (Prop_muxf7_I1_O)      0.217     8.011 r  data_reg[31]_i_7/O
                         net (fo=19, routed)          1.163     9.174    data_reg[31]_i_7_n_0
    SLICE_X7Y78          LUT5 (Prop_lut5_I1_O)        0.327     9.501 r  data[22]_i_2/O
                         net (fo=1, routed)           0.726    10.227    data[22]_i_2_n_0
    SLICE_X5Y77          LUT5 (Prop_lut5_I0_O)        0.332    10.559 r  data[22]_i_1/O
                         net (fo=1, routed)           0.000    10.559    data[22]_i_1_n_0
    SLICE_X5Y77          FDCE                                         r  data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.589    15.012    clk_IBUF_BUFG
    SLICE_X5Y77          FDCE                                         r  data_reg[22]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y77          FDCE (Setup_fdce_C_D)        0.029    15.264    data_reg[22]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                  4.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 active_seg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direction_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.801%)  route 0.117ns (32.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  active_seg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDPE (Prop_fdpe_C_Q)         0.148     1.632 r  active_seg_reg[2]/Q
                         net (fo=47, routed)          0.117     1.749    L0[4]
    SLICE_X8Y78          LUT6 (Prop_lut6_I0_O)        0.098     1.847 r  direction_i_1/O
                         net (fo=1, routed)           0.000     1.847    direction_i_1_n_0
    SLICE_X8Y78          FDPE                                         r  direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     1.999    clk_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  direction_reg/C
                         clock pessimism             -0.514     1.484    
    SLICE_X8Y78          FDPE (Hold_fdpe_C_D)         0.121     1.605    direction_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 i0/current_state2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.600     1.519    i0/CLK
    SLICE_X1Y84          FDRE                                         r  i0/current_state2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  i0/current_state2_reg[11]/Q
                         net (fo=2, routed)           0.117     1.778    i0/current_state2_reg[11]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  i0/current_state2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    i0/current_state2_reg[8]_i_1_n_4
    SLICE_X1Y84          FDRE                                         r  i0/current_state2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.871     2.036    i0/CLK
    SLICE_X1Y84          FDRE                                         r  i0/current_state2_reg[11]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    i0/current_state2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 i0/current_state2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.601     1.520    i0/CLK
    SLICE_X1Y87          FDRE                                         r  i0/current_state2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  i0/current_state2_reg[23]/Q
                         net (fo=2, routed)           0.117     1.779    i0/current_state2_reg[23]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  i0/current_state2_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    i0/current_state2_reg[20]_i_1_n_4
    SLICE_X1Y87          FDRE                                         r  i0/current_state2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.873     2.038    i0/CLK
    SLICE_X1Y87          FDRE                                         r  i0/current_state2_reg[23]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    i0/current_state2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.603     1.522    i0/CLK
    SLICE_X3Y92          FDRE                                         r  i0/current_state1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  i0/current_state1_reg[27]/Q
                         net (fo=2, routed)           0.117     1.781    i0/current_state1_reg[27]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  i0/current_state1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    i0/current_state1_reg[24]_i_1_n_4
    SLICE_X3Y92          FDRE                                         r  i0/current_state1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.876     2.041    i0/CLK
    SLICE_X3Y92          FDRE                                         r  i0/current_state1_reg[27]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    i0/current_state1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 active_seg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            active_seg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.212ns (52.162%)  route 0.194ns (47.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X8Y77          FDPE                                         r  active_seg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDPE (Prop_fdpe_C_Q)         0.164     1.648 r  active_seg_reg[0]/Q
                         net (fo=54, routed)          0.194     1.843    L0[2]
    SLICE_X8Y78          LUT3 (Prop_lut3_I0_O)        0.048     1.891 r  active_seg[2]_i_2/O
                         net (fo=1, routed)           0.000     1.891    active_seg_next[2]
    SLICE_X8Y78          FDPE                                         r  active_seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     1.999    clk_IBUF_BUFG
    SLICE_X8Y78          FDPE                                         r  active_seg_reg[2]/C
                         clock pessimism             -0.500     1.498    
    SLICE_X8Y78          FDPE (Hold_fdpe_C_D)         0.131     1.629    active_seg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.603     1.522    i0/CLK
    SLICE_X3Y91          FDRE                                         r  i0/current_state1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  i0/current_state1_reg[23]/Q
                         net (fo=2, routed)           0.119     1.783    i0/current_state1_reg[23]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  i0/current_state1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    i0/current_state1_reg[20]_i_1_n_4
    SLICE_X3Y91          FDRE                                         r  i0/current_state1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.876     2.041    i0/CLK
    SLICE_X3Y91          FDRE                                         r  i0/current_state1_reg[23]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    i0/current_state1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.602     1.521    i0/CLK
    SLICE_X3Y89          FDRE                                         r  i0/current_state1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  i0/current_state1_reg[15]/Q
                         net (fo=2, routed)           0.119     1.782    i0/current_state1_reg[15]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  i0/current_state1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    i0/current_state1_reg[12]_i_1_n_4
    SLICE_X3Y89          FDRE                                         r  i0/current_state1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.875     2.040    i0/CLK
    SLICE_X3Y89          FDRE                                         r  i0/current_state1_reg[15]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    i0/current_state1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i0/current_state2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.600     1.519    i0/CLK
    SLICE_X1Y86          FDRE                                         r  i0/current_state2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  i0/current_state2_reg[19]/Q
                         net (fo=2, routed)           0.119     1.780    i0/current_state2_reg[19]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  i0/current_state2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    i0/current_state2_reg[16]_i_1_n_4
    SLICE_X1Y86          FDRE                                         r  i0/current_state2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.872     2.037    i0/CLK
    SLICE_X1Y86          FDRE                                         r  i0/current_state2_reg[19]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    i0/current_state2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 i0/current_state2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.598     1.517    i0/CLK
    SLICE_X1Y82          FDRE                                         r  i0/current_state2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  i0/current_state2_reg[3]/Q
                         net (fo=2, routed)           0.120     1.779    i0/current_state2_reg[3]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  i0/current_state2_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.887    i0/current_state2_reg[0]_i_2_n_4
    SLICE_X1Y82          FDRE                                         r  i0/current_state2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.869     2.034    i0/CLK
    SLICE_X1Y82          FDRE                                         r  i0/current_state2_reg[3]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    i0/current_state2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.603     1.522    i0/CLK
    SLICE_X3Y90          FDRE                                         r  i0/current_state1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  i0/current_state1_reg[19]/Q
                         net (fo=2, routed)           0.120     1.784    i0/current_state1_reg[19]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  i0/current_state1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    i0/current_state1_reg[16]_i_1_n_4
    SLICE_X3Y90          FDRE                                         r  i0/current_state1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.876     2.041    i0/CLK
    SLICE_X3Y90          FDRE                                         r  i0/current_state1_reg[19]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    i0/current_state1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79     BTNL_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y80     BTNR_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     FSM_onehot_lock_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     FSM_onehot_lock_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     FSM_onehot_lock_state_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y77     active_seg_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y78     active_seg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y77     data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y78     data_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     FSM_onehot_lock_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     FSM_onehot_lock_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     FSM_onehot_lock_state_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y77     active_seg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     data_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     data_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     data_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     data_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     data_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     i0/current_state1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     i0/current_state2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     i0/current_state2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     i0/current_state2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     i0/current_state2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     i0/current_state2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     i0/current_state2_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     i0/current_state2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     i0/current_state2_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     BTNL_state_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     BTNL_state_reg/C



