{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767062814055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767062814055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 29 23:46:53 2025 " "Processing started: Mon Dec 29 23:46:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767062814055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767062814055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Compressor32_16bits_RCA -c Compressor32_16bits_RCA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Compressor32_16bits_RCA -c Compressor32_16bits_RCA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767062814055 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767062814248 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767062814248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_compressor_32_16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_compressor_32_16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_compressor_32_16b-Behavioral " "Found design unit 1: top_level_compressor_32_16b-Behavioral" {  } { { "top_level_compressor_32_16b.vhd" "" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/top_level_compressor_32_16b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767062819975 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_compressor_32_16b " "Found entity 1: top_level_compressor_32_16b" {  } { { "top_level_compressor_32_16b.vhd" "" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/top_level_compressor_32_16b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767062819975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767062819975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D2-rtl " "Found design unit 1: FF_D2-rtl" {  } { { "FF_D2.vhd" "" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/FF_D2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767062819977 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D2 " "Found entity 1: FF_D2" {  } { { "FF_D2.vhd" "" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/FF_D2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767062819977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767062819977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D16-rtl " "Found design unit 1: FF_D16-rtl" {  } { { "FF_D16.vhd" "" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/FF_D16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767062819978 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D16 " "Found entity 1: FF_D16" {  } { { "FF_D16.vhd" "" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/FF_D16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767062819978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767062819978 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux compressor32_16b_RCA.vhd " "Entity \"mux\" obtained from \"compressor32_16b_RCA.vhd\" instead of from Quartus Prime megafunction library" {  } { { "compressor32_16b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/compressor32_16b_RCA.vhd" 43 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1767062819980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compressor32_16b_rca.vhd 12 5 " "Found 12 design units, including 5 entities, in source file compressor32_16b_rca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HALF_ADDER-Behavioral " "Found design unit 1: HALF_ADDER-Behavioral" {  } { { "compressor32_16b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/compressor32_16b_RCA.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767062819980 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FULL_ADDER-RCAcomportamento4m28b " "Found design unit 2: FULL_ADDER-RCAcomportamento4m28b" {  } { { "compressor32_16b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/compressor32_16b_RCA.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767062819980 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux-comportamento " "Found design unit 3: mux-comportamento" {  } { { "compressor32_16b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/compressor32_16b_RCA.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767062819980 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 my_components1 " "Found design unit 4: my_components1" {  } { { "compressor32_16b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/compressor32_16b_RCA.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767062819980 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 compressor32-comportamento " "Found design unit 5: compressor32-comportamento" {  } { { "compressor32_16b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/compressor32_16b_RCA.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767062819980 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 my_components2 " "Found design unit 6: my_components2" {  } { { "compressor32_16b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/compressor32_16b_RCA.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767062819980 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 compressor32_16b_RCA-comportamento " "Found design unit 7: compressor32_16b_RCA-comportamento" {  } { { "compressor32_16b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/compressor32_16b_RCA.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767062819980 ""} { "Info" "ISGN_ENTITY_NAME" "1 HALF_ADDER " "Found entity 1: HALF_ADDER" {  } { { "compressor32_16b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/compressor32_16b_RCA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767062819980 ""} { "Info" "ISGN_ENTITY_NAME" "2 FULL_ADDER " "Found entity 2: FULL_ADDER" {  } { { "compressor32_16b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/compressor32_16b_RCA.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767062819980 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux " "Found entity 3: mux" {  } { { "compressor32_16b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/compressor32_16b_RCA.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767062819980 ""} { "Info" "ISGN_ENTITY_NAME" "4 compressor32 " "Found entity 4: compressor32" {  } { { "compressor32_16b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/compressor32_16b_RCA.vhd" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767062819980 ""} { "Info" "ISGN_ENTITY_NAME" "5 compressor32_16b_RCA " "Found entity 5: compressor32_16b_RCA" {  } { { "compressor32_16b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/compressor32_16b_RCA.vhd" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767062819980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767062819980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_compressor_32_16b " "Elaborating entity \"top_level_compressor_32_16b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767062819999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D16 FF_D16:ff_a " "Elaborating entity \"FF_D16\" for hierarchy \"FF_D16:ff_a\"" {  } { { "top_level_compressor_32_16b.vhd" "ff_a" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/top_level_compressor_32_16b.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767062820008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compressor32_16b_RCA compressor32_16b_RCA:u_compressor " "Elaborating entity \"compressor32_16b_RCA\" for hierarchy \"compressor32_16b_RCA:u_compressor\"" {  } { { "top_level_compressor_32_16b.vhd" "u_compressor" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/top_level_compressor_32_16b.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767062820013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compressor32 compressor32_16b_RCA:u_compressor\|compressor32:estagio0 " "Elaborating entity \"compressor32\" for hierarchy \"compressor32_16b_RCA:u_compressor\|compressor32:estagio0\"" {  } { { "compressor32_16b_RCA.vhd" "estagio0" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/compressor32_16b_RCA.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767062820022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux compressor32_16b_RCA:u_compressor\|compressor32:estagio0\|mux:s0 " "Elaborating entity \"mux\" for hierarchy \"compressor32_16b_RCA:u_compressor\|compressor32:estagio0\|mux:s0\"" {  } { { "compressor32_16b_RCA.vhd" "s0" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/compressor32_16b_RCA.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767062820026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER compressor32_16b_RCA:u_compressor\|HALF_ADDER:var0 " "Elaborating entity \"HALF_ADDER\" for hierarchy \"compressor32_16b_RCA:u_compressor\|HALF_ADDER:var0\"" {  } { { "compressor32_16b_RCA.vhd" "var0" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/compressor32_16b_RCA.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767062820034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER compressor32_16b_RCA:u_compressor\|FULL_ADDER:var1 " "Elaborating entity \"FULL_ADDER\" for hierarchy \"compressor32_16b_RCA:u_compressor\|FULL_ADDER:var1\"" {  } { { "compressor32_16b_RCA.vhd" "var1" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/compressor32_16b_RCA.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767062820037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D2 FF_D2:ff_c_out " "Elaborating entity \"FF_D2\" for hierarchy \"FF_D2:ff_c_out\"" {  } { { "top_level_compressor_32_16b.vhd" "ff_c_out" { Text "F:/github_projects/New JICS/Compressor32_16bits/compressor_RCA/top_level_compressor_32_16b.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767062820042 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1767062820386 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767062820683 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767062820683 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767062820710 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767062820710 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767062820710 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767062820710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767062820719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 29 23:47:00 2025 " "Processing ended: Mon Dec 29 23:47:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767062820719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767062820719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767062820719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767062820719 ""}
