\begin{table}[ht!]
\centering
\caption{Utilização de recursos da FPGA por instância de CORE em cada DNN}
\label{tab:5-vivado-core}
\begin{tabular}{lrrrrrrrrrrrrrrrr}
\toprule
DNN & $D_1$ & $D_1$ & $D_1$ & $D_2$ & $D_2$ & $D_2$ & $D_3$ & $D_3$ & $D_3$ & $D_4$ & $D_4$ & $D_4$ & $S_1$ & $S_1$ & $S_2$ & $S_2$ \\
\midrule
Logic LUTs &         69 &         69 &         69 &         69 &         69 &         69 &         66 &         69 &         65 &         68 &         68 &         65 &         65 &         69 &         61 &         60 \\
Layer & 1 & 2 & 3 & 1 & 2 & 3 & 1 & 2 & 3 & 1 & 2 & 3 & 1 & 2 & 1 & 2 \\
\bottomrule
\end{tabular}
\end{table}
