library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity seven_segment_decoder is
	port(input: in std_logic_vector(3 downto 0);
		  output: out std_logic_vector(6 downto 0));
end seven_segment_decoder;

architecture logic of seven_segment_decoder is
begin
	output(0) <= not((input(3) and not input(2) and not input(1)) or (not input(3) and input(2) and input(0)) or (input(3) and not input(0)) or (not input(3) and input(1)) or (input(2) and input(1)) or (not input(2) and not input(0)));
	output(1) <= not((not input(3) and not input(1) and not input(0)) or (not input(3) and input(1) and input(0)) or (input(3) and not input(1) and input(0)) or (not input(2) and not input(1)) or (not input(2) and not input(0)));
	output(2) <= not((not input(3) and not input(1)) or (not input(3) and input(0)) or (not input(1) and input(0)) or (not input(3) and input(2)) or (input(3) and not input(2)));
	output(3) <= not((not input(3) and not input(2) and not input(0)) or (not input(2) and input(1) and input(0)) or (input(2) and not input(1) and input(0)) or (input(2) and input(1) and not input(0)) or (input(3) and not input(1)));
	output(4) <= not((not input(2) and not input(0)) or (input(1) and not input(0)) or (input(3) and input(1)) or (input(3) and input(2)));
	output(5) <= not((not input(3) and input(2) and not input(1)) or (not input(1) and not input(0)) or (input(2) and not input(0)) or (input(3) and not input(2)) or (input(3) and input(1)));
	output(6) <= not((not input(3) and input(2) and not input(1)) or (not input(2) and input(1)) or (input(1) and not input(0)) or (input(3) and not input(2)) or (input(3) and input(0)));
end logic;