#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5631bc6094a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5631bc6efbe0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x5631bc70f6d0_0 .net "bflag", 0 0, v0x5631bc70e4d0_0;  1 drivers
v0x5631bc70f790_0 .net "hi", 31 0, v0x5631bc70e670_0;  1 drivers
v0x5631bc70f830_0 .var "imm", 15 0;
v0x5631bc70f8d0_0 .var "imm_instr", 31 0;
v0x5631bc70f9b0_0 .var "instword", 31 0;
v0x5631bc70fa70_0 .net "lo", 31 0, v0x5631bc70e830_0;  1 drivers
v0x5631bc70fb40_0 .var "opA", 31 0;
v0x5631bc70fbe0_0 .var "opB", 31 0;
v0x5631bc70fca0_0 .var "opcode", 5 0;
v0x5631bc70fd80_0 .net "result", 31 0, v0x5631bc70ed70_0;  1 drivers
v0x5631bc70fe70_0 .var "rs", 4 0;
v0x5631bc70ff30_0 .var "rt", 4 0;
S_0x5631bc6dd530 .scope module, "dut" "alu" 3 82, 4 1 0, S_0x5631bc6efbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5631bc6ec230_0 .net *"_ivl_10", 15 0, L_0x5631bc71ffc0;  1 drivers
L_0x7fdfeb6f6018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5631bc6f0960_0 .net/2u *"_ivl_14", 15 0, L_0x7fdfeb6f6018;  1 drivers
v0x5631bc6f5ef0_0 .net *"_ivl_17", 15 0, L_0x5631bc730270;  1 drivers
v0x5631bc6f6220_0 .net *"_ivl_5", 0 0, L_0x5631bc71fbd0;  1 drivers
v0x5631bc6f7330_0 .net *"_ivl_6", 15 0, L_0x5631bc71fd00;  1 drivers
v0x5631bc6f91f0_0 .net *"_ivl_9", 15 0, L_0x5631bc71ff20;  1 drivers
v0x5631bc70e3f0_0 .net "addr_rt", 4 0, L_0x5631bc7305a0;  1 drivers
v0x5631bc70e4d0_0 .var "b_flag", 0 0;
v0x5631bc70e590_0 .net "funct", 5 0, L_0x5631bc71fb30;  1 drivers
v0x5631bc70e670_0 .var "hi", 31 0;
v0x5631bc70e750_0 .net "instructionword", 31 0, v0x5631bc70f9b0_0;  1 drivers
v0x5631bc70e830_0 .var "lo", 31 0;
v0x5631bc70e910_0 .var "memaddroffset", 31 0;
v0x5631bc70e9f0_0 .var "multresult", 63 0;
v0x5631bc70ead0_0 .net "op1", 31 0, v0x5631bc70fb40_0;  1 drivers
v0x5631bc70ebb0_0 .net "op2", 31 0, v0x5631bc70fbe0_0;  1 drivers
v0x5631bc70ec90_0 .net "opcode", 5 0, L_0x5631bc71fa40;  1 drivers
v0x5631bc70ed70_0 .var "result", 31 0;
v0x5631bc70ee50_0 .net "shamt", 4 0, L_0x5631bc7304a0;  1 drivers
v0x5631bc70ef30_0 .net/s "sign_op1", 31 0, v0x5631bc70fb40_0;  alias, 1 drivers
v0x5631bc70eff0_0 .net/s "sign_op2", 31 0, v0x5631bc70fbe0_0;  alias, 1 drivers
v0x5631bc70f090_0 .net "simmediatedata", 31 0, L_0x5631bc7200d0;  1 drivers
v0x5631bc70f150_0 .net "simmediatedatas", 31 0, L_0x5631bc7200d0;  alias, 1 drivers
v0x5631bc70f210_0 .net "uimmediatedata", 31 0, L_0x5631bc730360;  1 drivers
v0x5631bc70f2d0_0 .net "unsign_op1", 31 0, v0x5631bc70fb40_0;  alias, 1 drivers
v0x5631bc70f390_0 .net "unsign_op2", 31 0, v0x5631bc70fbe0_0;  alias, 1 drivers
v0x5631bc70f4a0_0 .var "unsigned_result", 31 0;
E_0x5631bc654a80/0 .event anyedge, v0x5631bc70ec90_0, v0x5631bc70e590_0, v0x5631bc70ebb0_0, v0x5631bc70ee50_0;
E_0x5631bc654a80/1 .event anyedge, v0x5631bc70ead0_0, v0x5631bc70e9f0_0, v0x5631bc70e3f0_0, v0x5631bc70f090_0;
E_0x5631bc654a80/2 .event anyedge, v0x5631bc70f210_0, v0x5631bc70f4a0_0;
E_0x5631bc654a80 .event/or E_0x5631bc654a80/0, E_0x5631bc654a80/1, E_0x5631bc654a80/2;
L_0x5631bc71fa40 .part v0x5631bc70f9b0_0, 26, 6;
L_0x5631bc71fb30 .part v0x5631bc70f9b0_0, 0, 6;
L_0x5631bc71fbd0 .part v0x5631bc70f9b0_0, 15, 1;
LS_0x5631bc71fd00_0_0 .concat [ 1 1 1 1], L_0x5631bc71fbd0, L_0x5631bc71fbd0, L_0x5631bc71fbd0, L_0x5631bc71fbd0;
LS_0x5631bc71fd00_0_4 .concat [ 1 1 1 1], L_0x5631bc71fbd0, L_0x5631bc71fbd0, L_0x5631bc71fbd0, L_0x5631bc71fbd0;
LS_0x5631bc71fd00_0_8 .concat [ 1 1 1 1], L_0x5631bc71fbd0, L_0x5631bc71fbd0, L_0x5631bc71fbd0, L_0x5631bc71fbd0;
LS_0x5631bc71fd00_0_12 .concat [ 1 1 1 1], L_0x5631bc71fbd0, L_0x5631bc71fbd0, L_0x5631bc71fbd0, L_0x5631bc71fbd0;
L_0x5631bc71fd00 .concat [ 4 4 4 4], LS_0x5631bc71fd00_0_0, LS_0x5631bc71fd00_0_4, LS_0x5631bc71fd00_0_8, LS_0x5631bc71fd00_0_12;
L_0x5631bc71ff20 .part v0x5631bc70f9b0_0, 0, 16;
L_0x5631bc71ffc0 .concat [ 16 0 0 0], L_0x5631bc71ff20;
L_0x5631bc7200d0 .concat [ 16 16 0 0], L_0x5631bc71ffc0, L_0x5631bc71fd00;
L_0x5631bc730270 .part v0x5631bc70f9b0_0, 0, 16;
L_0x5631bc730360 .concat [ 16 16 0 0], L_0x5631bc730270, L_0x7fdfeb6f6018;
L_0x5631bc7304a0 .part v0x5631bc70f9b0_0, 6, 5;
L_0x5631bc7305a0 .part v0x5631bc70f9b0_0, 16, 5;
S_0x5631bc6ca3e0 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fdfeb73f6a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5631bc710010_0 .net "clk", 0 0, o0x7fdfeb73f6a8;  0 drivers
o0x7fdfeb73f6d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5631bc7100f0_0 .net "data_address", 31 0, o0x7fdfeb73f6d8;  0 drivers
o0x7fdfeb73f708 .functor BUFZ 1, C4<z>; HiZ drive
v0x5631bc7101d0_0 .net "data_read", 0 0, o0x7fdfeb73f708;  0 drivers
v0x5631bc7102a0_0 .var "data_readdata", 31 0;
o0x7fdfeb73f768 .functor BUFZ 1, C4<z>; HiZ drive
v0x5631bc710380_0 .net "data_write", 0 0, o0x7fdfeb73f768;  0 drivers
o0x7fdfeb73f798 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5631bc710440_0 .net "data_writedata", 31 0, o0x7fdfeb73f798;  0 drivers
S_0x5631bc6dcd30 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fdfeb73f8e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5631bc7105e0_0 .net "instr_address", 31 0, o0x7fdfeb73f8e8;  0 drivers
v0x5631bc7106e0_0 .var "instr_readdata", 31 0;
S_0x5631bc6dd100 .scope module, "xori_tb" "xori_tb" 7 1;
 .timescale 0 0;
v0x5631bc71f060_0 .net "active", 0 0, L_0x5631bc73a160;  1 drivers
v0x5631bc71f120_0 .var "clk", 0 0;
v0x5631bc71f1c0_0 .var "clk_enable", 0 0;
v0x5631bc71f2b0_0 .net "data_address", 31 0, L_0x5631bc737d30;  1 drivers
v0x5631bc71f350_0 .net "data_read", 0 0, L_0x5631bc7358b0;  1 drivers
v0x5631bc71f440_0 .var "data_readdata", 31 0;
v0x5631bc71f510_0 .net "data_write", 0 0, L_0x5631bc7356d0;  1 drivers
v0x5631bc71f5e0_0 .net "data_writedata", 31 0, L_0x5631bc737a20;  1 drivers
v0x5631bc71f6b0_0 .net "instr_address", 31 0, L_0x5631bc739090;  1 drivers
v0x5631bc71f810_0 .var "instr_readdata", 31 0;
v0x5631bc71f8b0_0 .net "register_v0", 31 0, L_0x5631bc7379b0;  1 drivers
v0x5631bc71f9a0_0 .var "reset", 0 0;
S_0x5631bc6ef810 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x5631bc6dd100;
 .timescale 0 0;
v0x5631bc7108b0_0 .var "ex_imm", 31 0;
v0x5631bc7109b0_0 .var "expected", 31 0;
v0x5631bc710a90_0 .var "i", 4 0;
v0x5631bc710b50_0 .var "imm", 15 0;
v0x5631bc710c30_0 .var "imm_instr", 31 0;
v0x5631bc710d60_0 .var "opcode", 5 0;
v0x5631bc710e40_0 .var "rs", 4 0;
v0x5631bc710f20_0 .var "rt", 4 0;
v0x5631bc711000_0 .var "test", 31 0;
v0x5631bc711170_0 .var "test_imm", 15 0;
E_0x5631bc651d90 .event posedge, v0x5631bc713420_0;
S_0x5631bc711250 .scope module, "dut" "mips_cpu_harvard" 7 136, 8 1 0, S_0x5631bc6dd100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x5631bc6ec110 .functor OR 1, L_0x5631bc730d60, L_0x5631bc7310a0, C4<0>, C4<0>;
L_0x5631bc6b27e0 .functor BUFZ 1, L_0x5631bc7308b0, C4<0>, C4<0>, C4<0>;
L_0x5631bc6f6100 .functor BUFZ 1, L_0x5631bc730a50, C4<0>, C4<0>, C4<0>;
L_0x5631bc6f7190 .functor BUFZ 1, L_0x5631bc730a50, C4<0>, C4<0>, C4<0>;
L_0x5631bc731550 .functor AND 1, L_0x5631bc7308b0, L_0x5631bc731960, C4<1>, C4<1>;
L_0x5631bc6f90d0 .functor OR 1, L_0x5631bc731550, L_0x5631bc7313e0, C4<0>, C4<0>;
L_0x5631bc687e60 .functor OR 1, L_0x5631bc6f90d0, L_0x5631bc731770, C4<0>, C4<0>;
L_0x5631bc731c00 .functor OR 1, L_0x5631bc687e60, L_0x5631bc733260, C4<0>, C4<0>;
L_0x5631bc731d10 .functor OR 1, L_0x5631bc731c00, L_0x5631bc732ad0, C4<0>, C4<0>;
L_0x5631bc731dd0 .functor BUFZ 1, L_0x5631bc730b90, C4<0>, C4<0>, C4<0>;
L_0x5631bc7329c0 .functor AND 1, L_0x5631bc732320, L_0x5631bc732790, C4<1>, C4<1>;
L_0x5631bc732ad0 .functor OR 1, L_0x5631bc732020, L_0x5631bc7329c0, C4<0>, C4<0>;
L_0x5631bc733260 .functor AND 1, L_0x5631bc732d90, L_0x5631bc733040, C4<1>, C4<1>;
L_0x5631bc733a10 .functor OR 1, L_0x5631bc7334b0, L_0x5631bc7337d0, C4<0>, C4<0>;
L_0x5631bc732c30 .functor OR 1, L_0x5631bc733f80, L_0x5631bc734280, C4<0>, C4<0>;
L_0x5631bc734160 .functor AND 1, L_0x5631bc733c90, L_0x5631bc732c30, C4<1>, C4<1>;
L_0x5631bc734a80 .functor OR 1, L_0x5631bc734710, L_0x5631bc734990, C4<0>, C4<0>;
L_0x5631bc734d80 .functor OR 1, L_0x5631bc734a80, L_0x5631bc734b90, C4<0>, C4<0>;
L_0x5631bc734f30 .functor AND 1, L_0x5631bc7308b0, L_0x5631bc734d80, C4<1>, C4<1>;
L_0x5631bc7350e0 .functor AND 1, L_0x5631bc7308b0, L_0x5631bc734ff0, C4<1>, C4<1>;
L_0x5631bc735610 .functor AND 1, L_0x5631bc7308b0, L_0x5631bc734e90, C4<1>, C4<1>;
L_0x5631bc7358b0 .functor BUFZ 1, L_0x5631bc6f6100, C4<0>, C4<0>, C4<0>;
L_0x5631bc736540 .functor AND 1, L_0x5631bc73a160, L_0x5631bc731d10, C4<1>, C4<1>;
L_0x5631bc736650 .functor OR 1, L_0x5631bc732ad0, L_0x5631bc733260, C4<0>, C4<0>;
L_0x5631bc737a20 .functor BUFZ 32, L_0x5631bc7378a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5631bc737ae0 .functor BUFZ 32, L_0x5631bc736830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5631bc737c30 .functor BUFZ 32, L_0x5631bc7378a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5631bc737d30 .functor BUFZ 32, v0x5631bc712450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5631bc738d30 .functor AND 1, v0x5631bc71f1c0_0, L_0x5631bc734f30, C4<1>, C4<1>;
L_0x5631bc738da0 .functor AND 1, L_0x5631bc738d30, v0x5631bc71c1f0_0, C4<1>, C4<1>;
L_0x5631bc739090 .functor BUFZ 32, v0x5631bc7134e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5631bc73a160 .functor BUFZ 1, v0x5631bc71c1f0_0, C4<0>, C4<0>, C4<0>;
L_0x5631bc73a2e0 .functor AND 1, v0x5631bc71f1c0_0, v0x5631bc71c1f0_0, C4<1>, C4<1>;
v0x5631bc7162e0_0 .net *"_ivl_100", 31 0, L_0x5631bc732ca0;  1 drivers
L_0x7fdfeb6f64e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5631bc7163e0_0 .net *"_ivl_103", 25 0, L_0x7fdfeb6f64e0;  1 drivers
L_0x7fdfeb6f6528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5631bc7164c0_0 .net/2u *"_ivl_104", 31 0, L_0x7fdfeb6f6528;  1 drivers
v0x5631bc716580_0 .net *"_ivl_106", 0 0, L_0x5631bc732d90;  1 drivers
v0x5631bc716640_0 .net *"_ivl_109", 5 0, L_0x5631bc732fa0;  1 drivers
L_0x7fdfeb6f6570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5631bc716720_0 .net/2u *"_ivl_110", 5 0, L_0x7fdfeb6f6570;  1 drivers
v0x5631bc716800_0 .net *"_ivl_112", 0 0, L_0x5631bc733040;  1 drivers
v0x5631bc7168c0_0 .net *"_ivl_116", 31 0, L_0x5631bc7333c0;  1 drivers
L_0x7fdfeb6f65b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5631bc7169a0_0 .net *"_ivl_119", 25 0, L_0x7fdfeb6f65b8;  1 drivers
L_0x7fdfeb6f60f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5631bc716a80_0 .net/2u *"_ivl_12", 5 0, L_0x7fdfeb6f60f0;  1 drivers
L_0x7fdfeb6f6600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5631bc716b60_0 .net/2u *"_ivl_120", 31 0, L_0x7fdfeb6f6600;  1 drivers
v0x5631bc716c40_0 .net *"_ivl_122", 0 0, L_0x5631bc7334b0;  1 drivers
v0x5631bc716d00_0 .net *"_ivl_124", 31 0, L_0x5631bc7336e0;  1 drivers
L_0x7fdfeb6f6648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5631bc716de0_0 .net *"_ivl_127", 25 0, L_0x7fdfeb6f6648;  1 drivers
L_0x7fdfeb6f6690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5631bc716ec0_0 .net/2u *"_ivl_128", 31 0, L_0x7fdfeb6f6690;  1 drivers
v0x5631bc716fa0_0 .net *"_ivl_130", 0 0, L_0x5631bc7337d0;  1 drivers
v0x5631bc717060_0 .net *"_ivl_134", 31 0, L_0x5631bc733ba0;  1 drivers
L_0x7fdfeb6f66d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5631bc717250_0 .net *"_ivl_137", 25 0, L_0x7fdfeb6f66d8;  1 drivers
L_0x7fdfeb6f6720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5631bc717330_0 .net/2u *"_ivl_138", 31 0, L_0x7fdfeb6f6720;  1 drivers
v0x5631bc717410_0 .net *"_ivl_140", 0 0, L_0x5631bc733c90;  1 drivers
v0x5631bc7174d0_0 .net *"_ivl_143", 5 0, L_0x5631bc733ee0;  1 drivers
L_0x7fdfeb6f6768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5631bc7175b0_0 .net/2u *"_ivl_144", 5 0, L_0x7fdfeb6f6768;  1 drivers
v0x5631bc717690_0 .net *"_ivl_146", 0 0, L_0x5631bc733f80;  1 drivers
v0x5631bc717750_0 .net *"_ivl_149", 5 0, L_0x5631bc7341e0;  1 drivers
L_0x7fdfeb6f67b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5631bc717830_0 .net/2u *"_ivl_150", 5 0, L_0x7fdfeb6f67b0;  1 drivers
v0x5631bc717910_0 .net *"_ivl_152", 0 0, L_0x5631bc734280;  1 drivers
v0x5631bc7179d0_0 .net *"_ivl_155", 0 0, L_0x5631bc732c30;  1 drivers
v0x5631bc717a90_0 .net *"_ivl_159", 1 0, L_0x5631bc734620;  1 drivers
L_0x7fdfeb6f6138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5631bc717b70_0 .net/2u *"_ivl_16", 5 0, L_0x7fdfeb6f6138;  1 drivers
L_0x7fdfeb6f67f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5631bc717c50_0 .net/2u *"_ivl_160", 1 0, L_0x7fdfeb6f67f8;  1 drivers
v0x5631bc717d30_0 .net *"_ivl_162", 0 0, L_0x5631bc734710;  1 drivers
L_0x7fdfeb6f6840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x5631bc717df0_0 .net/2u *"_ivl_164", 5 0, L_0x7fdfeb6f6840;  1 drivers
v0x5631bc717ed0_0 .net *"_ivl_166", 0 0, L_0x5631bc734990;  1 drivers
v0x5631bc7181a0_0 .net *"_ivl_169", 0 0, L_0x5631bc734a80;  1 drivers
L_0x7fdfeb6f6888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x5631bc718260_0 .net/2u *"_ivl_170", 5 0, L_0x7fdfeb6f6888;  1 drivers
v0x5631bc718340_0 .net *"_ivl_172", 0 0, L_0x5631bc734b90;  1 drivers
v0x5631bc718400_0 .net *"_ivl_175", 0 0, L_0x5631bc734d80;  1 drivers
L_0x7fdfeb6f68d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x5631bc7184c0_0 .net/2u *"_ivl_178", 5 0, L_0x7fdfeb6f68d0;  1 drivers
v0x5631bc7185a0_0 .net *"_ivl_180", 0 0, L_0x5631bc734ff0;  1 drivers
L_0x7fdfeb6f6918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x5631bc718660_0 .net/2u *"_ivl_184", 5 0, L_0x7fdfeb6f6918;  1 drivers
v0x5631bc718740_0 .net *"_ivl_186", 0 0, L_0x5631bc734e90;  1 drivers
L_0x7fdfeb6f6960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5631bc718800_0 .net/2u *"_ivl_190", 0 0, L_0x7fdfeb6f6960;  1 drivers
v0x5631bc7188e0_0 .net *"_ivl_20", 31 0, L_0x5631bc730c70;  1 drivers
L_0x7fdfeb6f69a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5631bc7189c0_0 .net/2u *"_ivl_200", 4 0, L_0x7fdfeb6f69a8;  1 drivers
v0x5631bc718aa0_0 .net *"_ivl_203", 4 0, L_0x5631bc735dd0;  1 drivers
v0x5631bc718b80_0 .net *"_ivl_205", 4 0, L_0x5631bc735ff0;  1 drivers
v0x5631bc718c60_0 .net *"_ivl_206", 4 0, L_0x5631bc736090;  1 drivers
v0x5631bc718d40_0 .net *"_ivl_213", 0 0, L_0x5631bc736650;  1 drivers
L_0x7fdfeb6f69f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5631bc718e00_0 .net/2u *"_ivl_214", 31 0, L_0x7fdfeb6f69f0;  1 drivers
v0x5631bc718ee0_0 .net *"_ivl_216", 31 0, L_0x5631bc736790;  1 drivers
v0x5631bc718fc0_0 .net *"_ivl_218", 31 0, L_0x5631bc736a40;  1 drivers
v0x5631bc7190a0_0 .net *"_ivl_220", 31 0, L_0x5631bc736bd0;  1 drivers
v0x5631bc719180_0 .net *"_ivl_222", 31 0, L_0x5631bc736f10;  1 drivers
L_0x7fdfeb6f6180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5631bc719260_0 .net *"_ivl_23", 25 0, L_0x7fdfeb6f6180;  1 drivers
v0x5631bc719340_0 .net *"_ivl_235", 0 0, L_0x5631bc738d30;  1 drivers
L_0x7fdfeb6f6b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5631bc719400_0 .net/2u *"_ivl_238", 31 0, L_0x7fdfeb6f6b10;  1 drivers
L_0x7fdfeb6f61c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5631bc7194e0_0 .net/2u *"_ivl_24", 31 0, L_0x7fdfeb6f61c8;  1 drivers
v0x5631bc7195c0_0 .net *"_ivl_243", 15 0, L_0x5631bc7391f0;  1 drivers
v0x5631bc7196a0_0 .net *"_ivl_244", 17 0, L_0x5631bc739460;  1 drivers
L_0x7fdfeb6f6b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5631bc719780_0 .net *"_ivl_247", 1 0, L_0x7fdfeb6f6b58;  1 drivers
v0x5631bc719860_0 .net *"_ivl_250", 15 0, L_0x5631bc7395a0;  1 drivers
L_0x7fdfeb6f6ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5631bc719940_0 .net *"_ivl_252", 1 0, L_0x7fdfeb6f6ba0;  1 drivers
v0x5631bc719a20_0 .net *"_ivl_255", 0 0, L_0x5631bc7399b0;  1 drivers
L_0x7fdfeb6f6be8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x5631bc719b00_0 .net/2u *"_ivl_256", 13 0, L_0x7fdfeb6f6be8;  1 drivers
L_0x7fdfeb6f6c30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x5631bc719be0_0 .net/2u *"_ivl_258", 13 0, L_0x7fdfeb6f6c30;  1 drivers
v0x5631bc71a0d0_0 .net *"_ivl_26", 0 0, L_0x5631bc730d60;  1 drivers
v0x5631bc71a190_0 .net *"_ivl_260", 13 0, L_0x5631bc739c90;  1 drivers
v0x5631bc71a270_0 .net *"_ivl_28", 31 0, L_0x5631bc730f20;  1 drivers
L_0x7fdfeb6f6210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5631bc71a350_0 .net *"_ivl_31", 25 0, L_0x7fdfeb6f6210;  1 drivers
L_0x7fdfeb6f6258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5631bc71a430_0 .net/2u *"_ivl_32", 31 0, L_0x7fdfeb6f6258;  1 drivers
v0x5631bc71a510_0 .net *"_ivl_34", 0 0, L_0x5631bc7310a0;  1 drivers
v0x5631bc71a5d0_0 .net *"_ivl_4", 31 0, L_0x5631bc730780;  1 drivers
v0x5631bc71a6b0_0 .net *"_ivl_45", 2 0, L_0x5631bc731340;  1 drivers
L_0x7fdfeb6f62a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5631bc71a790_0 .net/2u *"_ivl_46", 2 0, L_0x7fdfeb6f62a0;  1 drivers
v0x5631bc71a870_0 .net *"_ivl_51", 2 0, L_0x5631bc7315c0;  1 drivers
L_0x7fdfeb6f62e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5631bc71a950_0 .net/2u *"_ivl_52", 2 0, L_0x7fdfeb6f62e8;  1 drivers
v0x5631bc71aa30_0 .net *"_ivl_57", 0 0, L_0x5631bc731960;  1 drivers
v0x5631bc71aaf0_0 .net *"_ivl_59", 0 0, L_0x5631bc731550;  1 drivers
v0x5631bc71abb0_0 .net *"_ivl_61", 0 0, L_0x5631bc6f90d0;  1 drivers
v0x5631bc71ac70_0 .net *"_ivl_63", 0 0, L_0x5631bc687e60;  1 drivers
v0x5631bc71ad30_0 .net *"_ivl_65", 0 0, L_0x5631bc731c00;  1 drivers
L_0x7fdfeb6f6060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5631bc71adf0_0 .net *"_ivl_7", 25 0, L_0x7fdfeb6f6060;  1 drivers
v0x5631bc71aed0_0 .net *"_ivl_70", 31 0, L_0x5631bc731ef0;  1 drivers
L_0x7fdfeb6f6330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5631bc71afb0_0 .net *"_ivl_73", 25 0, L_0x7fdfeb6f6330;  1 drivers
L_0x7fdfeb6f6378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5631bc71b090_0 .net/2u *"_ivl_74", 31 0, L_0x7fdfeb6f6378;  1 drivers
v0x5631bc71b170_0 .net *"_ivl_76", 0 0, L_0x5631bc732020;  1 drivers
v0x5631bc71b230_0 .net *"_ivl_78", 31 0, L_0x5631bc732190;  1 drivers
L_0x7fdfeb6f60a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5631bc71b310_0 .net/2u *"_ivl_8", 31 0, L_0x7fdfeb6f60a8;  1 drivers
L_0x7fdfeb6f63c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5631bc71b3f0_0 .net *"_ivl_81", 25 0, L_0x7fdfeb6f63c0;  1 drivers
L_0x7fdfeb6f6408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5631bc71b4d0_0 .net/2u *"_ivl_82", 31 0, L_0x7fdfeb6f6408;  1 drivers
v0x5631bc71b5b0_0 .net *"_ivl_84", 0 0, L_0x5631bc732320;  1 drivers
v0x5631bc71b670_0 .net *"_ivl_87", 0 0, L_0x5631bc732490;  1 drivers
v0x5631bc71b750_0 .net *"_ivl_88", 31 0, L_0x5631bc732230;  1 drivers
L_0x7fdfeb6f6450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5631bc71b830_0 .net *"_ivl_91", 30 0, L_0x7fdfeb6f6450;  1 drivers
L_0x7fdfeb6f6498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5631bc71b910_0 .net/2u *"_ivl_92", 31 0, L_0x7fdfeb6f6498;  1 drivers
v0x5631bc71b9f0_0 .net *"_ivl_94", 0 0, L_0x5631bc732790;  1 drivers
v0x5631bc71bab0_0 .net *"_ivl_97", 0 0, L_0x5631bc7329c0;  1 drivers
v0x5631bc71bb70_0 .net "active", 0 0, L_0x5631bc73a160;  alias, 1 drivers
v0x5631bc71bc30_0 .net "alu_op1", 31 0, L_0x5631bc737ae0;  1 drivers
v0x5631bc71bcf0_0 .net "alu_op2", 31 0, L_0x5631bc737c30;  1 drivers
v0x5631bc71bdb0_0 .net "alui_instr", 0 0, L_0x5631bc7313e0;  1 drivers
v0x5631bc71be70_0 .net "b_flag", 0 0, v0x5631bc711f80_0;  1 drivers
v0x5631bc71bf10_0 .net "b_imm", 17 0, L_0x5631bc739870;  1 drivers
v0x5631bc71bfd0_0 .net "b_offset", 31 0, L_0x5631bc739e20;  1 drivers
v0x5631bc71c0b0_0 .net "clk", 0 0, v0x5631bc71f120_0;  1 drivers
v0x5631bc71c150_0 .net "clk_enable", 0 0, v0x5631bc71f1c0_0;  1 drivers
v0x5631bc71c1f0_0 .var "cpu_active", 0 0;
v0x5631bc71c290_0 .net "curr_addr", 31 0, v0x5631bc7134e0_0;  1 drivers
v0x5631bc71c380_0 .net "curr_addr_p4", 31 0, L_0x5631bc738ff0;  1 drivers
v0x5631bc71c440_0 .net "data_address", 31 0, L_0x5631bc737d30;  alias, 1 drivers
v0x5631bc71c520_0 .net "data_read", 0 0, L_0x5631bc7358b0;  alias, 1 drivers
v0x5631bc71c5e0_0 .net "data_readdata", 31 0, v0x5631bc71f440_0;  1 drivers
v0x5631bc71c6c0_0 .net "data_write", 0 0, L_0x5631bc7356d0;  alias, 1 drivers
v0x5631bc71c780_0 .net "data_writedata", 31 0, L_0x5631bc737a20;  alias, 1 drivers
v0x5631bc71c860_0 .net "funct_code", 5 0, L_0x5631bc7306e0;  1 drivers
v0x5631bc71c940_0 .net "hi_out", 31 0, v0x5631bc713bd0_0;  1 drivers
v0x5631bc71ca30_0 .net "hl_reg_enable", 0 0, L_0x5631bc738da0;  1 drivers
v0x5631bc71cad0_0 .net "instr_address", 31 0, L_0x5631bc739090;  alias, 1 drivers
v0x5631bc71cb90_0 .net "instr_opcode", 5 0, L_0x5631bc730640;  1 drivers
v0x5631bc71cc70_0 .net "instr_readdata", 31 0, v0x5631bc71f810_0;  1 drivers
v0x5631bc71cd30_0 .net "j_imm", 0 0, L_0x5631bc733a10;  1 drivers
v0x5631bc71cdd0_0 .net "j_reg", 0 0, L_0x5631bc734160;  1 drivers
v0x5631bc71ce90_0 .net "l_type", 0 0, L_0x5631bc731770;  1 drivers
v0x5631bc71cf50_0 .net "link_const", 0 0, L_0x5631bc732ad0;  1 drivers
v0x5631bc71d010_0 .net "link_reg", 0 0, L_0x5631bc733260;  1 drivers
v0x5631bc71d0d0_0 .net "lo_out", 31 0, v0x5631bc714420_0;  1 drivers
v0x5631bc71d1c0_0 .net "lw", 0 0, L_0x5631bc730a50;  1 drivers
v0x5631bc71d260_0 .net "mem_read", 0 0, L_0x5631bc6f6100;  1 drivers
v0x5631bc71d320_0 .net "mem_to_reg", 0 0, L_0x5631bc6f7190;  1 drivers
v0x5631bc71dbf0_0 .net "mem_write", 0 0, L_0x5631bc731dd0;  1 drivers
v0x5631bc71dcb0_0 .net "memaddroffset", 31 0, v0x5631bc712450_0;  1 drivers
v0x5631bc71dda0_0 .net "mfhi", 0 0, L_0x5631bc7350e0;  1 drivers
v0x5631bc71de40_0 .net "mflo", 0 0, L_0x5631bc735610;  1 drivers
v0x5631bc71df00_0 .net "movefrom", 0 0, L_0x5631bc6ec110;  1 drivers
v0x5631bc71dfc0_0 .net "muldiv", 0 0, L_0x5631bc734f30;  1 drivers
v0x5631bc71e080_0 .var "next_instr_addr", 31 0;
v0x5631bc71e170_0 .net "pc_enable", 0 0, L_0x5631bc73a2e0;  1 drivers
v0x5631bc71e240_0 .net "r_format", 0 0, L_0x5631bc7308b0;  1 drivers
v0x5631bc71e2e0_0 .net "reg_a_read_data", 31 0, L_0x5631bc736830;  1 drivers
v0x5631bc71e3b0_0 .net "reg_a_read_index", 4 0, L_0x5631bc735a80;  1 drivers
v0x5631bc71e480_0 .net "reg_b_read_data", 31 0, L_0x5631bc7378a0;  1 drivers
v0x5631bc71e550_0 .net "reg_b_read_index", 4 0, L_0x5631bc735ce0;  1 drivers
v0x5631bc71e620_0 .net "reg_dst", 0 0, L_0x5631bc6b27e0;  1 drivers
v0x5631bc71e6c0_0 .net "reg_write", 0 0, L_0x5631bc731d10;  1 drivers
v0x5631bc71e780_0 .net "reg_write_data", 31 0, L_0x5631bc7370a0;  1 drivers
v0x5631bc71e870_0 .net "reg_write_enable", 0 0, L_0x5631bc736540;  1 drivers
v0x5631bc71e940_0 .net "reg_write_index", 4 0, L_0x5631bc7363b0;  1 drivers
v0x5631bc71ea10_0 .net "register_v0", 31 0, L_0x5631bc7379b0;  alias, 1 drivers
v0x5631bc71eae0_0 .net "reset", 0 0, v0x5631bc71f9a0_0;  1 drivers
v0x5631bc71ec10_0 .net "result", 31 0, v0x5631bc7128b0_0;  1 drivers
v0x5631bc71ece0_0 .net "result_hi", 31 0, v0x5631bc7121b0_0;  1 drivers
v0x5631bc71ed80_0 .net "result_lo", 31 0, v0x5631bc712370_0;  1 drivers
v0x5631bc71ee20_0 .net "sw", 0 0, L_0x5631bc730b90;  1 drivers
E_0x5631bc6539d0/0 .event anyedge, v0x5631bc711f80_0, v0x5631bc71c380_0, v0x5631bc71bfd0_0, v0x5631bc71cd30_0;
E_0x5631bc6539d0/1 .event anyedge, v0x5631bc712290_0, v0x5631bc71cdd0_0, v0x5631bc715320_0;
E_0x5631bc6539d0 .event/or E_0x5631bc6539d0/0, E_0x5631bc6539d0/1;
L_0x5631bc730640 .part v0x5631bc71f810_0, 26, 6;
L_0x5631bc7306e0 .part v0x5631bc71f810_0, 0, 6;
L_0x5631bc730780 .concat [ 6 26 0 0], L_0x5631bc730640, L_0x7fdfeb6f6060;
L_0x5631bc7308b0 .cmp/eq 32, L_0x5631bc730780, L_0x7fdfeb6f60a8;
L_0x5631bc730a50 .cmp/eq 6, L_0x5631bc730640, L_0x7fdfeb6f60f0;
L_0x5631bc730b90 .cmp/eq 6, L_0x5631bc730640, L_0x7fdfeb6f6138;
L_0x5631bc730c70 .concat [ 6 26 0 0], L_0x5631bc730640, L_0x7fdfeb6f6180;
L_0x5631bc730d60 .cmp/eq 32, L_0x5631bc730c70, L_0x7fdfeb6f61c8;
L_0x5631bc730f20 .concat [ 6 26 0 0], L_0x5631bc730640, L_0x7fdfeb6f6210;
L_0x5631bc7310a0 .cmp/eq 32, L_0x5631bc730f20, L_0x7fdfeb6f6258;
L_0x5631bc731340 .part L_0x5631bc730640, 3, 3;
L_0x5631bc7313e0 .cmp/eq 3, L_0x5631bc731340, L_0x7fdfeb6f62a0;
L_0x5631bc7315c0 .part L_0x5631bc730640, 3, 3;
L_0x5631bc731770 .cmp/eq 3, L_0x5631bc7315c0, L_0x7fdfeb6f62e8;
L_0x5631bc731960 .reduce/nor L_0x5631bc734f30;
L_0x5631bc731ef0 .concat [ 6 26 0 0], L_0x5631bc730640, L_0x7fdfeb6f6330;
L_0x5631bc732020 .cmp/eq 32, L_0x5631bc731ef0, L_0x7fdfeb6f6378;
L_0x5631bc732190 .concat [ 6 26 0 0], L_0x5631bc730640, L_0x7fdfeb6f63c0;
L_0x5631bc732320 .cmp/eq 32, L_0x5631bc732190, L_0x7fdfeb6f6408;
L_0x5631bc732490 .part v0x5631bc71f810_0, 20, 1;
L_0x5631bc732230 .concat [ 1 31 0 0], L_0x5631bc732490, L_0x7fdfeb6f6450;
L_0x5631bc732790 .cmp/eq 32, L_0x5631bc732230, L_0x7fdfeb6f6498;
L_0x5631bc732ca0 .concat [ 6 26 0 0], L_0x5631bc730640, L_0x7fdfeb6f64e0;
L_0x5631bc732d90 .cmp/eq 32, L_0x5631bc732ca0, L_0x7fdfeb6f6528;
L_0x5631bc732fa0 .part v0x5631bc71f810_0, 0, 6;
L_0x5631bc733040 .cmp/eq 6, L_0x5631bc732fa0, L_0x7fdfeb6f6570;
L_0x5631bc7333c0 .concat [ 6 26 0 0], L_0x5631bc730640, L_0x7fdfeb6f65b8;
L_0x5631bc7334b0 .cmp/eq 32, L_0x5631bc7333c0, L_0x7fdfeb6f6600;
L_0x5631bc7336e0 .concat [ 6 26 0 0], L_0x5631bc730640, L_0x7fdfeb6f6648;
L_0x5631bc7337d0 .cmp/eq 32, L_0x5631bc7336e0, L_0x7fdfeb6f6690;
L_0x5631bc733ba0 .concat [ 6 26 0 0], L_0x5631bc730640, L_0x7fdfeb6f66d8;
L_0x5631bc733c90 .cmp/eq 32, L_0x5631bc733ba0, L_0x7fdfeb6f6720;
L_0x5631bc733ee0 .part v0x5631bc71f810_0, 0, 6;
L_0x5631bc733f80 .cmp/eq 6, L_0x5631bc733ee0, L_0x7fdfeb6f6768;
L_0x5631bc7341e0 .part v0x5631bc71f810_0, 0, 6;
L_0x5631bc734280 .cmp/eq 6, L_0x5631bc7341e0, L_0x7fdfeb6f67b0;
L_0x5631bc734620 .part L_0x5631bc7306e0, 3, 2;
L_0x5631bc734710 .cmp/eq 2, L_0x5631bc734620, L_0x7fdfeb6f67f8;
L_0x5631bc734990 .cmp/eq 6, L_0x5631bc7306e0, L_0x7fdfeb6f6840;
L_0x5631bc734b90 .cmp/eq 6, L_0x5631bc7306e0, L_0x7fdfeb6f6888;
L_0x5631bc734ff0 .cmp/eq 6, L_0x5631bc7306e0, L_0x7fdfeb6f68d0;
L_0x5631bc734e90 .cmp/eq 6, L_0x5631bc7306e0, L_0x7fdfeb6f6918;
L_0x5631bc7356d0 .functor MUXZ 1, L_0x7fdfeb6f6960, L_0x5631bc731dd0, L_0x5631bc73a160, C4<>;
L_0x5631bc735a80 .part v0x5631bc71f810_0, 21, 5;
L_0x5631bc735ce0 .part v0x5631bc71f810_0, 16, 5;
L_0x5631bc735dd0 .part v0x5631bc71f810_0, 11, 5;
L_0x5631bc735ff0 .part v0x5631bc71f810_0, 16, 5;
L_0x5631bc736090 .functor MUXZ 5, L_0x5631bc735ff0, L_0x5631bc735dd0, L_0x5631bc6b27e0, C4<>;
L_0x5631bc7363b0 .functor MUXZ 5, L_0x5631bc736090, L_0x7fdfeb6f69a8, L_0x5631bc732ad0, C4<>;
L_0x5631bc736790 .arith/sum 32, L_0x5631bc738ff0, L_0x7fdfeb6f69f0;
L_0x5631bc736a40 .functor MUXZ 32, v0x5631bc7128b0_0, v0x5631bc71f440_0, L_0x5631bc6f7190, C4<>;
L_0x5631bc736bd0 .functor MUXZ 32, L_0x5631bc736a40, v0x5631bc714420_0, L_0x5631bc735610, C4<>;
L_0x5631bc736f10 .functor MUXZ 32, L_0x5631bc736bd0, v0x5631bc713bd0_0, L_0x5631bc7350e0, C4<>;
L_0x5631bc7370a0 .functor MUXZ 32, L_0x5631bc736f10, L_0x5631bc736790, L_0x5631bc736650, C4<>;
L_0x5631bc738ff0 .arith/sum 32, v0x5631bc7134e0_0, L_0x7fdfeb6f6b10;
L_0x5631bc7391f0 .part v0x5631bc71f810_0, 0, 16;
L_0x5631bc739460 .concat [ 16 2 0 0], L_0x5631bc7391f0, L_0x7fdfeb6f6b58;
L_0x5631bc7395a0 .part L_0x5631bc739460, 0, 16;
L_0x5631bc739870 .concat [ 2 16 0 0], L_0x7fdfeb6f6ba0, L_0x5631bc7395a0;
L_0x5631bc7399b0 .part L_0x5631bc739870, 17, 1;
L_0x5631bc739c90 .functor MUXZ 14, L_0x7fdfeb6f6c30, L_0x7fdfeb6f6be8, L_0x5631bc7399b0, C4<>;
L_0x5631bc739e20 .concat [ 18 14 0 0], L_0x5631bc739870, L_0x5631bc739c90;
S_0x5631bc711570 .scope module, "cpu_alu" "alu" 8 158, 4 1 0, S_0x5631bc711250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5631bc711910_0 .net *"_ivl_10", 15 0, L_0x5631bc7386f0;  1 drivers
L_0x7fdfeb6f6ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5631bc711a10_0 .net/2u *"_ivl_14", 15 0, L_0x7fdfeb6f6ac8;  1 drivers
v0x5631bc711af0_0 .net *"_ivl_17", 15 0, L_0x5631bc738960;  1 drivers
v0x5631bc711bb0_0 .net *"_ivl_5", 0 0, L_0x5631bc737fd0;  1 drivers
v0x5631bc711c90_0 .net *"_ivl_6", 15 0, L_0x5631bc738070;  1 drivers
v0x5631bc711dc0_0 .net *"_ivl_9", 15 0, L_0x5631bc738440;  1 drivers
v0x5631bc711ea0_0 .net "addr_rt", 4 0, L_0x5631bc738c90;  1 drivers
v0x5631bc711f80_0 .var "b_flag", 0 0;
v0x5631bc712040_0 .net "funct", 5 0, L_0x5631bc737f30;  1 drivers
v0x5631bc7121b0_0 .var "hi", 31 0;
v0x5631bc712290_0 .net "instructionword", 31 0, v0x5631bc71f810_0;  alias, 1 drivers
v0x5631bc712370_0 .var "lo", 31 0;
v0x5631bc712450_0 .var "memaddroffset", 31 0;
v0x5631bc712530_0 .var "multresult", 63 0;
v0x5631bc712610_0 .net "op1", 31 0, L_0x5631bc737ae0;  alias, 1 drivers
v0x5631bc7126f0_0 .net "op2", 31 0, L_0x5631bc737c30;  alias, 1 drivers
v0x5631bc7127d0_0 .net "opcode", 5 0, L_0x5631bc737e90;  1 drivers
v0x5631bc7128b0_0 .var "result", 31 0;
v0x5631bc712990_0 .net "shamt", 4 0, L_0x5631bc738b90;  1 drivers
v0x5631bc712a70_0 .net/s "sign_op1", 31 0, L_0x5631bc737ae0;  alias, 1 drivers
v0x5631bc712b30_0 .net/s "sign_op2", 31 0, L_0x5631bc737c30;  alias, 1 drivers
v0x5631bc712c00_0 .net "simmediatedata", 31 0, L_0x5631bc7387d0;  1 drivers
v0x5631bc712cc0_0 .net "simmediatedatas", 31 0, L_0x5631bc7387d0;  alias, 1 drivers
v0x5631bc712db0_0 .net "uimmediatedata", 31 0, L_0x5631bc738a50;  1 drivers
v0x5631bc712e70_0 .net "unsign_op1", 31 0, L_0x5631bc737ae0;  alias, 1 drivers
v0x5631bc712f30_0 .net "unsign_op2", 31 0, L_0x5631bc737c30;  alias, 1 drivers
v0x5631bc713040_0 .var "unsigned_result", 31 0;
E_0x5631bc62b6f0/0 .event anyedge, v0x5631bc7127d0_0, v0x5631bc712040_0, v0x5631bc7126f0_0, v0x5631bc712990_0;
E_0x5631bc62b6f0/1 .event anyedge, v0x5631bc712610_0, v0x5631bc712530_0, v0x5631bc711ea0_0, v0x5631bc712c00_0;
E_0x5631bc62b6f0/2 .event anyedge, v0x5631bc712db0_0, v0x5631bc713040_0;
E_0x5631bc62b6f0 .event/or E_0x5631bc62b6f0/0, E_0x5631bc62b6f0/1, E_0x5631bc62b6f0/2;
L_0x5631bc737e90 .part v0x5631bc71f810_0, 26, 6;
L_0x5631bc737f30 .part v0x5631bc71f810_0, 0, 6;
L_0x5631bc737fd0 .part v0x5631bc71f810_0, 15, 1;
LS_0x5631bc738070_0_0 .concat [ 1 1 1 1], L_0x5631bc737fd0, L_0x5631bc737fd0, L_0x5631bc737fd0, L_0x5631bc737fd0;
LS_0x5631bc738070_0_4 .concat [ 1 1 1 1], L_0x5631bc737fd0, L_0x5631bc737fd0, L_0x5631bc737fd0, L_0x5631bc737fd0;
LS_0x5631bc738070_0_8 .concat [ 1 1 1 1], L_0x5631bc737fd0, L_0x5631bc737fd0, L_0x5631bc737fd0, L_0x5631bc737fd0;
LS_0x5631bc738070_0_12 .concat [ 1 1 1 1], L_0x5631bc737fd0, L_0x5631bc737fd0, L_0x5631bc737fd0, L_0x5631bc737fd0;
L_0x5631bc738070 .concat [ 4 4 4 4], LS_0x5631bc738070_0_0, LS_0x5631bc738070_0_4, LS_0x5631bc738070_0_8, LS_0x5631bc738070_0_12;
L_0x5631bc738440 .part v0x5631bc71f810_0, 0, 16;
L_0x5631bc7386f0 .concat [ 16 0 0 0], L_0x5631bc738440;
L_0x5631bc7387d0 .concat [ 16 16 0 0], L_0x5631bc7386f0, L_0x5631bc738070;
L_0x5631bc738960 .part v0x5631bc71f810_0, 0, 16;
L_0x5631bc738a50 .concat [ 16 16 0 0], L_0x5631bc738960, L_0x7fdfeb6f6ac8;
L_0x5631bc738b90 .part v0x5631bc71f810_0, 6, 5;
L_0x5631bc738c90 .part v0x5631bc71f810_0, 16, 5;
S_0x5631bc713270 .scope module, "cpu_pc" "pc" 8 235, 9 1 0, S_0x5631bc711250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x5631bc713420_0 .net "clk", 0 0, v0x5631bc71f120_0;  alias, 1 drivers
v0x5631bc7134e0_0 .var "curr_addr", 31 0;
v0x5631bc7135c0_0 .net "enable", 0 0, L_0x5631bc73a2e0;  alias, 1 drivers
v0x5631bc713660_0 .net "next_addr", 31 0, v0x5631bc71e080_0;  1 drivers
v0x5631bc713740_0 .net "reset", 0 0, v0x5631bc71f9a0_0;  alias, 1 drivers
S_0x5631bc7138f0 .scope module, "hi" "hl_reg" 8 185, 10 1 0, S_0x5631bc711250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5631bc713b00_0 .net "clk", 0 0, v0x5631bc71f120_0;  alias, 1 drivers
v0x5631bc713bd0_0 .var "data", 31 0;
v0x5631bc713c90_0 .net "data_in", 31 0, v0x5631bc7121b0_0;  alias, 1 drivers
v0x5631bc713d90_0 .net "data_out", 31 0, v0x5631bc713bd0_0;  alias, 1 drivers
v0x5631bc713e50_0 .net "enable", 0 0, L_0x5631bc738da0;  alias, 1 drivers
v0x5631bc713f60_0 .net "reset", 0 0, v0x5631bc71f9a0_0;  alias, 1 drivers
S_0x5631bc7140b0 .scope module, "lo" "hl_reg" 8 177, 10 1 0, S_0x5631bc711250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5631bc714310_0 .net "clk", 0 0, v0x5631bc71f120_0;  alias, 1 drivers
v0x5631bc714420_0 .var "data", 31 0;
v0x5631bc714500_0 .net "data_in", 31 0, v0x5631bc712370_0;  alias, 1 drivers
v0x5631bc7145d0_0 .net "data_out", 31 0, v0x5631bc714420_0;  alias, 1 drivers
v0x5631bc714690_0 .net "enable", 0 0, L_0x5631bc738da0;  alias, 1 drivers
v0x5631bc714780_0 .net "reset", 0 0, v0x5631bc71f9a0_0;  alias, 1 drivers
S_0x5631bc7148f0 .scope module, "register" "regfile" 8 124, 11 1 0, S_0x5631bc711250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x5631bc736830 .functor BUFZ 32, L_0x5631bc737440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5631bc7378a0 .functor BUFZ 32, L_0x5631bc7376c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5631bc715780_2 .array/port v0x5631bc715780, 2;
L_0x5631bc7379b0 .functor BUFZ 32, v0x5631bc715780_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5631bc714c30_0 .net *"_ivl_0", 31 0, L_0x5631bc737440;  1 drivers
v0x5631bc714d30_0 .net *"_ivl_10", 6 0, L_0x5631bc737760;  1 drivers
L_0x7fdfeb6f6a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5631bc714e10_0 .net *"_ivl_13", 1 0, L_0x7fdfeb6f6a80;  1 drivers
v0x5631bc714ed0_0 .net *"_ivl_2", 6 0, L_0x5631bc7374e0;  1 drivers
L_0x7fdfeb6f6a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5631bc714fb0_0 .net *"_ivl_5", 1 0, L_0x7fdfeb6f6a38;  1 drivers
v0x5631bc7150e0_0 .net *"_ivl_8", 31 0, L_0x5631bc7376c0;  1 drivers
v0x5631bc7151c0_0 .net "r_clk", 0 0, v0x5631bc71f120_0;  alias, 1 drivers
v0x5631bc715260_0 .net "r_clk_enable", 0 0, v0x5631bc71f1c0_0;  alias, 1 drivers
v0x5631bc715320_0 .net "read_data1", 31 0, L_0x5631bc736830;  alias, 1 drivers
v0x5631bc715400_0 .net "read_data2", 31 0, L_0x5631bc7378a0;  alias, 1 drivers
v0x5631bc7154e0_0 .net "read_reg1", 4 0, L_0x5631bc735a80;  alias, 1 drivers
v0x5631bc7155c0_0 .net "read_reg2", 4 0, L_0x5631bc735ce0;  alias, 1 drivers
v0x5631bc7156a0_0 .net "register_v0", 31 0, L_0x5631bc7379b0;  alias, 1 drivers
v0x5631bc715780 .array "registers", 0 31, 31 0;
v0x5631bc715d50_0 .net "reset", 0 0, v0x5631bc71f9a0_0;  alias, 1 drivers
v0x5631bc715df0_0 .net "write_control", 0 0, L_0x5631bc736540;  alias, 1 drivers
v0x5631bc715eb0_0 .net "write_data", 31 0, L_0x5631bc7370a0;  alias, 1 drivers
v0x5631bc7160a0_0 .net "write_reg", 4 0, L_0x5631bc7363b0;  alias, 1 drivers
L_0x5631bc737440 .array/port v0x5631bc715780, L_0x5631bc7374e0;
L_0x5631bc7374e0 .concat [ 5 2 0 0], L_0x5631bc735a80, L_0x7fdfeb6f6a38;
L_0x5631bc7376c0 .array/port v0x5631bc715780, L_0x5631bc737760;
L_0x5631bc737760 .concat [ 5 2 0 0], L_0x5631bc735ce0, L_0x7fdfeb6f6a80;
    .scope S_0x5631bc6dd530;
T_0 ;
    %wait E_0x5631bc654a80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631bc70e4d0_0, 0, 1;
    %load/vec4 v0x5631bc70ec90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x5631bc70e590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x5631bc70eff0_0;
    %ix/getv 4, v0x5631bc70ee50_0;
    %shiftl 4;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x5631bc70eff0_0;
    %ix/getv 4, v0x5631bc70ee50_0;
    %shiftr 4;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x5631bc70eff0_0;
    %ix/getv 4, v0x5631bc70ee50_0;
    %shiftr/s 4;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x5631bc70eff0_0;
    %load/vec4 v0x5631bc70f2d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x5631bc70eff0_0;
    %load/vec4 v0x5631bc70f2d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x5631bc70eff0_0;
    %load/vec4 v0x5631bc70f2d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x5631bc70ef30_0;
    %pad/s 64;
    %load/vec4 v0x5631bc70eff0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5631bc70e9f0_0, 0, 64;
    %load/vec4 v0x5631bc70e9f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5631bc70e670_0, 0, 32;
    %load/vec4 v0x5631bc70e9f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5631bc70e830_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x5631bc70f2d0_0;
    %pad/u 64;
    %load/vec4 v0x5631bc70f390_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5631bc70e9f0_0, 0, 64;
    %load/vec4 v0x5631bc70e9f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5631bc70e670_0, 0, 32;
    %load/vec4 v0x5631bc70e9f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5631bc70e830_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x5631bc70ef30_0;
    %load/vec4 v0x5631bc70eff0_0;
    %mod/s;
    %store/vec4 v0x5631bc70e670_0, 0, 32;
    %load/vec4 v0x5631bc70ef30_0;
    %load/vec4 v0x5631bc70eff0_0;
    %div/s;
    %store/vec4 v0x5631bc70e830_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x5631bc70f2d0_0;
    %load/vec4 v0x5631bc70f390_0;
    %mod;
    %store/vec4 v0x5631bc70e670_0, 0, 32;
    %load/vec4 v0x5631bc70f2d0_0;
    %load/vec4 v0x5631bc70f390_0;
    %div;
    %store/vec4 v0x5631bc70e830_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x5631bc70ead0_0;
    %store/vec4 v0x5631bc70e670_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x5631bc70ead0_0;
    %store/vec4 v0x5631bc70e830_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x5631bc70ef30_0;
    %load/vec4 v0x5631bc70eff0_0;
    %add;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x5631bc70f2d0_0;
    %load/vec4 v0x5631bc70f390_0;
    %add;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x5631bc70f2d0_0;
    %load/vec4 v0x5631bc70f390_0;
    %sub;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x5631bc70f2d0_0;
    %load/vec4 v0x5631bc70f390_0;
    %and;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x5631bc70f2d0_0;
    %load/vec4 v0x5631bc70f390_0;
    %or;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x5631bc70f2d0_0;
    %load/vec4 v0x5631bc70f390_0;
    %xor;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x5631bc70f2d0_0;
    %load/vec4 v0x5631bc70f390_0;
    %or;
    %inv;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x5631bc70ef30_0;
    %load/vec4 v0x5631bc70eff0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x5631bc70f2d0_0;
    %load/vec4 v0x5631bc70f390_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x5631bc70e3f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x5631bc70ef30_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631bc70e4d0_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631bc70e4d0_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x5631bc70ef30_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631bc70e4d0_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631bc70e4d0_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x5631bc70ef30_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631bc70e4d0_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631bc70e4d0_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x5631bc70ef30_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631bc70e4d0_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631bc70e4d0_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x5631bc70ef30_0;
    %load/vec4 v0x5631bc70eff0_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631bc70e4d0_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631bc70e4d0_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x5631bc70ef30_0;
    %load/vec4 v0x5631bc70ebb0_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631bc70e4d0_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631bc70e4d0_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x5631bc70ef30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631bc70e4d0_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631bc70e4d0_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x5631bc70ef30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631bc70e4d0_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631bc70e4d0_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x5631bc70ef30_0;
    %load/vec4 v0x5631bc70f090_0;
    %add;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x5631bc70f2d0_0;
    %load/vec4 v0x5631bc70f090_0;
    %add;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x5631bc70ef30_0;
    %load/vec4 v0x5631bc70f090_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x5631bc70f2d0_0;
    %load/vec4 v0x5631bc70f150_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x5631bc70f2d0_0;
    %load/vec4 v0x5631bc70f210_0;
    %and;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x5631bc70f2d0_0;
    %load/vec4 v0x5631bc70f210_0;
    %or;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x5631bc70f2d0_0;
    %load/vec4 v0x5631bc70f210_0;
    %xor;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x5631bc70f210_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5631bc70f4a0_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x5631bc70ef30_0;
    %load/vec4 v0x5631bc70f090_0;
    %add;
    %store/vec4 v0x5631bc70e910_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x5631bc70ef30_0;
    %load/vec4 v0x5631bc70f090_0;
    %add;
    %store/vec4 v0x5631bc70e910_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x5631bc70ef30_0;
    %load/vec4 v0x5631bc70f090_0;
    %add;
    %store/vec4 v0x5631bc70e910_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x5631bc70ef30_0;
    %load/vec4 v0x5631bc70f090_0;
    %add;
    %store/vec4 v0x5631bc70e910_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x5631bc70ef30_0;
    %load/vec4 v0x5631bc70f090_0;
    %add;
    %store/vec4 v0x5631bc70e910_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x5631bc70ef30_0;
    %load/vec4 v0x5631bc70f090_0;
    %add;
    %store/vec4 v0x5631bc70e910_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x5631bc70ef30_0;
    %load/vec4 v0x5631bc70f090_0;
    %add;
    %store/vec4 v0x5631bc70e910_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x5631bc70ef30_0;
    %load/vec4 v0x5631bc70f090_0;
    %add;
    %store/vec4 v0x5631bc70e910_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5631bc70f4a0_0;
    %store/vec4 v0x5631bc70ed70_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5631bc6efbe0;
T_1 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5631bc70fca0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5631bc70fe70_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5631bc70ff30_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5631bc70f830_0, 0, 16;
    %load/vec4 v0x5631bc70fca0_0;
    %load/vec4 v0x5631bc70fe70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5631bc70ff30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5631bc70f830_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5631bc70f8d0_0, 0, 32;
    %load/vec4 v0x5631bc70f8d0_0;
    %store/vec4 v0x5631bc70f9b0_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5631bc70fb40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5631bc70fbe0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "bflag is %h", v0x5631bc70f6d0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5631bc7148f0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5631bc715780, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x5631bc7148f0;
T_3 ;
    %wait E_0x5631bc651d90;
    %load/vec4 v0x5631bc715d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5631bc715260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5631bc715df0_0;
    %load/vec4 v0x5631bc7160a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5631bc715eb0_0;
    %load/vec4 v0x5631bc7160a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5631bc715780, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5631bc711570;
T_4 ;
    %wait E_0x5631bc62b6f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631bc711f80_0, 0, 1;
    %load/vec4 v0x5631bc7127d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x5631bc712040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x5631bc712b30_0;
    %ix/getv 4, v0x5631bc712990_0;
    %shiftl 4;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x5631bc712b30_0;
    %ix/getv 4, v0x5631bc712990_0;
    %shiftr 4;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x5631bc712b30_0;
    %ix/getv 4, v0x5631bc712990_0;
    %shiftr/s 4;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x5631bc712b30_0;
    %load/vec4 v0x5631bc712e70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x5631bc712b30_0;
    %load/vec4 v0x5631bc712e70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x5631bc712b30_0;
    %load/vec4 v0x5631bc712e70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x5631bc712a70_0;
    %pad/s 64;
    %load/vec4 v0x5631bc712b30_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5631bc712530_0, 0, 64;
    %load/vec4 v0x5631bc712530_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5631bc7121b0_0, 0, 32;
    %load/vec4 v0x5631bc712530_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5631bc712370_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x5631bc712e70_0;
    %pad/u 64;
    %load/vec4 v0x5631bc712f30_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5631bc712530_0, 0, 64;
    %load/vec4 v0x5631bc712530_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5631bc7121b0_0, 0, 32;
    %load/vec4 v0x5631bc712530_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5631bc712370_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x5631bc712a70_0;
    %load/vec4 v0x5631bc712b30_0;
    %mod/s;
    %store/vec4 v0x5631bc7121b0_0, 0, 32;
    %load/vec4 v0x5631bc712a70_0;
    %load/vec4 v0x5631bc712b30_0;
    %div/s;
    %store/vec4 v0x5631bc712370_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x5631bc712e70_0;
    %load/vec4 v0x5631bc712f30_0;
    %mod;
    %store/vec4 v0x5631bc7121b0_0, 0, 32;
    %load/vec4 v0x5631bc712e70_0;
    %load/vec4 v0x5631bc712f30_0;
    %div;
    %store/vec4 v0x5631bc712370_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x5631bc712610_0;
    %store/vec4 v0x5631bc7121b0_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x5631bc712610_0;
    %store/vec4 v0x5631bc712370_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x5631bc712a70_0;
    %load/vec4 v0x5631bc712b30_0;
    %add;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x5631bc712e70_0;
    %load/vec4 v0x5631bc712f30_0;
    %add;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x5631bc712e70_0;
    %load/vec4 v0x5631bc712f30_0;
    %sub;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x5631bc712e70_0;
    %load/vec4 v0x5631bc712f30_0;
    %and;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x5631bc712e70_0;
    %load/vec4 v0x5631bc712f30_0;
    %or;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x5631bc712e70_0;
    %load/vec4 v0x5631bc712f30_0;
    %xor;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x5631bc712e70_0;
    %load/vec4 v0x5631bc712f30_0;
    %or;
    %inv;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x5631bc712a70_0;
    %load/vec4 v0x5631bc712b30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x5631bc712e70_0;
    %load/vec4 v0x5631bc712f30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x5631bc711ea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x5631bc712a70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631bc711f80_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631bc711f80_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x5631bc712a70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631bc711f80_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631bc711f80_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x5631bc712a70_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631bc711f80_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631bc711f80_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x5631bc712a70_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631bc711f80_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631bc711f80_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x5631bc712a70_0;
    %load/vec4 v0x5631bc712b30_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631bc711f80_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631bc711f80_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x5631bc712a70_0;
    %load/vec4 v0x5631bc7126f0_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631bc711f80_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631bc711f80_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x5631bc712a70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631bc711f80_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631bc711f80_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x5631bc712a70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631bc711f80_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631bc711f80_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x5631bc712a70_0;
    %load/vec4 v0x5631bc712c00_0;
    %add;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x5631bc712e70_0;
    %load/vec4 v0x5631bc712c00_0;
    %add;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x5631bc712a70_0;
    %load/vec4 v0x5631bc712c00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x5631bc712e70_0;
    %load/vec4 v0x5631bc712cc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x5631bc712e70_0;
    %load/vec4 v0x5631bc712db0_0;
    %and;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x5631bc712e70_0;
    %load/vec4 v0x5631bc712db0_0;
    %or;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x5631bc712e70_0;
    %load/vec4 v0x5631bc712db0_0;
    %xor;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x5631bc712db0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5631bc713040_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x5631bc712a70_0;
    %load/vec4 v0x5631bc712c00_0;
    %add;
    %store/vec4 v0x5631bc712450_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x5631bc712a70_0;
    %load/vec4 v0x5631bc712c00_0;
    %add;
    %store/vec4 v0x5631bc712450_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x5631bc712a70_0;
    %load/vec4 v0x5631bc712c00_0;
    %add;
    %store/vec4 v0x5631bc712450_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x5631bc712a70_0;
    %load/vec4 v0x5631bc712c00_0;
    %add;
    %store/vec4 v0x5631bc712450_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x5631bc712a70_0;
    %load/vec4 v0x5631bc712c00_0;
    %add;
    %store/vec4 v0x5631bc712450_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x5631bc712a70_0;
    %load/vec4 v0x5631bc712c00_0;
    %add;
    %store/vec4 v0x5631bc712450_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x5631bc712a70_0;
    %load/vec4 v0x5631bc712c00_0;
    %add;
    %store/vec4 v0x5631bc712450_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x5631bc712a70_0;
    %load/vec4 v0x5631bc712c00_0;
    %add;
    %store/vec4 v0x5631bc712450_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5631bc713040_0;
    %store/vec4 v0x5631bc7128b0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5631bc7140b0;
T_5 ;
    %wait E_0x5631bc651d90;
    %load/vec4 v0x5631bc714780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5631bc714420_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5631bc714690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5631bc714500_0;
    %assign/vec4 v0x5631bc714420_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5631bc7138f0;
T_6 ;
    %wait E_0x5631bc651d90;
    %load/vec4 v0x5631bc713f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5631bc713bd0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5631bc713e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5631bc713c90_0;
    %assign/vec4 v0x5631bc713bd0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5631bc713270;
T_7 ;
    %wait E_0x5631bc651d90;
    %load/vec4 v0x5631bc713740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5631bc7134e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5631bc7135c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5631bc713660_0;
    %assign/vec4 v0x5631bc7134e0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5631bc711250;
T_8 ;
    %wait E_0x5631bc651d90;
    %vpi_call/w 8 115 "$display", "reset=%h", v0x5631bc71eae0_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x5631bc71cc70_0, v0x5631bc71bb70_0, v0x5631bc71e6c0_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x5631bc71e3b0_0, v0x5631bc71e550_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x5631bc71e2e0_0, v0x5631bc71e480_0 {0 0 0};
    %vpi_call/w 8 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x5631bc71e780_0, v0x5631bc71ec10_0, v0x5631bc71e940_0 {0 0 0};
    %vpi_call/w 8 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x5631bc71dfc0_0, v0x5631bc71ed80_0, v0x5631bc71ece0_0, v0x5631bc71d0d0_0, v0x5631bc71c940_0 {0 0 0};
    %vpi_call/w 8 121 "$display", "pc=%h, bflag=%h", v0x5631bc71c290_0, v0x5631bc71be70_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x5631bc711250;
T_9 ;
    %wait E_0x5631bc6539d0;
    %load/vec4 v0x5631bc71be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5631bc71c380_0;
    %load/vec4 v0x5631bc71bfd0_0;
    %add;
    %store/vec4 v0x5631bc71e080_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5631bc71cd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5631bc71c380_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5631bc71cc70_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5631bc71e080_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5631bc71cdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x5631bc71e2e0_0;
    %store/vec4 v0x5631bc71e080_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5631bc71c380_0;
    %store/vec4 v0x5631bc71e080_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5631bc711250;
T_10 ;
    %wait E_0x5631bc651d90;
    %load/vec4 v0x5631bc71eae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631bc71c1f0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5631bc71c290_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5631bc71c1f0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5631bc6dd100;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631bc71f120_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5631bc71f120_0;
    %inv;
    %store/vec4 v0x5631bc71f120_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x5631bc6dd100;
T_12 ;
    %fork t_1, S_0x5631bc6ef810;
    %jmp t_0;
    .scope S_0x5631bc6ef810;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631bc71f9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631bc71f1c0_0, 0, 1;
    %wait E_0x5631bc651d90;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631bc71f9a0_0, 0, 1;
    %wait E_0x5631bc651d90;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5631bc710a90_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5631bc71f440_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5631bc710d60_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5631bc710e40_0, 0, 5;
    %load/vec4 v0x5631bc710a90_0;
    %store/vec4 v0x5631bc710f20_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5631bc710b50_0, 0, 16;
    %load/vec4 v0x5631bc710d60_0;
    %load/vec4 v0x5631bc710e40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5631bc710f20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5631bc710b50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5631bc710c30_0, 0, 32;
    %load/vec4 v0x5631bc710c30_0;
    %store/vec4 v0x5631bc71f810_0, 0, 32;
    %load/vec4 v0x5631bc71f440_0;
    %load/vec4 v0x5631bc710a90_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x5631bc71f440_0, 0, 32;
    %wait E_0x5631bc651d90;
    %delay 2, 0;
    %load/vec4 v0x5631bc71f510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x5631bc71f350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x5631bc710a90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5631bc710a90_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5631bc710a90_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x5631bc710d60_0, 0, 6;
    %load/vec4 v0x5631bc710a90_0;
    %store/vec4 v0x5631bc710e40_0, 0, 5;
    %load/vec4 v0x5631bc710a90_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5631bc710f20_0, 0, 5;
    %load/vec4 v0x5631bc710a90_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x5631bc710b50_0, 0, 16;
    %load/vec4 v0x5631bc710d60_0;
    %load/vec4 v0x5631bc710e40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5631bc710f20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5631bc710b50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5631bc710c30_0, 0, 32;
    %load/vec4 v0x5631bc710c30_0;
    %store/vec4 v0x5631bc71f810_0, 0, 32;
    %wait E_0x5631bc651d90;
    %delay 2, 0;
    %load/vec4 v0x5631bc710a90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5631bc710a90_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5631bc710a90_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5631bc711000_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5631bc710d60_0, 0, 6;
    %load/vec4 v0x5631bc710a90_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5631bc710e40_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5631bc710f20_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5631bc710b50_0, 0, 16;
    %load/vec4 v0x5631bc710d60_0;
    %load/vec4 v0x5631bc710e40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5631bc710f20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5631bc710b50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5631bc710c30_0, 0, 32;
    %load/vec4 v0x5631bc710c30_0;
    %store/vec4 v0x5631bc71f810_0, 0, 32;
    %wait E_0x5631bc651d90;
    %delay 2, 0;
    %load/vec4 v0x5631bc710a90_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x5631bc711170_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5631bc711170_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5631bc7108b0_0, 0, 32;
    %vpi_call/w 7 127 "$display", "%b", v0x5631bc7108b0_0 {0 0 0};
    %load/vec4 v0x5631bc711000_0;
    %load/vec4 v0x5631bc710a90_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x5631bc711000_0, 0, 32;
    %load/vec4 v0x5631bc711000_0;
    %load/vec4 v0x5631bc7108b0_0;
    %xor;
    %store/vec4 v0x5631bc7109b0_0, 0, 32;
    %load/vec4 v0x5631bc71f8b0_0;
    %load/vec4 v0x5631bc7109b0_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 7 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x5631bc7109b0_0, v0x5631bc71f8b0_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x5631bc710a90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5631bc710a90_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5631bc6dd100;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/xori_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
