#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 28 19:11:59 2021
# Process ID: 28816
# Current directory: C:/workspace/Verilog_PWM_Practice_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19348 C:\workspace\Verilog_PWM_Practice_2\Verilog_PWM_Practice_2.xpr
# Log file: C:/workspace/Verilog_PWM_Practice_2/vivado.log
# Journal file: C:/workspace/Verilog_PWM_Practice_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1112.605 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_PWM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/MUX_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/SevenSegment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/StopWatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StopWatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_PWM
INFO: [VRFC 10-2458] undeclared symbol Clock_o_cnt_1, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:86]
INFO: [VRFC 10-2458] undeclared symbol Clock_o_cnt_2, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:86]
INFO: [VRFC 10-2458] undeclared symbol Clock_o_cnt_3, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:86]
INFO: [VRFC 10-2458] undeclared symbol Clock_o_cnt_4, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:87]
INFO: [VRFC 10-2458] undeclared symbol Stop_o_cnt_1, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:87]
INFO: [VRFC 10-2458] undeclared symbol Stop_o_cnt_2, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:87]
INFO: [VRFC 10-2458] undeclared symbol Stop_o_cnt_3, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:87]
INFO: [VRFC 10-2458] undeclared symbol Stop_o_cnt_4, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:87]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.sim/sim_1/behav/xsim'
"xelab -wto ce56bb008dd5455fa40dde48af03bdbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_PWM_behav xil_defaultlib.TB_PWM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ce56bb008dd5455fa40dde48af03bdbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_PWM_behav xil_defaultlib.TB_PWM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'o_cnt_1' [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'o_cnt_4' [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.StopWatch
Compiling module xil_defaultlib.SevenSegment
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TB_PWM
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_PWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_PWM_behav -key {Behavioral:sim_1:Functional:TB_PWM} -tclbatch {TB_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1112.605 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1112.605 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:04:08 ; elapsed = 00:03:24 . Memory (MB): peak = 1609.598 ; gain = 454.930
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_PWM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/MUX_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/SevenSegment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/StopWatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StopWatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_PWM
INFO: [VRFC 10-2458] undeclared symbol Clock_o_cnt_1, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:86]
INFO: [VRFC 10-2458] undeclared symbol Clock_o_cnt_2, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:86]
INFO: [VRFC 10-2458] undeclared symbol Clock_o_cnt_3, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:86]
INFO: [VRFC 10-2458] undeclared symbol Clock_o_cnt_4, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:87]
INFO: [VRFC 10-2458] undeclared symbol Stop_o_cnt_1, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:87]
INFO: [VRFC 10-2458] undeclared symbol Stop_o_cnt_2, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:87]
INFO: [VRFC 10-2458] undeclared symbol Stop_o_cnt_3, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:87]
INFO: [VRFC 10-2458] undeclared symbol Stop_o_cnt_4, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:87]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.sim/sim_1/behav/xsim'
"xelab -wto ce56bb008dd5455fa40dde48af03bdbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_PWM_behav xil_defaultlib.TB_PWM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ce56bb008dd5455fa40dde48af03bdbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_PWM_behav xil_defaultlib.TB_PWM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'o_cnt_1' [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'o_cnt_4' [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.StopWatch
Compiling module xil_defaultlib.SevenSegment
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TB_PWM
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_PWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1609.598 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:55 ; elapsed = 00:01:27 . Memory (MB): peak = 1609.598 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_PWM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/MUX_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/SevenSegment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/StopWatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StopWatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_PWM
INFO: [VRFC 10-2458] undeclared symbol SW5, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:57]
INFO: [VRFC 10-2458] undeclared symbol Clock_o_cnt_1, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:57]
INFO: [VRFC 10-2458] undeclared symbol Clock_o_cnt_2, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:57]
INFO: [VRFC 10-2458] undeclared symbol Clock_o_cnt_3, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:57]
INFO: [VRFC 10-2458] undeclared symbol Clock_o_cnt_4, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:58]
INFO: [VRFC 10-2458] undeclared symbol Stop_o_cnt_1, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:58]
INFO: [VRFC 10-2458] undeclared symbol Stop_o_cnt_2, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:58]
INFO: [VRFC 10-2458] undeclared symbol Stop_o_cnt_3, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:58]
INFO: [VRFC 10-2458] undeclared symbol Stop_o_cnt_4, assumed default net type wire [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:58]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.sim/sim_1/behav/xsim'
"xelab -wto ce56bb008dd5455fa40dde48af03bdbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_PWM_behav xil_defaultlib.TB_PWM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ce56bb008dd5455fa40dde48af03bdbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_PWM_behav xil_defaultlib.TB_PWM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'o_cnt_1' [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'o_cnt_4' [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TB_PWM.v:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.StopWatch
Compiling module xil_defaultlib.SevenSegment
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TB_PWM
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_PWM_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.sim/sim_1/behav/xsim/xsim.dir/TB_PWM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 28 23:48:07 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1609.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1609.598 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 1609.598 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1609.598 ; gain = 0.000
