{
  "module_name": "kmb_regs.h",
  "hash_id": "6565b6c8df086c53f5a10757d401646debbca96e170b2ee3ba123adfae755c7f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/kmb/kmb_regs.h",
  "human_readable_source": " \n\n#ifndef __KMB_REGS_H__\n#define __KMB_REGS_H__\n\n \n#define LCD_CONTROL\t\t\t\t(0x4 * 0x000)\n#define LCD_CTRL_PROGRESSIVE\t\t\t  (0 << 0)\n#define LCD_CTRL_INTERLACED\t\t\t  BIT(0)\n#define LCD_CTRL_ENABLE\t\t\t\t  BIT(1)\n#define LCD_CTRL_VL1_ENABLE\t\t\t  BIT(2)\n#define LCD_CTRL_VL2_ENABLE\t\t\t  BIT(3)\n#define LCD_CTRL_GL1_ENABLE\t\t\t  BIT(4)\n#define LCD_CTRL_GL2_ENABLE\t\t\t  BIT(5)\n#define LCD_CTRL_ALPHA_BLEND_VL1\t\t  (0 << 6)\n#define LCD_CTRL_ALPHA_BLEND_VL2\t\t  BIT(6)\n#define LCD_CTRL_ALPHA_BLEND_GL1\t\t  (2 << 6)\n#define LCD_CTRL_ALPHA_BLEND_GL2\t\t  (3 << 6)\n#define LCD_CTRL_ALPHA_TOP_VL1\t\t\t  (0 << 8)\n#define LCD_CTRL_ALPHA_TOP_VL2\t\t\t  BIT(8)\n#define LCD_CTRL_ALPHA_TOP_GL1\t\t\t  (2 << 8)\n#define LCD_CTRL_ALPHA_TOP_GL2\t\t\t  (3 << 8)\n#define LCD_CTRL_ALPHA_MIDDLE_VL1\t\t  (0 << 10)\n#define LCD_CTRL_ALPHA_MIDDLE_VL2\t\t  BIT(10)\n#define LCD_CTRL_ALPHA_MIDDLE_GL1\t\t  (2 << 10)\n#define LCD_CTRL_ALPHA_MIDDLE_GL2\t\t  (3 << 10)\n#define LCD_CTRL_ALPHA_BOTTOM_VL1\t\t  (0 << 12)\n#define LCD_CTRL_ALPHA_BOTTOM_VL2\t\t  BIT(12)\n#define LCD_CTRL_ALPHA_BOTTOM_GL1\t\t  (2 << 12)\n#define LCD_CTRL_ALPHA_BOTTOM_GL2\t\t  (3 << 12)\n#define LCD_CTRL_TIM_GEN_ENABLE\t\t\t  BIT(14)\n#define LCD_CTRL_CONTINUOUS\t\t\t  (0 << 15)\n#define LCD_CTRL_ONE_SHOT\t\t\t  BIT(15)\n#define LCD_CTRL_PWM0_EN\t\t\t  BIT(16)\n#define LCD_CTRL_PWM1_EN\t\t\t  BIT(17)\n#define LCD_CTRL_PWM2_EN\t\t\t  BIT(18)\n#define LCD_CTRL_OUTPUT_DISABLED\t\t  (0 << 19)\n#define LCD_CTRL_OUTPUT_ENABLED\t\t\t  BIT(19)\n#define LCD_CTRL_BPORCH_ENABLE\t\t\t  BIT(21)\n#define LCD_CTRL_FPORCH_ENABLE\t\t\t  BIT(22)\n#define LCD_CTRL_ALPHA_BLEND_BKGND_DISABLE\t  BIT(23)\n#define LCD_CTRL_PIPELINE_DMA\t\t\t  BIT(28)\n#define LCD_CTRL_VHSYNC_IDLE_LVL\t\t  BIT(31)\n#define LCD_CTRL_ALPHA_ALL\t\t\t  (0xff << 6)\n\n \n#define LCD_INT_STATUS\t\t\t\t(0x4 * 0x001)\n#define LCD_INT_EOF\t\t\t\t  BIT(0)\n#define LCD_INT_LINE_CMP\t\t\t  BIT(1)\n#define LCD_INT_VERT_COMP\t\t\t  BIT(2)\n#define LAYER0_DMA_DONE\t\t\t\t  BIT(3)\n#define LAYER0_DMA_IDLE\t\t\t\t  BIT(4)\n#define LAYER0_DMA_FIFO_OVERFLOW\t\t  BIT(5)\n#define LAYER0_DMA_FIFO_UNDERFLOW\t\t  BIT(6)\n#define LAYER0_DMA_CB_FIFO_OVERFLOW\t\t  BIT(7)\n#define LAYER0_DMA_CB_FIFO_UNDERFLOW\t\t  BIT(8)\n#define LAYER0_DMA_CR_FIFO_OVERFLOW\t\t  BIT(9)\n#define LAYER0_DMA_CR_FIFO_UNDERFLOW\t\t  BIT(10)\n#define LAYER1_DMA_DONE\t\t\t\t  BIT(11)\n#define LAYER1_DMA_IDLE\t\t\t\t  BIT(12)\n#define LAYER1_DMA_FIFO_OVERFLOW\t\t  BIT(13)\n#define LAYER1_DMA_FIFO_UNDERFLOW\t\t  BIT(14)\n#define LAYER1_DMA_CB_FIFO_OVERFLOW\t\t  BIT(15)\n#define LAYER1_DMA_CB_FIFO_UNDERFLOW\t\t  BIT(16)\n#define LAYER1_DMA_CR_FIFO_OVERFLOW\t\t  BIT(17)\n#define LAYER1_DMA_CR_FIFO_UNDERFLOW\t\t  BIT(18)\n#define LAYER2_DMA_DONE\t\t\t\t  BIT(19)\n#define LAYER2_DMA_IDLE\t\t\t\t  BIT(20)\n#define LAYER2_DMA_FIFO_OVERFLOW\t\t  BIT(21)\n#define LAYER2_DMA_FIFO_UNDERFLOW\t\t  BIT(22)\n#define LAYER3_DMA_DONE\t\t\t\t  BIT(23)\n#define LAYER3_DMA_IDLE\t\t\t\t  BIT(24)\n#define LAYER3_DMA_FIFO_OVERFLOW\t\t  BIT(25)\n#define LAYER3_DMA_FIFO_UNDERFLOW\t\t  BIT(26)\n#define LCD_INT_LAYER\t\t\t\t  (0x07fffff8)\n#define LCD_INT_ENABLE\t\t\t\t(0x4 * 0x002)\n#define LCD_INT_CLEAR\t\t\t\t(0x4 * 0x003)\n#define LCD_LINE_COUNT\t\t\t\t(0x4 * 0x004)\n#define LCD_LINE_COMPARE\t\t\t(0x4 * 0x005)\n#define LCD_VSTATUS\t\t\t\t(0x4 * 0x006)\n\n \n \n#define LCD_VSTATUS_COMPARE\t\t\t(0x4 * 0x007)\n#define LCD_VSTATUS_VERTICAL_STATUS_MASK\t  (3 << 13)\n#define LCD_VSTATUS_COMPARE_VSYNC\t\t  (0 << 13)\n#define LCD_VSTATUS_COMPARE_BACKPORCH\t\t  BIT(13)\n#define LCD_VSTATUS_COMPARE_ACTIVE\t\t  (2 << 13)\n#define LCD_VSTATUS_COMPARE_FRONT_PORCH\t\t  (3 << 13)\n\n#define LCD_SCREEN_WIDTH\t\t\t(0x4 * 0x008)\n#define LCD_SCREEN_HEIGHT\t\t\t(0x4 * 0x009)\n#define LCD_FIELD_INT_CFG\t\t\t(0x4 * 0x00a)\n#define LCD_FIFO_FLUSH\t\t\t\t(0x4 * 0x00b)\n#define LCD_BG_COLOUR_LS\t\t\t(0x4 * 0x00c)\n#define LCD_BG_COLOUR_MS\t\t\t(0x4 * 0x00d)\n#define LCD_RAM_CFG\t\t\t        (0x4 * 0x00e)\n\n \n#define LCD_LAYER0_CFG\t\t        (0x4 * 0x100)\n#define LCD_LAYERn_CFG(N)\t\t\t(LCD_LAYER0_CFG + (0x400 * (N)))\n#define LCD_LAYER_SCALE_H\t\t\tBIT(1)\n#define LCD_LAYER_SCALE_V\t\t\tBIT(2)\n#define LCD_LAYER_SCALE_H_V\t\t\t(LCD_LAYER_SCALE_H | \\\n\t\t\t\t\t\t      LCD_LAYER_SCALE_V)\n#define LCD_LAYER_CSC_EN\t\t\tBIT(3)\n#define LCD_LAYER_ALPHA_STATIC\t\t\tBIT(4)\n#define LCD_LAYER_ALPHA_EMBED\t\t\tBIT(5)\n#define LCD_LAYER_ALPHA_COMBI\t\t\t(LCD_LAYER_ALPHA_STATIC | \\\n\t\t\t\t\t\t      LCD_LAYER_ALPHA_EMBED)\n#define LCD_LAYER_ALPHA_DISABLED\t\t~(LCD_LAYER_ALPHA_COMBI)\n \n#define LCD_LAYER_ALPHA_PREMULT\t\t\tBIT(6)\n#define LCD_LAYER_INVERT_COL\t\t\tBIT(7)\n#define LCD_LAYER_TRANSPARENT_EN\t\tBIT(8)\n#define LCD_LAYER_FORMAT_YCBCR444PLAN\t\t(0 << 9)\n#define LCD_LAYER_FORMAT_YCBCR422PLAN\t\tBIT(9)\n#define LCD_LAYER_FORMAT_YCBCR420PLAN\t\t(2 << 9)\n#define LCD_LAYER_FORMAT_RGB888PLAN\t\t(3 << 9)\n#define LCD_LAYER_FORMAT_YCBCR444LIN\t\t(4 << 9)\n#define LCD_LAYER_FORMAT_YCBCR422LIN\t\t(5 << 9)\n#define LCD_LAYER_FORMAT_RGB888\t\t\t(6 << 9)\n#define LCD_LAYER_FORMAT_RGBA8888\t\t(7 << 9)\n#define LCD_LAYER_FORMAT_RGBX8888\t\t(8 << 9)\n#define LCD_LAYER_FORMAT_RGB565\t\t\t(9 << 9)\n#define LCD_LAYER_FORMAT_RGBA1555\t\t(0xa << 9)\n#define LCD_LAYER_FORMAT_XRGB1555\t\t(0xb << 9)\n#define LCD_LAYER_FORMAT_RGB444\t\t\t(0xc << 9)\n#define LCD_LAYER_FORMAT_RGBA4444\t\t(0xd << 9)\n#define LCD_LAYER_FORMAT_RGBX4444\t\t(0xe << 9)\n#define LCD_LAYER_FORMAT_RGB332\t\t\t(0xf << 9)\n#define LCD_LAYER_FORMAT_RGBA3328\t\t(0x10 << 9)\n#define LCD_LAYER_FORMAT_RGBX3328\t\t(0x11 << 9)\n#define LCD_LAYER_FORMAT_CLUT\t\t\t(0x12 << 9)\n#define LCD_LAYER_FORMAT_NV12\t\t\t(0x1c << 9)\n#define LCD_LAYER_PLANAR_STORAGE\t\tBIT(14)\n#define LCD_LAYER_8BPP\t\t\t\t(0 << 15)\n#define LCD_LAYER_16BPP\t\t\t\tBIT(15)\n#define LCD_LAYER_24BPP\t\t\t\t(2 << 15)\n#define LCD_LAYER_32BPP\t\t\t\t(3 << 15)\n#define LCD_LAYER_Y_ORDER\t\t\tBIT(17)\n#define LCD_LAYER_CRCB_ORDER\t\t\tBIT(18)\n#define LCD_LAYER_BGR_ORDER\t\t\tBIT(19)\n#define LCD_LAYER_LUT_2ENT\t\t\t(0 << 20)\n#define LCD_LAYER_LUT_4ENT\t\t\tBIT(20)\n#define LCD_LAYER_LUT_16ENT\t\t\t(2 << 20)\n#define LCD_LAYER_NO_FLIP\t\t\t(0 << 22)\n#define LCD_LAYER_FLIP_V\t\t\tBIT(22)\n#define LCD_LAYER_FLIP_H\t\t\t(2 << 22)\n#define LCD_LAYER_ROT_R90\t\t\t(3 << 22)\n#define LCD_LAYER_ROT_L90\t\t\t(4 << 22)\n#define LCD_LAYER_ROT_180\t\t\t(5 << 22)\n#define LCD_LAYER_FIFO_00\t\t\t(0 << 25)\n#define LCD_LAYER_FIFO_25\t\t\tBIT(25)\n#define LCD_LAYER_FIFO_50\t\t\t(2 << 25)\n#define LCD_LAYER_FIFO_100\t\t\t(3 << 25)\n#define LCD_LAYER_INTERLEAVE_DIS\t\t(0 << 27)\n#define LCD_LAYER_INTERLEAVE_V\t\t\tBIT(27)\n#define LCD_LAYER_INTERLEAVE_H\t\t\t(2 << 27)\n#define LCD_LAYER_INTERLEAVE_CH\t\t\t(3 << 27)\n#define LCD_LAYER_INTERLEAVE_V_SUB\t\t(4 << 27)\n#define LCD_LAYER_INTERLEAVE_H_SUB\t\t(5 << 27)\n#define LCD_LAYER_INTERLEAVE_CH_SUB\t\t(6 << 27)\n#define LCD_LAYER_INTER_POS_EVEN\t\t(0 << 30)\n#define LCD_LAYER_INTER_POS_ODD\t\t\tBIT(30)\n\n#define LCD_LAYER0_COL_START\t\t(0x4 * 0x101)\n#define LCD_LAYERn_COL_START(N)\t\t(LCD_LAYER0_COL_START + (0x400 * (N)))\n#define LCD_LAYER0_ROW_START\t\t(0x4 * 0x102)\n#define LCD_LAYERn_ROW_START(N)\t\t(LCD_LAYER0_ROW_START + (0x400 * (N)))\n#define LCD_LAYER0_WIDTH\t\t(0x4 * 0x103)\n#define LCD_LAYERn_WIDTH(N)\t\t(LCD_LAYER0_WIDTH + (0x400 * (N)))\n#define LCD_LAYER0_HEIGHT\t\t(0x4 * 0x104)\n#define LCD_LAYERn_HEIGHT(N)\t\t(LCD_LAYER0_HEIGHT + (0x400 * (N)))\n#define LCD_LAYER0_SCALE_CFG\t\t(0x4 * 0x105)\n#define LCD_LAYERn_SCALE_CFG(N)\t\t(LCD_LAYER0_SCALE_CFG + (0x400 * (N)))\n#define LCD_LAYER0_ALPHA\t\t(0x4 * 0x106)\n#define LCD_LAYERn_ALPHA(N)\t\t(LCD_LAYER0_ALPHA + (0x400 * (N)))\n#define LCD_LAYER0_INV_COLOUR_LS\t(0x4 * 0x107)\n#define LCD_LAYERn_INV_COLOUR_LS(N)\t(LCD_LAYER0_INV_COLOUR_LS + \\\n\t\t\t\t\t(0x400 * (N)))\n#define LCD_LAYER0_INV_COLOUR_MS\t(0x4 * 0x108)\n#define LCD_LAYERn_INV_COLOUR_MS(N)\t(LCD_LAYER0_INV_COLOUR_MS + \\\n\t\t\t\t\t(0x400 * (N)))\n#define LCD_LAYER0_TRANS_COLOUR_LS\t(0x4 * 0x109)\n#define LCD_LAYERn_TRANS_COLOUR_LS(N)\t(LCD_LAYER0_TRANS_COLOUR_LS + \\\n\t\t\t\t\t(0x400 * (N)))\n#define LCD_LAYER0_TRANS_COLOUR_MS\t(0x4 * 0x10a)\n#define LCD_LAYERn_TRANS_COLOUR_MS(N)\t(LCD_LAYER0_TRANS_COLOUR_MS + \\\n\t\t\t\t\t(0x400 * (N)))\n#define LCD_LAYER0_CSC_COEFF11\t\t(0x4 * 0x10b)\n#define LCD_LAYERn_CSC_COEFF11(N)\t(LCD_LAYER0_CSC_COEFF11 + (0x400 * (N)))\n#define LCD_LAYER0_CSC_COEFF12\t\t(0x4 * 0x10c)\n#define LCD_LAYERn_CSC_COEFF12(N)\t(LCD_LAYER0_CSC_COEFF12 + (0x400 * (N)))\n#define LCD_LAYER0_CSC_COEFF13\t\t(0x4 * 0x10d)\n#define LCD_LAYERn_CSC_COEFF13(N)\t(LCD_LAYER0_CSC_COEFF13 + (0x400 * (N)))\n#define LCD_LAYER0_CSC_COEFF21\t\t(0x4 * 0x10e)\n#define LCD_LAYERn_CSC_COEFF21(N)\t(LCD_LAYER0_CSC_COEFF21 + (0x400 * (N)))\n#define LCD_LAYER0_CSC_COEFF22\t\t(0x4 * 0x10f)\n#define LCD_LAYERn_CSC_COEFF22(N)\t(LCD_LAYER0_CSC_COEFF22 + (0x400 * (N)))\n#define LCD_LAYER0_CSC_COEFF23\t\t(0x4 * 0x110)\n#define LCD_LAYERn_CSC_COEFF23(N)\t(LCD_LAYER0_CSC_COEFF23 + (0x400 * (N)))\n#define LCD_LAYER0_CSC_COEFF31\t\t(0x4 * 0x111)\n#define LCD_LAYERn_CSC_COEFF31(N)\t(LCD_LAYER0_CSC_COEFF31 + (0x400 * (N)))\n#define LCD_LAYER0_CSC_COEFF32\t\t(0x4 * 0x112)\n#define LCD_LAYERn_CSC_COEFF32(N)\t(LCD_LAYER0_CSC_COEFF32 + (0x400 * (N)))\n#define LCD_LAYER0_CSC_COEFF33\t\t(0x4 * 0x113)\n#define LCD_LAYERn_CSC_COEFF33(N)\t(LCD_LAYER0_CSC_COEFF33 + (0x400 * (N)))\n#define LCD_LAYER0_CSC_OFF1\t\t(0x4 * 0x114)\n#define LCD_LAYERn_CSC_OFF1(N)\t\t(LCD_LAYER0_CSC_OFF1 + (0x400 * (N)))\n#define LCD_LAYER0_CSC_OFF2\t\t(0x4 * 0x115)\n#define LCD_LAYERn_CSC_OFF2(N)\t\t(LCD_LAYER0_CSC_OFF2 + (0x400 * (N)))\n#define LCD_LAYER0_CSC_OFF3\t\t(0x4 * 0x116)\n#define LCD_LAYERn_CSC_OFF3(N)\t\t(LCD_LAYER0_CSC_OFF3 + (0x400 * (N)))\n\n \n#define LCD_LAYER0_DMA_CFG\t\t\t(0x4 * 0x117)\n#define LCD_LAYERn_DMA_CFG(N)\t\t\t(LCD_LAYER0_DMA_CFG + \\\n\t\t\t\t\t\t(0x400 * (N)))\n#define LCD_DMA_LAYER_ENABLE\t\t\t  BIT(0)\n#define LCD_DMA_LAYER_STATUS\t\t\t  BIT(1)\n#define LCD_DMA_LAYER_AUTO_UPDATE\t\t  BIT(2)\n#define LCD_DMA_LAYER_CONT_UPDATE\t\t  BIT(3)\n#define LCD_DMA_LAYER_CONT_PING_PONG_UPDATE\t  (LCD_DMA_LAYER_AUTO_UPDATE \\\n\t\t\t\t\t\t| LCD_DMA_LAYER_CONT_UPDATE)\n#define LCD_DMA_LAYER_FIFO_ADR_MODE\t\t  BIT(4)\n#define LCD_DMA_LAYER_AXI_BURST_1\t\t  BIT(5)\n#define LCD_DMA_LAYER_AXI_BURST_2\t\t  (2 << 5)\n#define LCD_DMA_LAYER_AXI_BURST_3\t\t  (3 << 5)\n#define LCD_DMA_LAYER_AXI_BURST_4\t\t  (4 << 5)\n#define LCD_DMA_LAYER_AXI_BURST_5\t\t  (5 << 5)\n#define LCD_DMA_LAYER_AXI_BURST_6\t\t  (6 << 5)\n#define LCD_DMA_LAYER_AXI_BURST_7\t\t  (7 << 5)\n#define LCD_DMA_LAYER_AXI_BURST_8\t\t  (8 << 5)\n#define LCD_DMA_LAYER_AXI_BURST_9\t\t  (9 << 5)\n#define LCD_DMA_LAYER_AXI_BURST_10\t\t  (0xa << 5)\n#define LCD_DMA_LAYER_AXI_BURST_11\t\t  (0xb << 5)\n#define LCD_DMA_LAYER_AXI_BURST_12\t\t  (0xc << 5)\n#define LCD_DMA_LAYER_AXI_BURST_13\t\t  (0xd << 5)\n#define LCD_DMA_LAYER_AXI_BURST_14\t\t  (0xe << 5)\n#define LCD_DMA_LAYER_AXI_BURST_15\t\t  (0xf << 5)\n#define LCD_DMA_LAYER_AXI_BURST_16\t\t  (0x10 << 5)\n#define LCD_DMA_LAYER_VSTRIDE_EN\t\t  BIT(10)\n\n#define LCD_LAYER0_DMA_START_ADR\t\t(0x4 * 0x118)\n#define LCD_LAYERn_DMA_START_ADDR(N)\t\t(LCD_LAYER0_DMA_START_ADR \\\n\t\t\t\t\t\t+ (0x400 * (N)))\n#define LCD_LAYER0_DMA_START_SHADOW\t\t(0x4 * 0x119)\n#define LCD_LAYERn_DMA_START_SHADOW(N)\t\t(LCD_LAYER0_DMA_START_SHADOW \\\n\t\t\t\t\t\t+ (0x400 * (N)))\n#define LCD_LAYER0_DMA_LEN\t\t\t(0x4 * 0x11a)\n#define LCD_LAYERn_DMA_LEN(N)\t\t\t(LCD_LAYER0_DMA_LEN + \\\n\t\t\t\t\t\t(0x400 * (N)))\n#define LCD_LAYER0_DMA_LEN_SHADOW\t\t(0x4 * 0x11b)\n#define LCD_LAYERn_DMA_LEN_SHADOW(N)\t\t(LCD_LAYER0_DMA_LEN_SHADOW + \\\n\t\t\t\t\t\t(0x400 * (N)))\n#define LCD_LAYER0_DMA_STATUS\t\t\t(0x4 * 0x11c)\n#define LCD_LAYERn_DMA_STATUS(N)\t\t(LCD_LAYER0_DMA_STATUS + \\\n\t\t\t\t\t\t(0x400 * (N)))\n#define LCD_LAYER0_DMA_LINE_WIDTH\t\t(0x4 * 0x11d)\n#define LCD_LAYERn_DMA_LINE_WIDTH(N)\t\t(LCD_LAYER0_DMA_LINE_WIDTH + \\\n\t\t\t\t\t\t(0x400 * (N)))\n#define LCD_LAYER0_DMA_LINE_VSTRIDE\t\t(0x4 * 0x11e)\n#define LCD_LAYERn_DMA_LINE_VSTRIDE(N)\t\t(LCD_LAYER0_DMA_LINE_VSTRIDE +\\\n\t\t\t\t\t\t(0x400 * (N)))\n#define LCD_LAYER0_DMA_FIFO_STATUS\t\t(0x4 * 0x11f)\n#define LCD_LAYERn_DMA_FIFO_STATUS(N)\t\t(LCD_LAYER0_DMA_FIFO_STATUS + \\\n\t\t\t\t\t\t(0x400 * (N)))\n#define LCD_LAYER0_CFG2\t\t\t\t(0x4 * 0x120)\n#define LCD_LAYERn_CFG2(N)\t\t\t(LCD_LAYER0_CFG2 + (0x400 * (N)))\n#define LCD_LAYER0_DMA_START_CB_ADR\t\t(0x4 * 0x700)\n#define LCD_LAYERn_DMA_START_CB_ADR(N)\t\t(LCD_LAYER0_DMA_START_CB_ADR + \\\n\t\t\t\t\t\t(0x20 * (N)))\n#define LCD_LAYER0_DMA_START_CB_SHADOW\t\t(0x4 * 0x701)\n#define LCD_LAYERn_DMA_START_CB_SHADOW(N)\t(LCD_LAYER0_DMA_START_CB_SHADOW\\\n\t\t\t\t\t\t+ (0x20 * (N)))\n#define LCD_LAYER0_DMA_CB_LINE_WIDTH\t\t(0x4 * 0x702)\n#define LCD_LAYERn_DMA_CB_LINE_WIDTH(N)\t\t(LCD_LAYER0_DMA_CB_LINE_WIDTH +\\\n\t\t\t\t\t\t(0x20 * (N)))\n#define LCD_LAYER0_DMA_CB_LINE_VSTRIDE\t\t(0x4 * 0x703)\n#define LCD_LAYERn_DMA_CB_LINE_VSTRIDE(N)\t(LCD_LAYER0_DMA_CB_LINE_VSTRIDE\\\n\t\t\t\t\t\t+ (0x20 * (N)))\n#define LCD_LAYER0_DMA_START_CR_ADR\t\t(0x4 * 0x704)\n#define LCD_LAYERn_DMA_START_CR_ADR(N)\t\t(LCD_LAYER0_DMA_START_CR_ADR + \\\n\t\t\t\t\t\t(0x20 * (N)))\n#define LCD_LAYER0_DMA_START_CR_SHADOW\t\t(0x4 * 0x705)\n#define LCD_LAYERn_DMA_START_CR_SHADOW(N)\t\\\n\t\t\t\t\t\t(LCD_LAYER0_DMA_START_CR_SHADOW\\\n\t\t\t\t\t\t + (0x20 * (N)))\n#define LCD_LAYER0_DMA_CR_LINE_WIDTH\t\t(0x4 * 0x706)\n#define LCD_LAYERn_DMA_CR_LINE_WIDTH(N)\t\t(LCD_LAYER0_DMA_CR_LINE_WIDTH +\\\n\t\t\t\t\t\t(0x20 * (N)))\n#define LCD_LAYER0_DMA_CR_LINE_VSTRIDE\t\t(0x4 * 0x707)\n#define LCD_LAYERn_DMA_CR_LINE_VSTRIDE(N)\t(LCD_LAYER0_DMA_CR_LINE_VSTRIDE\\\n\t\t\t\t\t\t+ (0x20 * (N)))\n#define LCD_LAYER1_DMA_START_CB_ADR\t\t(0x4 * 0x708)\n#define LCD_LAYER1_DMA_START_CB_SHADOW\t\t(0x4 * 0x709)\n#define LCD_LAYER1_DMA_CB_LINE_WIDTH\t\t(0x4 * 0x70a)\n#define LCD_LAYER1_DMA_CB_LINE_VSTRIDE\t\t(0x4 * 0x70b)\n#define LCD_LAYER1_DMA_START_CR_ADR\t\t(0x4 * 0x70c)\n#define LCD_LAYER1_DMA_START_CR_SHADOW\t\t(0x4 * 0x70d)\n#define LCD_LAYER1_DMA_CR_LINE_WIDTH\t\t(0x4 * 0x70e)\n#define LCD_LAYER1_DMA_CR_LINE_VSTRIDE\t\t(0x4 * 0x70f)\n\n \n#define LCD_OUT_FORMAT_CFG\t\t\t(0x4 * 0x800)\n#define LCD_OUTF_FORMAT_RGB121212                 (0x00)\n#define LCD_OUTF_FORMAT_RGB101010                 (0x01)\n#define LCD_OUTF_FORMAT_RGB888                    (0x02)\n#define LCD_OUTF_FORMAT_RGB666                    (0x03)\n#define LCD_OUTF_FORMAT_RGB565                    (0x04)\n#define LCD_OUTF_FORMAT_RGB444                    (0x05)\n#define LCD_OUTF_FORMAT_MRGB121212                (0x10)\n#define LCD_OUTF_FORMAT_MRGB101010                (0x11)\n#define LCD_OUTF_FORMAT_MRGB888                   (0x12)\n#define LCD_OUTF_FORMAT_MRGB666                   (0x13)\n#define LCD_OUTF_FORMAT_MRGB565                   (0x14)\n#define LCD_OUTF_FORMAT_YCBCR420_8B_LEGACY        (0x08)\n#define LCD_OUTF_FORMAT_YCBCR420_8B_DCI           (0x09)\n#define LCD_OUTF_FORMAT_YCBCR420_8B               (0x0A)\n#define LCD_OUTF_FORMAT_YCBCR420_10B              (0x0B)\n#define LCD_OUTF_FORMAT_YCBCR420_12B              (0x0C)\n#define LCD_OUTF_FORMAT_YCBCR422_8B               (0x0D)\n#define LCD_OUTF_FORMAT_YCBCR422_10B              (0x0E)\n#define LCD_OUTF_FORMAT_YCBCR444                  (0x0F)\n#define LCD_OUTF_FORMAT_MYCBCR420_8B_LEGACY       (0x18)\n#define LCD_OUTF_FORMAT_MYCBCR420_8B_DCI          (0x19)\n#define LCD_OUTF_FORMAT_MYCBCR420_8B              (0x1A)\n#define LCD_OUTF_FORMAT_MYCBCR420_10B             (0x1B)\n#define LCD_OUTF_FORMAT_MYCBCR420_12B             (0x1C)\n#define LCD_OUTF_FORMAT_MYCBCR422_8B              (0x1D)\n#define LCD_OUTF_FORMAT_MYCBCR422_10B             (0x1E)\n#define LCD_OUTF_FORMAT_MYCBCR444                 (0x1F)\n#define LCD_OUTF_BGR_ORDER\t\t\t  BIT(5)\n#define LCD_OUTF_Y_ORDER\t\t\t  BIT(6)\n#define LCD_OUTF_CRCB_ORDER\t\t\t  BIT(7)\n#define LCD_OUTF_SYNC_MODE\t\t\t  BIT(11)\n#define LCD_OUTF_RGB_CONV_MODE\t\t\t  BIT(14)\n#define LCD_OUTF_MIPI_RGB_MODE\t\t\t  BIT(18)\n\n#define LCD_HSYNC_WIDTH\t\t\t\t(0x4 * 0x801)\n#define LCD_H_BACKPORCH\t\t\t\t(0x4 * 0x802)\n#define LCD_H_ACTIVEWIDTH\t\t\t(0x4 * 0x803)\n#define LCD_H_FRONTPORCH\t\t\t(0x4 * 0x804)\n#define LCD_VSYNC_WIDTH\t\t\t\t(0x4 * 0x805)\n#define LCD_V_BACKPORCH\t\t\t\t(0x4 * 0x806)\n#define LCD_V_ACTIVEHEIGHT\t\t\t(0x4 * 0x807)\n#define LCD_V_FRONTPORCH\t\t\t(0x4 * 0x808)\n#define LCD_VSYNC_START\t\t\t\t(0x4 * 0x809)\n#define LCD_VSYNC_END\t\t\t\t(0x4 * 0x80a)\n#define LCD_V_BACKPORCH_EVEN\t\t\t(0x4 * 0x80b)\n#define LCD_VSYNC_WIDTH_EVEN\t\t\t(0x4 * 0x80c)\n#define LCD_V_ACTIVEHEIGHT_EVEN\t\t\t(0x4 * 0x80d)\n#define LCD_V_FRONTPORCH_EVEN\t\t\t(0x4 * 0x80e)\n#define LCD_VSYNC_START_EVEN\t\t\t(0x4 * 0x80f)\n#define LCD_VSYNC_END_EVEN\t\t\t(0x4 * 0x810)\n#define LCD_TIMING_GEN_TRIG\t\t\t(0x4 * 0x811)\n#define LCD_PWM0_CTRL\t\t\t\t(0x4 * 0x812)\n#define LCD_PWM0_RPT_LEADIN\t\t\t(0x4 * 0x813)\n#define LCD_PWM0_HIGH_LOW\t\t\t(0x4 * 0x814)\n#define LCD_PWM1_CTRL\t\t\t\t(0x4 * 0x815)\n#define LCD_PWM1_RPT_LEADIN\t\t\t(0x4 * 0x816)\n#define LCD_PWM1_HIGH_LOW\t\t\t(0x4 * 0x817)\n#define LCD_PWM2_CTRL\t\t\t\t(0x4 * 0x818)\n#define LCD_PWM2_RPT_LEADIN\t\t\t(0x4 * 0x819)\n#define LCD_PWM2_HIGH_LOW\t\t\t(0x4 * 0x81a)\n#define LCD_VIDEO0_DMA0_BYTES\t\t\t(0x4 * 0xb00)\n#define LCD_VIDEO0_DMA0_STATE\t\t\t(0x4 * 0xb01)\n#define LCD_DMA_STATE_ACTIVE\t\t\t  BIT(3)\n#define LCD_VIDEO0_DMA1_BYTES\t\t\t(0x4 * 0xb02)\n#define LCD_VIDEO0_DMA1_STATE\t\t\t(0x4 * 0xb03)\n#define LCD_VIDEO0_DMA2_BYTES\t\t\t(0x4 * 0xb04)\n#define LCD_VIDEO0_DMA2_STATE\t\t\t(0x4 * 0xb05)\n#define LCD_VIDEO1_DMA0_BYTES\t\t\t(0x4 * 0xb06)\n#define LCD_VIDEO1_DMA0_STATE\t\t\t(0x4 * 0xb07)\n#define LCD_VIDEO1_DMA1_BYTES\t\t\t(0x4 * 0xb08)\n#define LCD_VIDEO1_DMA1_STATE\t\t\t(0x4 * 0xb09)\n#define LCD_VIDEO1_DMA2_BYTES\t\t\t(0x4 * 0xb0a)\n#define LCD_VIDEO1_DMA2_STATE\t\t\t(0x4 * 0xb0b)\n#define LCD_GRAPHIC0_DMA_BYTES\t\t\t(0x4 * 0xb0c)\n#define LCD_GRAPHIC0_DMA_STATE\t\t\t(0x4 * 0xb0d)\n#define LCD_GRAPHIC1_DMA_BYTES\t\t\t(0x4 * 0xb0e)\n#define LCD_GRAPHIC1_DMA_STATE\t\t\t(0x4 * 0xb0f)\n\n \n#define MIPI0_HS_BASE_ADDR\t\t\t(MIPI_BASE_ADDR + 0x400)\n#define HS_OFFSET(M)\t\t\t\t(((M) + 1) * 0x400)\n\n#define MIPI_TX_HS_CTRL\t\t\t\t(0x0)\n#define   MIPI_TXm_HS_CTRL(M)\t\t\t(MIPI_TX_HS_CTRL + HS_OFFSET(M))\n#define   HS_CTRL_EN\t\t\t\tBIT(0)\n \n#define   HS_CTRL_CSIDSIN\t\t\tBIT(2)\n \n#define   TX_SOURCE\t\t\t\tBIT(3)\n#define   ACTIVE_LANES(n)\t\t\t((n) << 4)\n#define   LCD_VC(ch)\t\t\t\t((ch) << 8)\n#define   DSI_EOTP_EN\t\t\t\tBIT(11)\n#define   DSI_CMD_HFP_EN\t\t\tBIT(12)\n#define   CRC_EN\t\t\t\tBIT(14)\n#define   HSEXIT_CNT(n)\t\t\t\t((n) << 16)\n#define   HSCLKIDLE_CNT\t\t\t\tBIT(24)\n#define MIPI_TX_HS_SYNC_CFG\t\t\t(0x8)\n#define   MIPI_TXm_HS_SYNC_CFG(M)\t\t(MIPI_TX_HS_SYNC_CFG \\\n\t\t\t\t\t\t+ HS_OFFSET(M))\n#define   LINE_SYNC_PKT_ENABLE\t\t\tBIT(0)\n#define   FRAME_COUNTER_ACTIVE\t\t\tBIT(1)\n#define   LINE_COUNTER_ACTIVE\t\t\tBIT(2)\n#define   DSI_V_BLANKING\t\t\tBIT(4)\n#define   DSI_HSA_BLANKING\t\t\tBIT(5)\n#define   DSI_HBP_BLANKING\t\t\tBIT(6)\n#define   DSI_HFP_BLANKING\t\t\tBIT(7)\n#define   DSI_SYNC_PULSE_EVENTN\t\t\tBIT(8)\n#define   DSI_LPM_FIRST_VSA_LINE\t\tBIT(9)\n#define   DSI_LPM_LAST_VFP_LINE\t\t\tBIT(10)\n#define   WAIT_ALL_SECT\t\t\t\tBIT(11)\n#define   WAIT_TRIG_POS\t\t\t\tBIT(15)\n#define   ALWAYS_USE_HACT(f)\t\t\t((f) << 19)\n#define   FRAME_GEN_EN(f)\t\t\t((f) << 23)\n#define   HACT_WAIT_STOP(f)\t\t\t((f) << 28)\n#define MIPI_TX0_HS_FG0_SECT0_PH\t\t(0x40)\n#define   MIPI_TXm_HS_FGn_SECTo_PH(M, N, O)\t(MIPI_TX0_HS_FG0_SECT0_PH + \\\n\t\t\t\t\t\tHS_OFFSET(M) + (0x2C * (N)) \\\n\t\t\t\t\t\t+ (8 * (O)))\n#define   MIPI_TX_SECT_WC_MASK\t\t\t(0xffff)\n#define\t  MIPI_TX_SECT_VC_MASK\t\t\t(3)\n#define   MIPI_TX_SECT_VC_SHIFT\t\t\t(22)\n#define   MIPI_TX_SECT_DT_MASK\t\t\t(0x3f)\n#define   MIPI_TX_SECT_DT_SHIFT\t\t\t(16)\n#define   MIPI_TX_SECT_DM_MASK\t\t\t(3)\n#define   MIPI_TX_SECT_DM_SHIFT\t\t\t(24)\n#define   MIPI_TX_SECT_DMA_PACKED\t\tBIT(26)\n#define MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES0\t(0x60)\n#define MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES1\t(0x64)\n#define   MIPI_TXm_HS_FGn_SECT_UNPACKED_BYTES0(M, N)\t\\\n\t\t\t\t\t(MIPI_TX_HS_FG0_SECT_UNPACKED_BYTES0 \\\n\t\t\t\t\t+ HS_OFFSET(M) + (0x2C * (N)))\n#define MIPI_TX_HS_FG0_SECT0_LINE_CFG\t\t(0x44)\n#define   MIPI_TXm_HS_FGn_SECTo_LINE_CFG(M, N, O)\t\\\n\t\t\t\t(MIPI_TX_HS_FG0_SECT0_LINE_CFG + HS_OFFSET(M) \\\n\t\t\t\t+ (0x2C * (N)) + (8 * (O)))\n\n#define MIPI_TX_HS_FG0_NUM_LINES\t\t(0x68)\n#define   MIPI_TXm_HS_FGn_NUM_LINES(M, N)\t\\\n\t\t\t\t(MIPI_TX_HS_FG0_NUM_LINES + HS_OFFSET(M) \\\n\t\t\t\t+ (0x2C * (N)))\n#define MIPI_TX_HS_VSYNC_WIDTHS0\t\t(0x104)\n#define   MIPI_TXm_HS_VSYNC_WIDTHn(M, N)\t\t\\\n\t\t\t\t(MIPI_TX_HS_VSYNC_WIDTHS0 + HS_OFFSET(M) \\\n\t\t\t\t+ (0x4 * (N)))\n#define MIPI_TX_HS_V_BACKPORCHES0\t\t(0x16c)\n#define   MIPI_TXm_HS_V_BACKPORCHESn(M, N)\t\\\n\t\t\t\t(MIPI_TX_HS_V_BACKPORCHES0 + HS_OFFSET(M) \\\n\t\t\t\t+ (0x4 * (N)))\n#define MIPI_TX_HS_V_FRONTPORCHES0\t\t(0x174)\n#define   MIPI_TXm_HS_V_FRONTPORCHESn(M, N)\t\\\n\t\t\t\t(MIPI_TX_HS_V_FRONTPORCHES0 + HS_OFFSET(M) \\\n\t\t\t\t+ (0x4 * (N)))\n#define MIPI_TX_HS_V_ACTIVE0\t\t\t(0x17c)\n#define   MIPI_TXm_HS_V_ACTIVEn(M, N)\t\t\\\n\t\t\t\t(MIPI_TX_HS_V_ACTIVE0 + HS_OFFSET(M) \\\n\t\t\t\t+ (0x4 * (N)))\n#define MIPI_TX_HS_HSYNC_WIDTH0\t\t\t(0x10c)\n#define   MIPI_TXm_HS_HSYNC_WIDTHn(M, N)\t\t\\\n\t\t\t\t(MIPI_TX_HS_HSYNC_WIDTH0 + HS_OFFSET(M) \\\n\t\t\t\t+ (0x4 * (N)))\n#define MIPI_TX_HS_H_BACKPORCH0\t\t\t(0x11c)\n#define   MIPI_TXm_HS_H_BACKPORCHn(M, N)\t\t\\\n\t\t\t\t(MIPI_TX_HS_H_BACKPORCH0 + HS_OFFSET(M) \\\n\t\t\t\t+ (0x4 * (N)))\n#define MIPI_TX_HS_H_FRONTPORCH0\t\t(0x12c)\n#define   MIPI_TXm_HS_H_FRONTPORCHn(M, N)\t\\\n\t\t\t\t(MIPI_TX_HS_H_FRONTPORCH0 + HS_OFFSET(M) \\\n\t\t\t\t+ (0x4 * (N)))\n#define MIPI_TX_HS_H_ACTIVE0\t\t\t(0x184)\n#define   MIPI_TXm_HS_H_ACTIVEn(M, N)\t\t\\\n\t\t\t\t(MIPI_TX_HS_H_ACTIVE0 + HS_OFFSET(M) \\\n\t\t\t\t+ (0x4 * (N)))\n#define MIPI_TX_HS_LLP_HSYNC_WIDTH0\t\t(0x13c)\n#define   MIPI_TXm_HS_LLP_HSYNC_WIDTHn(M, N)\t\\\n\t\t\t\t(MIPI_TX_HS_LLP_HSYNC_WIDTH0 + HS_OFFSET(M) \\\n\t\t\t\t+ (0x4 * (N)))\n#define MIPI_TX_HS_LLP_H_BACKPORCH0\t\t(0x14c)\n#define   MIPI_TXm_HS_LLP_H_BACKPORCHn(M, N)\t\\\n\t\t\t\t(MIPI_TX_HS_LLP_H_BACKPORCH0 + HS_OFFSET(M) \\\n\t\t\t\t+ (0x4 * (N)))\n#define MIPI_TX_HS_LLP_H_FRONTPORCH0\t\t(0x15c)\n#define   MIPI_TXm_HS_LLP_H_FRONTPORCHn(M, N)\t\\\n\t\t\t\t(MIPI_TX_HS_LLP_H_FRONTPORCH0 + HS_OFFSET(M) \\\n\t\t\t\t+ (0x4 * (N)))\n\n#define MIPI_TX_HS_MC_FIFO_CTRL_EN\t\t(0x194)\n#define   MIPI_TXm_HS_MC_FIFO_CTRL_EN(M)\t\\\n\t\t\t\t(MIPI_TX_HS_MC_FIFO_CTRL_EN + HS_OFFSET(M))\n\n#define MIPI_TX_HS_MC_FIFO_CHAN_ALLOC0\t\t(0x198)\n#define MIPI_TX_HS_MC_FIFO_CHAN_ALLOC1\t\t(0x19c)\n#define   MIPI_TXm_HS_MC_FIFO_CHAN_ALLOCn(M, N)\t\\\n\t\t\t(MIPI_TX_HS_MC_FIFO_CHAN_ALLOC0 + HS_OFFSET(M) \\\n\t\t\t+ (0x4 * (N)))\n#define   SET_MC_FIFO_CHAN_ALLOC(dev, ctrl, vc, sz)\t\\\n\t\tkmb_write_bits_mipi(dev, \\\n\t\t\t\tMIPI_TXm_HS_MC_FIFO_CHAN_ALLOCn(ctrl, \\\n\t\t\t\t(vc) / 2), ((vc) % 2) * 16, 16, sz)\n#define MIPI_TX_HS_MC_FIFO_RTHRESHOLD0\t\t(0x1a0)\n#define MIPI_TX_HS_MC_FIFO_RTHRESHOLD1\t\t(0x1a4)\n#define   MIPI_TXm_HS_MC_FIFO_RTHRESHOLDn(M, N)\t\\\n\t\t\t\t(MIPI_TX_HS_MC_FIFO_RTHRESHOLD0 + HS_OFFSET(M) \\\n\t\t\t\t+ (0x4 * (N)))\n#define   SET_MC_FIFO_RTHRESHOLD(dev, ctrl, vc, th)\t\\\n\tkmb_write_bits_mipi(dev, MIPI_TXm_HS_MC_FIFO_RTHRESHOLDn(ctrl, \\\n\t\t\t\t(vc) / 2), ((vc) % 2) * 16, 16, th)\n#define MIPI_TX_HS_DMA_CFG\t\t\t(0x1a8)\n#define MIPI_TX_HS_DMA_START_ADR_CHAN0\t\t(0x1ac)\n#define MIPI_TX_HS_DMA_LEN_CHAN0\t\t(0x1b4)\n\n \n#define MIPI_CTRL_IRQ_STATUS0\t\t\t\t(0x00)\n#define   MIPI_DPHY_ERR_IRQ\t\t\t\t1\n#define   MIPI_DPHY_ERR_MASK\t\t\t\t0x7FE\t \n#define   MIPI_HS_IRQ\t\t\t\t\t13\n \n#define   MIPI_HS_IRQ_MASK\t\t\t\t0x7FE000\n#define   MIPI_LP_EVENT_IRQ\t\t\t\t25\n#define   MIPI_GET_IRQ_STAT0(dev)\t\tkmb_read_mipi(dev, \\\n\t\t\t\t\t\tMIPI_CTRL_IRQ_STATUS0)\n#define MIPI_CTRL_IRQ_STATUS1\t\t\t\t(0x04)\n#define   MIPI_HS_RX_EVENT_IRQ\t\t\t\t0\n#define   MIPI_GET_IRQ_STAT1(dev)\t\tkmb_read_mipi(dev, \\\n\t\t\t\t\t\tMIPI_CTRL_IRQ_STATUS1)\n#define MIPI_CTRL_IRQ_ENABLE0\t\t\t\t(0x08)\n#define   SET_MIPI_CTRL_IRQ_ENABLE0(dev, M, N)\tkmb_set_bit_mipi(dev, \\\n\t\t\t\t\t\tMIPI_CTRL_IRQ_ENABLE0, \\\n\t\t\t\t\t\t(M) + (N))\n#define   MIPI_GET_IRQ_ENABLED0(dev)\t\tkmb_read_mipi(dev, \\\n\t\t\t\t\t\tMIPI_CTRL_IRQ_ENABLE0)\n#define MIPI_CTRL_IRQ_ENABLE1\t\t\t\t(0x0c)\n#define   MIPI_GET_IRQ_ENABLED1(dev)\t\tkmb_read_mipi(dev, \\\n\t\t\t\t\t\tMIPI_CTRL_IRQ_ENABLE1)\n#define MIPI_CTRL_IRQ_CLEAR0\t\t\t\t(0x010)\n#define   SET_MIPI_CTRL_IRQ_CLEAR0(dev, M, N)\t\t\\\n\t\tkmb_set_bit_mipi(dev, MIPI_CTRL_IRQ_CLEAR0, (M) + (N))\n#define MIPI_CTRL_IRQ_CLEAR1\t\t\t\t(0x014)\n#define   SET_MIPI_CTRL_IRQ_CLEAR1(dev, M, N)\t\t\\\n\t\tkmb_set_bit_mipi(dev, MIPI_CTRL_IRQ_CLEAR1, (M) + (N))\n#define MIPI_CTRL_DIG_LOOPBACK\t\t\t\t(0x018)\n#define MIPI_TX_HS_IRQ_STATUS\t\t\t\t(0x01c)\n#define   MIPI_TX_HS_IRQ_STATUSm(M)\t\t(MIPI_TX_HS_IRQ_STATUS + \\\n\t\t\t\t\t\tHS_OFFSET(M))\n#define   GET_MIPI_TX_HS_IRQ_STATUS(dev, M)\tkmb_read_mipi(dev, \\\n\t\t\t\t\t\tMIPI_TX_HS_IRQ_STATUSm(M))\n#define   MIPI_TX_HS_IRQ_LINE_COMPARE\t\t\tBIT(1)\n#define   MIPI_TX_HS_IRQ_FRAME_DONE_0\t\t\tBIT(2)\n#define   MIPI_TX_HS_IRQ_FRAME_DONE_1\t\t\tBIT(3)\n#define   MIPI_TX_HS_IRQ_FRAME_DONE_2\t\t\tBIT(4)\n#define   MIPI_TX_HS_IRQ_FRAME_DONE_3\t\t\tBIT(5)\n#define   MIPI_TX_HS_IRQ_DMA_DONE_0\t\t\tBIT(6)\n#define   MIPI_TX_HS_IRQ_DMA_IDLE_0\t\t\tBIT(7)\n#define   MIPI_TX_HS_IRQ_DMA_DONE_1\t\t\tBIT(8)\n#define   MIPI_TX_HS_IRQ_DMA_IDLE_1\t\t\tBIT(9)\n#define   MIPI_TX_HS_IRQ_DMA_DONE_2\t\t\tBIT(10)\n#define   MIPI_TX_HS_IRQ_DMA_IDLE_2\t\t\tBIT(11)\n#define   MIPI_TX_HS_IRQ_DMA_DONE_3\t\t\tBIT(12)\n#define   MIPI_TX_HS_IRQ_DMA_IDLE_3\t\t\tBIT(13)\n#define   MIPI_TX_HS_IRQ_MC_FIFO_UNDERFLOW\t\tBIT(14)\n#define   MIPI_TX_HS_IRQ_MC_FIFO_OVERFLOW\t\tBIT(15)\n#define   MIPI_TX_HS_IRQ_LLP_FIFO_EMPTY\t\t\tBIT(16)\n#define   MIPI_TX_HS_IRQ_LLP_REQUEST_QUEUE_FULL\t\tBIT(17)\n#define   MIPI_TX_HS_IRQ_LLP_REQUEST_QUEUE_ERROR\tBIT(18)\n#define   MIPI_TX_HS_IRQ_LLP_WORD_COUNT_ERROR\t\tBIT(20)\n#define   MIPI_TX_HS_IRQ_FRAME_DONE\t\t\t\\\n\t\t\t\t(MIPI_TX_HS_IRQ_FRAME_DONE_0 | \\\n\t\t\t\tMIPI_TX_HS_IRQ_FRAME_DONE_1 | \\\n\t\t\t\tMIPI_TX_HS_IRQ_FRAME_DONE_2 | \\\n\t\t\t\tMIPI_TX_HS_IRQ_FRAME_DONE_3)\n\n#define MIPI_TX_HS_IRQ_DMA_DONE\t\t\t\t\\\n\t\t\t\t(MIPI_TX_HS_IRQ_DMA_DONE_0 | \\\n\t\t\t\tMIPI_TX_HS_IRQ_DMA_DONE_1 | \\\n\t\t\t\tMIPI_TX_HS_IRQ_DMA_DONE_2 | \\\n\t\t\t\tMIPI_TX_HS_IRQ_DMA_DONE_3)\n\n#define MIPI_TX_HS_IRQ_DMA_IDLE\t\t\t\t\\\n\t\t\t\t(MIPI_TX_HS_IRQ_DMA_IDLE_0 | \\\n\t\t\t\tMIPI_TX_HS_IRQ_DMA_IDLE_1 | \\\n\t\t\t\tMIPI_TX_HS_IRQ_DMA_IDLE_2 | \\\n\t\t\t\tMIPI_TX_HS_IRQ_DMA_IDLE_3)\n\n#define MIPI_TX_HS_IRQ_ERROR\t\t\t\t\\\n\t\t\t\t(MIPI_TX_HS_IRQ_MC_FIFO_UNDERFLOW | \\\n\t\t\t\tMIPI_TX_HS_IRQ_MC_FIFO_OVERFLOW | \\\n\t\t\t\tMIPI_TX_HS_IRQ_LLP_FIFO_EMPTY | \\\n\t\t\t\tMIPI_TX_HS_IRQ_LLP_REQUEST_QUEUE_FULL | \\\n\t\t\t\tMIPI_TX_HS_IRQ_LLP_REQUEST_QUEUE_ERROR | \\\n\t\t\t\tMIPI_TX_HS_IRQ_LLP_WORD_COUNT_ERROR)\n\n#define MIPI_TX_HS_IRQ_ALL\t\t\t\t\\\n\t\t\t\t(MIPI_TX_HS_IRQ_FRAME_DONE | \\\n\t\t\t\tMIPI_TX_HS_IRQ_DMA_DONE | \\\n\t\t\t\tMIPI_TX_HS_IRQ_DMA_IDLE | \\\n\t\t\t\tMIPI_TX_HS_IRQ_LINE_COMPARE | \\\n\t\t\t\tMIPI_TX_HS_IRQ_ERROR)\n\n#define MIPI_TX_HS_IRQ_ENABLE\t\t\t\t(0x020)\n#define\t  GET_HS_IRQ_ENABLE(dev, M)\t\tkmb_read_mipi(dev, \\\n\t\t\t\t\t\tMIPI_TX_HS_IRQ_ENABLE \\\n\t\t\t\t\t\t+ HS_OFFSET(M))\n#define MIPI_TX_HS_IRQ_CLEAR\t\t\t\t(0x024)\n\n \n#define MIPI_TX_HS_TEST_PAT_CTRL\t\t\t(0x230)\n#define   MIPI_TXm_HS_TEST_PAT_CTRL(M)\t\t\t\\\n\t\t\t\t(MIPI_TX_HS_TEST_PAT_CTRL + HS_OFFSET(M))\n#define   TP_EN_VCm(M)\t\t\t\t\t(1 << ((M) * 0x04))\n#define   TP_SEL_VCm(M, N)\t\t\t\t\\\n\t\t\t\t((N) << (((M) * 0x04) + 1))\n#define   TP_STRIPE_WIDTH(M)\t\t\t\t((M) << 16)\n#define MIPI_TX_HS_TEST_PAT_COLOR0\t\t\t(0x234)\n#define   MIPI_TXm_HS_TEST_PAT_COLOR0(M)\t\t\\\n\t\t\t\t(MIPI_TX_HS_TEST_PAT_COLOR0 + HS_OFFSET(M))\n#define MIPI_TX_HS_TEST_PAT_COLOR1\t\t\t(0x238)\n#define   MIPI_TXm_HS_TEST_PAT_COLOR1(M)\t\t\\\n\t\t\t\t(MIPI_TX_HS_TEST_PAT_COLOR1 + HS_OFFSET(M))\n\n \n#define DPHY_ENABLE\t\t\t\t(0x100)\n#define DPHY_INIT_CTRL0\t\t\t\t(0x104)\n#define   SHUTDOWNZ\t\t\t\t0\n#define   RESETZ\t\t\t\t12\n#define DPHY_INIT_CTRL1\t\t\t\t(0x108)\n#define   PLL_CLKSEL_0\t\t\t\t18\n#define   PLL_SHADOW_CTRL\t\t\t16\n#define DPHY_INIT_CTRL2\t\t\t\t(0x10c)\n#define   SET_DPHY_INIT_CTRL0(dev, dphy, offset)\t\\\n\t\t\tkmb_set_bit_mipi(dev, DPHY_INIT_CTRL0, \\\n\t\t\t\t\t((dphy) + (offset)))\n#define   CLR_DPHY_INIT_CTRL0(dev, dphy, offset)\t\\\n\t\t\tkmb_clr_bit_mipi(dev, DPHY_INIT_CTRL0, \\\n\t\t\t\t\t((dphy) + (offset)))\n#define DPHY_INIT_CTRL2\t\t\t\t(0x10c)\n#define DPHY_PLL_OBS0\t\t\t\t(0x110)\n#define DPHY_PLL_OBS1\t\t\t\t(0x114)\n#define DPHY_PLL_OBS2\t\t\t\t(0x118)\n#define DPHY_FREQ_CTRL0_3\t\t\t(0x11c)\n#define DPHY_FREQ_CTRL4_7\t\t\t(0x120)\n#define   SET_DPHY_FREQ_CTRL0_3(dev, dphy, val)\t\\\n\t\t\tkmb_write_bits_mipi(dev, DPHY_FREQ_CTRL0_3 \\\n\t\t\t+ (((dphy) / 4) * 4), (dphy % 4) * 8, 6, val)\n\n#define DPHY_FORCE_CTRL0\t\t\t(0x128)\n#define DPHY_FORCE_CTRL1\t\t\t(0x12C)\n#define MIPI_DPHY_STAT0_3\t\t\t(0x134)\n#define MIPI_DPHY_STAT4_7\t\t\t(0x138)\n#define\t  GET_STOPSTATE_DATA(dev, dphy)\t\t\\\n\t\t\t(((kmb_read_mipi(dev, MIPI_DPHY_STAT0_3 + \\\n\t\t\t\t\t ((dphy) / 4) * 4)) >> \\\n\t\t\t\t\t (((dphy % 4) * 8) + 4)) & 0x03)\n\n#define MIPI_DPHY_ERR_STAT6_7\t\t\t(0x14C)\n\n#define DPHY_TEST_CTRL0\t\t\t\t(0x154)\n#define   SET_DPHY_TEST_CTRL0(dev, dphy)\t\t\\\n\t\t\tkmb_set_bit_mipi(dev, DPHY_TEST_CTRL0, (dphy))\n#define   CLR_DPHY_TEST_CTRL0(dev, dphy)\t\t\\\n\t\t\tkmb_clr_bit_mipi(dev, DPHY_TEST_CTRL0, \\\n\t\t\t\t\t\t(dphy))\n#define DPHY_TEST_CTRL1\t\t\t\t(0x158)\n#define   SET_DPHY_TEST_CTRL1_CLK(dev, dphy)\t\\\n\t\t\tkmb_set_bit_mipi(dev, DPHY_TEST_CTRL1, (dphy))\n#define   CLR_DPHY_TEST_CTRL1_CLK(dev, dphy)\t\\\n\t\t\tkmb_clr_bit_mipi(dev, DPHY_TEST_CTRL1, (dphy))\n#define   SET_DPHY_TEST_CTRL1_EN(dev, dphy)\t\\\n\t\t\tkmb_set_bit_mipi(dev, DPHY_TEST_CTRL1, ((dphy) + 12))\n#define   CLR_DPHY_TEST_CTRL1_EN(dev, dphy)\t\\\n\t\t\tkmb_clr_bit_mipi(dev, DPHY_TEST_CTRL1, ((dphy) + 12))\n#define DPHY_TEST_DIN0_3\t\t\t(0x15c)\n#define   SET_TEST_DIN0_3(dev, dphy, val)\t\t\\\n\t\t\tkmb_write_mipi(dev, DPHY_TEST_DIN0_3 + \\\n\t\t\t4, ((val) << (((dphy) % 4) * 8)))\n#define DPHY_TEST_DOUT0_3\t\t\t(0x168)\n#define   GET_TEST_DOUT0_3(dev, dphy)\t\t\\\n\t\t\t(kmb_read_mipi(dev, DPHY_TEST_DOUT0_3) \\\n\t\t\t>> (((dphy) % 4) * 8) & 0xff)\n#define DPHY_TEST_DOUT4_7\t\t\t(0x16C)\n#define   GET_TEST_DOUT4_7(dev, dphy)\t\t\\\n\t\t\t(kmb_read_mipi(dev, DPHY_TEST_DOUT4_7) \\\n\t\t\t>> (((dphy) % 4) * 8) & 0xff)\n#define DPHY_TEST_DOUT8_9\t\t\t(0x170)\n#define DPHY_TEST_DIN4_7\t\t\t(0x160)\n#define DPHY_TEST_DIN8_9\t\t\t(0x164)\n#define DPHY_PLL_LOCK\t\t\t\t(0x188)\n#define   GET_PLL_LOCK(dev, dphy)\t\t\\\n\t\t\t(kmb_read_mipi(dev, DPHY_PLL_LOCK) \\\n\t\t\t& (1 << ((dphy) - MIPI_DPHY6)))\n#define DPHY_CFG_CLK_EN\t\t\t\t(0x18c)\n\n#define MSS_MIPI_CIF_CFG\t\t\t(0x00)\n#define MSS_LCD_MIPI_CFG\t\t\t(0x04)\n#define MSS_CAM_CLK_CTRL\t\t\t(0x10)\n#define MSS_LOOPBACK_CFG\t\t\t(0x0C)\n#define   LCD\t\t\t\t\tBIT(1)\n#define   MIPI_COMMON\t\t\t\tBIT(2)\n#define   MIPI_TX0\t\t\t\tBIT(9)\n#define MSS_CAM_RSTN_CTRL\t\t\t(0x14)\n#define MSS_CAM_RSTN_SET\t\t\t(0x20)\n#define MSS_CAM_RSTN_CLR\t\t\t(0x24)\n\n#define MSSCPU_CPR_CLK_EN\t\t\t(0x0)\n#define MSSCPU_CPR_RST_EN\t\t\t(0x10)\n#define BIT_MASK_16\t\t\t\t(0xffff)\n \n#define LCD_QOS_PRIORITY\t\t\t(0x8)\n#define LCD_QOS_MODE\t\t\t\t(0xC)\n#define LCD_QOS_BW\t\t\t\t(0x10)\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}