addc_32.v,verilog,xil_defaultlib,../../../../OExp01-ALU.srcs/sources_1/ip/addc_32_0/addc_32.v,
addc_32_0.v,verilog,xil_defaultlib,../../../../OExp01-ALU.srcs/sources_1/ip/addc_32_0/sim/addc_32_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
