<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2757" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2757{left:625px;bottom:1141px;letter-spacing:-0.14px;}
#t2_2757{left:791px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3_2757{left:837px;bottom:68px;letter-spacing:0.1px;}
#t4_2757{left:70px;bottom:1083px;letter-spacing:0.12px;}
#t5_2757{left:152px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_2757{left:70px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t7_2757{left:70px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t8_2757{left:396px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t9_2757{left:70px;bottom:1025px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#ta_2757{left:251px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#tb_2757{left:70px;bottom:1008px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tc_2757{left:70px;bottom:984px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#td_2757{left:70px;bottom:967px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#te_2757{left:70px;bottom:950px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tf_2757{left:70px;bottom:933px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tg_2757{left:70px;bottom:917px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_2757{left:70px;bottom:900px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_2757{left:70px;bottom:883px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tj_2757{left:70px;bottom:859px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#tk_2757{left:70px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tl_2757{left:70px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#tm_2757{left:70px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_2757{left:70px;bottom:791px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_2757{left:70px;bottom:774px;letter-spacing:-0.15px;word-spacing:-0.86px;}
#tp_2757{left:70px;bottom:758px;letter-spacing:-0.16px;word-spacing:-1.17px;}
#tq_2757{left:70px;bottom:741px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_2757{left:70px;bottom:716px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_2757{left:70px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_2757{left:70px;bottom:683px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#tu_2757{left:70px;bottom:666px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tv_2757{left:70px;bottom:642px;letter-spacing:-0.16px;word-spacing:-1.16px;}
#tw_2757{left:70px;bottom:625px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#tx_2757{left:70px;bottom:608px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_2757{left:70px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_2757{left:70px;bottom:574px;letter-spacing:-0.13px;}
#t10_2757{left:70px;bottom:550px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#t11_2757{left:70px;bottom:533px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t12_2757{left:70px;bottom:465px;letter-spacing:0.14px;}
#t13_2757{left:151px;bottom:465px;letter-spacing:0.2px;word-spacing:-0.03px;}
#t14_2757{left:70px;bottom:440px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#t15_2757{left:70px;bottom:423px;letter-spacing:-0.15px;word-spacing:-1.21px;}
#t16_2757{left:70px;bottom:406px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_2757{left:70px;bottom:382px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_2757{left:70px;bottom:365px;letter-spacing:-0.16px;word-spacing:-1.33px;}
#t19_2757{left:70px;bottom:348px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_2757{left:70px;bottom:324px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1b_2757{left:70px;bottom:307px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#t1c_2757{left:70px;bottom:290px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1d_2757{left:70px;bottom:273px;letter-spacing:-0.13px;word-spacing:-0.88px;}
#t1e_2757{left:219px;bottom:280px;}
#t1f_2757{left:230px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#t1g_2757{left:70px;bottom:257px;letter-spacing:-0.17px;}
#t1h_2757{left:70px;bottom:166px;letter-spacing:-0.14px;}
#t1i_2757{left:95px;bottom:166px;letter-spacing:-0.11px;word-spacing:-0.59px;}
#t1j_2757{left:92px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#t1k_2757{left:92px;bottom:133px;letter-spacing:-0.11px;}
#t1l_2757{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_2757{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s2_2757{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_2757{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2757{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_2757{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s6_2757{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_2757{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_2757{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2757" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2757Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2757" style="-webkit-user-select: none;"><object width="935" height="1210" data="2757/2757.svg" type="image/svg+xml" id="pdf2757" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2757" class="t s1_2757">SAFER MODE EXTENSIONS REFERENCE </span>
<span id="t2_2757" class="t s2_2757">Vol. 2D </span><span id="t3_2757" class="t s2_2757">7-5 </span>
<span id="t4_2757" class="t s3_2757">7.2.3 </span><span id="t5_2757" class="t s3_2757">Measured Environment and SMX </span>
<span id="t6_2757" class="t s4_2757">This section gives a simplified view of a representative life cycle of a measured environment that is launched by a </span>
<span id="t7_2757" class="t s4_2757">system executive using SMX leaf functions. The </span><span id="t8_2757" class="t s5_2757">IntelÂ® Trusted Execution Technology Measured Launched Environ- </span>
<span id="t9_2757" class="t s5_2757">ment Programming Guide </span><span id="ta_2757" class="t s4_2757">provides more detailed examples of using SMX and chipset resources (including chipset </span>
<span id="tb_2757" class="t s4_2757">registers, Trusted Platform Module) to launch an MVMM. </span>
<span id="tc_2757" class="t s4_2757">The life cycle starts with the system executive (an OS, an OS loader, and so forth) loading the MLE and SINIT AC </span>
<span id="td_2757" class="t s4_2757">module into available system memory. The system executive must validate and prepare the platform for the </span>
<span id="te_2757" class="t s4_2757">measured launch. When the platform is properly configured, the system executive executes GETSEC[SENTER] on </span>
<span id="tf_2757" class="t s4_2757">the initiating logical processor (ILP) to rendezvous the responding logical processors into an SENTER sleep state, </span>
<span id="tg_2757" class="t s4_2757">the ILP then enters into using the SINIT AC module. In a multi-threaded or multi-processing environment, the </span>
<span id="th_2757" class="t s4_2757">system executive must ensure that other logical processors are already in an idle loop, or asleep (such as after </span>
<span id="ti_2757" class="t s4_2757">executing HLT) before executing GETSEC[SENTER]. </span>
<span id="tj_2757" class="t s4_2757">After the GETSEC[SENTER] rendezvous handshake is performed between all logical processors in the platform, the </span>
<span id="tk_2757" class="t s4_2757">ILP loads the chipset authenticated code module (SINIT) and performs an authentication check. If the check </span>
<span id="tl_2757" class="t s4_2757">passes, the processor hashes the SINIT AC module and stores the result into TPM PCR 17. It then switches execu- </span>
<span id="tm_2757" class="t s4_2757">tion context to the SINIT AC module. The SINIT AC module will perform a number of platform operations, </span>
<span id="tn_2757" class="t s4_2757">including: verifying the system configuration, protecting the system memory used by the MLE from I/O devices </span>
<span id="to_2757" class="t s4_2757">capable of DMA, producing a hash of the MLE, storing the hash value in TPM PCR 18, and various other operations. </span>
<span id="tp_2757" class="t s4_2757">When SINIT completes execution, it executes the GETSEC[EXITAC] instruction and transfers control the MLE at the </span>
<span id="tq_2757" class="t s4_2757">designated entry point. </span>
<span id="tr_2757" class="t s4_2757">Upon receiving control from the SINIT AC module, the MLE must establish its protection and isolation controls </span>
<span id="ts_2757" class="t s4_2757">before enabling DMA and interrupts and transferring control to other software modules. It must also wake up the </span>
<span id="tt_2757" class="t s4_2757">RLPs from their SENTER sleep state using the GETSEC[WAKEUP] instruction and bring them into its protection and </span>
<span id="tu_2757" class="t s4_2757">isolation environment. </span>
<span id="tv_2757" class="t s4_2757">While executing in a measured environment, the MVMM can access the Trusted Platform Module (TPM) in locality 2. </span>
<span id="tw_2757" class="t s4_2757">The MVMM has complete access to all TPM commands and may use the TPM to report current measurement values </span>
<span id="tx_2757" class="t s4_2757">or use the measurement values to protect information such that only when the platform configuration registers </span>
<span id="ty_2757" class="t s4_2757">(PCRs) contain the same value is the information released from the TPM. This protection mechanism is known as </span>
<span id="tz_2757" class="t s4_2757">sealing. </span>
<span id="t10_2757" class="t s4_2757">A measured environment shutdown is ultimately completed by executing GETSEC[SEXIT]. Prior to this step system </span>
<span id="t11_2757" class="t s4_2757">software is responsible for scrubbing sensitive information left in the processor caches, system memory. </span>
<span id="t12_2757" class="t s6_2757">7.3 </span><span id="t13_2757" class="t s6_2757">GETSEC LEAF FUNCTIONS </span>
<span id="t14_2757" class="t s4_2757">This section provides detailed descriptions of each leaf function of the GETSEC instruction. GETSEC is available only </span>
<span id="t15_2757" class="t s4_2757">if CPUID.01H:ECX[Bit 6] = 1. This indicates the availability of SMX and the GETSEC instruction. Before GETSEC can </span>
<span id="t16_2757" class="t s4_2757">be executed, SMX must be enabled by setting CR4.SMXE[Bit 14] = 1. </span>
<span id="t17_2757" class="t s4_2757">A GETSEC leaf can only be used if it is shown to be available as reported by the GETSEC[CAPABILITIES] function. </span>
<span id="t18_2757" class="t s4_2757">Attempts to access a GETSEC leaf index not supported by the processor, or if CR4.SMXE is 0, results in the signaling </span>
<span id="t19_2757" class="t s4_2757">of an undefined opcode exception. </span>
<span id="t1a_2757" class="t s4_2757">All GETSEC leaf functions are available in protected mode, including the compatibility sub-mode of IA-32e mode </span>
<span id="t1b_2757" class="t s4_2757">and the 64-bit sub-mode of IA-32e mode. Unless otherwise noted, the behavior of all GETSEC functions and inter- </span>
<span id="t1c_2757" class="t s4_2757">actions related to the measured environment are independent of IA-32e mode. This also applies to the interpreta- </span>
<span id="t1d_2757" class="t s4_2757">tion of register widths </span>
<span id="t1e_2757" class="t s7_2757">1 </span>
<span id="t1f_2757" class="t s4_2757">passed as input parameters to GETSEC functions and to register results returned as output </span>
<span id="t1g_2757" class="t s4_2757">parameters. </span>
<span id="t1h_2757" class="t s8_2757">1. </span><span id="t1i_2757" class="t s8_2757">This chapter uses the 64-bit notation RAX, RIP, RSP, RFLAGS, etc. for processor registers because processors that support SMX also </span>
<span id="t1j_2757" class="t s8_2757">support Intel 64 Architecture. The MVMM can be launched in IA-32e mode or outside IA-32e mode. The 64-bit notation of processor </span>
<span id="t1k_2757" class="t s8_2757">registers also refer to its 32-bit forms if SMX is used in 32-bit environment. In some places, notation such as EAX is used to refer </span>
<span id="t1l_2757" class="t s8_2757">specifically to lower 32 bits of the indicated register. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
