
---------- Begin Simulation Statistics ----------
final_tick                                11115357500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    616                       # Simulator instruction rate (inst/s)
host_mem_usage                                7293932                       # Number of bytes of host memory used
host_op_rate                                      631                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12018.70                       # Real time elapsed on the host
host_tick_rate                                 648749                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7405260                       # Number of instructions simulated
sim_ops                                       7581103                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007797                       # Number of seconds simulated
sim_ticks                                  7797112500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.548276                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  274097                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               280986                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                427                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3852                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            284561                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2879                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3517                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              638                       # Number of indirect misses.
system.cpu.branchPred.lookups                  314695                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11409                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          796                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1867513                       # Number of instructions committed
system.cpu.committedOps                       1894445                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.205578                       # CPI: cycles per instruction
system.cpu.discardedOps                          7995                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1021655                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             74801                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           516793                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1868121                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311956                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      360                       # number of quiesce instructions executed
system.cpu.numCycles                          5986459                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       360                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1289959     68.09%     68.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1544      0.08%     68.17% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::MemRead                  75005      3.96%     72.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite                527937     27.87%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1894445                       # Class of committed instruction
system.cpu.quiesceCycles                      6488921                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4118338                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          417                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3008                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        486349                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              159364                       # Transaction distribution
system.membus.trans_dist::ReadResp             162393                       # Transaction distribution
system.membus.trans_dist::WriteReq              84533                       # Transaction distribution
system.membus.trans_dist::WriteResp             84533                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          219                       # Transaction distribution
system.membus.trans_dist::WriteClean               67                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2707                       # Transaction distribution
system.membus.trans_dist::ReadExReq               106                       # Transaction distribution
system.membus.trans_dist::ReadExResp              106                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2845                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           185                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       240141                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        240141                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           49                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       481170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       488731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       480282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       480282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 977340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       182016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       182016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        35520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8244                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        48172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15368880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15368880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15599068                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            727436                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000594                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024362                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  727004     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     432      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              727436                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1228202920                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7678500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8151312                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1475000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5784600                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          964188320                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           14532750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       169984                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       169984                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       328663                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       328663                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3206                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6012                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       937984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       937984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       997294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5038                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15868644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1709192250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             21.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1378802164                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    839383000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         10.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8405163                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      6303872                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     14709035                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      8405163                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      6303872                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     14709035                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8405163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     14709035                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6303872                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     29418070                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      6303872                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     14709035                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       21012907                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      6303872                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2167469                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       8471341                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      6303872                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     21012907                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2167469                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      29484248                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       158989                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       158989                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81152                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81152                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       468992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       480282                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15368880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       292042                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       292042    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       292042                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    689657500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    876091000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    711857370                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     25215488                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    737072859                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     25215488                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     16832385                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     42047873                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    737072859                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     42047873                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    779120732                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14614528                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4980736                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19660800                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8192000                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10027008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18219008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3653632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       155648                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3811328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2048000                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       313344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2361344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      8405163                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1874351306                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    638792373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2521548843                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1050645351                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1285989910                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2336635261                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      8405163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2924996657                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1924782283                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4858184103                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     24954879                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2101291                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     27056170                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     10506454                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      8405163                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     18911616                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     35461333                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     10506454                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     45967786                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     32578214                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      8405163                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     40983377                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      8405163                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     16810326                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     25215488                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     40983377                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     16810326                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      8405163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     66198865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       182080                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       183488                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       182080                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       182080                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2845                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2867                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     23352235                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       180580                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       23532814                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     23352235                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     23352235                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     23352235                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       180580                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      23532814                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10027008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10192368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4980736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5212032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       156672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          286                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        77824                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              81438                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      8405163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8427222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1285989910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2167469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2207997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1307197761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2347536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     25215488                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2101291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    638792373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            668456688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2347536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      8405163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     33642711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2101291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1924782283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2167469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2207997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1975654449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    234344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001417015000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           95                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           95                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              286803                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              86569                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159258                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      81438                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159258                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    81438                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    169                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5060                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5138787250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  795445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9314873500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32301.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58551.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       116                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   148445                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   75834                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159257                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                81438                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  140111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    232                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    946.610599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   873.405955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.935713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          404      2.48%      2.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          304      1.87%      4.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          300      1.84%      6.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          180      1.11%      7.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          263      1.62%      8.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          202      1.24%     10.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          258      1.59%     11.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          208      1.28%     13.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14147     86.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16266                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           95                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1674.747368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1314.802104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            14     14.74%     14.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      1.05%     15.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.05%     16.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           34     35.79%     52.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      1.05%     53.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      2.11%     55.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           27     28.42%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      7.37%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.05%     92.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      7.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            95                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           95                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     857.326316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    644.377631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    349.475121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              5      5.26%      5.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      5.26%     10.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      1.05%     11.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      2.11%     13.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      2.11%     15.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      1.05%     16.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      1.05%     17.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      1.05%     18.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      1.05%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      3.16%     23.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           73     76.84%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            95                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10181696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5212544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10192368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5212032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1305.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       668.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1307.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    668.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7797116000                       # Total gap between requests
system.mem_ctrls.avgGap                      32394.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10017280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        17088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19840                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4980736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 8282040.306587855332                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8427222.256957303733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1284742268.371785163879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2167469.047035040334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2191580.537025725935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2544531.709655337036                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 25215488.426003858447                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1969960.033281551441                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 638792373.458764433861                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       156672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          269                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          286                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        77824                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58948435                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     59603785                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9155649410                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     28233345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12438525                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15691211505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3297094375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     46133250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 129123814625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57566.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57980.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58438.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    106540.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46239.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  54864375.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1073272.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    180208.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1659177.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4503712335                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    421890000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2874292165                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 720                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11266806.250000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    23294979.003834                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          360    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1202500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    400169375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7059307250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4056050250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       933787                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           933787                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       933787                       # number of overall hits
system.cpu.icache.overall_hits::total          933787                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2845                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2845                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2845                       # number of overall misses
system.cpu.icache.overall_misses::total          2845                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    123963125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    123963125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    123963125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    123963125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       936632                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       936632                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       936632                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       936632                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003037                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43572.275923                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43572.275923                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43572.275923                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43572.275923                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2845                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2845                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2845                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2845                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    119568625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    119568625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    119568625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    119568625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003037                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003037                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42027.636204                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42027.636204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42027.636204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42027.636204                       # average overall mshr miss latency
system.cpu.icache.replacements                   2638                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       933787                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          933787                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2845                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2845                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    123963125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    123963125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       936632                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       936632                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43572.275923                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43572.275923                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    119568625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    119568625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42027.636204                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42027.636204                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           379.638799                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1078529                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2638                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            408.843442                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   379.638799                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.741482                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.741482                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          299                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1876108                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1876108                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       118700                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           118700                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       118700                       # number of overall hits
system.cpu.dcache.overall_hits::total          118700                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          379                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            379                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          379                       # number of overall misses
system.cpu.dcache.overall_misses::total           379                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     29876375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29876375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     29876375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29876375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       119079                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       119079                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       119079                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       119079                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003183                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003183                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003183                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003183                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78829.485488                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78829.485488                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78829.485488                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78829.485488                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          219                       # number of writebacks
system.cpu.dcache.writebacks::total               219                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           88                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           88                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           88                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           88                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          291                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          291                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          291                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          291                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3756                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3756                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22101375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22101375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22101375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22101375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8150000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8150000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002444                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002444                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002444                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002444                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75949.742268                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75949.742268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75949.742268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75949.742268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2169.861555                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2169.861555                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    288                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        75022                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           75022                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13915125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13915125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        75210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        75210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74016.622340                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74016.622340                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          185                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          185                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          375                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          375                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13221875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13221875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8150000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8150000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71469.594595                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71469.594595                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21733.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21733.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        43678                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          43678                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          191                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          191                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15961250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15961250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        43869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        43869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83566.753927                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83566.753927                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          106                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          106                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3381                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3381                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8879500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8879500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83768.867925                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83768.867925                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       240141                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       240141                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2507082000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2507082000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10440.041476                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10440.041476                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        44212                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        44212                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       195929                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       195929                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2420000920                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2420000920                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12351.417707                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12351.417707                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           496.988364                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5853                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.487324                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   496.988364                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.970680                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.970680                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          432                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2397735                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2397735                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11115357500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                11115484375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    616                       # Simulator instruction rate (inst/s)
host_mem_usage                                7293932                       # Number of bytes of host memory used
host_op_rate                                      631                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12018.80                       # Real time elapsed on the host
host_tick_rate                                 648754                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7405269                       # Number of instructions simulated
sim_ops                                       7581118                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007797                       # Number of seconds simulated
sim_ticks                                  7797239375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.547244                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  274098                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               280990                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                428                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3854                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            284562                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2879                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3518                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              639                       # Number of indirect misses.
system.cpu.branchPred.lookups                  314702                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11412                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          796                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1867522                       # Number of instructions committed
system.cpu.committedOps                       1894460                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.205671                       # CPI: cycles per instruction
system.cpu.discardedOps                          8000                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1021671                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             74802                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           516795                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1868268                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311947                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      360                       # number of quiesce instructions executed
system.cpu.numCycles                          5986662                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       360                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1289967     68.09%     68.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1544      0.08%     68.17% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::MemRead                  75011      3.96%     72.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite                527937     27.87%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1894460                       # Class of committed instruction
system.cpu.quiesceCycles                      6488921                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4118394                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          417                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        486352                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              159364                       # Transaction distribution
system.membus.trans_dist::ReadResp             162395                       # Transaction distribution
system.membus.trans_dist::WriteReq              84533                       # Transaction distribution
system.membus.trans_dist::WriteResp             84533                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          219                       # Transaction distribution
system.membus.trans_dist::WriteClean               67                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2709                       # Transaction distribution
system.membus.trans_dist::ReadExReq               106                       # Transaction distribution
system.membus.trans_dist::ReadExResp              106                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2845                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           186                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       240141                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        240141                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           49                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       481173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       488734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       480282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       480282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 977345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       182080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       182080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        35584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8244                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        48236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15368880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15368880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15599196                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            727437                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000594                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024362                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  727005     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     432      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              727437                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1228205420                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7678500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8152562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1475000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5790350                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          964188320                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           14537750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       169984                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       169984                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       328663                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       328663                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3206                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6012                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       937984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       937984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       997294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5038                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15868644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1709192250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             21.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1378802164                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    839383000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         10.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8405026                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      6303770                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     14708796                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      8405026                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      6303770                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     14708796                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8405026                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     14708796                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6303770                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     29417591                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      6303770                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     14708796                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       21012565                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      6303770                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2167434                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       8471203                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      6303770                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     21012565                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2167434                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      29483768                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       158989                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       158989                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81152                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81152                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       468992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       480282                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15368880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       292042                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       292042    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       292042                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    689657500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    876091000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    711845787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     25215078                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    737060865                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     25215078                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     16832111                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     42047189                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    737060865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     42047189                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    779108055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14614528                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4980736                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19660800                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8192000                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10027008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18219008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3653632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       155648                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3811328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2048000                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       313344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2361344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      8405026                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1874320807                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    638781979                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2521507813                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1050628255                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1285968984                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2336597240                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      8405026                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2924949063                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1924750964                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4858105052                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     24954473                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2101257                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     27055730                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     10506283                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      8405026                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     18911309                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     35460756                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     10506283                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     45967038                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     32577684                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      8405026                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     40982710                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      8405026                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     16810052                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     25215078                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     40982710                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     16810052                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      8405026                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     66197788                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       182080                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       183488                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       182080                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       182080                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2845                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2867                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     23351855                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       180577                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       23532431                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     23351855                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     23351855                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     23351855                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       180577                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      23532431                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10027008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10192432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4980736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5212032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       156672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          286                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        77824                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              81438                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      8405026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8427085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1285968984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2167434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2216169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1307184698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2347498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     25215078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2101257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    638781979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            668445811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2347498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      8405026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     33642163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2101257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1924750964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2167434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2216169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1975630510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    234344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001417015000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           95                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           95                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              286805                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              86569                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159259                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      81438                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159259                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    81438                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    169                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5060                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5138787250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  795450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9314899750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32301.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58551.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       116                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   148446                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   75834                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159258                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                81438                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  140111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    232                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    946.610599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   873.405955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.935713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          404      2.48%      2.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          304      1.87%      4.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          300      1.84%      6.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          180      1.11%      7.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          263      1.62%      8.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          202      1.24%     10.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          258      1.59%     11.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          208      1.28%     13.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14147     86.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16266                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           95                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1674.747368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1314.802104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            14     14.74%     14.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      1.05%     15.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.05%     16.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           34     35.79%     52.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      1.05%     53.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      2.11%     55.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           27     28.42%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      7.37%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.05%     92.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      7.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            95                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           95                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     857.326316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    644.377631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    349.475121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              5      5.26%      5.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      5.26%     10.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      1.05%     11.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      2.11%     13.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      2.11%     15.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      1.05%     16.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      1.05%     17.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      1.05%     18.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      1.05%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      3.16%     23.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           73     76.84%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            95                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10181760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5212544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10192432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5212032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1305.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       668.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1307.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    668.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7797356875                       # Total gap between requests
system.mem_ctrls.avgGap                      32394.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10017280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        17152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19840                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4980736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 8281905.543011496775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8427085.131011512130                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1284721363.322259187698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2167433.778445464093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2199752.909342994448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2544490.305583314039                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 25215078.125006262213                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1969927.978516114177                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 638781979.166825294495                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       156672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          270                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          286                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        77824                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58948435                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     59603785                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9155649410                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     28233345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12464775                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15691211505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3297094375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     46133250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 129123814625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57566.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57980.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58438.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    106540.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46165.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  54864375.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1073272.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    180208.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1659177.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4503712335                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    421890000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2874419040                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 720                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11266806.250000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    23294979.003834                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          360    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1202500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    400169375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7059434125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4056050250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       933801                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           933801                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       933801                       # number of overall hits
system.cpu.icache.overall_hits::total          933801                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2845                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2845                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2845                       # number of overall misses
system.cpu.icache.overall_misses::total          2845                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    124006875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    124006875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    124006875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    124006875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       936646                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       936646                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       936646                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       936646                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003037                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43587.653779                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43587.653779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43587.653779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43587.653779                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2845                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2845                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2845                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2845                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    119610625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    119610625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    119610625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    119610625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003037                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003037                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42042.398946                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42042.398946                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42042.398946                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42042.398946                       # average overall mshr miss latency
system.cpu.icache.replacements                   2639                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       933801                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          933801                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2845                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2845                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    124006875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    124006875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       936646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       936646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43587.653779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43587.653779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    119610625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    119610625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42042.398946                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42042.398946                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           379.639033                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2383654                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3033                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            785.906363                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   379.639033                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.741482                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.741482                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          299                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1876137                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1876137                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       118706                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           118706                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       118706                       # number of overall hits
system.cpu.dcache.overall_hits::total          118706                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          380                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            380                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          380                       # number of overall misses
system.cpu.dcache.overall_misses::total           380                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     29936375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29936375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     29936375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29936375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       119086                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       119086                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       119086                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       119086                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003191                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003191                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003191                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003191                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78779.934211                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78779.934211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78779.934211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78779.934211                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          219                       # number of writebacks
system.cpu.dcache.writebacks::total               219                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           88                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           88                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           88                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           88                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          292                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          292                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          292                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          292                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3756                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3756                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22159750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22159750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22159750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22159750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8150000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8150000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002452                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002452                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002452                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002452                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75889.554795                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75889.554795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75889.554795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75889.554795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2169.861555                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2169.861555                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    289                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        75028                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           75028                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          189                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           189                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13975125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13975125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        75217                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        75217                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002513                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002513                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73942.460317                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73942.460317                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          186                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          186                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          375                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          375                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13280250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13280250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8150000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8150000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71399.193548                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71399.193548                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21733.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21733.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        43678                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          43678                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          191                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          191                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15961250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15961250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        43869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        43869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83566.753927                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83566.753927                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          106                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          106                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3381                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3381                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8879500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8879500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83768.867925                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83768.867925                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       240141                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       240141                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2507082000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2507082000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10440.041476                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10440.041476                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        44212                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        44212                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       195929                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       195929                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2420000920                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2420000920                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12351.417707                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12351.417707                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           496.987567                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              123430                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               804                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            153.519900                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   496.987567                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.970679                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.970679                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          431                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2397764                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2397764                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11115484375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
