{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737493181628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737493181637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 18:59:41 2025 " "Processing started: Tue Jan 21 18:59:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737493181637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737493181637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pratica10 -c Pratica10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pratica10 -c Pratica10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737493181637 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737493184520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737493184520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasync.v 1 1 " "Found 1 design units, including 1 entities, in source file vgasync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGASync " "Found entity 1: VGASync" {  } { { "VGASync.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/VGASync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737493213925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737493213925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.v 1 1 " "Found 1 design units, including 1 entities, in source file square.v" { { "Info" "ISGN_ENTITY_NAME" "1 Square " "Found entity 1: Square" {  } { { "Square.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737493213935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737493213935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica10.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pratica10 " "Found entity 1: Pratica10" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Pratica10.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737493213946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737493213946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelgen.v 1 1 " "Found 1 design units, including 1 entities, in source file pixelgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGen " "Found entity 1: PixelGen" {  } { { "PixelGen.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/PixelGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737493213968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737493213968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.v 1 1 " "Found 1 design units, including 1 entities, in source file edgedetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 EdgeDetector " "Found entity 1: EdgeDetector" {  } { { "EdgeDetector.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/EdgeDetector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737493213989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737493213989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "directioncontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file directioncontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DirectionController " "Found entity 1: DirectionController" {  } { { "DirectionController.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/DirectionController.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737493213996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737493213996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyncinputsynchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file asyncinputsynchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncInputSynchronizer " "Found entity 1: AsyncInputSynchronizer" {  } { { "AsyncInputSynchronizer.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/AsyncInputSynchronizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737493214016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737493214016 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Square.v(59) " "Verilog HDL Instantiation warning at Square.v(59): instance has no name" {  } { { "Square.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Square.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1737493214022 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Pratica10.v(36) " "Verilog HDL Instantiation warning at Pratica10.v(36): instance has no name" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Pratica10.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1737493214023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pratica10 " "Elaborating entity \"Pratica10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737493214185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncInputSynchronizer AsyncInputSynchronizer:comb_5 " "Elaborating entity \"AsyncInputSynchronizer\" for hierarchy \"AsyncInputSynchronizer:comb_5\"" {  } { { "Pratica10.v" "comb_5" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Pratica10.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737493214285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetector EdgeDetector:right_key " "Elaborating entity \"EdgeDetector\" for hierarchy \"EdgeDetector:right_key\"" {  } { { "Pratica10.v" "right_key" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Pratica10.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737493214302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGASync VGASync:vsync_unit " "Elaborating entity \"VGASync\" for hierarchy \"VGASync:vsync_unit\"" {  } { { "Pratica10.v" "vsync_unit" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Pratica10.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737493214318 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGASync.v(68) " "Verilog HDL assignment warning at VGASync.v(68): truncated value with size 32 to match size of target (10)" {  } { { "VGASync.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/VGASync.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737493214320 "|Pratica10|VGASync:vsync_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGASync.v(78) " "Verilog HDL assignment warning at VGASync.v(78): truncated value with size 32 to match size of target (10)" {  } { { "VGASync.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/VGASync.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737493214320 "|Pratica10|VGASync:vsync_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelGen PixelGen:px_gen " "Elaborating entity \"PixelGen\" for hierarchy \"PixelGen:px_gen\"" {  } { { "Pratica10.v" "px_gen" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Pratica10.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737493214345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square PixelGen:px_gen\|Square:sq " "Elaborating entity \"Square\" for hierarchy \"PixelGen:px_gen\|Square:sq\"" {  } { { "PixelGen.v" "sq" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/PixelGen.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737493214361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DirectionController PixelGen:px_gen\|Square:sq\|DirectionController:comb_560 " "Elaborating entity \"DirectionController\" for hierarchy \"PixelGen:px_gen\|Square:sq\|DirectionController:comb_560\"" {  } { { "Square.v" "comb_560" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Square.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737493214401 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Pratica10.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737493215926 "|Pratica10|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Pratica10.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737493215926 "|Pratica10|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Pratica10.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737493215926 "|Pratica10|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Pratica10.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737493215926 "|Pratica10|VGA_R[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737493215926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737493216052 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737493216731 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737493217194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737493217194 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737493217628 "|Pratica10|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737493217628 "|Pratica10|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737493217628 "|Pratica10|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737493217628 "|Pratica10|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737493217628 "|Pratica10|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737493217628 "|Pratica10|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737493217628 "|Pratica10|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737493217628 "|Pratica10|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia/Desktop/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737493217628 "|Pratica10|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737493217628 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "480 " "Implemented 480 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737493217631 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737493217631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "453 " "Implemented 453 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737493217631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737493217631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "689 " "Peak virtual memory: 689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737493217688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 19:00:17 2025 " "Processing ended: Tue Jan 21 19:00:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737493217688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737493217688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737493217688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737493217688 ""}
