Simulator Briefing: What to Emulate (and Why) for the 1550 nm Analog-Optical Rig

This document tells you exactly what to build into the software emulator / digital twin so it remains useful before hardware purchase and later for tuning. It folds in lessons from our own 1550 nm design, Microsoft‚Äôs AOC, and recent free-space/photonic-chip results.

1) Scope & Targets
A. Architectures to cover

MVP (one-pass, single-Œª)

Source ‚Üí mixing/weighting optics ‚Üí nonlinearity ‚Üí readout (photodiode bank or camera)

No feedback loop; validates mapping, SNR, and readout.

8-Œª scalable tile (loop-capable)

WDM (8 wavelengths) ¬± MDM (e.g., 4 modes) ‚Üí mixing ‚Üí nonlinearity ‚Üí per-Œª (and per-mode) readout ‚Üí optional electro-optic gain & reinjection.

This is the ‚Äúunit tile‚Äù we replicate for scale.

MDM camera readout option (research branch)

Photonic lantern (mode to pixel fan-out) + InGaAs camera instead of PD banks.

B. What ‚Äúsuccess‚Äù looks like

Functional: Stable inference with ternary internal states (‚àí1/0/+1) and saturating nonlinearity; loop convergence (when enabled).

Signal quality: Meets per-channel OSNR/BW needed to maintain task accuracy (image/text toy tasks, reservoir tasks).

Scaling: Predicts accuracy/speed/energy as Œª and mode counts grow.

Tunability: Digital twin exposes knobs that correspond to real hardware controls (gains, VOAs, filter detunes, thresholds, bias points).

2) System Block Model (what to implement)

Represent the optical graph as a linear operator (complex transfer matrix) plus nonlinear + noise at well-defined points. Keep units consistent (W, A/W, dBm):

Sources (per Œª)

Power 
ùëÉ
0
P
0
	‚Äã

, linewidth, relative intensity noise (RIN), phase noise.

Optional coherence constraints (for interference-based mixing).

WDM / MDM front-end

WDM MUX/DEMUX: channel spacing (e.g., 50/100 GHz), insertion loss, isolation, passband ripple, group-delay ripple.

MDM couplers/lanterns: mode-mix matrix with adjustable inter-mode crosstalk, coupling efficiency, differential group delay (DGD).

Mixing / Weighting

Model as a constrained matrix 
ùëä
W with amplitude-only or phase-capable taps (depending on the physical path we choose).

Negative weights via differential pairs and balanced detection (simulate that explicitly).

Include quantization or limited resolution of setpoints (e.g., 8‚Äì10-bit VOAs).

Amplifiers

SOA: small-signal gain, gain saturation (P_sat), carrier lifetime (dynamic saturation), pattern-dependent distortion, AM-to-PM if relevant, noise figure; cross-gain modulation between channels.

EDFA: gain, gain tilt vs Œª, saturation, ASE PSD, noise figure.

Passive optics

Fiber attenuation (short but non-zero), polarization-mode dispersion (PMD), splice/coupling losses; coupler split ratios and excess loss.

Nonlinearity (the ‚Äúactivation‚Äù)

Our ternary trick: implement a saturating quantizer with hysteresis option:

ùë¶
=
t
e
r
n
a
r
y
(
ùë•
;
ùúÉ
,
¬†
Œî
)
‚àà
{
‚àí
1
,
0
,
+
1
}
y=ternary(x;Œ∏,¬†Œî)‚àà{‚àí1,0,+1}, thresholds ¬±Œ∏, dead-band Œî, clip limits.

Provide a soft-ternary mode (piecewise-linear or tanh+hardening) for gradient-based studies.

Optional dynamic SA (saturable absorber) model: intensity-dependent transmission with recovery time.

Readout paths

PD+TIA channels: responsivity, bandwidth (‚àí3 dB), shot noise, thermal noise, dark current, TIA gain/GBW, DC offsets, inter-channel skew.

Camera (InGaAs) option: pixel QE @1550 nm, read noise, full-well, ADC bits, frame/line rate, rolling-vs-global shutter, fixed pattern noise, column gain mismatch. Disable ‚Äúauto‚Äù behaviors in sim.

Loop plumbing (when enabled)

Latency budget (ns‚Äì¬µs): optics + electronics + ADC/DAC + control.

Loop filter (simple IIR/PLL-like) to stabilize; include gain margin and phase margin.

Optional clock recovery / symbol timing error / jitter injection.

3) Non-Obvious Effects to Emulate (these will break na√Øve sims)

ASE noise & noise figure: EDFA adds broadband ASE; SOA adds excess noise + XGM. Track OSNR per channel.

Gain saturation dynamics: SOA gain depends on recent power (carrier lifetime). Create pattern dependence and inter-channel coupling in the loop.

WDM filter shape: finite skirt steepness ‚Üí adjacent-channel leakage, passband ripple ‚Üí amplitude ripple across symbols.

MDM crosstalk & DGD: slight mode coupling and delay skew reduce effective orthogonality; simulate as a tunable Hermitian perturbation and per-mode group delay.

Polarization effects: slow drift & PMD cause weight drift; require periodic re-calibration.

Component variability: per-port insertion loss scatter (¬±0.2‚Äì0.5 dB), temperature drift of gains/filters, VOAs with hysteresis and non-monotonic regions.

Readout electronics: finite bandwidth (ISI), AC-coupling baselines, clipping, ADC quantization.

Calibration error: finite resolution, noisy measurements, stale calibration between updates.

Clock/data mis-alignment: sampling phase error, jitter accumulation, per-Œª skew.

If you include these, the emulator will stop returning ‚Äú0.0 error rate‚Äù and become predictive.

4) Ternary Design (our ‚Äúsecret sauce‚Äù)‚Äîwhat to model

Threshold adaptation: auto-tune ¬±Œ∏ and dead-band Œî per channel to hit target sparsity or BER. Include slow drift & re-lock.

Hysteresis & recovery: give the nonlinearity a time constant (ms‚Äì¬µs) to emulate optical SA recovery or electronic latch-like effects.

Differential encoding: for signed outputs, simulate balanced PDs and common-mode rejection; model CMC/DMR limits.

Precision-vs-noise study: sweep OSNR & threshold to map the robustness of ternary vs analog vs binary.

5) Microsoft AOC vs Our Rig‚Äîwhat to borrow for the twin

Common themes to emulate

Co-design of hardware + algorithm: add ‚Äúsolver-side‚Äù degrees of freedom (e.g., proximal/ISTA-like iterations, fixed-point search, reservoir readout training).

Digital twin fidelity: AOC emphasizes a realistic twin; for us, add device-calibrated parameters (gain curves, tilt, noise) once hardware arrives.

Test-time compute: model iterative refinement (multiple optical passes) and measure energy/latency vs accuracy.

Key differences to reflect

AOC uses free-space projector/SLM + camera (Si sensors, visible/NIR). We use C-band telecom WDM/MDM, SOA/EDFA, InGaAs readouts.

AOC weights live in spatial light patterns; our weights live in tap ratios, phases, VOAs. Constrain 
ùëä
W accordingly (non-negative amplitude + phase if available; limited resolution).

We rely on ternary activations deliberately; AOC is more analog-continuous. Keep this distinction.

6) Performance Accounting (speed/throughput/energy)

Build these counters into the twin:

Symbol rate per channel (e.g., 10‚Äì25 Gbaud realistic with telecom front-ends; sim should allow 1‚Äì50 Gbaud sweep).

Parallelism = (#Œª) √ó (#modes) √ó (#spatial outputs), and fan-in/out per mixing stage.

Ops proxy: count MAC-equivalents as energy accumulated through mixing graph (even if purely physical).

Energy model: per component energy/bit (laser wall power per useful photon, SOA/EDFA electrical draw vs output, TIA/ADC power).

Latency: one-pass latency & loop round-trip.

Accuracy: task-level metrics (classification, regression, reservoir prediction) under injected non-idealities.

Provide dashboards that plot accuracy vs (OSNR, symbol rate, #Œª, #modes, loop gain), and energy/bit vs accuracy.

7) Calibration & Control Routines (simulate the workflow)

Power leveling: per-Œª VOA closed loop to flatten powers at readout (inject meter noise & lag).

Filter centering: WDM alignment by dithering and maximizing passband metrics.

Mode alignment: estimate/correct MDM crosstalk using a measured mixing matrix; apply pre-whitening.

Threshold auto-set: sweep Œ∏, choose by target sparsity/BER; periodically re-trim.

Loop stabilization: gain/phase margins; if oscillation detected, auto-reduce gain or insert extra delay.

Health monitor: drift detectors, OSNR alarms, saturation flags, ‚Äúsuggest recalibration‚Äù events.

These are algorithms in the twin, not just parameters‚Äîplease implement them, complete with imperfections.

8) Readout Paths: PD array vs Camera
PD/TIA bank (baseline)

Many channels, GHz-class BW, lowest latency.

Model per-channel BW limit, noise spectrum, offsets, and cross-talk via ground/shared rails.

InGaAs camera (MDM)

High fan-out; lower line/frame rate; larger pixels ‚Üí shot-noise-limited regimes differ.

Model ROI binning, rolling-shutter skew, and pixel response non-uniformity; expose a ‚Äúcalibrate flat-field‚Äù routine.

9) Input Encoding & ‚ÄúWeights‚Äù

Prompt/context encoding: provide two modes

Digital front-end computes an input vector and programs optical amplitudes/phases (DAC + modulator model in sim).

Pre-burned weights: constrain 
ùëä
W to physically feasible settings; quantify programming time & granularity.

Signed weights: differential paths + balanced PDs; simulate mismatch & finite CMRR.

10) Test Plan & Fear Factors (what should break)

Run these scripted sweeps:

Noise wall: increase ASE, RIN ‚Üí track when ternary collapses; map OSNR vs accuracy.

SOA dynamics: push pattern-dependent distortion; observe loop bias drift and instability.

WDM guard bands: shrink channel spacing; increase leakage; measure accuracy fall-off.

MDM crosstalk: sweep mode Xtalk ‚àí30 dB ‚Üí ‚àí12 dB; assess mitigation via pre-whitening.

Calibration staleness: freeze trims and drift components; measure hour-scale performance decay.

Timing/jitter: add sampling skew and PLL jitter in the loop; find required margins.

Throughput scaling: plot accuracy/energy vs (#Œª, #modes, symbol rate); identify diminishing returns.

If the emulator still reports ‚Äúperfect‚Äù after these, it‚Äôs not realistic enough.

11) Software Architecture Hints

Composable device models with JSON/YAML configs; deterministic RNG seeds for repeatability.

Time-domain engine with variable step (to handle SOA dynamics) and a symbol-synchronous fast path for steady-state sweeps.

Auto-differentiable option (PyTorch/JAX wrapper) around the physics for co-design experiments (e.g., training readouts under non-idealities).

Knob-to-hardware mapping table so UI sliders match real dials later.

12) What to record for hardware correlation (later)

Per-Œª gain curve, tilt, and noise figure; SOA P_sat and lifetime; filter S-parameters; PD/TIA NEP & BW; camera flat-field and noise.

Store these as calibration profiles the twin can load.

TL;DR for the developer

Build a constrained linear-nonlinear-noisy loop simulator with WDM/MDM, SOA/EDFA, ternary activation, and realistic readouts (PD bank, optional InGaAs camera).

Make non-idealities first-class citizens (ASE, saturation dynamics, crosstalk, PMD, filter ripple, thermal drift, ADC/TIA limits).

Include calibration algorithms (not just ideal setters), complete with sensor noise and lag.

Add performance counters (throughput, OSNR, energy, latency, accuracy) and scaling sweeps across Œª/modes/symbol rate.

Provide both one-pass MVP and looping modes.

Do this, and the twin will (a) stop giving fairy-tale results, (b) guide parts purchases, and (c) keep paying off as our lab rig grows from 1-Œª MVP to an 8-Œª tile and beyond.