# i2c_bypass_fpga
i2c signal bypass fpga

![bidirectional sda-line](./i2c_bypass.jpg)

"master" branch: bidirection scl

"master_to_slave" branch: scl single direction from master to salve

input clock should be much bigger than 400kHz/1MHz, such as 100MHz.

![result](./doc/1363530651.jpg)
