/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module fgh_flat(CLK, TMODE, RESET_D1_R_N, DISABLEC, INVALIDATE, MEMSEQUENTIAL, MEMZEROFIRST, EXT_ICREQRAM_R, IC_GNTRAM_R, IC_DATAOE, IC_LBCOE, NEXTADDR_0, NEXTADDR_1, NEXTADDR_2, NEXTADDR_3, NEXTADDR_4, NEXTADDR_5, NEXTADDR_6, NEXTADDR_7, NEXTADDR_8, NEXTADDR_9
, NEXTADDR_10, NEXTADDR_11, NEXTADDR_12, NEXTADDR_13, NEXTADDR_14, NEXTADDR_15, NEXTADDR_16, NEXTADDR_17, NEXTADDR_18, NEXTADDR_19, NEXTADDR_20, NEXTADDR_21, NEXTADDR_22, NEXTADDR_23, NEXTADDR_24, NEXTADDR_25, NEXTADDR_26, NEXTADDR_27, NEXTADDR_28, NEXTADDR_29, NEXTADDR_30
, NEXTADDR_31, RDOP_N, IS_VAL, IC_VAL, LACK_0, LACK_1, X_HALT_R_0, X_HALT_R_1, X_HALT_R_2, X_HALT_R_3, X_HALT_R_4, X_HALT_R_5, X_HALT_R_6, X_HALT_R_7, X_HALT_R_8, X_HALT_R_9, X_HALT_R_10, X_HALT_R_11, X_HALT_R_12, X_HALT_R_13, IC_MISS_P
, IC_MISS_R, IC_HALT_S_R_0, IC_HALT_S_R_1, IC_HALT_S_R_2, IC_TAGINDEX_4, IC_TAGINDEX_5, IC_TAGINDEX_6, IC_TAGINDEX_7, IC_TAGINDEX_8, IC_TAGINDEX_9, IC_TAGINDEX_10, ICR_TAGRD0_10, ICR_TAGRD0_11, ICR_TAGRD0_12, ICR_TAGRD0_13, ICR_TAGRD0_14, ICR_TAGRD0_15, ICR_TAGRD0_16, ICR_TAGRD0_17, ICR_TAGRD0_18, ICR_TAGRD0_19
, ICR_TAGRD0_20, ICR_TAGRD0_21, ICR_TAGRD0_22, ICR_TAGRD0_23, ICR_TAGRD0_24, ICR_TAGRD0_25, ICR_TAGRD0_26, ICR_TAGRD0_27, ICR_TAGRD0_28, ICR_TAGRD0_29, ICR_TAGRD0_30, ICR_TAGRD0_31, ICR_TAGRD0_32, IC_TAGWR0_10, IC_TAGWR0_11, IC_TAGWR0_12, IC_TAGWR0_13, IC_TAGWR0_14, IC_TAGWR0_15, IC_TAGWR0_16, IC_TAGWR0_17
, IC_TAGWR0_18, IC_TAGWR0_19, IC_TAGWR0_20, IC_TAGWR0_21, IC_TAGWR0_22, IC_TAGWR0_23, IC_TAGWR0_24, IC_TAGWR0_25, IC_TAGWR0_26, IC_TAGWR0_27, IC_TAGWR0_28, IC_TAGWR0_29, IC_TAGWR0_30, IC_TAGWR0_31, IC_TAGWR0_32, IC_TAG0WE, IC_TAG0WEN, IC_TAG0RE, IC_TAG0REN, IC_TAG0CS, IC_TAG0CSN
, IC_DATAINDEX_2, IC_DATAINDEX_3, IC_DATAINDEX_4, IC_DATAINDEX_5, IC_DATAINDEX_6, IC_DATAINDEX_7, IC_DATAINDEX_8, IC_DATAINDEX_9, IC_DATAINDEX_10, IC_DATA0WE, IC_DATA0WEN, IC_DATA0RE, IC_DATA0REN, IC_DATA0CS, IC_DATA0CSN, ICC_TAGMASK_10, IC_TAG0COMPARE);
  input CLK;
  wire CLK;
  input TMODE;
  wire TMODE;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input DISABLEC;
  wire DISABLEC;
  input INVALIDATE;
  wire INVALIDATE;
  input MEMSEQUENTIAL;
  wire MEMSEQUENTIAL;
  input MEMZEROFIRST;
  wire MEMZEROFIRST;
  input EXT_ICREQRAM_R;
  wire EXT_ICREQRAM_R;
  output IC_GNTRAM_R;
  reg IC_GNTRAM_R;
  output IC_DATAOE;
  wire IC_DATAOE;
  output IC_LBCOE;
  wire IC_LBCOE;
  input NEXTADDR_0;
  wire NEXTADDR_0;
  input NEXTADDR_1;
  wire NEXTADDR_1;
  input NEXTADDR_2;
  wire NEXTADDR_2;
  input NEXTADDR_3;
  wire NEXTADDR_3;
  input NEXTADDR_4;
  wire NEXTADDR_4;
  input NEXTADDR_5;
  wire NEXTADDR_5;
  input NEXTADDR_6;
  wire NEXTADDR_6;
  input NEXTADDR_7;
  wire NEXTADDR_7;
  input NEXTADDR_8;
  wire NEXTADDR_8;
  input NEXTADDR_9;
  wire NEXTADDR_9;
  input NEXTADDR_10;
  wire NEXTADDR_10;
  input NEXTADDR_11;
  wire NEXTADDR_11;
  input NEXTADDR_12;
  wire NEXTADDR_12;
  input NEXTADDR_13;
  wire NEXTADDR_13;
  input NEXTADDR_14;
  wire NEXTADDR_14;
  input NEXTADDR_15;
  wire NEXTADDR_15;
  input NEXTADDR_16;
  wire NEXTADDR_16;
  input NEXTADDR_17;
  wire NEXTADDR_17;
  input NEXTADDR_18;
  wire NEXTADDR_18;
  input NEXTADDR_19;
  wire NEXTADDR_19;
  input NEXTADDR_20;
  wire NEXTADDR_20;
  input NEXTADDR_21;
  wire NEXTADDR_21;
  input NEXTADDR_22;
  wire NEXTADDR_22;
  input NEXTADDR_23;
  wire NEXTADDR_23;
  input NEXTADDR_24;
  wire NEXTADDR_24;
  input NEXTADDR_25;
  wire NEXTADDR_25;
  input NEXTADDR_26;
  wire NEXTADDR_26;
  input NEXTADDR_27;
  wire NEXTADDR_27;
  input NEXTADDR_28;
  wire NEXTADDR_28;
  input NEXTADDR_29;
  wire NEXTADDR_29;
  input NEXTADDR_30;
  wire NEXTADDR_30;
  input NEXTADDR_31;
  wire NEXTADDR_31;
  input RDOP_N;
  wire RDOP_N;
  input IS_VAL;
  wire IS_VAL;
  output IC_VAL;
  wire IC_VAL;
  input LACK_0;
  wire LACK_0;
  input LACK_1;
  wire LACK_1;
  input X_HALT_R_0;
  wire X_HALT_R_0;
  input X_HALT_R_1;
  wire X_HALT_R_1;
  input X_HALT_R_2;
  wire X_HALT_R_2;
  input X_HALT_R_3;
  wire X_HALT_R_3;
  input X_HALT_R_4;
  wire X_HALT_R_4;
  input X_HALT_R_5;
  wire X_HALT_R_5;
  input X_HALT_R_6;
  wire X_HALT_R_6;
  input X_HALT_R_7;
  wire X_HALT_R_7;
  input X_HALT_R_8;
  wire X_HALT_R_8;
  input X_HALT_R_9;
  wire X_HALT_R_9;
  input X_HALT_R_10;
  wire X_HALT_R_10;
  input X_HALT_R_11;
  wire X_HALT_R_11;
  input X_HALT_R_12;
  wire X_HALT_R_12;
  input X_HALT_R_13;
  wire X_HALT_R_13;
  output IC_MISS_P;
  wire IC_MISS_P;
  output IC_MISS_R;
  reg IC_MISS_R;
  output IC_HALT_S_R_0;
  wire IC_HALT_S_R_0;
  output IC_HALT_S_R_1;
  wire IC_HALT_S_R_1;
  output IC_HALT_S_R_2;
  wire IC_HALT_S_R_2;
  output IC_TAGINDEX_4;
  wire IC_TAGINDEX_4;
  output IC_TAGINDEX_5;
  wire IC_TAGINDEX_5;
  output IC_TAGINDEX_6;
  wire IC_TAGINDEX_6;
  output IC_TAGINDEX_7;
  wire IC_TAGINDEX_7;
  output IC_TAGINDEX_8;
  wire IC_TAGINDEX_8;
  output IC_TAGINDEX_9;
  wire IC_TAGINDEX_9;
  output IC_TAGINDEX_10;
  wire IC_TAGINDEX_10;
  input ICR_TAGRD0_10;
  wire ICR_TAGRD0_10;
  input ICR_TAGRD0_11;
  wire ICR_TAGRD0_11;
  input ICR_TAGRD0_12;
  wire ICR_TAGRD0_12;
  input ICR_TAGRD0_13;
  wire ICR_TAGRD0_13;
  input ICR_TAGRD0_14;
  wire ICR_TAGRD0_14;
  input ICR_TAGRD0_15;
  wire ICR_TAGRD0_15;
  input ICR_TAGRD0_16;
  wire ICR_TAGRD0_16;
  input ICR_TAGRD0_17;
  wire ICR_TAGRD0_17;
  input ICR_TAGRD0_18;
  wire ICR_TAGRD0_18;
  input ICR_TAGRD0_19;
  wire ICR_TAGRD0_19;
  input ICR_TAGRD0_20;
  wire ICR_TAGRD0_20;
  input ICR_TAGRD0_21;
  wire ICR_TAGRD0_21;
  input ICR_TAGRD0_22;
  wire ICR_TAGRD0_22;
  input ICR_TAGRD0_23;
  wire ICR_TAGRD0_23;
  input ICR_TAGRD0_24;
  wire ICR_TAGRD0_24;
  input ICR_TAGRD0_25;
  wire ICR_TAGRD0_25;
  input ICR_TAGRD0_26;
  wire ICR_TAGRD0_26;
  input ICR_TAGRD0_27;
  wire ICR_TAGRD0_27;
  input ICR_TAGRD0_28;
  wire ICR_TAGRD0_28;
  input ICR_TAGRD0_29;
  wire ICR_TAGRD0_29;
  input ICR_TAGRD0_30;
  wire ICR_TAGRD0_30;
  input ICR_TAGRD0_31;
  wire ICR_TAGRD0_31;
  input ICR_TAGRD0_32;
  wire ICR_TAGRD0_32;
  output IC_TAGWR0_10;
  wire IC_TAGWR0_10;
  output IC_TAGWR0_11;
  wire IC_TAGWR0_11;
  output IC_TAGWR0_12;
  wire IC_TAGWR0_12;
  output IC_TAGWR0_13;
  wire IC_TAGWR0_13;
  output IC_TAGWR0_14;
  wire IC_TAGWR0_14;
  output IC_TAGWR0_15;
  wire IC_TAGWR0_15;
  output IC_TAGWR0_16;
  wire IC_TAGWR0_16;
  output IC_TAGWR0_17;
  wire IC_TAGWR0_17;
  output IC_TAGWR0_18;
  wire IC_TAGWR0_18;
  output IC_TAGWR0_19;
  wire IC_TAGWR0_19;
  output IC_TAGWR0_20;
  wire IC_TAGWR0_20;
  output IC_TAGWR0_21;
  wire IC_TAGWR0_21;
  output IC_TAGWR0_22;
  wire IC_TAGWR0_22;
  output IC_TAGWR0_23;
  wire IC_TAGWR0_23;
  output IC_TAGWR0_24;
  wire IC_TAGWR0_24;
  output IC_TAGWR0_25;
  wire IC_TAGWR0_25;
  output IC_TAGWR0_26;
  wire IC_TAGWR0_26;
  output IC_TAGWR0_27;
  wire IC_TAGWR0_27;
  output IC_TAGWR0_28;
  wire IC_TAGWR0_28;
  output IC_TAGWR0_29;
  wire IC_TAGWR0_29;
  output IC_TAGWR0_30;
  wire IC_TAGWR0_30;
  output IC_TAGWR0_31;
  wire IC_TAGWR0_31;
  output IC_TAGWR0_32;
  wire IC_TAGWR0_32;
  output IC_TAG0WE;
  wire IC_TAG0WE;
  output IC_TAG0WEN;
  wire IC_TAG0WEN;
  output IC_TAG0RE;
  wire IC_TAG0RE;
  output IC_TAG0REN;
  wire IC_TAG0REN;
  output IC_TAG0CS;
  wire IC_TAG0CS;
  output IC_TAG0CSN;
  wire IC_TAG0CSN;
  output IC_DATAINDEX_2;
  wire IC_DATAINDEX_2;
  output IC_DATAINDEX_3;
  wire IC_DATAINDEX_3;
  output IC_DATAINDEX_4;
  wire IC_DATAINDEX_4;
  output IC_DATAINDEX_5;
  wire IC_DATAINDEX_5;
  output IC_DATAINDEX_6;
  wire IC_DATAINDEX_6;
  output IC_DATAINDEX_7;
  wire IC_DATAINDEX_7;
  output IC_DATAINDEX_8;
  wire IC_DATAINDEX_8;
  output IC_DATAINDEX_9;
  wire IC_DATAINDEX_9;
  output IC_DATAINDEX_10;
  wire IC_DATAINDEX_10;
  output IC_DATA0WE;
  wire IC_DATA0WE;
  output IC_DATA0WEN;
  wire IC_DATA0WEN;
  output IC_DATA0RE;
  wire IC_DATA0RE;
  output IC_DATA0REN;
  wire IC_DATA0REN;
  output IC_DATA0CS;
  wire IC_DATA0CS;
  output IC_DATA0CSN;
  wire IC_DATA0CSN;
  input ICC_TAGMASK_10;
  wire ICC_TAGMASK_10;
  output IC_TAG0COMPARE;
  wire IC_TAG0COMPARE;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  wire _273_;
  wire _274_;
  wire _275_;
  wire _276_;
  wire _277_;
  wire _278_;
  wire _279_;
  wire _280_;
  wire _281_;
  wire _282_;
  wire _283_;
  wire _284_;
  wire _285_;
  wire _286_;
  wire _287_;
  wire _288_;
  wire _289_;
  wire _290_;
  wire _291_;
  wire _292_;
  wire _293_;
  wire _294_;
  wire _295_;
  wire _296_;
  wire _297_;
  wire _298_;
  wire _299_;
  wire _300_;
  wire _301_;
  wire _302_;
  wire _303_;
  wire _304_;
  wire _305_;
  wire _306_;
  wire _307_;
  wire _308_;
  wire _309_;
  wire _310_;
  wire _311_;
  wire _312_;
  wire _313_;
  wire _314_;
  wire _315_;
  wire _316_;
  wire _317_;
  wire _318_;
  wire _319_;
  wire _320_;
  wire _321_;
  wire _322_;
  wire _323_;
  wire _324_;
  wire _325_;
  wire _326_;
  wire _327_;
  wire _328_;
  wire _329_;
  wire _330_;
  wire _331_;
  wire _332_;
  wire _333_;
  wire _334_;
  wire _335_;
  wire _336_;
  wire _337_;
  wire _338_;
  wire _339_;
  wire _340_;
  wire _341_;
  wire _342_;
  wire _343_;
  wire _344_;
  wire _345_;
  wire _346_;
  wire _347_;
  wire _348_;
  wire _349_;
  wire _350_;
  wire _351_;
  wire _352_;
  wire _353_;
  wire _354_;
  wire _355_;
  wire _356_;
  wire _357_;
  wire _358_;
  wire _359_;
  wire _360_;
  wire _361_;
  wire _362_;
  wire _363_;
  wire _364_;
  wire _365_;
  wire _366_;
  wire _367_;
  wire _368_;
  wire _369_;
  wire _370_;
  wire _371_;
  wire _372_;
  wire _373_;
  wire _374_;
  wire _375_;
  wire _376_;
  wire _377_;
  wire _378_;
  wire _379_;
  wire _380_;
  wire _381_;
  wire _382_;
  wire _383_;
  wire _384_;
  wire _385_;
  wire _386_;
  wire _387_;
  wire _388_;
  wire _389_;
  wire _390_;
  wire _391_;
  wire _392_;
  wire _393_;
  wire _394_;
  wire _395_;
  wire _396_;
  wire _397_;
  wire _398_;
  wire _399_;
  wire _400_;
  wire _401_;
  wire _402_;
  wire _403_;
  wire _404_;
  wire _405_;
  wire _406_;
  wire _407_;
  wire _408_;
  wire _409_;
  wire _410_;
  wire _411_;
  wire _412_;
  wire _413_;
  wire _414_;
  wire _415_;
  wire _416_;
  wire _417_;
  wire _418_;
  wire _419_;
  wire _420_;
  wire _421_;
  wire _422_;
  wire _423_;
  wire _424_;
  wire BurstCounter_P_2;
  wire BurstCounter_P_3;
  wire BurstCounter_R_2;
  wire BurstCounter_R_3;
  wire BurstOffset_P_2;
  wire BurstOffset_P_3;
  wire BurstOffset_R_2;
  wire BurstOffset_R_3;
  wire CST_P_0;
  wire CST_P_1;
  wire CST_P_2;
  wire CST_P_3;
  wire CST_P_4;
  wire CST_P_5;
  wire CST_R_0;
  wire CST_R_1;
  wire CST_R_2;
  wire CST_R_3;
  wire CST_R_4;
  wire CST_R_5;
  wire FirstOffset_P_2;
  wire FirstOffset_P_3;
  wire FirstOffset_R_2;
  wire FirstOffset_R_3;
  wire HoldAddr_R_0;
  wire HoldAddr_R_1;
  wire HoldAddr_R_10;
  wire HoldAddr_R_11;
  wire HoldAddr_R_12;
  wire HoldAddr_R_13;
  wire HoldAddr_R_14;
  wire HoldAddr_R_15;
  wire HoldAddr_R_16;
  wire HoldAddr_R_17;
  wire HoldAddr_R_18;
  wire HoldAddr_R_19;
  wire HoldAddr_R_2;
  wire HoldAddr_R_20;
  wire HoldAddr_R_21;
  wire HoldAddr_R_22;
  wire HoldAddr_R_23;
  wire HoldAddr_R_24;
  wire HoldAddr_R_25;
  wire HoldAddr_R_26;
  wire HoldAddr_R_27;
  wire HoldAddr_R_28;
  wire HoldAddr_R_29;
  wire HoldAddr_R_3;
  wire HoldAddr_R_30;
  wire HoldAddr_R_31;
  wire HoldAddr_R_4;
  wire HoldAddr_R_5;
  wire HoldAddr_R_6;
  wire HoldAddr_R_7;
  wire HoldAddr_R_8;
  wire HoldAddr_R_9;
  wire \ICACHE_TAG0.ADDR_10 ;
  wire \ICACHE_TAG0.ADDR_11 ;
  wire \ICACHE_TAG0.ADDR_12 ;
  wire \ICACHE_TAG0.ADDR_13 ;
  wire \ICACHE_TAG0.ADDR_14 ;
  wire \ICACHE_TAG0.ADDR_15 ;
  wire \ICACHE_TAG0.ADDR_16 ;
  wire \ICACHE_TAG0.ADDR_17 ;
  wire \ICACHE_TAG0.ADDR_18 ;
  wire \ICACHE_TAG0.ADDR_19 ;
  wire \ICACHE_TAG0.ADDR_20 ;
  wire \ICACHE_TAG0.ADDR_21 ;
  wire \ICACHE_TAG0.ADDR_22 ;
  wire \ICACHE_TAG0.ADDR_23 ;
  wire \ICACHE_TAG0.ADDR_24 ;
  wire \ICACHE_TAG0.ADDR_25 ;
  wire \ICACHE_TAG0.ADDR_26 ;
  wire \ICACHE_TAG0.ADDR_27 ;
  wire \ICACHE_TAG0.ADDR_28 ;
  wire \ICACHE_TAG0.ADDR_29 ;
  wire \ICACHE_TAG0.ADDR_30 ;
  wire \ICACHE_TAG0.ADDR_31 ;
  wire \ICACHE_TAG0.ADDR_32 ;
  wire IC_HALT_S_P;
  reg INIT_D1_R;
  reg INIT_D2_R;
  reg INIT_D3_R;
  wire IST_P_0;
  wire IST_P_1;
  wire IST_P_2;
  wire IST_P_3;
  wire IST_R_0;
  wire IST_R_1;
  wire IST_R_2;
  wire IST_R_3;
  wire IW_GNTRAM_P;
  reg Inval1_R;
  reg Inval2_R;
  wire InvalPending_P;
  reg InvalPending_R;
  reg Kseg1_R;
  wire Kseg2UC;
  wire LogAddr_R_0;
  wire LogAddr_R_1;
  wire LogAddr_R_10;
  wire LogAddr_R_11;
  wire LogAddr_R_12;
  wire LogAddr_R_13;
  wire LogAddr_R_14;
  wire LogAddr_R_15;
  wire LogAddr_R_16;
  wire LogAddr_R_17;
  wire LogAddr_R_18;
  wire LogAddr_R_19;
  wire LogAddr_R_2;
  wire LogAddr_R_20;
  wire LogAddr_R_21;
  wire LogAddr_R_22;
  wire LogAddr_R_23;
  wire LogAddr_R_24;
  wire LogAddr_R_25;
  wire LogAddr_R_26;
  wire LogAddr_R_27;
  wire LogAddr_R_28;
  wire LogAddr_R_29;
  wire LogAddr_R_3;
  wire LogAddr_R_30;
  wire LogAddr_R_31;
  wire LogAddr_R_4;
  wire LogAddr_R_5;
  wire LogAddr_R_6;
  wire LogAddr_R_7;
  wire LogAddr_R_8;
  wire LogAddr_R_9;
  reg MyBusy_R;
  wire RESET_D2_R_N;
  reg RESET_X_R_N;
  wire \SM.Kseg1 ;
  reg \SM.WasWrite ;
  wire \SM.anyAck ;
  wire \SM.missAll ;
  wire \SM.otherBusy ;
  wire TagInitCtr_R_10;
  wire TagInitCtr_R_4;
  wire TagInitCtr_R_5;
  wire TagInitCtr_R_6;
  wire TagInitCtr_R_7;
  wire TagInitCtr_R_8;
  wire TagInitCtr_R_9;
  wire Uncached_M;
  wire anyBusy;
  wire doCompare;
  wire foundDesiredBeat;
  wire tagWrMux_0;
  wire tagWrMux_1;
  wire tagWrMux_10;
  wire tagWrMux_11;
  wire tagWrMux_12;
  wire tagWrMux_13;
  wire tagWrMux_14;
  wire tagWrMux_15;
  wire tagWrMux_16;
  wire tagWrMux_17;
  wire tagWrMux_18;
  wire tagWrMux_19;
  wire tagWrMux_2;
  wire tagWrMux_20;
  wire tagWrMux_21;
  wire tagWrMux_22;
  wire tagWrMux_23;
  wire tagWrMux_24;
  wire tagWrMux_25;
  wire tagWrMux_26;
  wire tagWrMux_27;
  wire tagWrMux_28;
  wire tagWrMux_29;
  wire tagWrMux_3;
  wire tagWrMux_30;
  wire tagWrMux_31;
  wire tagWrMux_4;
  wire tagWrMux_5;
  wire tagWrMux_6;
  wire tagWrMux_7;
  wire tagWrMux_8;
  wire tagWrMux_9;
  reg [2:0] \$auto$proc_rom.cc:155:do_switch$5091  [7:0];
  initial begin
    \$auto$proc_rom.cc:155:do_switch$5091 [0] = 3'h2;
    \$auto$proc_rom.cc:155:do_switch$5091 [1] = 3'h3;
    \$auto$proc_rom.cc:155:do_switch$5091 [2] = 3'h4;
    \$auto$proc_rom.cc:155:do_switch$5091 [3] = 3'h5;
    \$auto$proc_rom.cc:155:do_switch$5091 [4] = 3'h0;
    \$auto$proc_rom.cc:155:do_switch$5091 [5] = 3'h0;
    \$auto$proc_rom.cc:155:do_switch$5091 [6] = 3'h6;
    \$auto$proc_rom.cc:155:do_switch$5091 [7] = 3'h7;
  end
  assign { \ICACHE_TAG0.ADDR_31 , \ICACHE_TAG0.ADDR_30 , \ICACHE_TAG0.ADDR_29  } = \$auto$proc_rom.cc:155:do_switch$5091 [{ LogAddr_R_31, LogAddr_R_30, LogAddr_R_29 }];
  assign { _142_, _141_ } = { BurstCounter_R_3, BurstCounter_R_2 } + 2'h1;
  assign { _144_, _143_ } = { BurstOffset_R_3, BurstOffset_R_2 } + 2'h1;
  assign { _170_, _169_, _167_, _166_, _165_, _164_, _163_, _162_, _161_, _160_, _159_, _158_, _156_, _155_, _154_, _153_, _152_, _151_, _150_, _149_, _148_, _147_, _176_, _175_, _174_, _173_, _172_, _171_, _168_, _157_, _146_, _145_ } = { TagInitCtr_R_10, TagInitCtr_R_9, TagInitCtr_R_8, TagInitCtr_R_7, TagInitCtr_R_6, TagInitCtr_R_5, TagInitCtr_R_4 } + 32'd1;
  assign IC_MISS_P = \SM.missAll  & _257_;
  assign _177_ = _259_ & Inval1_R;
  assign _178_ = _258_ & _274_;
  assign InvalPending_P = _178_ & _260_;
  assign _179_ = CST_P_1 & InvalPending_P;
  assign IW_GNTRAM_P = EXT_ICREQRAM_R & CST_R_5;
  assign IC_DATAOE = CST_R_1 & _267_;
  assign _180_ = CST_R_3 & IS_VAL;
  assign _181_ = _180_ & foundDesiredBeat;
  assign _182_ = CST_R_4 & IS_VAL;
  assign _183_ = CST_R_1 & _268_;
  assign _184_ = CST_R_1 & _269_;
  assign _185_ = CST_R_1 & _270_;
  assign _186_ = _185_ & _271_;
  assign doCompare = _186_ & _272_;
  assign \SM.missAll  = doCompare & _280_;
  assign _187_ = { NEXTADDR_31, NEXTADDR_30, NEXTADDR_29 } == 3'h5;
  assign Kseg2UC = { LogAddr_R_31, LogAddr_R_30, LogAddr_R_29, LogAddr_R_28, LogAddr_R_27, LogAddr_R_26, LogAddr_R_25, LogAddr_R_24 } == 8'hff;
  assign foundDesiredBeat = { BurstOffset_R_3, BurstOffset_R_2 } == { HoldAddr_R_3, HoldAddr_R_2 };
  assign _188_ = { TagInitCtr_R_10, TagInitCtr_R_9, TagInitCtr_R_8, TagInitCtr_R_7, TagInitCtr_R_6, TagInitCtr_R_5, TagInitCtr_R_4 } == 7'h7f;
  assign IC_TAG0COMPARE = { ICR_TAGRD0_32, ICR_TAGRD0_31, ICR_TAGRD0_30, ICR_TAGRD0_29, ICR_TAGRD0_28, ICR_TAGRD0_27, ICR_TAGRD0_26, ICR_TAGRD0_25, ICR_TAGRD0_24, ICR_TAGRD0_23, ICR_TAGRD0_22, ICR_TAGRD0_21, ICR_TAGRD0_20, ICR_TAGRD0_19, ICR_TAGRD0_18, ICR_TAGRD0_17, ICR_TAGRD0_16, ICR_TAGRD0_15, ICR_TAGRD0_14, ICR_TAGRD0_13, ICR_TAGRD0_12, ICR_TAGRD0_11, ICR_TAGRD0_10 } != { 1'h1, \ICACHE_TAG0.ADDR_31 , \ICACHE_TAG0.ADDR_30 , \ICACHE_TAG0.ADDR_29 , LogAddr_R_28, LogAddr_R_27, LogAddr_R_26, LogAddr_R_25, LogAddr_R_24, LogAddr_R_23, LogAddr_R_22, LogAddr_R_21, LogAddr_R_20, LogAddr_R_19, LogAddr_R_18, LogAddr_R_17, LogAddr_R_16, LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, \ICACHE_TAG0.ADDR_10  };
  assign _189_ = _209_ & _210_;
  assign _190_ = _211_ & _229_;
  assign _191_ = _189_ & _232_;
  assign _192_ = _213_ & \SM.missAll ;
  assign _193_ = _192_ & _214_;
  assign _194_ = _193_ & _215_;
  assign _195_ = _194_ & _216_;
  assign _196_ = _195_ & _217_;
  assign _197_ = _196_ & _218_;
  assign _198_ = _219_ & _220_;
  assign _199_ = _198_ & _221_;
  assign _200_ = _199_ & _222_;
  assign _201_ = _200_ & _223_;
  assign _202_ = _201_ & \SM.Kseg1 ;
  assign _203_ = _224_ & EXT_ICREQRAM_R;
  assign _204_ = _203_ & _225_;
  assign _205_ = IS_VAL & _206_;
  assign _206_ = { BurstCounter_R_3, BurstCounter_R_2 } == 2'h3;
  assign _207_ = { BurstCounter_R_3, BurstCounter_R_2 } != 2'h3;
  assign _208_ = ~ IST_R_2;
  assign _209_ = ~ InvalPending_R;
  assign _210_ = ~ EXT_ICREQRAM_R;
  assign _211_ = ~ RDOP_N;
  assign _212_ = ~ \SM.missAll ;
  assign _213_ = ~ InvalPending_R;
  assign _214_ = ~ RDOP_N;
  assign _215_ = ~ \SM.otherBusy ;
  assign _216_ = ~ \SM.anyAck ;
  assign _217_ = ~ \SM.WasWrite ;
  assign _218_ = ~ \SM.Kseg1 ;
  assign _219_ = ~ InvalPending_R;
  assign _220_ = ~ RDOP_N;
  assign _221_ = ~ \SM.otherBusy ;
  assign _222_ = ~ \SM.anyAck ;
  assign _223_ = ~ \SM.WasWrite ;
  assign _224_ = ~ InvalPending_R;
  assign _225_ = ~ \SM.missAll ;
  assign _226_ = ~ IS_VAL;
  assign _227_ = ~ IS_VAL;
  assign _228_ = ~ EXT_ICREQRAM_R;
  assign _229_ = _212_ | \SM.WasWrite ;
  assign _230_ = RDOP_N | _190_;
  assign _231_ = _230_ | \SM.anyAck ;
  assign _232_ = _231_ | \SM.otherBusy ;
  assign _233_ = _226_ | _207_;
  assign _234_ = CST_R_5 ? EXT_ICREQRAM_R : 1'h0;
  assign _235_ = CST_R_4 ? 1'h0 : _234_;
  assign _236_ = CST_R_3 ? 1'h0 : _235_;
  assign _237_ = CST_R_2 ? 1'h0 : _236_;
  assign _238_ = CST_R_1 ? _204_ : _237_;
  assign CST_P_5 = CST_R_0 ? 1'h0 : _238_;
  assign _239_ = CST_R_3 ? _233_ : 1'h0;
  assign _240_ = CST_R_2 ? 1'h0 : _239_;
  assign _241_ = CST_R_1 ? _197_ : _240_;
  assign CST_P_3 = CST_R_0 ? 1'h0 : _241_;
  assign _242_ = CST_R_2 ? 1'h1 : 1'h0;
  assign _243_ = CST_R_1 ? _191_ : _242_;
  assign CST_P_1 = CST_R_0 ? IST_R_2 : _243_;
  assign _244_ = CST_R_5 ? _228_ : 1'h0;
  assign _245_ = CST_R_4 ? IS_VAL : _244_;
  assign _246_ = CST_R_3 ? _205_ : _245_;
  assign _247_ = CST_R_2 ? 1'h0 : _246_;
  assign _248_ = CST_R_1 ? 1'h0 : _247_;
  assign CST_P_2 = CST_R_0 ? 1'h0 : _248_;
  assign _249_ = CST_R_4 ? _227_ : 1'h0;
  assign _250_ = CST_R_3 ? 1'h0 : _249_;
  assign _251_ = CST_R_2 ? 1'h0 : _250_;
  assign _252_ = CST_R_1 ? _202_ : _251_;
  assign CST_P_4 = CST_R_0 ? 1'h0 : _252_;
  assign _253_ = CST_R_1 ? InvalPending_R : 1'h0;
  assign CST_P_0 = CST_R_0 ? _208_ : _253_;
  assign IC_TAG0WEN = _263_ && _264_;
  assign IC_TAG0RE = _265_ && _266_;
  assign _254_ = _255_ && IS_VAL;
  assign IC_TAG0WE = CST_R_3 || IST_R_1;
  assign IC_TAG0REN = CST_R_3 || IST_R_1;
  assign _255_ = CST_R_3 || CST_R_4;
  assign _256_ = { TagInitCtr_R_10, TagInitCtr_R_9, TagInitCtr_R_8, TagInitCtr_R_7, TagInitCtr_R_6, TagInitCtr_R_5, TagInitCtr_R_4 } != 7'h7f;
  assign _257_ = ~ RDOP_N;
  assign _258_ = ~ CST_R_0;
  assign _259_ = ~ Inval2_R;
  assign _260_ = ~ DISABLEC;
  assign _261_ = ~ CST_P_1;
  assign _262_ = ~ anyBusy;
  assign _263_ = ~ CST_R_3;
  assign _264_ = ~ IST_R_1;
  assign _265_ = ~ CST_R_3;
  assign _266_ = ~ IST_R_1;
  assign IC_DATA0WEN = ~ CST_R_3;
  assign IC_DATA0RE = ~ CST_R_3;
  assign IC_TAGWR0_32 = ~ IST_R_1;
  assign _267_ = ~ InvalPending_R;
  assign _268_ = ~ \SM.otherBusy ;
  assign _269_ = ~ \SM.otherBusy ;
  assign _270_ = ~ RDOP_N;
  assign _271_ = ~ \SM.anyAck ;
  assign _272_ = ~ \SM.otherBusy ;
  assign _273_ = ~ CST_R_0;
  assign RESET_D2_R_N = RESET_X_R_N | TMODE;
  assign _274_ = _177_ | InvalPending_R;
  assign anyBusy = \SM.otherBusy  | MyBusy_R;
  assign IC_HALT_S_P = _261_ | _179_;
  assign _275_ = _262_ | INIT_D3_R;
  assign Uncached_M = Kseg1_R | Kseg2UC;
  assign _276_ = CST_R_1 | CST_R_0;
  assign _277_ = CST_R_2 | CST_R_3;
  assign _278_ = _277_ | CST_R_4;
  assign IC_LBCOE = _278_ | CST_R_0;
  assign IC_VAL = _181_ | _182_;
  assign \ICACHE_TAG0.ADDR_10  = LogAddr_R_10 | ICC_TAGMASK_10;
  assign _279_ = IC_TAG0COMPARE | Uncached_M;
  assign _280_ = _279_ | DISABLEC;
  assign \SM.Kseg1  = Uncached_M | DISABLEC;
  reg [3:0] _564_;
  always @(posedge CLK)
    _564_ <= { _055_, _054_, _053_, _052_ };
  assign { IST_R_3, IST_R_2, IST_R_1, IST_R_0 } = _564_;
  reg [6:0] _565_;
  always @(posedge CLK)
    _565_ <= { _099_, _098_, _097_, _096_, _095_, _094_, _093_ };
  assign { TagInitCtr_R_10, TagInitCtr_R_9, TagInitCtr_R_8, TagInitCtr_R_7, TagInitCtr_R_6, TagInitCtr_R_5, TagInitCtr_R_4 } = _565_;
  reg [5:0] _566_;
  always @(posedge CLK)
    _566_ <= { _009_, _008_, _007_, _006_, _005_, _004_ };
  assign { CST_R_5, CST_R_4, CST_R_3, CST_R_2, CST_R_1, CST_R_0 } = _566_;
  reg [1:0] _567_;
  always @(posedge CLK)
    _567_ <= { _001_, _000_ };
  assign { BurstCounter_R_3, BurstCounter_R_2 } = _567_;
  reg [1:0] _568_;
  always @(posedge CLK)
    _568_ <= { _011_, _010_ };
  assign { FirstOffset_R_3, FirstOffset_R_2 } = _568_;
  reg [1:0] _569_;
  always @(posedge CLK)
    _569_ <= { _003_, _002_ };
  assign { BurstOffset_R_3, BurstOffset_R_2 } = _569_;
  reg [31:0] _570_;
  always @(posedge CLK)
    _570_ <= { _037_, _036_, _034_, _033_, _032_, _031_, _030_, _029_, _028_, _027_, _026_, _025_, _023_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _043_, _042_, _041_, _040_, _039_, _038_, _035_, _024_, _013_, _012_ };
  assign { HoldAddr_R_31, HoldAddr_R_30, HoldAddr_R_29, HoldAddr_R_28, HoldAddr_R_27, HoldAddr_R_26, HoldAddr_R_25, HoldAddr_R_24, HoldAddr_R_23, HoldAddr_R_22, HoldAddr_R_21, HoldAddr_R_20, HoldAddr_R_19, HoldAddr_R_18, HoldAddr_R_17, HoldAddr_R_16, HoldAddr_R_15, HoldAddr_R_14, HoldAddr_R_13, HoldAddr_R_12, HoldAddr_R_11, HoldAddr_R_10, HoldAddr_R_9, HoldAddr_R_8, HoldAddr_R_7, HoldAddr_R_6, HoldAddr_R_5, HoldAddr_R_4, HoldAddr_R_3, HoldAddr_R_2, HoldAddr_R_1, HoldAddr_R_0 } = _570_;
  always @(posedge CLK)
    INIT_D1_R <= _049_;
  always @(posedge CLK)
    INIT_D2_R <= _050_;
  always @(posedge CLK)
    INIT_D3_R <= _051_;
  reg [31:0] _574_;
  always @(posedge CLK)
    _574_ <= { _085_, _084_, _082_, _081_, _080_, _079_, _078_, _077_, _076_, _075_, _074_, _073_, _071_, _070_, _069_, _068_, _067_, _066_, _065_, _064_, _063_, _062_, _091_, _090_, _089_, _088_, _087_, _086_, _083_, _072_, _061_, _060_ };
  assign { LogAddr_R_31, LogAddr_R_30, LogAddr_R_29, LogAddr_R_28, LogAddr_R_27, LogAddr_R_26, LogAddr_R_25, LogAddr_R_24, LogAddr_R_23, LogAddr_R_22, LogAddr_R_21, LogAddr_R_20, LogAddr_R_19, LogAddr_R_18, LogAddr_R_17, LogAddr_R_16, LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4, LogAddr_R_3, LogAddr_R_2, LogAddr_R_1, LogAddr_R_0 } = _574_;
  always @(posedge CLK)
    Kseg1_R <= _059_;
  always @(posedge CLK)
    IC_GNTRAM_R <= _044_;
  reg [2:0] _577_;
  always @(posedge CLK)
    _577_ <= { _047_, _046_, _045_ };
  assign { IC_HALT_S_R_2, IC_HALT_S_R_1, IC_HALT_S_R_0 } = _577_;
  always @(posedge CLK)
    MyBusy_R <= _092_;
  always @(posedge CLK)
    \SM.WasWrite  <= _100_;
  always @(posedge CLK)
    InvalPending_R <= _058_;
  always @(posedge CLK)
    Inval1_R <= _056_;
  always @(posedge CLK)
    Inval2_R <= _057_;
  always @(posedge CLK)
    IC_MISS_R <= _048_;
  always @(posedge CLK)
    RESET_X_R_N <= RESET_D1_R_N;
  assign { _055_, _054_, _053_, _052_ } = RESET_D2_R_N ? { IST_P_3, IST_P_2, IST_P_1, 1'h0 } : 4'h1;
  assign { _287_, _286_, _285_, _284_, _283_, _282_, _281_ } = IST_R_1 ? { _173_, _172_, _171_, _168_, _157_, _146_, _145_ } : 7'h00;
  assign { _099_, _098_, _097_, _096_, _095_, _094_, _093_ } = RESET_D2_R_N ? { _287_, _286_, _285_, _284_, _283_, _282_, _281_ } : 7'h00;
  assign _288_ = IST_R_3 ? _273_ : 1'h0;
  assign _289_ = IST_R_2 ? 1'h1 : _288_;
  assign _290_ = IST_R_1 ? 1'h0 : _289_;
  assign IST_P_3 = IST_R_0 ? 1'h0 : _290_;
  assign _291_ = IST_R_3 ? CST_R_0 : 1'h0;
  assign _292_ = IST_R_2 ? 1'h0 : _291_;
  assign _293_ = IST_R_1 ? _256_ : _292_;
  assign IST_P_1 = IST_R_0 ? 1'h1 : _293_;
  assign _294_ = IST_R_1 ? _188_ : 1'h0;
  assign IST_P_2 = IST_R_0 ? 1'h0 : _294_;
  assign { _009_, _008_, _007_, _006_, _005_, _004_ } = RESET_D2_R_N ? { CST_P_5, CST_P_4, CST_P_3, CST_P_2, CST_P_1, CST_P_0 } : 6'h01;
  assign { _301_, _300_, _299_, _298_, _297_, _296_, _295_ } = IST_R_1 ? { TagInitCtr_R_10, TagInitCtr_R_9, TagInitCtr_R_8, TagInitCtr_R_7, TagInitCtr_R_6, TagInitCtr_R_5, TagInitCtr_R_4 } : { LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4 };
  assign { _308_, _307_, _306_, _305_, _304_, _303_, _302_ } = CST_R_3 ? 7'hxx : { _301_, _300_, _299_, _298_, _297_, _296_, _295_ };
  assign { _315_, _314_, _313_, _312_, _311_, _310_, _309_ } = CST_R_2 ? 7'hxx : { _308_, _307_, _306_, _305_, _304_, _303_, _302_ };
  assign { _140_, _139_, _138_, _137_, _136_, _135_, _134_ } = _184_ ? 7'hxx : { _315_, _314_, _313_, _312_, _311_, _310_, _309_ };
  assign { _322_, _321_, _320_, _319_, _318_, _317_, _316_ } = CST_R_3 ? { HoldAddr_R_10, HoldAddr_R_9, HoldAddr_R_8, HoldAddr_R_7, HoldAddr_R_6, HoldAddr_R_5, HoldAddr_R_4 } : { _140_, _139_, _138_, _137_, _136_, _135_, _134_ };
  assign { _329_, _328_, _327_, _326_, _325_, _324_, _323_ } = CST_R_2 ? 7'hxx : { _322_, _321_, _320_, _319_, _318_, _317_, _316_ };
  assign { _131_, _130_, _129_, _128_, _127_, _126_, _125_ } = _184_ ? 7'hxx : { _329_, _328_, _327_, _326_, _325_, _324_, _323_ };
  assign { _336_, _335_, _334_, _333_, _332_, _331_, _330_ } = CST_R_2 ? { LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4 } : { _131_, _130_, _129_, _128_, _127_, _126_, _125_ };
  assign { _122_, _121_, _120_, _119_, _118_, _117_, _116_ } = _184_ ? 7'hxx : { _336_, _335_, _334_, _333_, _332_, _331_, _330_ };
  assign { IC_TAGINDEX_10, IC_TAGINDEX_9, IC_TAGINDEX_8, IC_TAGINDEX_7, IC_TAGINDEX_6, IC_TAGINDEX_5, IC_TAGINDEX_4 } = _184_ ? { NEXTADDR_10, NEXTADDR_9, NEXTADDR_8, NEXTADDR_7, NEXTADDR_6, NEXTADDR_5, NEXTADDR_4 } : { _122_, _121_, _120_, _119_, _118_, _117_, _116_ };
  assign { _343_, _342_, _341_, _340_, _339_, _338_, _337_ } = CST_R_3 ? { HoldAddr_R_10, HoldAddr_R_9, HoldAddr_R_8, HoldAddr_R_7, HoldAddr_R_6, HoldAddr_R_5, HoldAddr_R_4 } : { LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4 };
  assign { _115_, _114_, _113_, _112_, _111_, _110_, _109_ } = _183_ ? 7'hxx : { _343_, _342_, _341_, _340_, _339_, _338_, _337_ };
  assign { _345_, _344_ } = CST_R_3 ? { BurstOffset_R_3, BurstOffset_R_2 } : { LogAddr_R_3, LogAddr_R_2 };
  assign { _108_, _107_ } = _183_ ? 2'hx : { _345_, _344_ };
  assign { IC_DATAINDEX_10, IC_DATAINDEX_9, IC_DATAINDEX_8, IC_DATAINDEX_7, IC_DATAINDEX_6, IC_DATAINDEX_5, IC_DATAINDEX_4, IC_DATAINDEX_3, IC_DATAINDEX_2 } = _183_ ? { NEXTADDR_10, NEXTADDR_9, NEXTADDR_8, NEXTADDR_7, NEXTADDR_6, NEXTADDR_5, NEXTADDR_4, NEXTADDR_3, NEXTADDR_2 } : { _115_, _114_, _113_, _112_, _111_, _110_, _109_, _108_, _107_ };
  assign { _003_, _002_ } = RESET_D2_R_N ? { BurstOffset_P_3, BurstOffset_P_2 } : 2'h0;
  assign { _011_, _010_ } = RESET_D2_R_N ? { FirstOffset_P_3, FirstOffset_P_2 } : 2'h0;
  assign { _001_, _000_ } = RESET_D2_R_N ? { BurstCounter_P_3, BurstCounter_P_2 } : 2'h0;
  assign { _347_, _346_ } = MEMSEQUENTIAL ? { _144_, _143_ } : { _424_, _423_ };
  assign { _349_, _348_ } = _254_ ? { _347_, _346_ } : 2'hx;
  assign { _133_, _132_ } = CST_R_1 ? 2'hx : { _349_, _348_ };
  assign { _351_, _350_ } = _254_ ? { _133_, _132_ } : { BurstOffset_R_3, BurstOffset_R_2 };
  assign { _124_, _123_ } = CST_R_1 ? 2'hx : { _351_, _350_ };
  assign { _353_, _352_ } = _254_ ? { _142_, _141_ } : { BurstCounter_R_3, BurstCounter_R_2 };
  assign { _102_, _101_ } = CST_R_1 ? 2'hx : { _353_, _352_ };
  assign { _355_, _354_ } = MEMZEROFIRST ? 2'h0 : { LogAddr_R_3, LogAddr_R_2 };
  assign { _104_, _103_ } = CST_R_1 ? { _355_, _354_ } : 2'hx;
  assign { _357_, _356_ } = MEMZEROFIRST ? 2'h0 : { LogAddr_R_3, LogAddr_R_2 };
  assign { _106_, _105_ } = CST_R_1 ? { _357_, _356_ } : 2'hx;
  assign { BurstOffset_P_3, BurstOffset_P_2 } = CST_R_1 ? { _104_, _103_ } : { _124_, _123_ };
  assign { FirstOffset_P_3, FirstOffset_P_2 } = CST_R_1 ? { _106_, _105_ } : { FirstOffset_R_3, FirstOffset_R_2 };
  assign { BurstCounter_P_3, BurstCounter_P_2 } = CST_R_1 ? 2'h0 : { _102_, _101_ };
  assign { _383_, _382_, _380_, _379_, _378_, _377_, _376_, _375_, _374_, _373_, _372_, _371_, _369_, _368_, _367_, _366_, _365_, _364_, _363_, _362_, _361_, _360_, _389_, _388_, _387_, _386_, _385_, _384_, _381_, _370_, _359_, _358_ } = _276_ ? { \ICACHE_TAG0.ADDR_31 , \ICACHE_TAG0.ADDR_30 , \ICACHE_TAG0.ADDR_29 , LogAddr_R_28, LogAddr_R_27, LogAddr_R_26, LogAddr_R_25, LogAddr_R_24, LogAddr_R_23, LogAddr_R_22, LogAddr_R_21, LogAddr_R_20, LogAddr_R_19, LogAddr_R_18, LogAddr_R_17, LogAddr_R_16, LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4, LogAddr_R_3, LogAddr_R_2, LogAddr_R_1, LogAddr_R_0 } : { HoldAddr_R_31, HoldAddr_R_30, HoldAddr_R_29, HoldAddr_R_28, HoldAddr_R_27, HoldAddr_R_26, HoldAddr_R_25, HoldAddr_R_24, HoldAddr_R_23, HoldAddr_R_22, HoldAddr_R_21, HoldAddr_R_20, HoldAddr_R_19, HoldAddr_R_18, HoldAddr_R_17, HoldAddr_R_16, HoldAddr_R_15, HoldAddr_R_14, HoldAddr_R_13, HoldAddr_R_12, HoldAddr_R_11, HoldAddr_R_10, HoldAddr_R_9, HoldAddr_R_8, HoldAddr_R_7, HoldAddr_R_6, HoldAddr_R_5, HoldAddr_R_4, HoldAddr_R_3, HoldAddr_R_2, HoldAddr_R_1, HoldAddr_R_0 };
  assign { _037_, _036_, _034_, _033_, _032_, _031_, _030_, _029_, _028_, _027_, _026_, _025_, _023_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _043_, _042_, _041_, _040_, _039_, _038_, _035_, _024_, _013_, _012_ } = RESET_D2_R_N ? { _383_, _382_, _380_, _379_, _378_, _377_, _376_, _375_, _374_, _373_, _372_, _371_, _369_, _368_, _367_, _366_, _365_, _364_, _363_, _362_, _361_, _360_, _389_, _388_, _387_, _386_, _385_, _384_, _381_, _370_, _359_, _358_ } : 32'd0;
  assign _051_ = RESET_D2_R_N ? INIT_D2_R : 1'h1;
  assign _050_ = RESET_D2_R_N ? INIT_D1_R : 1'h1;
  assign _049_ = RESET_D2_R_N ? 1'h0 : 1'h1;
  assign _390_ = _275_ ? _187_ : Kseg1_R;
  assign _059_ = RESET_D2_R_N ? _390_ : 1'h1;
  assign { _416_, _415_, _413_, _412_, _411_, _410_, _409_, _408_, _407_, _406_, _405_, _404_, _402_, _401_, _400_, _399_, _398_, _397_, _396_, _395_, _394_, _393_, _422_, _421_, _420_, _419_, _418_, _417_, _414_, _403_, _392_, _391_ } = _275_ ? { NEXTADDR_31, NEXTADDR_30, NEXTADDR_29, NEXTADDR_28, NEXTADDR_27, NEXTADDR_26, NEXTADDR_25, NEXTADDR_24, NEXTADDR_23, NEXTADDR_22, NEXTADDR_21, NEXTADDR_20, NEXTADDR_19, NEXTADDR_18, NEXTADDR_17, NEXTADDR_16, NEXTADDR_15, NEXTADDR_14, NEXTADDR_13, NEXTADDR_12, NEXTADDR_11, NEXTADDR_10, NEXTADDR_9, NEXTADDR_8, NEXTADDR_7, NEXTADDR_6, NEXTADDR_5, NEXTADDR_4, NEXTADDR_3, NEXTADDR_2, NEXTADDR_1, NEXTADDR_0 } : { LogAddr_R_31, LogAddr_R_30, LogAddr_R_29, LogAddr_R_28, LogAddr_R_27, LogAddr_R_26, LogAddr_R_25, LogAddr_R_24, LogAddr_R_23, LogAddr_R_22, LogAddr_R_21, LogAddr_R_20, LogAddr_R_19, LogAddr_R_18, LogAddr_R_17, LogAddr_R_16, LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4, LogAddr_R_3, LogAddr_R_2, LogAddr_R_1, LogAddr_R_0 };
  assign { _085_, _084_, _082_, _081_, _080_, _079_, _078_, _077_, _076_, _075_, _074_, _073_, _071_, _070_, _069_, _068_, _067_, _066_, _065_, _064_, _063_, _062_, _091_, _090_, _089_, _088_, _087_, _086_, _083_, _072_, _061_, _060_ } = RESET_D2_R_N ? { _416_, _415_, _413_, _412_, _411_, _410_, _409_, _408_, _407_, _406_, _405_, _404_, _402_, _401_, _400_, _399_, _398_, _397_, _396_, _395_, _394_, _393_, _422_, _421_, _420_, _419_, _418_, _417_, _414_, _403_, _392_, _391_ } : 32'd0;
  assign _044_ = RESET_D2_R_N ? IW_GNTRAM_P : 1'h0;
  assign _092_ = RESET_D2_R_N ? IC_HALT_S_P : 1'h1;
  assign { _047_, _046_, _045_ } = RESET_D2_R_N ? { IC_HALT_S_P, IC_HALT_S_P, IC_HALT_S_P } : 3'h7;
  assign _100_ = RESET_D2_R_N ? CST_R_3 : 1'h0;
  assign _058_ = RESET_D2_R_N ? InvalPending_P : 1'h0;
  assign _057_ = RESET_D2_R_N ? Inval1_R : 1'h0;
  assign _056_ = RESET_D2_R_N ? INVALIDATE : 1'h0;
  assign _048_ = RESET_D2_R_N ? IC_MISS_P : 1'h0;
  assign \SM.otherBusy  = | { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, X_HALT_R_10, X_HALT_R_9, X_HALT_R_8, X_HALT_R_7, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, 1'h0, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 };
  assign \SM.anyAck  = | { LACK_1, LACK_0 };
  assign { tagWrMux_31, tagWrMux_30, tagWrMux_29, tagWrMux_28, tagWrMux_27, tagWrMux_26, tagWrMux_25, tagWrMux_24, tagWrMux_23, tagWrMux_22, tagWrMux_21, tagWrMux_20, tagWrMux_19, tagWrMux_18, tagWrMux_17, tagWrMux_16, tagWrMux_15, tagWrMux_14, tagWrMux_13, tagWrMux_12, tagWrMux_11, tagWrMux_10, tagWrMux_9, tagWrMux_8, tagWrMux_7, tagWrMux_6, tagWrMux_5, tagWrMux_4, tagWrMux_3, tagWrMux_2, tagWrMux_1, tagWrMux_0 } = IST_R_1 ? 32'd0 : { HoldAddr_R_31, HoldAddr_R_30, HoldAddr_R_29, HoldAddr_R_28, HoldAddr_R_27, HoldAddr_R_26, HoldAddr_R_25, HoldAddr_R_24, HoldAddr_R_23, HoldAddr_R_22, HoldAddr_R_21, HoldAddr_R_20, HoldAddr_R_19, HoldAddr_R_18, HoldAddr_R_17, HoldAddr_R_16, HoldAddr_R_15, HoldAddr_R_14, HoldAddr_R_13, HoldAddr_R_12, HoldAddr_R_11, HoldAddr_R_10, HoldAddr_R_9, HoldAddr_R_8, HoldAddr_R_7, HoldAddr_R_6, HoldAddr_R_5, HoldAddr_R_4, HoldAddr_R_3, HoldAddr_R_2, HoldAddr_R_1, HoldAddr_R_0 };
  assign { _424_, _423_ } = { FirstOffset_R_3, FirstOffset_R_2 } ^ { _142_, _141_ };
  assign \ICACHE_TAG0.ADDR_11  = LogAddr_R_11;
  assign \ICACHE_TAG0.ADDR_12  = LogAddr_R_12;
  assign \ICACHE_TAG0.ADDR_13  = LogAddr_R_13;
  assign \ICACHE_TAG0.ADDR_14  = LogAddr_R_14;
  assign \ICACHE_TAG0.ADDR_15  = LogAddr_R_15;
  assign \ICACHE_TAG0.ADDR_16  = LogAddr_R_16;
  assign \ICACHE_TAG0.ADDR_17  = LogAddr_R_17;
  assign \ICACHE_TAG0.ADDR_18  = LogAddr_R_18;
  assign \ICACHE_TAG0.ADDR_19  = LogAddr_R_19;
  assign \ICACHE_TAG0.ADDR_20  = LogAddr_R_20;
  assign \ICACHE_TAG0.ADDR_21  = LogAddr_R_21;
  assign \ICACHE_TAG0.ADDR_22  = LogAddr_R_22;
  assign \ICACHE_TAG0.ADDR_23  = LogAddr_R_23;
  assign \ICACHE_TAG0.ADDR_24  = LogAddr_R_24;
  assign \ICACHE_TAG0.ADDR_25  = LogAddr_R_25;
  assign \ICACHE_TAG0.ADDR_26  = LogAddr_R_26;
  assign \ICACHE_TAG0.ADDR_27  = LogAddr_R_27;
  assign \ICACHE_TAG0.ADDR_28  = LogAddr_R_28;
  assign \ICACHE_TAG0.ADDR_32  = 1'h1;
  assign IST_P_0 = 1'h0;
  assign IC_DATA0CSN = 1'h0;
  assign IC_DATA0CS = 1'h1;
  assign IC_DATA0REN = CST_R_3;
  assign IC_DATA0WE = CST_R_3;
  assign IC_TAG0CSN = 1'h0;
  assign IC_TAG0CS = 1'h1;
  assign IC_TAGWR0_10 = tagWrMux_10;
  assign IC_TAGWR0_11 = tagWrMux_11;
  assign IC_TAGWR0_12 = tagWrMux_12;
  assign IC_TAGWR0_13 = tagWrMux_13;
  assign IC_TAGWR0_14 = tagWrMux_14;
  assign IC_TAGWR0_15 = tagWrMux_15;
  assign IC_TAGWR0_16 = tagWrMux_16;
  assign IC_TAGWR0_17 = tagWrMux_17;
  assign IC_TAGWR0_18 = tagWrMux_18;
  assign IC_TAGWR0_19 = tagWrMux_19;
  assign IC_TAGWR0_20 = tagWrMux_20;
  assign IC_TAGWR0_21 = tagWrMux_21;
  assign IC_TAGWR0_22 = tagWrMux_22;
  assign IC_TAGWR0_23 = tagWrMux_23;
  assign IC_TAGWR0_24 = tagWrMux_24;
  assign IC_TAGWR0_25 = tagWrMux_25;
  assign IC_TAGWR0_26 = tagWrMux_26;
  assign IC_TAGWR0_27 = tagWrMux_27;
  assign IC_TAGWR0_28 = tagWrMux_28;
  assign IC_TAGWR0_29 = tagWrMux_29;
  assign IC_TAGWR0_30 = tagWrMux_30;
  assign IC_TAGWR0_31 = tagWrMux_31;
endmodule
