Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 22 17:20:22 2023
| Host         : peppe-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PL_CLASSIFIER_w_VOTING_timing_summary_routed.rpt -pb PL_CLASSIFIER_w_VOTING_timing_summary_routed.pb -rpx PL_CLASSIFIER_w_VOTING_timing_summary_routed.rpx -warn_on_violation
| Design       : PL_CLASSIFIER_w_VOTING
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: PM_FSM/pm_FSM_Kernel_Bias/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PM_FSM/pm_FSM_Kernel_Bias/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PM_FSM/pm_FSM_Kernel_Bias/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PM_FSM/pm_FSM_Kernel_Bias/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PM_FSM/pm_FSM_Kernel_Bias/count_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PM_FSM/pm_FSM_Kernel_Bias/count_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PM_FSM/pm_FSM_Kernel_Bias/state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PM_FSM/pm_FSM_Kernel_Bias/state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PM_FSM/pm_FSM_Kernel_Bias/state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: PM_FSM/pm_FSM_SIPO_PCV/state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: PM_FSM/pm_FSM_SIPO_PCV/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: PM_FSM/pm_FSM_SIPO_PCV/state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 482 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.713        0.000                      0                13079        0.059        0.000                      0                13079        2.250        0.000                       0                  3693  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.713        0.000                      0                13068        0.059        0.000                      0                13068        2.250        0.000                       0                  3693  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      4.045        0.000                      0                   11        0.657        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 PM_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[369]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 1.396ns (22.232%)  route 4.884ns (77.768%))
  Logic Levels:           3  (LUT3=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.973     0.973    PM_FSM/s_axis_aclk
    SLICE_X32Y74         FDCE                                         r  PM_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.478     1.451 r  PM_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=8, routed)           0.688     2.139    PM_FSM/state[2]
    SLICE_X33Y74         LUT3 (Prop_lut3_I1_O)        0.321     2.460 r  PM_FSM/BRAM_PS_to_PL_INST_0/O
                         net (fo=446, routed)         0.985     3.444    i_BRAM_PS_to_PL
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.326     3.770 r  PM_RAM_Pre_Computed_Vector_i_3/O
                         net (fo=408, routed)         3.212     6.982    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0_15_369_369/A1
    SLICE_X34Y28         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.271     7.253 r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0_15_369_369/SP/O
                         net (fo=1, routed)           0.000     7.253    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/p_1_out[369]
    SLICE_X34Y28         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[369]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.924     7.924    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/clka
    SLICE_X34Y28         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[369]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)        0.077     7.966    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[369]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 PM_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[370]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 1.388ns (22.133%)  route 4.884ns (77.867%))
  Logic Levels:           3  (LUT3=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.973     0.973    PM_FSM/s_axis_aclk
    SLICE_X32Y74         FDCE                                         r  PM_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.478     1.451 r  PM_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=8, routed)           0.688     2.139    PM_FSM/state[2]
    SLICE_X33Y74         LUT3 (Prop_lut3_I1_O)        0.321     2.460 r  PM_FSM/BRAM_PS_to_PL_INST_0/O
                         net (fo=446, routed)         0.985     3.444    i_BRAM_PS_to_PL
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.326     3.770 r  PM_RAM_Pre_Computed_Vector_i_3/O
                         net (fo=408, routed)         3.212     6.982    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0_15_370_370/A1
    SLICE_X34Y28         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.263     7.245 r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0_15_370_370/SP/O
                         net (fo=1, routed)           0.000     7.245    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/p_1_out[370]
    SLICE_X34Y28         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[370]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.924     7.924    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/clka
    SLICE_X34Y28         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[370]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)        0.081     7.970    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[370]
  -------------------------------------------------------------------
                         required time                          7.970    
                         arrival time                          -7.245    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 PM_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[385]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 1.508ns (24.083%)  route 4.753ns (75.917%))
  Logic Levels:           3  (LUT3=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.973     0.973    PM_FSM/s_axis_aclk
    SLICE_X32Y74         FDCE                                         r  PM_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.478     1.451 r  PM_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=8, routed)           0.688     2.139    PM_FSM/state[2]
    SLICE_X33Y74         LUT3 (Prop_lut3_I1_O)        0.321     2.460 r  PM_FSM/BRAM_PS_to_PL_INST_0/O
                         net (fo=446, routed)         0.985     3.444    i_BRAM_PS_to_PL
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.326     3.770 r  PM_RAM_Pre_Computed_Vector_i_3/O
                         net (fo=408, routed)         3.081     6.851    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0_15_385_385/A1
    SLICE_X38Y30         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.383     7.234 r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0_15_385_385/SP/O
                         net (fo=1, routed)           0.000     7.234    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/p_1_out[385]
    SLICE_X38Y30         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[385]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.924     7.924    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/clka
    SLICE_X38Y30         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[385]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y30         FDRE (Setup_fdre_C_D)        0.077     7.966    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[385]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 PM_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[386]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.253ns  (logic 1.500ns (23.985%)  route 4.753ns (76.015%))
  Logic Levels:           3  (LUT3=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.973     0.973    PM_FSM/s_axis_aclk
    SLICE_X32Y74         FDCE                                         r  PM_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.478     1.451 r  PM_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=8, routed)           0.688     2.139    PM_FSM/state[2]
    SLICE_X33Y74         LUT3 (Prop_lut3_I1_O)        0.321     2.460 r  PM_FSM/BRAM_PS_to_PL_INST_0/O
                         net (fo=446, routed)         0.985     3.444    i_BRAM_PS_to_PL
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.326     3.770 r  PM_RAM_Pre_Computed_Vector_i_3/O
                         net (fo=408, routed)         3.081     6.851    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0_15_386_386/A1
    SLICE_X38Y30         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.375     7.226 r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0_15_386_386/SP/O
                         net (fo=1, routed)           0.000     7.226    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/p_1_out[386]
    SLICE_X38Y30         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[386]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.924     7.924    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/clka
    SLICE_X38Y30         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[386]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y30         FDRE (Setup_fdre_C_D)        0.081     7.970    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[386]
  -------------------------------------------------------------------
                         required time                          7.970    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 PM_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[341]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 1.249ns (19.984%)  route 5.001ns (80.016%))
  Logic Levels:           3  (LUT3=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.973     0.973    PM_FSM/s_axis_aclk
    SLICE_X32Y74         FDCE                                         r  PM_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.478     1.451 r  PM_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=8, routed)           0.688     2.139    PM_FSM/state[2]
    SLICE_X33Y74         LUT3 (Prop_lut3_I1_O)        0.321     2.460 r  PM_FSM/BRAM_PS_to_PL_INST_0/O
                         net (fo=446, routed)         0.985     3.444    i_BRAM_PS_to_PL
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.326     3.770 r  PM_RAM_Pre_Computed_Vector_i_3/O
                         net (fo=408, routed)         3.329     7.099    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0_15_341_341/A1
    SLICE_X38Y32         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.223 r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0_15_341_341/SP/O
                         net (fo=1, routed)           0.000     7.223    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/p_1_out[341]
    SLICE_X38Y32         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[341]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.924     7.924    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/clka
    SLICE_X38Y32         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[341]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y32         FDRE (Setup_fdre_C_D)        0.079     7.968    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[341]
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 PM_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[338]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 1.249ns (19.987%)  route 5.000ns (80.013%))
  Logic Levels:           3  (LUT3=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.973     0.973    PM_FSM/s_axis_aclk
    SLICE_X32Y74         FDCE                                         r  PM_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.478     1.451 r  PM_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=8, routed)           0.688     2.139    PM_FSM/state[2]
    SLICE_X33Y74         LUT3 (Prop_lut3_I1_O)        0.321     2.460 r  PM_FSM/BRAM_PS_to_PL_INST_0/O
                         net (fo=446, routed)         0.985     3.444    i_BRAM_PS_to_PL
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.326     3.770 r  PM_RAM_Pre_Computed_Vector_i_3/O
                         net (fo=408, routed)         3.328     7.098    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0_15_338_338/A1
    SLICE_X38Y33         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.222 r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0_15_338_338/SP/O
                         net (fo=1, routed)           0.000     7.222    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/p_1_out[338]
    SLICE_X38Y33         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[338]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.924     7.924    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/clka
    SLICE_X38Y33         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[338]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y33         FDRE (Setup_fdre_C_D)        0.079     7.968    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[338]
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 PM_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[344]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 1.235ns (19.804%)  route 5.001ns (80.196%))
  Logic Levels:           3  (LUT3=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.973     0.973    PM_FSM/s_axis_aclk
    SLICE_X32Y74         FDCE                                         r  PM_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.478     1.451 r  PM_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=8, routed)           0.688     2.139    PM_FSM/state[2]
    SLICE_X33Y74         LUT3 (Prop_lut3_I1_O)        0.321     2.460 r  PM_FSM/BRAM_PS_to_PL_INST_0/O
                         net (fo=446, routed)         0.985     3.444    i_BRAM_PS_to_PL
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.326     3.770 r  PM_RAM_Pre_Computed_Vector_i_3/O
                         net (fo=408, routed)         3.329     7.099    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0_15_344_344/A1
    SLICE_X38Y32         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.209 r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0_15_344_344/SP/O
                         net (fo=1, routed)           0.000     7.209    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/p_1_out[344]
    SLICE_X38Y32         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[344]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.924     7.924    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/clka
    SLICE_X38Y32         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[344]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y32         FDRE (Setup_fdre_C_D)        0.079     7.968    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[344]
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 PM_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[340]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 1.235ns (19.807%)  route 5.000ns (80.193%))
  Logic Levels:           3  (LUT3=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.973     0.973    PM_FSM/s_axis_aclk
    SLICE_X32Y74         FDCE                                         r  PM_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.478     1.451 r  PM_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=8, routed)           0.688     2.139    PM_FSM/state[2]
    SLICE_X33Y74         LUT3 (Prop_lut3_I1_O)        0.321     2.460 r  PM_FSM/BRAM_PS_to_PL_INST_0/O
                         net (fo=446, routed)         0.985     3.444    i_BRAM_PS_to_PL
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.326     3.770 r  PM_RAM_Pre_Computed_Vector_i_3/O
                         net (fo=408, routed)         3.328     7.098    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0_15_340_340/A1
    SLICE_X38Y33         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.208 r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0_15_340_340/SP/O
                         net (fo=1, routed)           0.000     7.208    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/p_1_out[340]
    SLICE_X38Y33         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[340]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.924     7.924    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/clka
    SLICE_X38Y33         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[340]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y33         FDRE (Setup_fdre_C_D)        0.079     7.968    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[340]
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 PM_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[404]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 1.249ns (20.048%)  route 4.981ns (79.952%))
  Logic Levels:           3  (LUT3=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.973     0.973    PM_FSM/s_axis_aclk
    SLICE_X32Y74         FDCE                                         r  PM_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.478     1.451 r  PM_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=8, routed)           0.688     2.139    PM_FSM/state[2]
    SLICE_X33Y74         LUT3 (Prop_lut3_I1_O)        0.321     2.460 r  PM_FSM/BRAM_PS_to_PL_INST_0/O
                         net (fo=446, routed)         0.985     3.444    i_BRAM_PS_to_PL
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.326     3.770 r  PM_RAM_Pre_Computed_Vector_i_3/O
                         net (fo=408, routed)         3.309     7.079    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0_15_404_404/A1
    SLICE_X38Y29         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.203 r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0_15_404_404/SP/O
                         net (fo=1, routed)           0.000     7.203    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/p_1_out[404]
    SLICE_X38Y29         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[404]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.924     7.924    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/clka
    SLICE_X38Y29         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[404]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y29         FDRE (Setup_fdre_C_D)        0.079     7.968    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[404]
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 PM_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[397]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 1.247ns (20.055%)  route 4.972ns (79.945%))
  Logic Levels:           3  (LUT3=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.973     0.973    PM_FSM/s_axis_aclk
    SLICE_X32Y74         FDCE                                         r  PM_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.478     1.451 r  PM_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=8, routed)           0.688     2.139    PM_FSM/state[2]
    SLICE_X33Y74         LUT3 (Prop_lut3_I1_O)        0.321     2.460 r  PM_FSM/BRAM_PS_to_PL_INST_0/O
                         net (fo=446, routed)         0.985     3.444    i_BRAM_PS_to_PL
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.326     3.770 r  PM_RAM_Pre_Computed_Vector_i_3/O
                         net (fo=408, routed)         3.300     7.070    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0_15_397_397/A1
    SLICE_X32Y30         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.122     7.192 r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_name_reg_0_15_397_397/SP/O
                         net (fo=1, routed)           0.000     7.192    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/p_1_out[397]
    SLICE_X32Y30         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[397]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.924     7.924    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/clka
    SLICE_X32Y30         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[397]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)        0.077     7.966    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[397]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                  0.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[159]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17][3]_srl18___signA_reg_r_184/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.410     0.410    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/clka
    SLICE_X38Y69         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[159]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[159]/Q
                         net (fo=1, routed)           0.099     0.673    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[20].double_shift_reg_pm/B[3]
    SLICE_X36Y69         SRLC32E                                      r  PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17][3]_srl18___signA_reg_r_184/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.432     0.432    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[20].double_shift_reg_pm/CLK
    SLICE_X36Y69         SRLC32E                                      r  PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17][3]_srl18___signA_reg_r_184/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X36Y69         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17][3]_srl18___signA_reg_r_184
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[344]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2][8]_srl3___signA_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.410     0.410    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/clka
    SLICE_X38Y32         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[344]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[344]/Q
                         net (fo=1, routed)           0.101     0.675    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[5].double_shift_reg_pm/B[8]
    SLICE_X36Y32         SRL16E                                       r  PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2][8]_srl3___signA_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.432     0.432    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[5].double_shift_reg_pm/CLK
    SLICE_X36Y32         SRL16E                                       r  PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2][8]_srl3___signA_reg_r_4/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X36Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2][8]_srl3___signA_reg_r_4
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[291]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6][3]_srl7___signA_reg_r_30/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.410     0.410    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/clka
    SLICE_X38Y45         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[291]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[291]/Q
                         net (fo=1, routed)           0.110     0.684    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[9].double_shift_reg_pm/B[3]
    SLICE_X38Y44         SRL16E                                       r  PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6][3]_srl7___signA_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.432     0.432    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[9].double_shift_reg_pm/CLK
    SLICE_X38Y44         SRL16E                                       r  PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6][3]_srl7___signA_reg_r_30/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X38Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6][3]_srl7___signA_reg_r_30
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 PM_SIPO/shift_reg_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[29][4]_srl30___signA_reg_r_490/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.410     0.410    PM_SIPO/clk
    SLICE_X35Y97         FDRE                                         r  PM_SIPO/shift_reg_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  PM_SIPO/shift_reg_reg[0][28]/Q
                         net (fo=2, routed)           0.068     0.619    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[32].double_shift_reg_pm/A[4]
    SLICE_X34Y97         SRLC32E                                      r  PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[29][4]_srl30___signA_reg_r_490/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.432     0.432    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[32].double_shift_reg_pm/CLK
    SLICE_X34Y97         SRLC32E                                      r  PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[29][4]_srl30___signA_reg_r_490/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[29][4]_srl30___signA_reg_r_490
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[197]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14][5]_srl15___signA_reg_r_130/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.410     0.410    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/clka
    SLICE_X46Y60         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[197]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[197]/Q
                         net (fo=1, routed)           0.113     0.687    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[17].double_shift_reg_pm/B[5]
    SLICE_X46Y59         SRL16E                                       r  PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14][5]_srl15___signA_reg_r_130/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.432     0.432    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[17].double_shift_reg_pm/CLK
    SLICE_X46Y59         SRL16E                                       r  PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14][5]_srl15___signA_reg_r_130/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X46Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14][5]_srl15___signA_reg_r_130
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[186]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15][6]_srl16___signA_reg_r_147/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.410     0.410    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/clka
    SLICE_X46Y65         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[186]/Q
                         net (fo=1, routed)           0.113     0.687    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[18].double_shift_reg_pm/B[6]
    SLICE_X46Y64         SRL16E                                       r  PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15][6]_srl16___signA_reg_r_147/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.432     0.432    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[18].double_shift_reg_pm/CLK
    SLICE_X46Y64         SRL16E                                       r  PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15][6]_srl16___signA_reg_r_147/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X46Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15][6]_srl16___signA_reg_r_147
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[333]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3][9]_srl4___signA_reg_r_9/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.410     0.410    PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/clka
    SLICE_X38Y39         FDRE                                         r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[333]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  PM_RAM_Pre_Computed_Vector/inst_RAM_Pre_Computed_Vector/ram_data_reg[333]/Q
                         net (fo=1, routed)           0.113     0.687    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[6].double_shift_reg_pm/B[9]
    SLICE_X38Y38         SRL16E                                       r  PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3][9]_srl4___signA_reg_r_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.432     0.432    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[6].double_shift_reg_pm/CLK
    SLICE_X38Y38         SRL16E                                       r  PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3][9]_srl4___signA_reg_r_9/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X38Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3][9]_srl4___signA_reg_r_9
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 PM_SIPO/shift_reg_reg[5][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[11][2]_srl12___signA_reg_r_85/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.410     0.410    PM_SIPO/clk
    SLICE_X35Y55         FDRE                                         r  PM_SIPO/shift_reg_reg[5][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  PM_SIPO/shift_reg_reg[5][10]/Q
                         net (fo=2, routed)           0.070     0.621    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[14].double_shift_reg_pm/A[2]
    SLICE_X34Y55         SRL16E                                       r  PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[11][2]_srl12___signA_reg_r_85/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.432     0.432    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[14].double_shift_reg_pm/CLK
    SLICE_X34Y55         SRL16E                                       r  PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[11][2]_srl12___signA_reg_r_85/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X34Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[11][2]_srl12___signA_reg_r_85
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 PM_SIPO/shift_reg_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[19][6]_srl20___signA_reg_r_225/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.410     0.410    PM_SIPO/clk
    SLICE_X39Y76         FDRE                                         r  PM_SIPO/shift_reg_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  PM_SIPO/shift_reg_reg[3][14]/Q
                         net (fo=2, routed)           0.070     0.621    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[22].double_shift_reg_pm/A[6]
    SLICE_X38Y76         SRLC32E                                      r  PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[19][6]_srl20___signA_reg_r_225/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.432     0.432    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[22].double_shift_reg_pm/CLK
    SLICE_X38Y76         SRLC32E                                      r  PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[19][6]_srl20___signA_reg_r_225/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X38Y76         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[19][6]_srl20___signA_reg_r_225
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 PM_SIPO/shift_reg_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[23][0]_srl24___signA_reg_r_319/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.410     0.410    PM_SIPO/clk
    SLICE_X39Y86         FDRE                                         r  PM_SIPO/shift_reg_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  PM_SIPO/shift_reg_reg[2][8]/Q
                         net (fo=2, routed)           0.070     0.621    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[26].double_shift_reg_pm/A[0]
    SLICE_X38Y86         SRLC32E                                      r  PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[23][0]_srl24___signA_reg_r_319/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.432     0.432    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[26].double_shift_reg_pm/CLK
    SLICE_X38Y86         SRLC32E                                      r  PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[23][0]_srl24___signA_reg_r_319/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X38Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    PM_Classifier/inst_incremental_pipe/gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[23][0]_srl24___signA_reg_r_319
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { s_axis_aclk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y18   PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[10].DSP_AxB_Cascade_pm/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y21   PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[13].DSP_AxB_Cascade_pm/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y24   PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[16].DSP_AxB_Cascade_pm/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y27   PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[19].DSP_AxB_Cascade_pm/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y29   PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[21].DSP_AxB_Cascade_pm/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y32   PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[24].DSP_AxB_Cascade_pm/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y35   PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[27].DSP_AxB_Cascade_pm/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y10   PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[2].DSP_AxB_Cascade_pm/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y40   PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[32].DSP_AxB_Cascade_pm/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y13   PM_Classifier/inst_SVM/inst_DSP_AxB_Cascade[5].DSP_AxB_Cascade_pm/DSP48E1_inst/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X26Y75  PM_RAM_Bias/inst_RAM_Bias/ram_name_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X26Y75  PM_RAM_Bias/inst_RAM_Bias/ram_name_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X26Y75  PM_RAM_Bias/inst_RAM_Bias/ram_name_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X26Y75  PM_RAM_Bias/inst_RAM_Bias/ram_name_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X26Y74  PM_RAM_Bias/inst_RAM_Bias/ram_name_reg_0_15_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X26Y74  PM_RAM_Bias/inst_RAM_Bias/ram_name_reg_0_15_5_5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X26Y74  PM_RAM_Bias/inst_RAM_Bias/ram_name_reg_0_15_6_6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X26Y68  PM_RAM_Kernel_Scale/inst_RAM_Kernel_Scale/ram_name_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X26Y68  PM_RAM_Kernel_Scale/inst_RAM_Kernel_Scale/ram_name_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X26Y68  PM_RAM_Kernel_Scale/inst_RAM_Kernel_Scale/ram_name_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X26Y75  PM_RAM_Bias/inst_RAM_Bias/ram_name_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X26Y75  PM_RAM_Bias/inst_RAM_Bias/ram_name_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X26Y75  PM_RAM_Bias/inst_RAM_Bias/ram_name_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X26Y75  PM_RAM_Bias/inst_RAM_Bias/ram_name_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X26Y74  PM_RAM_Bias/inst_RAM_Bias/ram_name_reg_0_15_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X26Y74  PM_RAM_Bias/inst_RAM_Bias/ram_name_reg_0_15_5_5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X26Y74  PM_RAM_Bias/inst_RAM_Bias/ram_name_reg_0_15_6_6/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X26Y68  PM_RAM_Kernel_Scale/inst_RAM_Kernel_Scale/ram_name_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X26Y68  PM_RAM_Kernel_Scale/inst_RAM_Kernel_Scale/ram_name_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X26Y68  PM_RAM_Kernel_Scale/inst_RAM_Kernel_Scale/ram_name_reg_0_15_11_11/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.657ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 PM_FSM/pm_FSM_Voting/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Voting/win_class_valid_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.608ns (26.856%)  route 1.656ns (73.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.973     0.973    PM_FSM/pm_FSM_Voting/s_axis_aclk
    SLICE_X43Y109        FDCE                                         r  PM_FSM/pm_FSM_Voting/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDCE (Prop_fdce_C_Q)         0.456     1.429 r  PM_FSM/pm_FSM_Voting/state_reg[1]/Q
                         net (fo=20, routed)          1.056     2.485    PM_FSM/pm_FSM_Voting/state[1]
    SLICE_X40Y110        LUT3 (Prop_lut3_I0_O)        0.152     2.637 f  PM_FSM/pm_FSM_Voting/reset_voting_INST_0/O
                         net (fo=29, routed)          0.600     3.237    PM_Voting/rst
    SLICE_X40Y110        FDCE                                         f  PM_Voting/win_class_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.924     7.924    PM_Voting/clk
    SLICE_X40Y110        FDCE                                         r  PM_Voting/win_class_valid_reg/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y110        FDCE (Recov_fdce_C_CLR)     -0.607     7.282    PM_Voting/win_class_valid_reg
  -------------------------------------------------------------------
                         required time                          7.282    
                         arrival time                          -3.237    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 PM_FSM/pm_FSM_Voting/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Voting/count_clk_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.608ns (27.110%)  route 1.635ns (72.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.973     0.973    PM_FSM/pm_FSM_Voting/s_axis_aclk
    SLICE_X43Y109        FDCE                                         r  PM_FSM/pm_FSM_Voting/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDCE (Prop_fdce_C_Q)         0.456     1.429 r  PM_FSM/pm_FSM_Voting/state_reg[1]/Q
                         net (fo=20, routed)          1.056     2.485    PM_FSM/pm_FSM_Voting/state[1]
    SLICE_X40Y110        LUT3 (Prop_lut3_I0_O)        0.152     2.637 f  PM_FSM/pm_FSM_Voting/reset_voting_INST_0/O
                         net (fo=29, routed)          0.579     3.216    PM_Voting/rst
    SLICE_X40Y111        FDCE                                         f  PM_Voting/count_clk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.924     7.924    PM_Voting/clk
    SLICE_X40Y111        FDCE                                         r  PM_Voting/count_clk_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y111        FDCE (Recov_fdce_C_CLR)     -0.607     7.282    PM_Voting/count_clk_reg[0]
  -------------------------------------------------------------------
                         required time                          7.282    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 PM_FSM/pm_FSM_Voting/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Voting/count_clk_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.608ns (27.110%)  route 1.635ns (72.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.973     0.973    PM_FSM/pm_FSM_Voting/s_axis_aclk
    SLICE_X43Y109        FDCE                                         r  PM_FSM/pm_FSM_Voting/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDCE (Prop_fdce_C_Q)         0.456     1.429 r  PM_FSM/pm_FSM_Voting/state_reg[1]/Q
                         net (fo=20, routed)          1.056     2.485    PM_FSM/pm_FSM_Voting/state[1]
    SLICE_X40Y110        LUT3 (Prop_lut3_I0_O)        0.152     2.637 f  PM_FSM/pm_FSM_Voting/reset_voting_INST_0/O
                         net (fo=29, routed)          0.579     3.216    PM_Voting/rst
    SLICE_X40Y111        FDCE                                         f  PM_Voting/count_clk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.924     7.924    PM_Voting/clk
    SLICE_X40Y111        FDCE                                         r  PM_Voting/count_clk_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y111        FDCE (Recov_fdce_C_CLR)     -0.607     7.282    PM_Voting/count_clk_reg[1]
  -------------------------------------------------------------------
                         required time                          7.282    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 PM_FSM/pm_FSM_Voting/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Voting/count_clk_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.608ns (27.110%)  route 1.635ns (72.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.973     0.973    PM_FSM/pm_FSM_Voting/s_axis_aclk
    SLICE_X43Y109        FDCE                                         r  PM_FSM/pm_FSM_Voting/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDCE (Prop_fdce_C_Q)         0.456     1.429 r  PM_FSM/pm_FSM_Voting/state_reg[1]/Q
                         net (fo=20, routed)          1.056     2.485    PM_FSM/pm_FSM_Voting/state[1]
    SLICE_X40Y110        LUT3 (Prop_lut3_I0_O)        0.152     2.637 f  PM_FSM/pm_FSM_Voting/reset_voting_INST_0/O
                         net (fo=29, routed)          0.579     3.216    PM_Voting/rst
    SLICE_X40Y111        FDCE                                         f  PM_Voting/count_clk_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.924     7.924    PM_Voting/clk
    SLICE_X40Y111        FDCE                                         r  PM_Voting/count_clk_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y111        FDCE (Recov_fdce_C_CLR)     -0.607     7.282    PM_Voting/count_clk_reg[3]
  -------------------------------------------------------------------
                         required time                          7.282    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 PM_FSM/pm_FSM_Voting/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Voting/count_clk_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.608ns (27.110%)  route 1.635ns (72.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.973     0.973    PM_FSM/pm_FSM_Voting/s_axis_aclk
    SLICE_X43Y109        FDCE                                         r  PM_FSM/pm_FSM_Voting/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDCE (Prop_fdce_C_Q)         0.456     1.429 r  PM_FSM/pm_FSM_Voting/state_reg[1]/Q
                         net (fo=20, routed)          1.056     2.485    PM_FSM/pm_FSM_Voting/state[1]
    SLICE_X40Y110        LUT3 (Prop_lut3_I0_O)        0.152     2.637 f  PM_FSM/pm_FSM_Voting/reset_voting_INST_0/O
                         net (fo=29, routed)          0.579     3.216    PM_Voting/rst
    SLICE_X40Y111        FDCE                                         f  PM_Voting/count_clk_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.924     7.924    PM_Voting/clk
    SLICE_X40Y111        FDCE                                         r  PM_Voting/count_clk_reg[4]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y111        FDCE (Recov_fdce_C_CLR)     -0.607     7.282    PM_Voting/count_clk_reg[4]
  -------------------------------------------------------------------
                         required time                          7.282    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 PM_FSM/pm_FSM_Voting/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Voting/count_clk_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.608ns (27.163%)  route 1.630ns (72.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.973     0.973    PM_FSM/pm_FSM_Voting/s_axis_aclk
    SLICE_X43Y109        FDCE                                         r  PM_FSM/pm_FSM_Voting/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDCE (Prop_fdce_C_Q)         0.456     1.429 r  PM_FSM/pm_FSM_Voting/state_reg[1]/Q
                         net (fo=20, routed)          1.056     2.485    PM_FSM/pm_FSM_Voting/state[1]
    SLICE_X40Y110        LUT3 (Prop_lut3_I0_O)        0.152     2.637 f  PM_FSM/pm_FSM_Voting/reset_voting_INST_0/O
                         net (fo=29, routed)          0.574     3.211    PM_Voting/rst
    SLICE_X41Y111        FDCE                                         f  PM_Voting/count_clk_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.924     7.924    PM_Voting/clk
    SLICE_X41Y111        FDCE                                         r  PM_Voting/count_clk_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y111        FDCE (Recov_fdce_C_CLR)     -0.607     7.282    PM_Voting/count_clk_reg[2]
  -------------------------------------------------------------------
                         required time                          7.282    
                         arrival time                          -3.211    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 PM_FSM/pm_FSM_Voting/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Voting/sign_classifier_s_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.608ns (27.558%)  route 1.598ns (72.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.973     0.973    PM_FSM/pm_FSM_Voting/s_axis_aclk
    SLICE_X43Y109        FDCE                                         r  PM_FSM/pm_FSM_Voting/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDCE (Prop_fdce_C_Q)         0.456     1.429 r  PM_FSM/pm_FSM_Voting/state_reg[1]/Q
                         net (fo=20, routed)          1.056     2.485    PM_FSM/pm_FSM_Voting/state[1]
    SLICE_X40Y110        LUT3 (Prop_lut3_I0_O)        0.152     2.637 f  PM_FSM/pm_FSM_Voting/reset_voting_INST_0/O
                         net (fo=29, routed)          0.542     3.179    PM_Voting/rst
    SLICE_X39Y111        FDCE                                         f  PM_Voting/sign_classifier_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.924     7.924    PM_Voting/clk
    SLICE_X39Y111        FDCE                                         r  PM_Voting/sign_classifier_s_reg/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y111        FDCE (Recov_fdce_C_CLR)     -0.607     7.282    PM_Voting/sign_classifier_s_reg
  -------------------------------------------------------------------
                         required time                          7.282    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 PM_FSM/pm_FSM_Voting/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Voting/tick_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.608ns (27.558%)  route 1.598ns (72.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.973     0.973    PM_FSM/pm_FSM_Voting/s_axis_aclk
    SLICE_X43Y109        FDCE                                         r  PM_FSM/pm_FSM_Voting/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDCE (Prop_fdce_C_Q)         0.456     1.429 r  PM_FSM/pm_FSM_Voting/state_reg[1]/Q
                         net (fo=20, routed)          1.056     2.485    PM_FSM/pm_FSM_Voting/state[1]
    SLICE_X40Y110        LUT3 (Prop_lut3_I0_O)        0.152     2.637 f  PM_FSM/pm_FSM_Voting/reset_voting_INST_0/O
                         net (fo=29, routed)          0.542     3.179    PM_Voting/rst
    SLICE_X39Y111        FDCE                                         f  PM_Voting/tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.924     7.924    PM_Voting/clk
    SLICE_X39Y111        FDCE                                         r  PM_Voting/tick_reg/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y111        FDCE (Recov_fdce_C_CLR)     -0.607     7.282    PM_Voting/tick_reg
  -------------------------------------------------------------------
                         required time                          7.282    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 PM_FSM/pm_FSM_Voting/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Voting/win_class_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.608ns (27.558%)  route 1.598ns (72.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.973     0.973    PM_FSM/pm_FSM_Voting/s_axis_aclk
    SLICE_X43Y109        FDCE                                         r  PM_FSM/pm_FSM_Voting/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDCE (Prop_fdce_C_Q)         0.456     1.429 r  PM_FSM/pm_FSM_Voting/state_reg[1]/Q
                         net (fo=20, routed)          1.056     2.485    PM_FSM/pm_FSM_Voting/state[1]
    SLICE_X40Y110        LUT3 (Prop_lut3_I0_O)        0.152     2.637 f  PM_FSM/pm_FSM_Voting/reset_voting_INST_0/O
                         net (fo=29, routed)          0.542     3.179    PM_Voting/rst
    SLICE_X38Y111        FDCE                                         f  PM_Voting/win_class_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.924     7.924    PM_Voting/clk
    SLICE_X38Y111        FDCE                                         r  PM_Voting/win_class_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y111        FDCE (Recov_fdce_C_CLR)     -0.563     7.326    PM_Voting/win_class_reg[2]
  -------------------------------------------------------------------
                         required time                          7.326    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.189ns  (required time - arrival time)
  Source:                 PM_FSM/pm_FSM_Voting/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Voting/win_class_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.608ns (27.558%)  route 1.598ns (72.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.973     0.973    PM_FSM/pm_FSM_Voting/s_axis_aclk
    SLICE_X43Y109        FDCE                                         r  PM_FSM/pm_FSM_Voting/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDCE (Prop_fdce_C_Q)         0.456     1.429 r  PM_FSM/pm_FSM_Voting/state_reg[1]/Q
                         net (fo=20, routed)          1.056     2.485    PM_FSM/pm_FSM_Voting/state[1]
    SLICE_X40Y110        LUT3 (Prop_lut3_I0_O)        0.152     2.637 f  PM_FSM/pm_FSM_Voting/reset_voting_INST_0/O
                         net (fo=29, routed)          0.542     3.179    PM_Voting/rst
    SLICE_X38Y111        FDCE                                         f  PM_Voting/win_class_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.924     7.924    PM_Voting/clk
    SLICE_X38Y111        FDCE                                         r  PM_Voting/win_class_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y111        FDCE (Recov_fdce_C_CLR)     -0.521     7.368    PM_Voting/win_class_reg[0]
  -------------------------------------------------------------------
                         required time                          7.368    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  4.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 PM_FSM/pm_FSM_Voting/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Voting/win_class_valid_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.189ns (36.053%)  route 0.335ns (63.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.410     0.410    PM_FSM/pm_FSM_Voting/s_axis_aclk
    SLICE_X41Y110        FDCE                                         r  PM_FSM/pm_FSM_Voting/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDCE (Prop_fdce_C_Q)         0.141     0.551 f  PM_FSM/pm_FSM_Voting/state_reg[0]/Q
                         net (fo=20, routed)          0.132     0.683    PM_FSM/pm_FSM_Voting/state[0]
    SLICE_X40Y110        LUT3 (Prop_lut3_I1_O)        0.048     0.731 f  PM_FSM/pm_FSM_Voting/reset_voting_INST_0/O
                         net (fo=29, routed)          0.203     0.934    PM_Voting/rst
    SLICE_X40Y110        FDCE                                         f  PM_Voting/win_class_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.432     0.432    PM_Voting/clk
    SLICE_X40Y110        FDCE                                         r  PM_Voting/win_class_valid_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y110        FDCE (Remov_fdce_C_CLR)     -0.154     0.278    PM_Voting/win_class_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 PM_FSM/pm_FSM_Voting/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Voting/win_class_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.189ns (34.326%)  route 0.362ns (65.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.410     0.410    PM_FSM/pm_FSM_Voting/s_axis_aclk
    SLICE_X41Y110        FDCE                                         r  PM_FSM/pm_FSM_Voting/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDCE (Prop_fdce_C_Q)         0.141     0.551 f  PM_FSM/pm_FSM_Voting/state_reg[0]/Q
                         net (fo=20, routed)          0.132     0.683    PM_FSM/pm_FSM_Voting/state[0]
    SLICE_X40Y110        LUT3 (Prop_lut3_I1_O)        0.048     0.731 f  PM_FSM/pm_FSM_Voting/reset_voting_INST_0/O
                         net (fo=29, routed)          0.229     0.961    PM_Voting/rst
    SLICE_X38Y111        FDCE                                         f  PM_Voting/win_class_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.432     0.432    PM_Voting/clk
    SLICE_X38Y111        FDCE                                         r  PM_Voting/win_class_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y111        FDCE (Remov_fdce_C_CLR)     -0.129     0.303    PM_Voting/win_class_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 PM_FSM/pm_FSM_Voting/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Voting/win_class_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.189ns (34.326%)  route 0.362ns (65.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.410     0.410    PM_FSM/pm_FSM_Voting/s_axis_aclk
    SLICE_X41Y110        FDCE                                         r  PM_FSM/pm_FSM_Voting/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDCE (Prop_fdce_C_Q)         0.141     0.551 f  PM_FSM/pm_FSM_Voting/state_reg[0]/Q
                         net (fo=20, routed)          0.132     0.683    PM_FSM/pm_FSM_Voting/state[0]
    SLICE_X40Y110        LUT3 (Prop_lut3_I1_O)        0.048     0.731 f  PM_FSM/pm_FSM_Voting/reset_voting_INST_0/O
                         net (fo=29, routed)          0.229     0.961    PM_Voting/rst
    SLICE_X38Y111        FDCE                                         f  PM_Voting/win_class_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.432     0.432    PM_Voting/clk
    SLICE_X38Y111        FDCE                                         r  PM_Voting/win_class_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y111        FDCE (Remov_fdce_C_CLR)     -0.129     0.303    PM_Voting/win_class_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 PM_FSM/pm_FSM_Voting/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Voting/win_class_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.189ns (34.326%)  route 0.362ns (65.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.410     0.410    PM_FSM/pm_FSM_Voting/s_axis_aclk
    SLICE_X41Y110        FDCE                                         r  PM_FSM/pm_FSM_Voting/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDCE (Prop_fdce_C_Q)         0.141     0.551 f  PM_FSM/pm_FSM_Voting/state_reg[0]/Q
                         net (fo=20, routed)          0.132     0.683    PM_FSM/pm_FSM_Voting/state[0]
    SLICE_X40Y110        LUT3 (Prop_lut3_I1_O)        0.048     0.731 f  PM_FSM/pm_FSM_Voting/reset_voting_INST_0/O
                         net (fo=29, routed)          0.229     0.961    PM_Voting/rst
    SLICE_X38Y111        FDCE                                         f  PM_Voting/win_class_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.432     0.432    PM_Voting/clk
    SLICE_X38Y111        FDCE                                         r  PM_Voting/win_class_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y111        FDCE (Remov_fdce_C_CLR)     -0.129     0.303    PM_Voting/win_class_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 PM_FSM/pm_FSM_Voting/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Voting/count_clk_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.189ns (34.894%)  route 0.353ns (65.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.410     0.410    PM_FSM/pm_FSM_Voting/s_axis_aclk
    SLICE_X41Y110        FDCE                                         r  PM_FSM/pm_FSM_Voting/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDCE (Prop_fdce_C_Q)         0.141     0.551 f  PM_FSM/pm_FSM_Voting/state_reg[0]/Q
                         net (fo=20, routed)          0.132     0.683    PM_FSM/pm_FSM_Voting/state[0]
    SLICE_X40Y110        LUT3 (Prop_lut3_I1_O)        0.048     0.731 f  PM_FSM/pm_FSM_Voting/reset_voting_INST_0/O
                         net (fo=29, routed)          0.220     0.952    PM_Voting/rst
    SLICE_X41Y111        FDCE                                         f  PM_Voting/count_clk_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.432     0.432    PM_Voting/clk
    SLICE_X41Y111        FDCE                                         r  PM_Voting/count_clk_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y111        FDCE (Remov_fdce_C_CLR)     -0.154     0.278    PM_Voting/count_clk_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 PM_FSM/pm_FSM_Voting/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Voting/count_clk_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.189ns (34.615%)  route 0.357ns (65.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.410     0.410    PM_FSM/pm_FSM_Voting/s_axis_aclk
    SLICE_X41Y110        FDCE                                         r  PM_FSM/pm_FSM_Voting/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDCE (Prop_fdce_C_Q)         0.141     0.551 f  PM_FSM/pm_FSM_Voting/state_reg[0]/Q
                         net (fo=20, routed)          0.132     0.683    PM_FSM/pm_FSM_Voting/state[0]
    SLICE_X40Y110        LUT3 (Prop_lut3_I1_O)        0.048     0.731 f  PM_FSM/pm_FSM_Voting/reset_voting_INST_0/O
                         net (fo=29, routed)          0.225     0.956    PM_Voting/rst
    SLICE_X40Y111        FDCE                                         f  PM_Voting/count_clk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.432     0.432    PM_Voting/clk
    SLICE_X40Y111        FDCE                                         r  PM_Voting/count_clk_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y111        FDCE (Remov_fdce_C_CLR)     -0.154     0.278    PM_Voting/count_clk_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 PM_FSM/pm_FSM_Voting/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Voting/count_clk_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.189ns (34.615%)  route 0.357ns (65.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.410     0.410    PM_FSM/pm_FSM_Voting/s_axis_aclk
    SLICE_X41Y110        FDCE                                         r  PM_FSM/pm_FSM_Voting/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDCE (Prop_fdce_C_Q)         0.141     0.551 f  PM_FSM/pm_FSM_Voting/state_reg[0]/Q
                         net (fo=20, routed)          0.132     0.683    PM_FSM/pm_FSM_Voting/state[0]
    SLICE_X40Y110        LUT3 (Prop_lut3_I1_O)        0.048     0.731 f  PM_FSM/pm_FSM_Voting/reset_voting_INST_0/O
                         net (fo=29, routed)          0.225     0.956    PM_Voting/rst
    SLICE_X40Y111        FDCE                                         f  PM_Voting/count_clk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.432     0.432    PM_Voting/clk
    SLICE_X40Y111        FDCE                                         r  PM_Voting/count_clk_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y111        FDCE (Remov_fdce_C_CLR)     -0.154     0.278    PM_Voting/count_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 PM_FSM/pm_FSM_Voting/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Voting/count_clk_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.189ns (34.615%)  route 0.357ns (65.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.410     0.410    PM_FSM/pm_FSM_Voting/s_axis_aclk
    SLICE_X41Y110        FDCE                                         r  PM_FSM/pm_FSM_Voting/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDCE (Prop_fdce_C_Q)         0.141     0.551 f  PM_FSM/pm_FSM_Voting/state_reg[0]/Q
                         net (fo=20, routed)          0.132     0.683    PM_FSM/pm_FSM_Voting/state[0]
    SLICE_X40Y110        LUT3 (Prop_lut3_I1_O)        0.048     0.731 f  PM_FSM/pm_FSM_Voting/reset_voting_INST_0/O
                         net (fo=29, routed)          0.225     0.956    PM_Voting/rst
    SLICE_X40Y111        FDCE                                         f  PM_Voting/count_clk_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.432     0.432    PM_Voting/clk
    SLICE_X40Y111        FDCE                                         r  PM_Voting/count_clk_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y111        FDCE (Remov_fdce_C_CLR)     -0.154     0.278    PM_Voting/count_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 PM_FSM/pm_FSM_Voting/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Voting/count_clk_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.189ns (34.615%)  route 0.357ns (65.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.410     0.410    PM_FSM/pm_FSM_Voting/s_axis_aclk
    SLICE_X41Y110        FDCE                                         r  PM_FSM/pm_FSM_Voting/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDCE (Prop_fdce_C_Q)         0.141     0.551 f  PM_FSM/pm_FSM_Voting/state_reg[0]/Q
                         net (fo=20, routed)          0.132     0.683    PM_FSM/pm_FSM_Voting/state[0]
    SLICE_X40Y110        LUT3 (Prop_lut3_I1_O)        0.048     0.731 f  PM_FSM/pm_FSM_Voting/reset_voting_INST_0/O
                         net (fo=29, routed)          0.225     0.956    PM_Voting/rst
    SLICE_X40Y111        FDCE                                         f  PM_Voting/count_clk_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.432     0.432    PM_Voting/clk
    SLICE_X40Y111        FDCE                                         r  PM_Voting/count_clk_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y111        FDCE (Remov_fdce_C_CLR)     -0.154     0.278    PM_Voting/count_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 PM_FSM/pm_FSM_Voting/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            PM_Voting/sign_classifier_s_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.189ns (34.326%)  route 0.362ns (65.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.410     0.410    PM_FSM/pm_FSM_Voting/s_axis_aclk
    SLICE_X41Y110        FDCE                                         r  PM_FSM/pm_FSM_Voting/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDCE (Prop_fdce_C_Q)         0.141     0.551 f  PM_FSM/pm_FSM_Voting/state_reg[0]/Q
                         net (fo=20, routed)          0.132     0.683    PM_FSM/pm_FSM_Voting/state[0]
    SLICE_X40Y110        LUT3 (Prop_lut3_I1_O)        0.048     0.731 f  PM_FSM/pm_FSM_Voting/reset_voting_INST_0/O
                         net (fo=29, routed)          0.229     0.961    PM_Voting/rst
    SLICE_X39Y111        FDCE                                         f  PM_Voting/sign_classifier_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=3692, unset)         0.432     0.432    PM_Voting/clk
    SLICE_X39Y111        FDCE                                         r  PM_Voting/sign_classifier_s_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y111        FDCE (Remov_fdce_C_CLR)     -0.154     0.278    PM_Voting/sign_classifier_s_reg
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.683    





