# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Sources/sources_1/new/APPLICATION_LAYER.vhd" \
"../../../../Sources/sources_1/new/DEBOUNCER.vhd" \
"../../../../Sources/sources_1/new/EDGEDETECT_STATE.vhd" \
"../../../../Sources/sources_1/new/SEG7DEC.vhd" \
"../../../../Sources/sources_1/new/UPDOWNCOUNTER.vhd" \
"../../../../Sources/sim_1/new/TB_APPLICATION_LAYER.vhd" \

# Do not sort compile order
nosort
