###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID rice-503-20-north)
#  Generated on:      Tue May  3 17:13:28 2022
#  Design:            ringosc
#  Command:           defOut -routing results____ringosc.def.gz
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "____" ;
BUSBITCHARS "[]" ;
DESIGN ringosc ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    DESIGN flow_implementation_stage STRING "place_opt" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 28.9800 ;
    DESIGN FE_CORE_BOX_UR_X REAL 74.9800 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 28.5600 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 47.3600 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 103960 76160 ) ;

ROW ROW_0 unitasc 28980 28560 N DO 93 BY 1 STEP 490 0
 ;
ROW ROW_1 unitasc 28980 37960 FS DO 93 BY 1 STEP 490 0
 ;

TRACKS X 920 DO 150 STEP 690 LAYER met5 ;
TRACKS Y 3110 DO 20 STEP 3660 LAYER met5 ;
TRACKS Y 670 DO 124 STEP 610 LAYER met4 ;
TRACKS X 920 DO 150 STEP 690 LAYER met4 ;
TRACKS X 230 DO 226 STEP 460 LAYER met3 ;
TRACKS Y 670 DO 124 STEP 610 LAYER met3 ;
TRACKS Y 170 DO 224 STEP 340 LAYER met2 ;
TRACKS X 230 DO 226 STEP 460 LAYER met2 ;
TRACKS X 230 DO 226 STEP 460 LAYER met1 ;
TRACKS Y 170 DO 224 STEP 340 LAYER met1 ;
TRACKS Y 170 DO 224 STEP 340 LAYER li1 ;
TRACKS X 230 DO 226 STEP 460 LAYER li1 ;

GCELLGRID X -5 DO 2 STEP 6905 ;
GCELLGRID X 13800 DO 13 STEP 6900 ;
GCELLGRID X 103965 DO 1 STEP 7365 ;
GCELLGRID Y -5 DO 11 STEP 6900 ;
GCELLGRID Y 76165 DO 1 STEP 7170 ;

VIAS 10 ;
- M4M5_PR_1
 + VIARULE M4M5_PR
 + CUTSIZE 800 800
 + LAYERS met4 via4 met5
 + CUTSPACING 800 800
 + ENCLOSURE 800 800 800 800
 + ROWCOL 2 2
 ;
- M4M5_PR_3
 + VIARULE M4M5_PR
 + CUTSIZE 800 800
 + LAYERS met4 via4 met5
 + CUTSPACING 800 800
 + ENCLOSURE 480 800 480 800
 + ROWCOL 2 2
 ;
- M3M4_PR_1
 + VIARULE M3M4_PR
 + CUTSIZE 200 200
 + LAYERS met3 via3 met4
 + CUTSPACING 200 200
 + ENCLOSURE 180 200 180 200
 + ROWCOL 1 8
 ;
- M2M3_PR_1
 + VIARULE M2M3_PR
 + CUTSIZE 200 200
 + LAYERS met2 via2 met3
 + CUTSPACING 200 200
 + ENCLOSURE 180 200 180 200
 + ROWCOL 1 8
 ;
- M1M2_PR_1
 + VIARULE M1M2_PR
 + CUTSIZE 150 150
 + LAYERS met1 via met2
 + CUTSPACING 170 170
 + ENCLOSURE 165 65 165 65
 + ROWCOL 2 10
 ;
- M3M4_PR_2
 + VIARULE M3M4_PR
 + CUTSIZE 200 200
 + LAYERS met3 via3 met4
 + CUTSPACING 200 200
 + ENCLOSURE 90 200 90 200
 + ROWCOL 1 4
 ;
- M2M3_PR_2
 + VIARULE M2M3_PR
 + CUTSIZE 200 200
 + LAYERS met2 via2 met3
 + CUTSPACING 200 200
 + ENCLOSURE 90 200 90 200
 + ROWCOL 1 4
 ;
- M1M2_PR_2
 + VIARULE M1M2_PR
 + CUTSIZE 150 150
 + LAYERS met1 via met2
 + CUTSPACING 170 170
 + ENCLOSURE 235 65 235 65
 + ROWCOL 2 4
 ;
- M4M5_PR_4
 + VIARULE M4M5_PR
 + CUTSIZE 800 800
 + LAYERS met4 via4 met5
 + CUTSPACING 800 800
 + ENCLOSURE 800 480 800 480
 + ROWCOL 2 2
 ;
- M4M5_PR_5
 + VIARULE M4M5_PR
 + CUTSIZE 800 800
 + LAYERS met4 via4 met5
 + CUTSPACING 800 800
 + ENCLOSURE 480 480 480 480
 + ROWCOL 2 2
 ;
END VIAS

COMPONENTS 10 ;
- pfet1 sky130_asc_pfet_01v8_lvt_1 + PLACED ( 54950 28560 ) N
 ;
- nfet1 sky130_asc_nfet_01v8_lvt_1 + PLACED ( 51030 28560 ) N
 ;
- pfet2 sky130_asc_pfet_01v8_lvt_1 + PLACED ( 43190 28560 ) N
 ;
- nfet2 sky130_asc_nfet_01v8_lvt_1 + PLACED ( 47110 28560 ) N
 ;
- pfet3 sky130_asc_pfet_01v8_lvt_1 + PLACED ( 39270 28560 ) N
 ;
- nfet3 sky130_asc_nfet_01v8_lvt_1 + PLACED ( 35350 28560 ) N
 ;
- pfet4 sky130_asc_pfet_01v8_lvt_1 + PLACED ( 70630 28560 ) N
 ;
- nfet4 sky130_asc_nfet_01v8_lvt_1 + PLACED ( 58870 28560 ) N
 ;
- pfet5 sky130_asc_pfet_01v8_lvt_1 + PLACED ( 66710 28560 ) N
 ;
- nfet5 sky130_asc_nfet_01v8_lvt_1 + PLACED ( 62790 28560 ) N
 ;
END COMPONENTS

PINS 3 ;
- clk + NET clk + DIRECTION INPUT + USE SIGNAL
 ;
- VSS + NET VSS + SPECIAL + DIRECTION INOUT + USE GROUND
 + PORT
  + LAYER met5 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 103960 69360 ) W
 + PORT
  + LAYER met5 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 0 69360 ) E
 + PORT
  + LAYER met5 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 103960 6560 ) W
 + PORT
  + LAYER met5 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 0 6560 ) E
 + PORT
  + LAYER met4 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 96550 76160 ) S
 + PORT
  + LAYER met4 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 96550 0 ) N
 + PORT
  + LAYER met4 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 6980 76160 ) S
 + PORT
  + LAYER met4 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 6980 0 ) N
 ;
- VDD + NET VDD + SPECIAL + DIRECTION INOUT + USE POWER
 + PORT
  + LAYER met5 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 103960 57360 ) W
 + PORT
  + LAYER met5 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 0 57360 ) E
 + PORT
  + LAYER met5 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 103960 18560 ) W
 + PORT
  + LAYER met5 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 0 18560 ) E
 + PORT
  + LAYER met4 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 84550 76160 ) S
 + PORT
  + LAYER met4 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 84550 0 ) N
 + PORT
  + LAYER met4 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 18980 76160 ) S
 + PORT
  + LAYER met4 ( -2000 0 ) ( 2000 4000 )
  + FIXED ( 18980 0 ) N
 ;
END PINS

SPECIALNETS 10 ;
- VDD  ( * VPWR ) ( * VPB )
  + ROUTED met5 4000 + SHAPE RING ( 0 18560 ) ( 103960 * )
    NEW met5 4000 + SHAPE RING ( 0 57360 ) ( 103960 * )
    NEW met4 4000 + SHAPE RING ( 18980 0 ) ( * 76160 )
    NEW met4 4000 + SHAPE RING ( 84550 0 ) ( * 76160 )
    NEW met5 3360 + SHAPE STRIPE ( 16980 28880 ) ( 86550 * )
    NEW met4 3360 + SHAPE STRIPE ( 28880 16560 ) ( * 59360 )
    NEW met4 3360 + SHAPE STRIPE ( 56080 16560 ) ( * 59360 )
    NEW met1 600 + SHAPE FOLLOWPIN ( 28980 37960 ) ( 74550 * )
    NEW met5 0 + SHAPE RING ( 18980 18560 ) M4M5_PR_1
    NEW met5 0 + SHAPE RING ( 18980 57360 ) M4M5_PR_1
    NEW met5 0 + SHAPE RING ( 84550 18560 ) M4M5_PR_1
    NEW met5 0 + SHAPE RING ( 84550 57360 ) M4M5_PR_1
    NEW met5 0 + SHAPE STRIPE ( 28880 18560 ) M4M5_PR_3
    NEW met5 0 + SHAPE STRIPE ( 28880 57360 ) M4M5_PR_3
    NEW met5 0 + SHAPE STRIPE ( 56080 18560 ) M4M5_PR_3
    NEW met5 0 + SHAPE STRIPE ( 56080 57360 ) M4M5_PR_3
    NEW met4 0 + SHAPE STRIPE ( 56080 37960 ) M3M4_PR_1
    NEW met3 0 + SHAPE STRIPE ( 56080 37960 ) M2M3_PR_1
    NEW met2 0 + SHAPE STRIPE ( 56080 37960 ) M1M2_PR_1
    NEW met4 0 + SHAPE STRIPE ( 29770 37960 ) M3M4_PR_2
    NEW met3 0 + SHAPE STRIPE ( 29770 37960 ) M2M3_PR_2
    NEW met2 0 + SHAPE STRIPE ( 29770 37960 ) M1M2_PR_2
    NEW met5 0 + SHAPE STRIPE ( 18980 28880 ) M4M5_PR_4
    NEW met5 0 + SHAPE STRIPE ( 84550 28880 ) M4M5_PR_4
    NEW met5 0 + SHAPE STRIPE ( 28880 28880 ) M4M5_PR_5
    NEW met5 0 + SHAPE STRIPE ( 56080 28880 ) M4M5_PR_5
  + USE POWER
 ;
- VSS  ( * VGND ) ( * VNB )
  + ROUTED met5 4000 + SHAPE RING ( 0 6560 ) ( 103960 * )
    NEW met5 4000 + SHAPE RING ( 0 69360 ) ( 103960 * )
    NEW met4 4000 + SHAPE RING ( 6980 0 ) ( * 76160 )
    NEW met4 4000 + SHAPE RING ( 96550 0 ) ( * 76160 )
    NEW met5 3360 + SHAPE STRIPE ( 4980 42480 ) ( 98550 * )
    NEW met4 3360 + SHAPE STRIPE ( 42480 4560 ) ( * 71360 )
    NEW met4 3360 + SHAPE STRIPE ( 69680 4560 ) ( * 71360 )
    NEW met1 600 + SHAPE FOLLOWPIN ( 28980 28560 ) ( 74550 * )
    NEW met1 600 + SHAPE FOLLOWPIN ( 28980 47360 ) ( 74550 * )
    NEW met5 0 + SHAPE RING ( 6980 6560 ) M4M5_PR_1
    NEW met5 0 + SHAPE RING ( 6980 69360 ) M4M5_PR_1
    NEW met5 0 + SHAPE RING ( 96550 6560 ) M4M5_PR_1
    NEW met5 0 + SHAPE RING ( 96550 69360 ) M4M5_PR_1
    NEW met5 0 + SHAPE STRIPE ( 42480 6560 ) M4M5_PR_3
    NEW met5 0 + SHAPE STRIPE ( 42480 69360 ) M4M5_PR_3
    NEW met5 0 + SHAPE STRIPE ( 69680 6560 ) M4M5_PR_3
    NEW met5 0 + SHAPE STRIPE ( 69680 69360 ) M4M5_PR_3
    NEW met4 0 + SHAPE STRIPE ( 42480 28560 ) M3M4_PR_1
    NEW met4 0 + SHAPE STRIPE ( 42480 47360 ) M3M4_PR_1
    NEW met4 0 + SHAPE STRIPE ( 69680 28560 ) M3M4_PR_1
    NEW met4 0 + SHAPE STRIPE ( 69680 47360 ) M3M4_PR_1
    NEW met3 0 + SHAPE STRIPE ( 42480 28560 ) M2M3_PR_1
    NEW met3 0 + SHAPE STRIPE ( 42480 47360 ) M2M3_PR_1
    NEW met3 0 + SHAPE STRIPE ( 69680 28560 ) M2M3_PR_1
    NEW met3 0 + SHAPE STRIPE ( 69680 47360 ) M2M3_PR_1
    NEW met2 0 + SHAPE STRIPE ( 42480 28560 ) M1M2_PR_1
    NEW met2 0 + SHAPE STRIPE ( 42480 47360 ) M1M2_PR_1
    NEW met2 0 + SHAPE STRIPE ( 69680 28560 ) M1M2_PR_1
    NEW met2 0 + SHAPE STRIPE ( 69680 47360 ) M1M2_PR_1
    NEW met5 0 + SHAPE STRIPE ( 6980 42480 ) M4M5_PR_4
    NEW met5 0 + SHAPE STRIPE ( 96550 42480 ) M4M5_PR_4
    NEW met5 0 + SHAPE STRIPE ( 42480 42480 ) M4M5_PR_5
    NEW met5 0 + SHAPE STRIPE ( 69680 42480 ) M4M5_PR_5
  + USE GROUND
 ;
- VNW
  + USE POWER
 ;
- VDDPST
  + USE POWER
 ;
- POC
  + USE POWER
 ;
- VDDCE
  + USE POWER
 ;
- VDDPE
  + USE POWER
 ;
- VPW
  + USE GROUND
 ;
- VSSPST
  + USE GROUND
 ;
- VSSE
  + USE GROUND
 ;
END SPECIALNETS

NETS 8 ;
- clk
  ( PIN clk )
 ;
- out1
  ( nfet2 GATE ) ( pfet2 GATE ) ( nfet1 SOURCE ) ( pfet1 DRAIN )
  + ROUTED li1 ( 54050 29750 ) ( * 30430 )
    NEW li1 ( 50370 30430 ) ( * 33830 )
    NEW li1 ( 45770 29070 ) ( * 29240 0 )
    NEW li1 ( 45770 29070 ) ( 46690 * )
    NEW li1 ( 46690 29070 ) ( * 29410 )
    NEW li1 ( 46690 29410 ) ( 47150 * 0 )
    NEW li1 ( 49450 29410 0 ) ( * 30430 )
    NEW li1 ( 49450 30430 ) ( 50370 * )
    NEW li1 ( 50370 30430 ) ( 54050 * )
    NEW li1 ( 50370 33830 ) ( 50830 * )
    NEW li1 ( 50830 33830 ) ( * 35870 )
    NEW li1 ( 50830 35870 ) ( 51290 * )
    NEW li1 ( 51290 35870 ) ( * 36890 0 )
    NEW li1 ( 54050 29750 ) ( 54970 * 0 )
 ;
- out2
  ( nfet3 GATE ) ( pfet3 GATE ) ( nfet2 SOURCE ) ( pfet2 DRAIN )
  + ROUTED met1 ( 46230 36890 ) ( 47610 * ) L1M1_PR
    NEW li1 ( 42090 29070 ) ( * 29240 0 )
    NEW li1 ( 38410 29070 ) ( * 29410 )
    NEW li1 ( 37490 29410 0 ) ( 38410 * )
    NEW li1 ( 38410 29070 ) ( 39790 * )
    NEW li1 ( 39790 29070 ) ( * 29240 0 )
    NEW li1 ( 42090 29070 ) ( 42550 * )
    NEW li1 ( 42550 29070 ) ( * 30430 ) L1M1_PR
    NEW met1 ( 42550 30430 ) ( 43470 * 0 )
    NEW met1 ( 43470 36550 0 ) ( 45310 * )
    NEW met1 ( 45310 36550 ) ( * 37230 )
    NEW met1 ( 45310 37230 ) ( 46230 * )
    NEW met1 ( 46230 36890 ) ( * 37230 )
 ;
- out3
  ( nfet4 GATE ) ( pfet4 GATE ) ( nfet3 SOURCE ) ( pfet3 DRAIN )
  + ROUTED met1 ( 59110 29750 ) ( 73830 * ) L1M1_PR
    NEW li1 ( 73370 29070 ) ( * 29240 0 )
    NEW met1 ( 54970 29750 ) ( 58190 * )
    NEW met1 ( 42090 29750 ) ( 46230 * )
    NEW met1 ( 41170 29750 ) ( * 30090 )
    NEW li1 ( 37030 31450 ) ( * 36890 0 )
    NEW met1 ( 37030 30090 ) ( * 31450 ) L1M1_PR
    NEW met1 ( 37030 30090 ) ( 41170 * )
    NEW met1 ( 41170 30090 ) ( 42090 * )
    NEW met1 ( 42090 29750 ) ( * 30090 )
    NEW met1 ( 46230 29750 ) ( * 30090 )
    NEW met1 ( 46230 30090 ) ( 54970 * )
    NEW met1 ( 54970 29750 ) ( * 30090 )
    NEW met1 ( 58190 29750 ) ( * 30090 )
    NEW met1 ( 58190 30090 ) ( 59110 * ) L1M1_PR
    NEW li1 ( 59110 29410 0 ) ( * 30090 )
    NEW met1 ( 59110 29750 ) ( * 30090 )
    NEW li1 ( 73370 29070 ) ( 73830 * )
    NEW li1 ( 73830 29070 ) ( * 29750 )
    NEW met1 ( 41170 29750 ) L1M1_PR
 ;
- out4
  ( nfet5 GATE ) ( pfet5 GATE ) ( nfet4 SOURCE ) ( pfet4 DRAIN )
  + ROUTED li1 ( 69230 29070 ) ( * 29240 0 )
    NEW li1 ( 66010 29070 ) ( * 29410 )
    NEW li1 ( 62330 29410 ) ( * 31790 ) L1M1_PR
    NEW met1 ( 61410 31790 0 ) ( 62330 * )
    NEW li1 ( 62330 29410 ) ( 62790 * 0 )
    NEW li1 ( 65090 29410 0 ) ( 66010 * )
    NEW li1 ( 66010 29070 ) ( 66930 * )
    NEW li1 ( 66930 29070 ) ( * 29240 0 )
    NEW li1 ( 69230 29070 ) ( 70150 * )
    NEW li1 ( 70150 29070 ) ( * 30770 ) L1M1_PR
    NEW met1 ( 70150 30770 ) ( 71070 * 0 )
 ;
- out5
  ( nfet5 SOURCE ) ( pfet5 DRAIN ) ( nfet1 GATE ) ( pfet1 GATE )
  + ROUTED li1 ( 64630 36550 ) ( * 36890 0 )
    NEW li1 ( 57730 29070 ) ( * 29240 0 )
    NEW li1 ( 54510 29240 ) ( * 29410 )
    NEW li1 ( 53590 29410 0 ) ( 54510 * )
    NEW li1 ( 54510 29240 ) ( 54970 * 0 )
    NEW li1 ( 57730 29070 ) ( 58190 * )
    NEW li1 ( 58190 29070 ) ( * 30430 )
    NEW li1 ( 58190 30430 ) ( 58650 * ) L1M1_PR
    NEW met1 ( 58650 30430 ) ( 66930 * 0 )
    NEW met1 ( 64630 36550 ) ( 66930 * 0 )
    NEW met1 ( 64630 36550 ) L1M1_PR
 ;
- VDD
  ( pfet5 SOURCE ) ( pfet4 SOURCE ) ( pfet3 SOURCE ) ( pfet2 SOURCE )
  ( pfet1 SOURCE )
  + ROUTED met1 ( 68770 37230 ) ( 71070 * ) L1M1_PR
    NEW met1 ( 68770 36550 ) ( 69230 * 0 )
    NEW met1 ( 55430 37230 ) ( * 37910 0 )
    NEW met1 ( 39790 37230 ) ( * 37910 0 )
    NEW met1 ( 45770 36550 0 ) ( 48070 * )
    NEW met1 ( 48070 36550 ) ( * 37910 0 )
    NEW met1 ( 68770 36550 ) ( * 37230 )
    NEW met1 ( 68770 37230 ) ( * 37910 0 )
    NEW met1 ( 39790 37230 ) L1M1_PR
    NEW met1 ( 55430 37230 ) L1M1_PR
  + USE POWER
 ;
- VSS
  ( nfet5 DRAIN ) ( nfet4 DRAIN ) ( nfet3 DRAIN ) ( nfet2 DRAIN )
  ( nfet1 DRAIN )
  + ROUTED met1 ( 60950 31110 ) ( * 31790 )
    NEW met1 ( 48990 31110 ) ( 49910 * )
    NEW met1 ( 48990 31110 ) ( * 31790 )
    NEW met2 ( 48990 28730 ) ( * 31110 ) M1M2_PR
    NEW li1 ( 35650 30090 ) ( * 30940 0 )
    NEW met1 ( 35650 28730 0 ) ( * 30090 ) L1M1_PR
    NEW met1 ( 47150 31790 0 ) ( 48990 * )
    NEW met1 ( 49910 31110 ) ( * 31790 )
    NEW met1 ( 49910 31790 ) ( 51290 * 0 )
    NEW met2 ( 59110 28730 ) ( * 31790 ) M1M2_PR_MR
    NEW met1 ( 59110 31790 0 ) ( 60950 * )
    NEW met1 ( 60950 31110 ) ( 63710 * )
    NEW li1 ( 63710 30940 0 ) ( * 31450 ) L1M1_PR
    NEW met1 ( 63710 31110 ) ( * 31450 )
    NEW met2 ( 48990 28730 ) M1M2_PR
    NEW met2 ( 59110 28730 ) M1M2_PR
  + USE GROUND
 ;
END NETS

END DESIGN
