// Seed: 3313140608
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = id_5;
  logic [7:0] id_7;
  logic [7:0] id_8;
  assign id_8[1'b0] = id_8;
  assign id_6 = 1;
  module_0(
      id_6, id_6, id_6, id_1, id_4, id_5, id_6
  );
  assign id_7 = id_8;
  tri  id_9 = 1;
  tri0 id_10 = id_9;
endmodule
