Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\ip\ddr_wrmask_dpram.ip --block-symbol-file --output-directory=E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\ip\ddr_wrmask_dpram --family="Arria 10" --part=10AX115N4F45E3SG
: ddr_wrmask_dpram.ram_2port_0: Targeting device family: Arria 10.
: ddr_wrmask_dpram.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: ddr_wrmask_dpram.ram_2port_0: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'. Defaulted to Don't care.
: ddr_wrmask_dpram.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\ip\ddr_wrmask_dpram.ip --synthesis=VERILOG --output-directory=E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\ip\ddr_wrmask_dpram --family="Arria 10" --part=10AX115N4F45E3SG
: ddr_wrmask_dpram.ram_2port_0: Targeting device family: Arria 10.
: ddr_wrmask_dpram.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: ddr_wrmask_dpram.ram_2port_0: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'. Defaulted to Don't care.
: ddr_wrmask_dpram.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: ddr_wrmask_dpram: "Transforming system: ddr_wrmask_dpram"
Info: ddr_wrmask_dpram: "Naming system components in system: ddr_wrmask_dpram"
Info: ddr_wrmask_dpram: "Processing generation queue"
Info: ddr_wrmask_dpram: "Generating: ddr_wrmask_dpram"
Info: ddr_wrmask_dpram: "Generating: ddr_wrmask_dpram_ram_2port_181_s2lz7ka"
Info: ddr_wrmask_dpram: Done "ddr_wrmask_dpram" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
