<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>6.299</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>6.299</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>6.299</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>3.701</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>3.701</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>3.701</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>3.701</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>112</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>657</FF>
      <LATCH>0</LATCH>
      <LUT>1642</LUT>
      <SRL>4</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="fast_ip" DISPNAME="inst" RTLNAME="fast_ip">
      <SubModules count="7">CONTROL_BUS_s_axi_U grp_fast_ip_Pipeline_col_loop_fu_328 regslice_both_dst_axi_V_data_V_U regslice_both_dst_axi_V_keep_V_U regslice_both_dst_axi_V_last_V_U regslice_both_dst_axi_V_strb_V_U regslice_both_src_axi_V_data_V_U</SubModules>
      <Resources BRAM="112" FF="657" LUT="1642"/>
      <LocalResources FF="275" LUT="37"/>
    </RtlModule>
    <RtlModule CELL="inst/CONTROL_BUS_s_axi_U" DEPTH="1" TYPE="resource" MODULENAME="CONTROL_BUS_s_axi" DISPNAME="CONTROL_BUS_s_axi_U" RTLNAME="fast_ip_CONTROL_BUS_s_axi">
      <Resources FF="125" LUT="224"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="CONTROL_BUS" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="CONTROL_BUS_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328" DEPTH="1" TYPE="function" MODULENAME="fast_ip_Pipeline_col_loop" DISPNAME="grp_fast_ip_Pipeline_col_loop_fu_328" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop">
      <SubModules count="113">flow_control_loop_pipe_sequential_init_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_U</SubModules>
      <Resources BRAM="112" FF="214" LUT="1328"/>
      <LocalResources FF="212" LUT="71"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="fast_ip_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="134"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
      <Resources BRAM="1" LUT="17"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
      <Resources BRAM="1" LUT="17"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
      <Resources BRAM="1" LUT="17"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
      <Resources BRAM="1" LUT="17"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
      <Resources BRAM="1" LUT="10"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
      <Resources BRAM="1" LUT="25"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="17"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
      <Resources BRAM="1" LUT="18"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
      <Resources BRAM="1" LUT="26"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="17"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="17"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="15"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="17"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="17"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="25"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="21"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="24"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="16"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="17"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="16"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="15"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="16"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="25"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="16"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="17"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="21"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="20"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="25"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="25"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="18"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="17"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="25"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="33"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="13"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
      <Resources BRAM="1" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
      <Resources BRAM="1" LUT="17"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp">
      <Resources BRAM="1" LUT="17"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="17"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_U" DEPTH="2" TYPE="resource" MODULENAME="fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb" DISPNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_U" RTLNAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_U" SOURCE="" STORAGESIZE="8 120 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_dst_axi_V_data_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_dst_axi_V_data_V_U" RTLNAME="fast_ip_regslice_both">
      <Resources FF="7" LUT="25"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_dst_axi_V_keep_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_dst_axi_V_keep_V_U" RTLNAME="fast_ip_regslice_both">
      <Resources FF="5" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_dst_axi_V_last_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_dst_axi_V_last_V_U" RTLNAME="fast_ip_regslice_both">
      <Resources FF="5" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_dst_axi_V_strb_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_dst_axi_V_strb_V_U" RTLNAME="fast_ip_regslice_both">
      <Resources FF="5" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_src_axi_V_data_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_src_axi_V_data_V_U" RTLNAME="fast_ip_regslice_both">
      <Resources FF="21" LUT="13"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="6.065" DATAPATH_LOGIC_DELAY="3.426" DATAPATH_NET_DELAY="2.639" ENDPOINT_PIN="grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_12_reg_9783_reg[0]/D" LOGIC_LEVELS="4" MAX_FANOUT="4" SLACK="3.701" STARTPOINT_PIN="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U/ram_reg/CLKARDCLK">
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb.v" LINE_NUMBER="54" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/bright_cont_12_reg_9772[0]_i_43" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9908" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U/bright_cont_12_reg_9772[0]_i_16" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="fast_ip_sparsemux_33_4_8_1_1.v" LINE_NUMBER="127" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U/dark_cont_12_reg_9783[0]_i_5" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9978" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U/dark_cont_12_reg_9783_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9908" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_12_reg_9783_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="4898" MODULE_INSTNAME="grp_fast_ip_Pipeline_col_loop_fu_328" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U grp_fast_ip_Pipeline_col_loop_fu_328 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.065" DATAPATH_LOGIC_DELAY="3.426" DATAPATH_NET_DELAY="2.639" ENDPOINT_PIN="grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_20_reg_9871_reg[0]/D" LOGIC_LEVELS="4" MAX_FANOUT="4" SLACK="3.701" STARTPOINT_PIN="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U/ram_reg/CLKARDCLK">
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb.v" LINE_NUMBER="54" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U/bright_cont_12_reg_9772[0]_i_44" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9908" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/bright_cont_20_reg_9860[0]_i_16" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="fast_ip_sparsemux_33_4_8_1_1.v" LINE_NUMBER="127" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/dark_cont_20_reg_9871[0]_i_5" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9996" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/dark_cont_20_reg_9871_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9908" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_20_reg_9871_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="4902" MODULE_INSTNAME="grp_fast_ip_Pipeline_col_loop_fu_328" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U grp_fast_ip_Pipeline_col_loop_fu_328 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.065" DATAPATH_LOGIC_DELAY="3.426" DATAPATH_NET_DELAY="2.639" ENDPOINT_PIN="grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_28_reg_9959_reg[0]/D" LOGIC_LEVELS="4" MAX_FANOUT="4" SLACK="3.701" STARTPOINT_PIN="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U/ram_reg/CLKARDCLK">
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb.v" LINE_NUMBER="54" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U/bright_cont_4_reg_9684[0]_i_44" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9908" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/dark_cont_28_reg_9959[0]_i_16" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="fast_ip_sparsemux_33_4_8_1_1.v" LINE_NUMBER="127" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/dark_cont_28_reg_9959[0]_i_5" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="10012" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/dark_cont_28_reg_9959_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9908" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_28_reg_9959_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="4906" MODULE_INSTNAME="grp_fast_ip_Pipeline_col_loop_fu_328" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U grp_fast_ip_Pipeline_col_loop_fu_328 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.065" DATAPATH_LOGIC_DELAY="3.426" DATAPATH_NET_DELAY="2.639" ENDPOINT_PIN="grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_4_reg_9695_reg[0]/D" LOGIC_LEVELS="4" MAX_FANOUT="4" SLACK="3.701" STARTPOINT_PIN="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U/ram_reg/CLKARDCLK">
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb.v" LINE_NUMBER="54" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/bright_cont_4_reg_9684[0]_i_43" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9908" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U/bright_cont_4_reg_9684[0]_i_16" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="fast_ip_sparsemux_33_4_8_1_1.v" LINE_NUMBER="127" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U/dark_cont_4_reg_9695[0]_i_5" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="10024" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U/dark_cont_4_reg_9695_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9908" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/dark_cont_4_reg_9695_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="4909" MODULE_INSTNAME="grp_fast_ip_Pipeline_col_loop_fu_328" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U grp_fast_ip_Pipeline_col_loop_fu_328 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.926" DATAPATH_LOGIC_DELAY="3.287" DATAPATH_NET_DELAY="2.639" ENDPOINT_PIN="grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_12_reg_9772_reg[0]/D" LOGIC_LEVELS="4" MAX_FANOUT="4" SLACK="3.840" STARTPOINT_PIN="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U/ram_reg/CLKARDCLK">
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb.v" LINE_NUMBER="54" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/bright_cont_12_reg_9772[0]_i_31" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9908" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U/bright_cont_12_reg_9772[0]_i_13" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="fast_ip_sparsemux_33_4_8_1_1.v" LINE_NUMBER="127" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U/bright_cont_12_reg_9772[0]_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9912" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U/bright_cont_12_reg_9772_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="9908" MODULE_INSTNAME="p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fast_ip_Pipeline_col_loop_fu_328/bright_cont_12_reg_9772_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="fast_ip_fast_ip_Pipeline_col_loop.v" LINE_NUMBER="4881" MODULE_INSTNAME="grp_fast_ip_Pipeline_col_loop_fu_328" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U grp_fast_ip_Pipeline_col_loop_fu_328 p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/fast_ip_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/fast_ip_failfast_synth.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/fast_ip_power_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/fast_ip_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/fast_ip_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/fast_ip_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/fast_ip_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Sun Feb 09 15:27:15 +0700 2025"/>
    <item NAME="Version" VALUE="2024.2 (Build 5238294 on Nov  8 2024)"/>
    <item NAME="Project" VALUE="fast_ip"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg484-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

