

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Thu Mar  7 10:32:12 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       Row_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    10.735|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  18337|  18337|  18337|  18337|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop         |  18336|  18336|      3056|          -|          -|     6|    no    |
        | + Col_Loop           |    234|    234|        18|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        | + Col_Loop           |    234|    234|        18|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        | + Col_Loop           |    234|    234|        18|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        | + Col_Loop           |    234|    234|        18|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        | + Col_Loop           |    234|    234|        18|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        | + Col_Loop           |    234|    234|        18|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        | + Col_Loop           |    234|    234|        18|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        | + Col_Loop           |    234|    234|        18|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        | + Col_Loop           |    234|    234|        18|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        | + Col_Loop           |    234|    234|        18|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        | + Col_Loop           |    234|    234|        18|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        | + Col_Loop           |    234|    234|        18|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        | + Col_Loop           |    234|    234|        18|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 5 
8 --> 9 13 
9 --> 10 8 
10 --> 11 9 
11 --> 12 
12 --> 10 
13 --> 14 18 
14 --> 15 13 
15 --> 16 14 
16 --> 17 
17 --> 15 
18 --> 19 23 
19 --> 20 18 
20 --> 21 19 
21 --> 22 
22 --> 20 
23 --> 24 28 
24 --> 25 23 
25 --> 26 24 
26 --> 27 
27 --> 25 
28 --> 29 33 
29 --> 30 28 
30 --> 31 29 
31 --> 32 
32 --> 30 
33 --> 34 38 
34 --> 35 33 
35 --> 36 34 
36 --> 37 
37 --> 35 
38 --> 39 43 
39 --> 40 38 
40 --> 41 39 
41 --> 42 
42 --> 40 
43 --> 44 48 
44 --> 45 43 
45 --> 46 44 
46 --> 47 
47 --> 45 
48 --> 49 53 
49 --> 50 48 
50 --> 51 49 
51 --> 52 
52 --> 50 
53 --> 54 58 
54 --> 55 53 
55 --> 56 54 
56 --> 57 
57 --> 55 
58 --> 59 63 
59 --> 60 58 
60 --> 61 59 
61 --> 62 
62 --> 60 
63 --> 64 2 
64 --> 65 63 
65 --> 66 64 
66 --> 67 
67 --> 65 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4056 x float]* %conv_out) nounwind, !map !7"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %max_pool_out) nounwind, !map !14"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @max_pool_str) nounwind"   --->   Operation 70 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.76ns)   --->   "br label %1" [maxpool/max_pool.cpp:10]   --->   Operation 71 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %f, %Row_Loop_end ]"   --->   Operation 72 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.13ns)   --->   "%icmp_ln10 = icmp eq i3 %f_0, -2" [maxpool/max_pool.cpp:10]   --->   Operation 73 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 74 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [maxpool/max_pool.cpp:10]   --->   Operation 75 'add' 'f' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %41, label %Row_Loop_begin" [maxpool/max_pool.cpp:10]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [maxpool/max_pool.cpp:11]   --->   Operation 77 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i3 %f_0 to i8" [maxpool/max_pool.cpp:14]   --->   Operation 78 'zext' 'zext_ln14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i3 %f_0 to i9" [maxpool/max_pool.cpp:14]   --->   Operation 79 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i3 %f_0 to i10" [maxpool/max_pool.cpp:14]   --->   Operation 80 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i3 %f_0 to i13" [maxpool/max_pool.cpp:14]   --->   Operation 81 'zext' 'zext_ln14_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i3 %f_0 to i11" [maxpool/max_pool.cpp:14]   --->   Operation 82 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 83 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.76ns)   --->   "br label %2" [maxpool/max_pool.cpp:16]   --->   Operation 84 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "ret void" [maxpool/max_pool.cpp:40]   --->   Operation 85 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%c_0_0 = phi i4 [ 0, %Row_Loop_begin ], [ %add_ln16, %Col_Loop_end ]" [maxpool/max_pool.cpp:16]   --->   Operation 86 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0_0, -3" [maxpool/max_pool.cpp:16]   --->   Operation 87 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 88 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.73ns)   --->   "%add_ln16 = add i4 %c_0_0, 1" [maxpool/max_pool.cpp:16]   --->   Operation 89 'add' 'add_ln16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop, label %Col_Loop_begin" [maxpool/max_pool.cpp:16]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 91 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 92 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_0, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 93 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.76ns)   --->   "br label %3" [maxpool/max_pool.cpp:20]   --->   Operation 94 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 95 'specregionend' 'empty_4' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 96 'specregionbegin' 'tmp_s' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.76ns)   --->   "br label %5" [maxpool/max_pool.cpp:16]   --->   Operation 97 'br' <Predicate = (icmp_ln16)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.03>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%max_0_0 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %max_1_0, %Pool_Row_Loop_end ]" [maxpool/max_pool.cpp:29]   --->   Operation 98 'phi' 'max_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%mpr_0_0 = phi i2 [ 0, %Col_Loop_begin ], [ %add_ln20, %Pool_Row_Loop_end ]" [maxpool/max_pool.cpp:20]   --->   Operation 99 'phi' 'mpr_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%phi_mul = phi i6 [ 0, %Col_Loop_begin ], [ %add_ln20_13, %Pool_Row_Loop_end ]" [maxpool/max_pool.cpp:20]   --->   Operation 100 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.82ns)   --->   "%add_ln20_13 = add i6 %phi_mul, 26" [maxpool/max_pool.cpp:20]   --->   Operation 101 'add' 'add_ln20_13' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0_0, -2" [maxpool/max_pool.cpp:20]   --->   Operation 102 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 103 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.56ns)   --->   "%add_ln20 = add i2 %mpr_0_0, 1" [maxpool/max_pool.cpp:20]   --->   Operation 104 'add' 'add_ln20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop_end, label %Pool_Row_Loop_begin" [maxpool/max_pool.cpp:20]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 106 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 107 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.76ns)   --->   "br label %4" [maxpool/max_pool.cpp:23]   --->   Operation 108 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_77 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %c_0_0, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 109 'bitconcatenate' 'tmp_77' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %tmp_77 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 110 'zext' 'zext_ln36' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i5 %shl_ln to i8" [maxpool/max_pool.cpp:36]   --->   Operation 111 'zext' 'zext_ln36_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.87ns)   --->   "%sub_ln36 = sub i8 %zext_ln36, %zext_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 112 'sub' 'sub_ln36' <Predicate = (icmp_ln20)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i8 %sub_ln36 to i9" [maxpool/max_pool.cpp:36]   --->   Operation 113 'sext' 'sext_ln36' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.91ns)   --->   "%add_ln36 = add i9 %sext_ln36, %zext_ln14_1" [maxpool/max_pool.cpp:36]   --->   Operation 114 'add' 'add_ln36' <Predicate = (icmp_ln20)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i9 %add_ln36 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 115 'sext' 'sext_ln36_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 116 'getelementptr' 'max_pool_out_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (3.25ns)   --->   "store float %max_0_0, float* %max_pool_out_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 117 'store' <Predicate = (icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_1) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 118 'specregionend' 'empty_6' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "br label %2" [maxpool/max_pool.cpp:16]   --->   Operation 119 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 10.5>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%max_1_0 = phi float [ %max_0_0, %Pool_Row_Loop_begin ], [ %select_ln29, %._crit_edge.0 ]" [maxpool/max_pool.cpp:29]   --->   Operation 120 'phi' 'max_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%mpc_0_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %add_ln23, %._crit_edge.0 ]" [maxpool/max_pool.cpp:23]   --->   Operation 121 'phi' 'mpc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %mpc_0_0 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 122 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0_0, -2" [maxpool/max_pool.cpp:23]   --->   Operation 123 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 124 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (1.56ns)   --->   "%add_ln23 = add i2 %mpc_0_0, 1" [maxpool/max_pool.cpp:23]   --->   Operation 125 'add' 'add_ln23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop_end, label %._crit_edge.0" [maxpool/max_pool.cpp:23]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (1.78ns)   --->   "%add_ln27 = add i5 %zext_ln23, %shl_ln" [maxpool/max_pool.cpp:27]   --->   Operation 127 'add' 'add_ln27' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i5 %add_ln27 to i6" [maxpool/max_pool.cpp:29]   --->   Operation 128 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (1.82ns)   --->   "%add_ln29 = add i6 %phi_mul, %zext_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 129 'add' 'add_ln29' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_79 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln29, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 130 'bitconcatenate' 'tmp_79' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i9 %tmp_79 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 131 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_80 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln29, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 132 'bitconcatenate' 'tmp_80' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i7 %tmp_80 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 133 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29 = sub i13 %zext_ln29_2, %zext_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 134 'sub' 'sub_ln29' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 135 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln29_1 = add i13 %sub_ln29, %zext_ln14_3" [maxpool/max_pool.cpp:29]   --->   Operation 135 'add' 'add_ln29_1' <Predicate = (!icmp_ln23)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i13 %add_ln29_1 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 136 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 137 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 138 [2/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 138 'load' 'conv_out_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_4) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 139 'specregionend' 'empty_8' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "br label %3" [maxpool/max_pool.cpp:20]   --->   Operation 140 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.68>
ST_6 : Operation 141 [1/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 141 'load' 'conv_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 142 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp ogt float %conv_out_load, %max_1_0" [maxpool/max_pool.cpp:29]   --->   Operation 142 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.10>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 143 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %conv_out_load to i32" [maxpool/max_pool.cpp:29]   --->   Operation 144 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 145 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 146 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast float %max_1_0 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 147 'bitcast' 'bitcast_ln29_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_1, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 148 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i32 %bitcast_ln29_1 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 149 'trunc' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_8, -1" [maxpool/max_pool.cpp:29]   --->   Operation 150 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (2.44ns)   --->   "%icmp_ln29_1 = icmp eq i23 %trunc_ln29, 0" [maxpool/max_pool.cpp:29]   --->   Operation 151 'icmp' 'icmp_ln29_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29 = or i1 %icmp_ln29_1, %icmp_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 152 'or' 'or_ln29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (1.55ns)   --->   "%icmp_ln29_2 = icmp ne i8 %tmp_9, -1" [maxpool/max_pool.cpp:29]   --->   Operation 153 'icmp' 'icmp_ln29_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (2.44ns)   --->   "%icmp_ln29_3 = icmp eq i23 %trunc_ln29_1, 0" [maxpool/max_pool.cpp:29]   --->   Operation 154 'icmp' 'icmp_ln29_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, %icmp_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 155 'or' 'or_ln29_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%and_ln29 = and i1 %or_ln29, %or_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 156 'and' 'and_ln29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp ogt float %conv_out_load, %max_1_0" [maxpool/max_pool.cpp:29]   --->   Operation 157 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_1 = and i1 %and_ln29, %tmp_10" [maxpool/max_pool.cpp:29]   --->   Operation 158 'and' 'and_ln29_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29_1, float %conv_out_load, float %max_1_0" [maxpool/max_pool.cpp:29]   --->   Operation 159 'select' 'select_ln29' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "br label %4" [maxpool/max_pool.cpp:23]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.76>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%c_0_1 = phi i4 [ 0, %Row_Loop ], [ %add_ln16_1, %Col_Loop_end1 ]" [maxpool/max_pool.cpp:16]   --->   Operation 161 'phi' 'c_0_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (1.30ns)   --->   "%icmp_ln16_1 = icmp eq i4 %c_0_1, -3" [maxpool/max_pool.cpp:16]   --->   Operation 162 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 163 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (1.73ns)   --->   "%add_ln16_1 = add i4 %c_0_1, 1" [maxpool/max_pool.cpp:16]   --->   Operation 164 'add' 'add_ln16_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_1, label %Row_Loop1, label %Col_Loop_begin1" [maxpool/max_pool.cpp:16]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 166 'specloopname' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 167 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln27_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_1, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 168 'bitconcatenate' 'shl_ln27_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (1.76ns)   --->   "br label %6" [maxpool/max_pool.cpp:20]   --->   Operation 169 'br' <Predicate = (!icmp_ln16_1)> <Delay = 1.76>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_s) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 170 'specregionend' 'empty_10' <Predicate = (icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 171 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (1.76ns)   --->   "br label %8" [maxpool/max_pool.cpp:16]   --->   Operation 172 'br' <Predicate = (icmp_ln16_1)> <Delay = 1.76>

State 9 <SV = 4> <Delay = 8.79>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%max_0_1 = phi float [ 0x3810000000000000, %Col_Loop_begin1 ], [ %max_1_1, %Pool_Row_Loop_end1 ]" [maxpool/max_pool.cpp:29]   --->   Operation 173 'phi' 'max_0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%mpr_0_1 = phi i2 [ 0, %Col_Loop_begin1 ], [ %add_ln20_1, %Pool_Row_Loop_end1 ]" [maxpool/max_pool.cpp:20]   --->   Operation 174 'phi' 'mpr_0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.95ns)   --->   "%icmp_ln20_1 = icmp eq i2 %mpr_0_1, -2" [maxpool/max_pool.cpp:20]   --->   Operation 175 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 176 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (1.56ns)   --->   "%add_ln20_1 = add i2 %mpr_0_1, 1" [maxpool/max_pool.cpp:20]   --->   Operation 177 'add' 'add_ln20_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_1, label %Col_Loop_end1, label %Pool_Row_Loop_begin1" [maxpool/max_pool.cpp:20]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 179 'specloopname' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 180 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.97ns)   --->   "%xor_ln26 = xor i2 %mpr_0_1, -2" [maxpool/max_pool.cpp:26]   --->   Operation 181 'xor' 'xor_ln26' <Predicate = (!icmp_ln20_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i2 %xor_ln26 to i7" [maxpool/max_pool.cpp:29]   --->   Operation 182 'zext' 'zext_ln29' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (3.78ns)   --->   "%mul_ln29 = mul i7 %zext_ln29, 26" [maxpool/max_pool.cpp:29]   --->   Operation 183 'mul' 'mul_ln29' <Predicate = (!icmp_ln20_1)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (1.76ns)   --->   "br label %7" [maxpool/max_pool.cpp:23]   --->   Operation 184 'br' <Predicate = (!icmp_ln20_1)> <Delay = 1.76>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_78 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %c_0_1, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 185 'bitconcatenate' 'tmp_78' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i7 %tmp_78 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 186 'zext' 'zext_ln36_2' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i5 %shl_ln27_1 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 187 'zext' 'zext_ln36_3' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (1.87ns)   --->   "%sub_ln36_1 = sub i8 %zext_ln36_2, %zext_ln36_3" [maxpool/max_pool.cpp:36]   --->   Operation 188 'sub' 'sub_ln36_1' <Predicate = (icmp_ln20_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_1 = add i8 %sub_ln36_1, 78" [maxpool/max_pool.cpp:36]   --->   Operation 189 'add' 'add_ln36_1' <Predicate = (icmp_ln20_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 190 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln36_2 = add i8 %add_ln36_1, %zext_ln14" [maxpool/max_pool.cpp:36]   --->   Operation 190 'add' 'add_ln36_2' <Predicate = (icmp_ln20_1)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i8 %add_ln36_2 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 191 'zext' 'zext_ln36_4' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%max_pool_out_addr_1 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_4" [maxpool/max_pool.cpp:36]   --->   Operation 192 'getelementptr' 'max_pool_out_addr_1' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (3.25ns)   --->   "store float %max_0_1, float* %max_pool_out_addr_1, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 193 'store' <Predicate = (icmp_ln20_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_3) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 194 'specregionend' 'empty_12' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "br label %5" [maxpool/max_pool.cpp:16]   --->   Operation 195 'br' <Predicate = (icmp_ln20_1)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 10.6>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%max_1_1 = phi float [ %max_0_1, %Pool_Row_Loop_begin1 ], [ %select_ln29_1, %._crit_edge.1 ]" [maxpool/max_pool.cpp:29]   --->   Operation 196 'phi' 'max_1_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%mpc_0_1 = phi i2 [ 0, %Pool_Row_Loop_begin1 ], [ %add_ln23_1, %._crit_edge.1 ]" [maxpool/max_pool.cpp:23]   --->   Operation 197 'phi' 'mpc_0_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i2 %mpc_0_1 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 198 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.95ns)   --->   "%icmp_ln23_1 = icmp eq i2 %mpc_0_1, -2" [maxpool/max_pool.cpp:23]   --->   Operation 199 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 200 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (1.56ns)   --->   "%add_ln23_1 = add i2 %mpc_0_1, 1" [maxpool/max_pool.cpp:23]   --->   Operation 201 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_1, label %Pool_Row_Loop_end1, label %._crit_edge.1" [maxpool/max_pool.cpp:23]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (1.78ns)   --->   "%add_ln27_1 = add i5 %zext_ln23_1, %shl_ln27_1" [maxpool/max_pool.cpp:27]   --->   Operation 203 'add' 'add_ln27_1' <Predicate = (!icmp_ln23_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i5 %add_ln27_1 to i7" [maxpool/max_pool.cpp:29]   --->   Operation 204 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (1.87ns)   --->   "%add_ln29_2 = add i7 %mul_ln29, %zext_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 205 'add' 'add_ln29_2' <Predicate = (!icmp_ln23_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_82 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %add_ln29_2, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 206 'bitconcatenate' 'tmp_82' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i10 %tmp_82 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 207 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %add_ln29_2, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 208 'bitconcatenate' 'tmp_83' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i8 %tmp_83 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 209 'zext' 'zext_ln29_8' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_1 = sub i13 %zext_ln29_7, %zext_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 210 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln23_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 211 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln29_3 = add i13 %sub_ln29_1, %zext_ln14_3" [maxpool/max_pool.cpp:29]   --->   Operation 211 'add' 'add_ln29_3' <Predicate = (!icmp_ln23_1)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln29_9 = zext i13 %add_ln29_3 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 212 'zext' 'zext_ln29_9' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 213 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_10 : Operation 214 [2/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 214 'load' 'conv_out_load_1' <Predicate = (!icmp_ln23_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_7) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 215 'specregionend' 'empty_14' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "br label %6" [maxpool/max_pool.cpp:20]   --->   Operation 216 'br' <Predicate = (icmp_ln23_1)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 8.68>
ST_11 : Operation 217 [1/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 217 'load' 'conv_out_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_11 : Operation 218 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp ogt float %conv_out_load_1, %max_1_1" [maxpool/max_pool.cpp:29]   --->   Operation 218 'fcmp' 'tmp_16' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 7.10>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 219 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast float %conv_out_load_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 220 'bitcast' 'bitcast_ln29_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_2, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 221 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i32 %bitcast_ln29_2 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 222 'trunc' 'trunc_ln29_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast float %max_1_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 223 'bitcast' 'bitcast_ln29_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_3, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 224 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i32 %bitcast_ln29_3 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 225 'trunc' 'trunc_ln29_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (1.55ns)   --->   "%icmp_ln29_4 = icmp ne i8 %tmp_14, -1" [maxpool/max_pool.cpp:29]   --->   Operation 226 'icmp' 'icmp_ln29_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 227 [1/1] (2.44ns)   --->   "%icmp_ln29_5 = icmp eq i23 %trunc_ln29_2, 0" [maxpool/max_pool.cpp:29]   --->   Operation 227 'icmp' 'icmp_ln29_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%or_ln29_2 = or i1 %icmp_ln29_5, %icmp_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 228 'or' 'or_ln29_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 229 [1/1] (1.55ns)   --->   "%icmp_ln29_6 = icmp ne i8 %tmp_15, -1" [maxpool/max_pool.cpp:29]   --->   Operation 229 'icmp' 'icmp_ln29_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 230 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp eq i23 %trunc_ln29_3, 0" [maxpool/max_pool.cpp:29]   --->   Operation 230 'icmp' 'icmp_ln29_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%or_ln29_3 = or i1 %icmp_ln29_7, %icmp_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 231 'or' 'or_ln29_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%and_ln29_2 = and i1 %or_ln29_2, %or_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 232 'and' 'and_ln29_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp ogt float %conv_out_load_1, %max_1_1" [maxpool/max_pool.cpp:29]   --->   Operation 233 'fcmp' 'tmp_16' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 234 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_3 = and i1 %and_ln29_2, %tmp_16" [maxpool/max_pool.cpp:29]   --->   Operation 234 'and' 'and_ln29_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_3, float %conv_out_load_1, float %max_1_1" [maxpool/max_pool.cpp:29]   --->   Operation 235 'select' 'select_ln29_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "br label %7" [maxpool/max_pool.cpp:23]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 1.76>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%c_0_2 = phi i4 [ 0, %Row_Loop1 ], [ %add_ln16_2, %Col_Loop_end2 ]" [maxpool/max_pool.cpp:16]   --->   Operation 237 'phi' 'c_0_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (1.30ns)   --->   "%icmp_ln16_2 = icmp eq i4 %c_0_2, -3" [maxpool/max_pool.cpp:16]   --->   Operation 238 'icmp' 'icmp_ln16_2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 239 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (1.73ns)   --->   "%add_ln16_2 = add i4 %c_0_2, 1" [maxpool/max_pool.cpp:16]   --->   Operation 240 'add' 'add_ln16_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_2, label %Row_Loop2, label %Col_Loop_begin2" [maxpool/max_pool.cpp:16]   --->   Operation 241 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 242 'specloopname' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 243 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%shl_ln27_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_2, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 244 'bitconcatenate' 'shl_ln27_2' <Predicate = (!icmp_ln16_2)> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (1.76ns)   --->   "br label %9" [maxpool/max_pool.cpp:20]   --->   Operation 245 'br' <Predicate = (!icmp_ln16_2)> <Delay = 1.76>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 246 'specregionend' 'empty_16' <Predicate = (icmp_ln16_2)> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 247 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln16_2)> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (1.76ns)   --->   "br label %11" [maxpool/max_pool.cpp:16]   --->   Operation 248 'br' <Predicate = (icmp_ln16_2)> <Delay = 1.76>

State 14 <SV = 5> <Delay = 8.82>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%max_0_2 = phi float [ 0x3810000000000000, %Col_Loop_begin2 ], [ %max_1_2, %Pool_Row_Loop_end2 ]" [maxpool/max_pool.cpp:29]   --->   Operation 249 'phi' 'max_0_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%mpr_0_2 = phi i2 [ 0, %Col_Loop_begin2 ], [ %add_ln20_2, %Pool_Row_Loop_end2 ]" [maxpool/max_pool.cpp:20]   --->   Operation 250 'phi' 'mpr_0_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.95ns)   --->   "%icmp_ln20_2 = icmp eq i2 %mpr_0_2, -2" [maxpool/max_pool.cpp:20]   --->   Operation 251 'icmp' 'icmp_ln20_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 252 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (1.56ns)   --->   "%add_ln20_2 = add i2 %mpr_0_2, 1" [maxpool/max_pool.cpp:20]   --->   Operation 253 'add' 'add_ln20_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_2, label %Col_Loop_end2, label %Pool_Row_Loop_begin2" [maxpool/max_pool.cpp:20]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 255 'specloopname' <Predicate = (!icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 256 'specregionbegin' 'tmp_13' <Predicate = (!icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 257 [1/1] (0.00ns)   --->   "%or_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %mpr_0_2)" [maxpool/max_pool.cpp:26]   --->   Operation 257 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i3 %or_ln to i8" [maxpool/max_pool.cpp:29]   --->   Operation 258 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 259 [1/1] (3.78ns)   --->   "%mul_ln29_1 = mul i8 %zext_ln29_5, 26" [maxpool/max_pool.cpp:29]   --->   Operation 259 'mul' 'mul_ln29_1' <Predicate = (!icmp_ln20_2)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 260 [1/1] (1.76ns)   --->   "br label %10" [maxpool/max_pool.cpp:23]   --->   Operation 260 'br' <Predicate = (!icmp_ln20_2)> <Delay = 1.76>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_81 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %c_0_2, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 261 'bitconcatenate' 'tmp_81' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i7 %tmp_81 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 262 'zext' 'zext_ln36_5' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i5 %shl_ln27_2 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 263 'zext' 'zext_ln36_6' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (1.87ns)   --->   "%sub_ln36_2 = sub i8 %zext_ln36_5, %zext_ln36_6" [maxpool/max_pool.cpp:36]   --->   Operation 264 'sub' 'sub_ln36_2' <Predicate = (icmp_ln20_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln36_2 = sext i8 %sub_ln36_2 to i9" [maxpool/max_pool.cpp:36]   --->   Operation 265 'sext' 'sext_ln36_2' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_3 = add i9 %sext_ln36_2, 156" [maxpool/max_pool.cpp:36]   --->   Operation 266 'add' 'add_ln36_3' <Predicate = (icmp_ln20_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 267 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln36_4 = add i9 %add_ln36_3, %zext_ln14_1" [maxpool/max_pool.cpp:36]   --->   Operation 267 'add' 'add_ln36_4' <Predicate = (icmp_ln20_2)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln36_7 = zext i9 %add_ln36_4 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 268 'zext' 'zext_ln36_7' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%max_pool_out_addr_2 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_7" [maxpool/max_pool.cpp:36]   --->   Operation 269 'getelementptr' 'max_pool_out_addr_2' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (3.25ns)   --->   "store float %max_0_2, float* %max_pool_out_addr_2, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 270 'store' <Predicate = (icmp_ln20_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_6) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 271 'specregionend' 'empty_18' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "br label %8" [maxpool/max_pool.cpp:16]   --->   Operation 272 'br' <Predicate = (icmp_ln20_2)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 10.7>
ST_15 : Operation 273 [1/1] (0.00ns)   --->   "%max_1_2 = phi float [ %max_0_2, %Pool_Row_Loop_begin2 ], [ %select_ln29_2, %._crit_edge.2 ]" [maxpool/max_pool.cpp:29]   --->   Operation 273 'phi' 'max_1_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 274 [1/1] (0.00ns)   --->   "%mpc_0_2 = phi i2 [ 0, %Pool_Row_Loop_begin2 ], [ %add_ln23_2, %._crit_edge.2 ]" [maxpool/max_pool.cpp:23]   --->   Operation 274 'phi' 'mpc_0_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i2 %mpc_0_2 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 275 'zext' 'zext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 276 [1/1] (0.95ns)   --->   "%icmp_ln23_2 = icmp eq i2 %mpc_0_2, -2" [maxpool/max_pool.cpp:23]   --->   Operation 276 'icmp' 'icmp_ln23_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 277 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 277 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 278 [1/1] (1.56ns)   --->   "%add_ln23_2 = add i2 %mpc_0_2, 1" [maxpool/max_pool.cpp:23]   --->   Operation 278 'add' 'add_ln23_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 279 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_2, label %Pool_Row_Loop_end2, label %._crit_edge.2" [maxpool/max_pool.cpp:23]   --->   Operation 279 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 280 [1/1] (1.78ns)   --->   "%add_ln27_2 = add i5 %zext_ln23_2, %shl_ln27_2" [maxpool/max_pool.cpp:27]   --->   Operation 280 'add' 'add_ln27_2' <Predicate = (!icmp_ln23_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln29_11 = zext i5 %add_ln27_2 to i8" [maxpool/max_pool.cpp:29]   --->   Operation 281 'zext' 'zext_ln29_11' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_15 : Operation 282 [1/1] (1.91ns)   --->   "%add_ln29_4 = add i8 %mul_ln29_1, %zext_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 282 'add' 'add_ln29_4' <Predicate = (!icmp_ln23_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_85 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln29_4, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 283 'bitconcatenate' 'tmp_85' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_15 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i11 %tmp_85 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 284 'zext' 'zext_ln29_12' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_86 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln29_4, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 285 'bitconcatenate' 'tmp_86' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_15 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln29_13 = zext i9 %tmp_86 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 286 'zext' 'zext_ln29_13' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_15 : Operation 287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_2 = sub i13 %zext_ln29_12, %zext_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 287 'sub' 'sub_ln29_2' <Predicate = (!icmp_ln23_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 288 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_5 = add i13 %sub_ln29_2, %zext_ln14_3" [maxpool/max_pool.cpp:29]   --->   Operation 288 'add' 'add_ln29_5' <Predicate = (!icmp_ln23_2)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln29_14 = zext i13 %add_ln29_5 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 289 'zext' 'zext_ln29_14' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%conv_out_addr_2 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 290 'getelementptr' 'conv_out_addr_2' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_15 : Operation 291 [2/2] (3.25ns)   --->   "%conv_out_load_2 = load float* %conv_out_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 291 'load' 'conv_out_load_2' <Predicate = (!icmp_ln23_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_15 : Operation 292 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_13) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 292 'specregionend' 'empty_20' <Predicate = (icmp_ln23_2)> <Delay = 0.00>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "br label %9" [maxpool/max_pool.cpp:20]   --->   Operation 293 'br' <Predicate = (icmp_ln23_2)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 8.68>
ST_16 : Operation 294 [1/2] (3.25ns)   --->   "%conv_out_load_2 = load float* %conv_out_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 294 'load' 'conv_out_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_16 : Operation 295 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp ogt float %conv_out_load_2, %max_1_2" [maxpool/max_pool.cpp:29]   --->   Operation 295 'fcmp' 'tmp_22' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 7.10>
ST_17 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 296 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 297 [1/1] (0.00ns)   --->   "%bitcast_ln29_4 = bitcast float %conv_out_load_2 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 297 'bitcast' 'bitcast_ln29_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_4, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 298 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln29_4 = trunc i32 %bitcast_ln29_4 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 299 'trunc' 'trunc_ln29_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 300 [1/1] (0.00ns)   --->   "%bitcast_ln29_5 = bitcast float %max_1_2 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 300 'bitcast' 'bitcast_ln29_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_5, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 301 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln29_5 = trunc i32 %bitcast_ln29_5 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 302 'trunc' 'trunc_ln29_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 303 [1/1] (1.55ns)   --->   "%icmp_ln29_8 = icmp ne i8 %tmp_20, -1" [maxpool/max_pool.cpp:29]   --->   Operation 303 'icmp' 'icmp_ln29_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 304 [1/1] (2.44ns)   --->   "%icmp_ln29_9 = icmp eq i23 %trunc_ln29_4, 0" [maxpool/max_pool.cpp:29]   --->   Operation 304 'icmp' 'icmp_ln29_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%or_ln29_4 = or i1 %icmp_ln29_9, %icmp_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 305 'or' 'or_ln29_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 306 [1/1] (1.55ns)   --->   "%icmp_ln29_10 = icmp ne i8 %tmp_21, -1" [maxpool/max_pool.cpp:29]   --->   Operation 306 'icmp' 'icmp_ln29_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 307 [1/1] (2.44ns)   --->   "%icmp_ln29_11 = icmp eq i23 %trunc_ln29_5, 0" [maxpool/max_pool.cpp:29]   --->   Operation 307 'icmp' 'icmp_ln29_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%or_ln29_5 = or i1 %icmp_ln29_11, %icmp_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 308 'or' 'or_ln29_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%and_ln29_4 = and i1 %or_ln29_4, %or_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 309 'and' 'and_ln29_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 310 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp ogt float %conv_out_load_2, %max_1_2" [maxpool/max_pool.cpp:29]   --->   Operation 310 'fcmp' 'tmp_22' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 311 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_5 = and i1 %and_ln29_4, %tmp_22" [maxpool/max_pool.cpp:29]   --->   Operation 311 'and' 'and_ln29_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 312 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_2 = select i1 %and_ln29_5, float %conv_out_load_2, float %max_1_2" [maxpool/max_pool.cpp:29]   --->   Operation 312 'select' 'select_ln29_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "br label %10" [maxpool/max_pool.cpp:23]   --->   Operation 313 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 1.76>
ST_18 : Operation 314 [1/1] (0.00ns)   --->   "%c_0_3 = phi i4 [ 0, %Row_Loop2 ], [ %add_ln16_3, %Col_Loop_end3 ]" [maxpool/max_pool.cpp:16]   --->   Operation 314 'phi' 'c_0_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 315 [1/1] (1.30ns)   --->   "%icmp_ln16_3 = icmp eq i4 %c_0_3, -3" [maxpool/max_pool.cpp:16]   --->   Operation 315 'icmp' 'icmp_ln16_3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 316 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 316 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 317 [1/1] (1.73ns)   --->   "%add_ln16_3 = add i4 %c_0_3, 1" [maxpool/max_pool.cpp:16]   --->   Operation 317 'add' 'add_ln16_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 318 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_3, label %Row_Loop3, label %Col_Loop_begin3" [maxpool/max_pool.cpp:16]   --->   Operation 318 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 319 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 319 'specloopname' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_18 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 320 'specregionbegin' 'tmp_12' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_18 : Operation 321 [1/1] (0.00ns)   --->   "%shl_ln27_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_3, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 321 'bitconcatenate' 'shl_ln27_3' <Predicate = (!icmp_ln16_3)> <Delay = 0.00>
ST_18 : Operation 322 [1/1] (1.76ns)   --->   "br label %12" [maxpool/max_pool.cpp:20]   --->   Operation 322 'br' <Predicate = (!icmp_ln16_3)> <Delay = 1.76>
ST_18 : Operation 323 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_5) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 323 'specregionend' 'empty_22' <Predicate = (icmp_ln16_3)> <Delay = 0.00>
ST_18 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 324 'specregionbegin' 'tmp_11' <Predicate = (icmp_ln16_3)> <Delay = 0.00>
ST_18 : Operation 325 [1/1] (1.76ns)   --->   "br label %14" [maxpool/max_pool.cpp:16]   --->   Operation 325 'br' <Predicate = (icmp_ln16_3)> <Delay = 1.76>

State 19 <SV = 6> <Delay = 8.82>
ST_19 : Operation 326 [1/1] (0.00ns)   --->   "%max_0_3 = phi float [ 0x3810000000000000, %Col_Loop_begin3 ], [ %max_1_3, %Pool_Row_Loop_end3 ]" [maxpool/max_pool.cpp:29]   --->   Operation 326 'phi' 'max_0_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 327 [1/1] (0.00ns)   --->   "%mpr_0_3 = phi i2 [ 0, %Col_Loop_begin3 ], [ %add_ln20_3, %Pool_Row_Loop_end3 ]" [maxpool/max_pool.cpp:20]   --->   Operation 327 'phi' 'mpr_0_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 328 [1/1] (0.95ns)   --->   "%icmp_ln20_3 = icmp eq i2 %mpr_0_3, -2" [maxpool/max_pool.cpp:20]   --->   Operation 328 'icmp' 'icmp_ln20_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 329 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 329 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 330 [1/1] (1.56ns)   --->   "%add_ln20_3 = add i2 %mpr_0_3, 1" [maxpool/max_pool.cpp:20]   --->   Operation 330 'add' 'add_ln20_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 331 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_3, label %Col_Loop_end3, label %Pool_Row_Loop_begin3" [maxpool/max_pool.cpp:20]   --->   Operation 331 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 332 'specloopname' <Predicate = (!icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 333 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 334 [1/1] (0.97ns)   --->   "%xor_ln26_1 = xor i2 %mpr_0_3, -2" [maxpool/max_pool.cpp:26]   --->   Operation 334 'xor' 'xor_ln26_1' <Predicate = (!icmp_ln20_3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i2 %xor_ln26_1 to i3" [maxpool/max_pool.cpp:26]   --->   Operation 335 'sext' 'sext_ln26' <Predicate = (!icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln29_10 = zext i3 %sext_ln26 to i8" [maxpool/max_pool.cpp:29]   --->   Operation 336 'zext' 'zext_ln29_10' <Predicate = (!icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 337 [1/1] (3.78ns)   --->   "%mul_ln29_2 = mul i8 %zext_ln29_10, 26" [maxpool/max_pool.cpp:29]   --->   Operation 337 'mul' 'mul_ln29_2' <Predicate = (!icmp_ln20_3)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 338 [1/1] (1.76ns)   --->   "br label %13" [maxpool/max_pool.cpp:23]   --->   Operation 338 'br' <Predicate = (!icmp_ln20_3)> <Delay = 1.76>
ST_19 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_84 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %c_0_3, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 339 'bitconcatenate' 'tmp_84' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln36_8 = zext i7 %tmp_84 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 340 'zext' 'zext_ln36_8' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln36_9 = zext i5 %shl_ln27_3 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 341 'zext' 'zext_ln36_9' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 342 [1/1] (1.87ns)   --->   "%sub_ln36_3 = sub i8 %zext_ln36_8, %zext_ln36_9" [maxpool/max_pool.cpp:36]   --->   Operation 342 'sub' 'sub_ln36_3' <Predicate = (icmp_ln20_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln36_3 = sext i8 %sub_ln36_3 to i9" [maxpool/max_pool.cpp:36]   --->   Operation 343 'sext' 'sext_ln36_3' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_5 = add i9 %sext_ln36_3, 234" [maxpool/max_pool.cpp:36]   --->   Operation 344 'add' 'add_ln36_5' <Predicate = (icmp_ln20_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 345 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln36_6 = add i9 %add_ln36_5, %zext_ln14_1" [maxpool/max_pool.cpp:36]   --->   Operation 345 'add' 'add_ln36_6' <Predicate = (icmp_ln20_3)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln36_10 = zext i9 %add_ln36_6 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 346 'zext' 'zext_ln36_10' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 347 [1/1] (0.00ns)   --->   "%max_pool_out_addr_3 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_10" [maxpool/max_pool.cpp:36]   --->   Operation 347 'getelementptr' 'max_pool_out_addr_3' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 348 [1/1] (3.25ns)   --->   "store float %max_0_3, float* %max_pool_out_addr_3, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 348 'store' <Predicate = (icmp_ln20_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_19 : Operation 349 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_12) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 349 'specregionend' 'empty_24' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_19 : Operation 350 [1/1] (0.00ns)   --->   "br label %11" [maxpool/max_pool.cpp:16]   --->   Operation 350 'br' <Predicate = (icmp_ln20_3)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 10.7>
ST_20 : Operation 351 [1/1] (0.00ns)   --->   "%max_1_3 = phi float [ %max_0_3, %Pool_Row_Loop_begin3 ], [ %select_ln29_3, %._crit_edge.3 ]" [maxpool/max_pool.cpp:29]   --->   Operation 351 'phi' 'max_1_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 352 [1/1] (0.00ns)   --->   "%mpc_0_3 = phi i2 [ 0, %Pool_Row_Loop_begin3 ], [ %add_ln23_3, %._crit_edge.3 ]" [maxpool/max_pool.cpp:23]   --->   Operation 352 'phi' 'mpc_0_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i2 %mpc_0_3 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 353 'zext' 'zext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 354 [1/1] (0.95ns)   --->   "%icmp_ln23_3 = icmp eq i2 %mpc_0_3, -2" [maxpool/max_pool.cpp:23]   --->   Operation 354 'icmp' 'icmp_ln23_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 355 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 355 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 356 [1/1] (1.56ns)   --->   "%add_ln23_3 = add i2 %mpc_0_3, 1" [maxpool/max_pool.cpp:23]   --->   Operation 356 'add' 'add_ln23_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 357 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_3, label %Pool_Row_Loop_end3, label %._crit_edge.3" [maxpool/max_pool.cpp:23]   --->   Operation 357 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 358 [1/1] (1.78ns)   --->   "%add_ln27_3 = add i5 %zext_ln23_3, %shl_ln27_3" [maxpool/max_pool.cpp:27]   --->   Operation 358 'add' 'add_ln27_3' <Predicate = (!icmp_ln23_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln29_16 = zext i5 %add_ln27_3 to i8" [maxpool/max_pool.cpp:29]   --->   Operation 359 'zext' 'zext_ln29_16' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_20 : Operation 360 [1/1] (1.91ns)   --->   "%add_ln29_6 = add i8 %mul_ln29_2, %zext_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 360 'add' 'add_ln29_6' <Predicate = (!icmp_ln23_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_88 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln29_6, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 361 'bitconcatenate' 'tmp_88' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_20 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln29_17 = zext i11 %tmp_88 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 362 'zext' 'zext_ln29_17' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_20 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_89 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln29_6, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 363 'bitconcatenate' 'tmp_89' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_20 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln29_18 = zext i9 %tmp_89 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 364 'zext' 'zext_ln29_18' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_20 : Operation 365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_3 = sub i13 %zext_ln29_17, %zext_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 365 'sub' 'sub_ln29_3' <Predicate = (!icmp_ln23_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 366 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_7 = add i13 %sub_ln29_3, %zext_ln14_3" [maxpool/max_pool.cpp:29]   --->   Operation 366 'add' 'add_ln29_7' <Predicate = (!icmp_ln23_3)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln29_19 = zext i13 %add_ln29_7 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 367 'zext' 'zext_ln29_19' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_20 : Operation 368 [1/1] (0.00ns)   --->   "%conv_out_addr_3 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_19" [maxpool/max_pool.cpp:29]   --->   Operation 368 'getelementptr' 'conv_out_addr_3' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_20 : Operation 369 [2/2] (3.25ns)   --->   "%conv_out_load_3 = load float* %conv_out_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 369 'load' 'conv_out_load_3' <Predicate = (!icmp_ln23_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_20 : Operation 370 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_19) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 370 'specregionend' 'empty_26' <Predicate = (icmp_ln23_3)> <Delay = 0.00>
ST_20 : Operation 371 [1/1] (0.00ns)   --->   "br label %12" [maxpool/max_pool.cpp:20]   --->   Operation 371 'br' <Predicate = (icmp_ln23_3)> <Delay = 0.00>

State 21 <SV = 8> <Delay = 8.68>
ST_21 : Operation 372 [1/2] (3.25ns)   --->   "%conv_out_load_3 = load float* %conv_out_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 372 'load' 'conv_out_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_21 : Operation 373 [2/2] (5.43ns)   --->   "%tmp_28 = fcmp ogt float %conv_out_load_3, %max_1_3" [maxpool/max_pool.cpp:29]   --->   Operation 373 'fcmp' 'tmp_28' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 7.10>
ST_22 : Operation 374 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 374 'specloopname' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 375 [1/1] (0.00ns)   --->   "%bitcast_ln29_6 = bitcast float %conv_out_load_3 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 375 'bitcast' 'bitcast_ln29_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_6, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 376 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln29_6 = trunc i32 %bitcast_ln29_6 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 377 'trunc' 'trunc_ln29_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 378 [1/1] (0.00ns)   --->   "%bitcast_ln29_7 = bitcast float %max_1_3 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 378 'bitcast' 'bitcast_ln29_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_7, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 379 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln29_7 = trunc i32 %bitcast_ln29_7 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 380 'trunc' 'trunc_ln29_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 381 [1/1] (1.55ns)   --->   "%icmp_ln29_12 = icmp ne i8 %tmp_26, -1" [maxpool/max_pool.cpp:29]   --->   Operation 381 'icmp' 'icmp_ln29_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 382 [1/1] (2.44ns)   --->   "%icmp_ln29_13 = icmp eq i23 %trunc_ln29_6, 0" [maxpool/max_pool.cpp:29]   --->   Operation 382 'icmp' 'icmp_ln29_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%or_ln29_6 = or i1 %icmp_ln29_13, %icmp_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 383 'or' 'or_ln29_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 384 [1/1] (1.55ns)   --->   "%icmp_ln29_14 = icmp ne i8 %tmp_27, -1" [maxpool/max_pool.cpp:29]   --->   Operation 384 'icmp' 'icmp_ln29_14' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 385 [1/1] (2.44ns)   --->   "%icmp_ln29_15 = icmp eq i23 %trunc_ln29_7, 0" [maxpool/max_pool.cpp:29]   --->   Operation 385 'icmp' 'icmp_ln29_15' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%or_ln29_7 = or i1 %icmp_ln29_15, %icmp_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 386 'or' 'or_ln29_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%and_ln29_6 = and i1 %or_ln29_6, %or_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 387 'and' 'and_ln29_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 388 [1/2] (5.43ns)   --->   "%tmp_28 = fcmp ogt float %conv_out_load_3, %max_1_3" [maxpool/max_pool.cpp:29]   --->   Operation 388 'fcmp' 'tmp_28' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 389 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_7 = and i1 %and_ln29_6, %tmp_28" [maxpool/max_pool.cpp:29]   --->   Operation 389 'and' 'and_ln29_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 390 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_3 = select i1 %and_ln29_7, float %conv_out_load_3, float %max_1_3" [maxpool/max_pool.cpp:29]   --->   Operation 390 'select' 'select_ln29_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 391 [1/1] (0.00ns)   --->   "br label %13" [maxpool/max_pool.cpp:23]   --->   Operation 391 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 6> <Delay = 1.76>
ST_23 : Operation 392 [1/1] (0.00ns)   --->   "%c_0_4 = phi i4 [ 0, %Row_Loop3 ], [ %add_ln16_4, %Col_Loop_end4 ]" [maxpool/max_pool.cpp:16]   --->   Operation 392 'phi' 'c_0_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 393 [1/1] (1.30ns)   --->   "%icmp_ln16_4 = icmp eq i4 %c_0_4, -3" [maxpool/max_pool.cpp:16]   --->   Operation 393 'icmp' 'icmp_ln16_4' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 394 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 394 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 395 [1/1] (1.73ns)   --->   "%add_ln16_4 = add i4 %c_0_4, 1" [maxpool/max_pool.cpp:16]   --->   Operation 395 'add' 'add_ln16_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 396 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_4, label %Row_Loop4, label %Col_Loop_begin4" [maxpool/max_pool.cpp:16]   --->   Operation 396 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 397 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 397 'specloopname' <Predicate = (!icmp_ln16_4)> <Delay = 0.00>
ST_23 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 398 'specregionbegin' 'tmp_18' <Predicate = (!icmp_ln16_4)> <Delay = 0.00>
ST_23 : Operation 399 [1/1] (0.00ns)   --->   "%shl_ln27_4 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_4, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 399 'bitconcatenate' 'shl_ln27_4' <Predicate = (!icmp_ln16_4)> <Delay = 0.00>
ST_23 : Operation 400 [1/1] (1.76ns)   --->   "br label %15" [maxpool/max_pool.cpp:20]   --->   Operation 400 'br' <Predicate = (!icmp_ln16_4)> <Delay = 1.76>
ST_23 : Operation 401 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_11) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 401 'specregionend' 'empty_28' <Predicate = (icmp_ln16_4)> <Delay = 0.00>
ST_23 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 402 'specregionbegin' 'tmp_17' <Predicate = (icmp_ln16_4)> <Delay = 0.00>
ST_23 : Operation 403 [1/1] (1.76ns)   --->   "br label %17" [maxpool/max_pool.cpp:16]   --->   Operation 403 'br' <Predicate = (icmp_ln16_4)> <Delay = 1.76>

State 24 <SV = 7> <Delay = 8.82>
ST_24 : Operation 404 [1/1] (0.00ns)   --->   "%max_0_4 = phi float [ 0x3810000000000000, %Col_Loop_begin4 ], [ %max_1_4, %Pool_Row_Loop_end4 ]" [maxpool/max_pool.cpp:29]   --->   Operation 404 'phi' 'max_0_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 405 [1/1] (0.00ns)   --->   "%mpr_0_4 = phi i2 [ 0, %Col_Loop_begin4 ], [ %add_ln20_4, %Pool_Row_Loop_end4 ]" [maxpool/max_pool.cpp:20]   --->   Operation 405 'phi' 'mpr_0_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 406 [1/1] (0.95ns)   --->   "%icmp_ln20_4 = icmp eq i2 %mpr_0_4, -2" [maxpool/max_pool.cpp:20]   --->   Operation 406 'icmp' 'icmp_ln20_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 407 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 407 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 408 [1/1] (1.56ns)   --->   "%add_ln20_4 = add i2 %mpr_0_4, 1" [maxpool/max_pool.cpp:20]   --->   Operation 408 'add' 'add_ln20_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 409 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_4, label %Col_Loop_end4, label %Pool_Row_Loop_begin4" [maxpool/max_pool.cpp:20]   --->   Operation 409 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 410 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 410 'specloopname' <Predicate = (!icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 411 'specregionbegin' 'tmp_25' <Predicate = (!icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 412 [1/1] (0.00ns)   --->   "%or_ln26_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 -2, i2 %mpr_0_4)" [maxpool/max_pool.cpp:26]   --->   Operation 412 'bitconcatenate' 'or_ln26_1' <Predicate = (!icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln29_15 = zext i4 %or_ln26_1 to i9" [maxpool/max_pool.cpp:29]   --->   Operation 413 'zext' 'zext_ln29_15' <Predicate = (!icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 414 [1/1] (3.78ns)   --->   "%mul_ln29_3 = mul i9 %zext_ln29_15, 26" [maxpool/max_pool.cpp:29]   --->   Operation 414 'mul' 'mul_ln29_3' <Predicate = (!icmp_ln20_4)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 415 [1/1] (1.76ns)   --->   "br label %16" [maxpool/max_pool.cpp:23]   --->   Operation 415 'br' <Predicate = (!icmp_ln20_4)> <Delay = 1.76>
ST_24 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_87 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %c_0_4, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 416 'bitconcatenate' 'tmp_87' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln36_11 = zext i7 %tmp_87 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 417 'zext' 'zext_ln36_11' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln36_12 = zext i5 %shl_ln27_4 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 418 'zext' 'zext_ln36_12' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 419 [1/1] (1.87ns)   --->   "%sub_ln36_4 = sub i8 %zext_ln36_11, %zext_ln36_12" [maxpool/max_pool.cpp:36]   --->   Operation 419 'sub' 'sub_ln36_4' <Predicate = (icmp_ln20_4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln36_4 = sext i8 %sub_ln36_4 to i9" [maxpool/max_pool.cpp:36]   --->   Operation 420 'sext' 'sext_ln36_4' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_7 = add i9 %sext_ln36_4, -200" [maxpool/max_pool.cpp:36]   --->   Operation 421 'add' 'add_ln36_7' <Predicate = (icmp_ln20_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 422 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln36_8 = add i9 %add_ln36_7, %zext_ln14_1" [maxpool/max_pool.cpp:36]   --->   Operation 422 'add' 'add_ln36_8' <Predicate = (icmp_ln20_4)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln36_13 = zext i9 %add_ln36_8 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 423 'zext' 'zext_ln36_13' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 424 [1/1] (0.00ns)   --->   "%max_pool_out_addr_4 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_13" [maxpool/max_pool.cpp:36]   --->   Operation 424 'getelementptr' 'max_pool_out_addr_4' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 425 [1/1] (3.25ns)   --->   "store float %max_0_4, float* %max_pool_out_addr_4, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 425 'store' <Predicate = (icmp_ln20_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_24 : Operation 426 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_18) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 426 'specregionend' 'empty_30' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_24 : Operation 427 [1/1] (0.00ns)   --->   "br label %14" [maxpool/max_pool.cpp:16]   --->   Operation 427 'br' <Predicate = (icmp_ln20_4)> <Delay = 0.00>

State 25 <SV = 8> <Delay = 10.6>
ST_25 : Operation 428 [1/1] (0.00ns)   --->   "%max_1_4 = phi float [ %max_0_4, %Pool_Row_Loop_begin4 ], [ %select_ln29_4, %._crit_edge.4 ]" [maxpool/max_pool.cpp:29]   --->   Operation 428 'phi' 'max_1_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 429 [1/1] (0.00ns)   --->   "%mpc_0_4 = phi i2 [ 0, %Pool_Row_Loop_begin4 ], [ %add_ln23_4, %._crit_edge.4 ]" [maxpool/max_pool.cpp:23]   --->   Operation 429 'phi' 'mpc_0_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i2 %mpc_0_4 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 430 'zext' 'zext_ln23_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 431 [1/1] (0.95ns)   --->   "%icmp_ln23_4 = icmp eq i2 %mpc_0_4, -2" [maxpool/max_pool.cpp:23]   --->   Operation 431 'icmp' 'icmp_ln23_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 432 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 432 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 433 [1/1] (1.56ns)   --->   "%add_ln23_4 = add i2 %mpc_0_4, 1" [maxpool/max_pool.cpp:23]   --->   Operation 433 'add' 'add_ln23_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 434 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_4, label %Pool_Row_Loop_end4, label %._crit_edge.4" [maxpool/max_pool.cpp:23]   --->   Operation 434 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 435 [1/1] (1.78ns)   --->   "%add_ln27_4 = add i5 %zext_ln23_4, %shl_ln27_4" [maxpool/max_pool.cpp:27]   --->   Operation 435 'add' 'add_ln27_4' <Predicate = (!icmp_ln23_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln29_21 = zext i5 %add_ln27_4 to i9" [maxpool/max_pool.cpp:29]   --->   Operation 436 'zext' 'zext_ln29_21' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_25 : Operation 437 [1/1] (1.82ns)   --->   "%add_ln29_8 = add i9 %mul_ln29_3, %zext_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 437 'add' 'add_ln29_8' <Predicate = (!icmp_ln23_4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_91 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln29_8, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 438 'bitconcatenate' 'tmp_91' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_25 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln29_22 = zext i12 %tmp_91 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 439 'zext' 'zext_ln29_22' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_25 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_92 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln29_8, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 440 'bitconcatenate' 'tmp_92' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_25 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln29_23 = zext i10 %tmp_92 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 441 'zext' 'zext_ln29_23' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_25 : Operation 442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_4 = sub i13 %zext_ln29_22, %zext_ln29_23" [maxpool/max_pool.cpp:29]   --->   Operation 442 'sub' 'sub_ln29_4' <Predicate = (!icmp_ln23_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 443 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_9 = add i13 %sub_ln29_4, %zext_ln14_3" [maxpool/max_pool.cpp:29]   --->   Operation 443 'add' 'add_ln29_9' <Predicate = (!icmp_ln23_4)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln29_24 = zext i13 %add_ln29_9 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 444 'zext' 'zext_ln29_24' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_25 : Operation 445 [1/1] (0.00ns)   --->   "%conv_out_addr_4 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 445 'getelementptr' 'conv_out_addr_4' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_25 : Operation 446 [2/2] (3.25ns)   --->   "%conv_out_load_4 = load float* %conv_out_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 446 'load' 'conv_out_load_4' <Predicate = (!icmp_ln23_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_25 : Operation 447 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_25) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 447 'specregionend' 'empty_32' <Predicate = (icmp_ln23_4)> <Delay = 0.00>
ST_25 : Operation 448 [1/1] (0.00ns)   --->   "br label %15" [maxpool/max_pool.cpp:20]   --->   Operation 448 'br' <Predicate = (icmp_ln23_4)> <Delay = 0.00>

State 26 <SV = 9> <Delay = 8.68>
ST_26 : Operation 449 [1/2] (3.25ns)   --->   "%conv_out_load_4 = load float* %conv_out_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 449 'load' 'conv_out_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_26 : Operation 450 [2/2] (5.43ns)   --->   "%tmp_52 = fcmp ogt float %conv_out_load_4, %max_1_4" [maxpool/max_pool.cpp:29]   --->   Operation 450 'fcmp' 'tmp_52' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 10> <Delay = 7.10>
ST_27 : Operation 451 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 451 'specloopname' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 452 [1/1] (0.00ns)   --->   "%bitcast_ln29_8 = bitcast float %conv_out_load_4 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 452 'bitcast' 'bitcast_ln29_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_8, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 453 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln29_8 = trunc i32 %bitcast_ln29_8 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 454 'trunc' 'trunc_ln29_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln29_9 = bitcast float %max_1_4 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 455 'bitcast' 'bitcast_ln29_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_9, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 456 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln29_9 = trunc i32 %bitcast_ln29_9 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 457 'trunc' 'trunc_ln29_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 458 [1/1] (1.55ns)   --->   "%icmp_ln29_16 = icmp ne i8 %tmp_50, -1" [maxpool/max_pool.cpp:29]   --->   Operation 458 'icmp' 'icmp_ln29_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 459 [1/1] (2.44ns)   --->   "%icmp_ln29_17 = icmp eq i23 %trunc_ln29_8, 0" [maxpool/max_pool.cpp:29]   --->   Operation 459 'icmp' 'icmp_ln29_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_8 = or i1 %icmp_ln29_17, %icmp_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 460 'or' 'or_ln29_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 461 [1/1] (1.55ns)   --->   "%icmp_ln29_18 = icmp ne i8 %tmp_51, -1" [maxpool/max_pool.cpp:29]   --->   Operation 461 'icmp' 'icmp_ln29_18' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 462 [1/1] (2.44ns)   --->   "%icmp_ln29_19 = icmp eq i23 %trunc_ln29_9, 0" [maxpool/max_pool.cpp:29]   --->   Operation 462 'icmp' 'icmp_ln29_19' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_9 = or i1 %icmp_ln29_19, %icmp_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 463 'or' 'or_ln29_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%and_ln29_8 = and i1 %or_ln29_8, %or_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 464 'and' 'and_ln29_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 465 [1/2] (5.43ns)   --->   "%tmp_52 = fcmp ogt float %conv_out_load_4, %max_1_4" [maxpool/max_pool.cpp:29]   --->   Operation 465 'fcmp' 'tmp_52' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 466 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_9 = and i1 %and_ln29_8, %tmp_52" [maxpool/max_pool.cpp:29]   --->   Operation 466 'and' 'and_ln29_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 467 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_4 = select i1 %and_ln29_9, float %conv_out_load_4, float %max_1_4" [maxpool/max_pool.cpp:29]   --->   Operation 467 'select' 'select_ln29_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 468 [1/1] (0.00ns)   --->   "br label %16" [maxpool/max_pool.cpp:23]   --->   Operation 468 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 7> <Delay = 1.76>
ST_28 : Operation 469 [1/1] (0.00ns)   --->   "%c_0_5 = phi i4 [ 0, %Row_Loop4 ], [ %add_ln16_5, %Col_Loop_end5 ]" [maxpool/max_pool.cpp:16]   --->   Operation 469 'phi' 'c_0_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 470 [1/1] (1.30ns)   --->   "%icmp_ln16_5 = icmp eq i4 %c_0_5, -3" [maxpool/max_pool.cpp:16]   --->   Operation 470 'icmp' 'icmp_ln16_5' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 471 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 471 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 472 [1/1] (1.73ns)   --->   "%add_ln16_5 = add i4 %c_0_5, 1" [maxpool/max_pool.cpp:16]   --->   Operation 472 'add' 'add_ln16_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 473 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_5, label %Row_Loop5, label %Col_Loop_begin5" [maxpool/max_pool.cpp:16]   --->   Operation 473 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 474 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 474 'specloopname' <Predicate = (!icmp_ln16_5)> <Delay = 0.00>
ST_28 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 475 'specregionbegin' 'tmp_24' <Predicate = (!icmp_ln16_5)> <Delay = 0.00>
ST_28 : Operation 476 [1/1] (0.00ns)   --->   "%shl_ln27_5 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_5, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 476 'bitconcatenate' 'shl_ln27_5' <Predicate = (!icmp_ln16_5)> <Delay = 0.00>
ST_28 : Operation 477 [1/1] (1.76ns)   --->   "br label %18" [maxpool/max_pool.cpp:20]   --->   Operation 477 'br' <Predicate = (!icmp_ln16_5)> <Delay = 1.76>
ST_28 : Operation 478 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_17) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 478 'specregionend' 'empty_34' <Predicate = (icmp_ln16_5)> <Delay = 0.00>
ST_28 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 479 'specregionbegin' 'tmp_23' <Predicate = (icmp_ln16_5)> <Delay = 0.00>
ST_28 : Operation 480 [1/1] (1.76ns)   --->   "br label %20" [maxpool/max_pool.cpp:16]   --->   Operation 480 'br' <Predicate = (icmp_ln16_5)> <Delay = 1.76>

State 29 <SV = 8> <Delay = 8.85>
ST_29 : Operation 481 [1/1] (0.00ns)   --->   "%max_0_5 = phi float [ 0x3810000000000000, %Col_Loop_begin5 ], [ %max_1_5, %Pool_Row_Loop_end5 ]" [maxpool/max_pool.cpp:29]   --->   Operation 481 'phi' 'max_0_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 482 [1/1] (0.00ns)   --->   "%mpr_0_5 = phi i2 [ 0, %Col_Loop_begin5 ], [ %add_ln20_5, %Pool_Row_Loop_end5 ]" [maxpool/max_pool.cpp:20]   --->   Operation 482 'phi' 'mpr_0_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %mpr_0_5 to i4" [maxpool/max_pool.cpp:20]   --->   Operation 483 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 484 [1/1] (0.95ns)   --->   "%icmp_ln20_5 = icmp eq i2 %mpr_0_5, -2" [maxpool/max_pool.cpp:20]   --->   Operation 484 'icmp' 'icmp_ln20_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 485 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 485 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 486 [1/1] (1.56ns)   --->   "%add_ln20_5 = add i2 %mpr_0_5, 1" [maxpool/max_pool.cpp:20]   --->   Operation 486 'add' 'add_ln20_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 487 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_5, label %Col_Loop_end5, label %Pool_Row_Loop_begin5" [maxpool/max_pool.cpp:20]   --->   Operation 487 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 488 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 488 'specloopname' <Predicate = (!icmp_ln20_5)> <Delay = 0.00>
ST_29 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 489 'specregionbegin' 'tmp_31' <Predicate = (!icmp_ln20_5)> <Delay = 0.00>
ST_29 : Operation 490 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %zext_ln20, -6" [maxpool/max_pool.cpp:26]   --->   Operation 490 'add' 'add_ln26' <Predicate = (!icmp_ln20_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln29_20 = zext i4 %add_ln26 to i9" [maxpool/max_pool.cpp:29]   --->   Operation 491 'zext' 'zext_ln29_20' <Predicate = (!icmp_ln20_5)> <Delay = 0.00>
ST_29 : Operation 492 [1/1] (3.78ns)   --->   "%mul_ln29_4 = mul i9 %zext_ln29_20, 26" [maxpool/max_pool.cpp:29]   --->   Operation 492 'mul' 'mul_ln29_4' <Predicate = (!icmp_ln20_5)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 493 [1/1] (1.76ns)   --->   "br label %19" [maxpool/max_pool.cpp:23]   --->   Operation 493 'br' <Predicate = (!icmp_ln20_5)> <Delay = 1.76>
ST_29 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_90 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %c_0_5, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 494 'bitconcatenate' 'tmp_90' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_29 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln36_14 = zext i7 %tmp_90 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 495 'zext' 'zext_ln36_14' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_29 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln36_15 = zext i5 %shl_ln27_5 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 496 'zext' 'zext_ln36_15' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_29 : Operation 497 [1/1] (1.87ns)   --->   "%sub_ln36_5 = sub i8 %zext_ln36_14, %zext_ln36_15" [maxpool/max_pool.cpp:36]   --->   Operation 497 'sub' 'sub_ln36_5' <Predicate = (icmp_ln20_5)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln36_5 = sext i8 %sub_ln36_5 to i10" [maxpool/max_pool.cpp:36]   --->   Operation 498 'sext' 'sext_ln36_5' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_29 : Operation 499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_9 = add i10 %sext_ln36_5, 390" [maxpool/max_pool.cpp:36]   --->   Operation 499 'add' 'add_ln36_9' <Predicate = (icmp_ln20_5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 500 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_10 = add i10 %add_ln36_9, %zext_ln14_2" [maxpool/max_pool.cpp:36]   --->   Operation 500 'add' 'add_ln36_10' <Predicate = (icmp_ln20_5)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln36_16 = zext i10 %add_ln36_10 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 501 'zext' 'zext_ln36_16' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_29 : Operation 502 [1/1] (0.00ns)   --->   "%max_pool_out_addr_5 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_16" [maxpool/max_pool.cpp:36]   --->   Operation 502 'getelementptr' 'max_pool_out_addr_5' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_29 : Operation 503 [1/1] (3.25ns)   --->   "store float %max_0_5, float* %max_pool_out_addr_5, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 503 'store' <Predicate = (icmp_ln20_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_29 : Operation 504 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_24) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 504 'specregionend' 'empty_36' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_29 : Operation 505 [1/1] (0.00ns)   --->   "br label %17" [maxpool/max_pool.cpp:16]   --->   Operation 505 'br' <Predicate = (icmp_ln20_5)> <Delay = 0.00>

State 30 <SV = 9> <Delay = 10.6>
ST_30 : Operation 506 [1/1] (0.00ns)   --->   "%max_1_5 = phi float [ %max_0_5, %Pool_Row_Loop_begin5 ], [ %select_ln29_5, %._crit_edge.5 ]" [maxpool/max_pool.cpp:29]   --->   Operation 506 'phi' 'max_1_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 507 [1/1] (0.00ns)   --->   "%mpc_0_5 = phi i2 [ 0, %Pool_Row_Loop_begin5 ], [ %add_ln23_5, %._crit_edge.5 ]" [maxpool/max_pool.cpp:23]   --->   Operation 507 'phi' 'mpc_0_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i2 %mpc_0_5 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 508 'zext' 'zext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 509 [1/1] (0.95ns)   --->   "%icmp_ln23_5 = icmp eq i2 %mpc_0_5, -2" [maxpool/max_pool.cpp:23]   --->   Operation 509 'icmp' 'icmp_ln23_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 510 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 510 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 511 [1/1] (1.56ns)   --->   "%add_ln23_5 = add i2 %mpc_0_5, 1" [maxpool/max_pool.cpp:23]   --->   Operation 511 'add' 'add_ln23_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 512 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_5, label %Pool_Row_Loop_end5, label %._crit_edge.5" [maxpool/max_pool.cpp:23]   --->   Operation 512 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 513 [1/1] (1.78ns)   --->   "%add_ln27_5 = add i5 %zext_ln23_5, %shl_ln27_5" [maxpool/max_pool.cpp:27]   --->   Operation 513 'add' 'add_ln27_5' <Predicate = (!icmp_ln23_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln29_26 = zext i5 %add_ln27_5 to i9" [maxpool/max_pool.cpp:29]   --->   Operation 514 'zext' 'zext_ln29_26' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_30 : Operation 515 [1/1] (1.82ns)   --->   "%add_ln29_10 = add i9 %mul_ln29_4, %zext_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 515 'add' 'add_ln29_10' <Predicate = (!icmp_ln23_5)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_94 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln29_10, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 516 'bitconcatenate' 'tmp_94' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_30 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln29_27 = zext i12 %tmp_94 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 517 'zext' 'zext_ln29_27' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_30 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_95 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln29_10, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 518 'bitconcatenate' 'tmp_95' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_30 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln29_28 = zext i10 %tmp_95 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 519 'zext' 'zext_ln29_28' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_30 : Operation 520 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_5 = sub i13 %zext_ln29_27, %zext_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 520 'sub' 'sub_ln29_5' <Predicate = (!icmp_ln23_5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 521 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_11 = add i13 %sub_ln29_5, %zext_ln14_3" [maxpool/max_pool.cpp:29]   --->   Operation 521 'add' 'add_ln29_11' <Predicate = (!icmp_ln23_5)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln29_29 = zext i13 %add_ln29_11 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 522 'zext' 'zext_ln29_29' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_30 : Operation 523 [1/1] (0.00ns)   --->   "%conv_out_addr_5 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 523 'getelementptr' 'conv_out_addr_5' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_30 : Operation 524 [2/2] (3.25ns)   --->   "%conv_out_load_5 = load float* %conv_out_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 524 'load' 'conv_out_load_5' <Predicate = (!icmp_ln23_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_30 : Operation 525 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_31) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 525 'specregionend' 'empty_38' <Predicate = (icmp_ln23_5)> <Delay = 0.00>
ST_30 : Operation 526 [1/1] (0.00ns)   --->   "br label %18" [maxpool/max_pool.cpp:20]   --->   Operation 526 'br' <Predicate = (icmp_ln23_5)> <Delay = 0.00>

State 31 <SV = 10> <Delay = 8.68>
ST_31 : Operation 527 [1/2] (3.25ns)   --->   "%conv_out_load_5 = load float* %conv_out_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 527 'load' 'conv_out_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_31 : Operation 528 [2/2] (5.43ns)   --->   "%tmp_55 = fcmp ogt float %conv_out_load_5, %max_1_5" [maxpool/max_pool.cpp:29]   --->   Operation 528 'fcmp' 'tmp_55' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 11> <Delay = 7.10>
ST_32 : Operation 529 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 529 'specloopname' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 530 [1/1] (0.00ns)   --->   "%bitcast_ln29_10 = bitcast float %conv_out_load_5 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 530 'bitcast' 'bitcast_ln29_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_10, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 531 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln29_10 = trunc i32 %bitcast_ln29_10 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 532 'trunc' 'trunc_ln29_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 533 [1/1] (0.00ns)   --->   "%bitcast_ln29_11 = bitcast float %max_1_5 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 533 'bitcast' 'bitcast_ln29_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_11, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 534 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln29_11 = trunc i32 %bitcast_ln29_11 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 535 'trunc' 'trunc_ln29_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 536 [1/1] (1.55ns)   --->   "%icmp_ln29_20 = icmp ne i8 %tmp_53, -1" [maxpool/max_pool.cpp:29]   --->   Operation 536 'icmp' 'icmp_ln29_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 537 [1/1] (2.44ns)   --->   "%icmp_ln29_21 = icmp eq i23 %trunc_ln29_10, 0" [maxpool/max_pool.cpp:29]   --->   Operation 537 'icmp' 'icmp_ln29_21' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_10 = or i1 %icmp_ln29_21, %icmp_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 538 'or' 'or_ln29_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 539 [1/1] (1.55ns)   --->   "%icmp_ln29_22 = icmp ne i8 %tmp_54, -1" [maxpool/max_pool.cpp:29]   --->   Operation 539 'icmp' 'icmp_ln29_22' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 540 [1/1] (2.44ns)   --->   "%icmp_ln29_23 = icmp eq i23 %trunc_ln29_11, 0" [maxpool/max_pool.cpp:29]   --->   Operation 540 'icmp' 'icmp_ln29_23' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_11 = or i1 %icmp_ln29_23, %icmp_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 541 'or' 'or_ln29_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%and_ln29_10 = and i1 %or_ln29_10, %or_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 542 'and' 'and_ln29_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 543 [1/2] (5.43ns)   --->   "%tmp_55 = fcmp ogt float %conv_out_load_5, %max_1_5" [maxpool/max_pool.cpp:29]   --->   Operation 543 'fcmp' 'tmp_55' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 544 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_11 = and i1 %and_ln29_10, %tmp_55" [maxpool/max_pool.cpp:29]   --->   Operation 544 'and' 'and_ln29_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 545 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_5 = select i1 %and_ln29_11, float %conv_out_load_5, float %max_1_5" [maxpool/max_pool.cpp:29]   --->   Operation 545 'select' 'select_ln29_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 546 [1/1] (0.00ns)   --->   "br label %19" [maxpool/max_pool.cpp:23]   --->   Operation 546 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 8> <Delay = 1.76>
ST_33 : Operation 547 [1/1] (0.00ns)   --->   "%c_0_6 = phi i4 [ 0, %Row_Loop5 ], [ %add_ln16_6, %Col_Loop_end6 ]" [maxpool/max_pool.cpp:16]   --->   Operation 547 'phi' 'c_0_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 548 [1/1] (1.30ns)   --->   "%icmp_ln16_6 = icmp eq i4 %c_0_6, -3" [maxpool/max_pool.cpp:16]   --->   Operation 548 'icmp' 'icmp_ln16_6' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 549 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 549 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 550 [1/1] (1.73ns)   --->   "%add_ln16_6 = add i4 %c_0_6, 1" [maxpool/max_pool.cpp:16]   --->   Operation 550 'add' 'add_ln16_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 551 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_6, label %Row_Loop6, label %Col_Loop_begin6" [maxpool/max_pool.cpp:16]   --->   Operation 551 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 552 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 552 'specloopname' <Predicate = (!icmp_ln16_6)> <Delay = 0.00>
ST_33 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 553 'specregionbegin' 'tmp_30' <Predicate = (!icmp_ln16_6)> <Delay = 0.00>
ST_33 : Operation 554 [1/1] (0.00ns)   --->   "%shl_ln27_6 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_6, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 554 'bitconcatenate' 'shl_ln27_6' <Predicate = (!icmp_ln16_6)> <Delay = 0.00>
ST_33 : Operation 555 [1/1] (1.76ns)   --->   "br label %21" [maxpool/max_pool.cpp:20]   --->   Operation 555 'br' <Predicate = (!icmp_ln16_6)> <Delay = 1.76>
ST_33 : Operation 556 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_23) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 556 'specregionend' 'empty_40' <Predicate = (icmp_ln16_6)> <Delay = 0.00>
ST_33 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 557 'specregionbegin' 'tmp_29' <Predicate = (icmp_ln16_6)> <Delay = 0.00>
ST_33 : Operation 558 [1/1] (1.76ns)   --->   "br label %23" [maxpool/max_pool.cpp:16]   --->   Operation 558 'br' <Predicate = (icmp_ln16_6)> <Delay = 1.76>

State 34 <SV = 9> <Delay = 8.85>
ST_34 : Operation 559 [1/1] (0.00ns)   --->   "%max_0_6 = phi float [ 0x3810000000000000, %Col_Loop_begin6 ], [ %max_1_6, %Pool_Row_Loop_end6 ]" [maxpool/max_pool.cpp:29]   --->   Operation 559 'phi' 'max_0_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 560 [1/1] (0.00ns)   --->   "%mpr_0_6 = phi i2 [ 0, %Col_Loop_begin6 ], [ %add_ln20_6, %Pool_Row_Loop_end6 ]" [maxpool/max_pool.cpp:20]   --->   Operation 560 'phi' 'mpr_0_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 561 [1/1] (0.95ns)   --->   "%icmp_ln20_6 = icmp eq i2 %mpr_0_6, -2" [maxpool/max_pool.cpp:20]   --->   Operation 561 'icmp' 'icmp_ln20_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 562 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 562 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 563 [1/1] (1.56ns)   --->   "%add_ln20_6 = add i2 %mpr_0_6, 1" [maxpool/max_pool.cpp:20]   --->   Operation 563 'add' 'add_ln20_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 564 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_6, label %Col_Loop_end6, label %Pool_Row_Loop_begin6" [maxpool/max_pool.cpp:20]   --->   Operation 564 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 565 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 565 'specloopname' <Predicate = (!icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 566 'specregionbegin' 'tmp_34' <Predicate = (!icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 567 [1/1] (0.00ns)   --->   "%or_ln26_2 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %mpr_0_6)" [maxpool/max_pool.cpp:26]   --->   Operation 567 'bitconcatenate' 'or_ln26_2' <Predicate = (!icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i3 %or_ln26_2 to i4" [maxpool/max_pool.cpp:26]   --->   Operation 568 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln29_25 = zext i4 %sext_ln26_1 to i9" [maxpool/max_pool.cpp:29]   --->   Operation 569 'zext' 'zext_ln29_25' <Predicate = (!icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 570 [1/1] (3.78ns)   --->   "%mul_ln29_5 = mul i9 %zext_ln29_25, 26" [maxpool/max_pool.cpp:29]   --->   Operation 570 'mul' 'mul_ln29_5' <Predicate = (!icmp_ln20_6)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 571 [1/1] (1.76ns)   --->   "br label %22" [maxpool/max_pool.cpp:23]   --->   Operation 571 'br' <Predicate = (!icmp_ln20_6)> <Delay = 1.76>
ST_34 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_93 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %c_0_6, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 572 'bitconcatenate' 'tmp_93' <Predicate = (icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln36_17 = zext i7 %tmp_93 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 573 'zext' 'zext_ln36_17' <Predicate = (icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln36_18 = zext i5 %shl_ln27_6 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 574 'zext' 'zext_ln36_18' <Predicate = (icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 575 [1/1] (1.87ns)   --->   "%sub_ln36_6 = sub i8 %zext_ln36_17, %zext_ln36_18" [maxpool/max_pool.cpp:36]   --->   Operation 575 'sub' 'sub_ln36_6' <Predicate = (icmp_ln20_6)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln36_6 = sext i8 %sub_ln36_6 to i10" [maxpool/max_pool.cpp:36]   --->   Operation 576 'sext' 'sext_ln36_6' <Predicate = (icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_11 = add i10 %sext_ln36_6, 468" [maxpool/max_pool.cpp:36]   --->   Operation 577 'add' 'add_ln36_11' <Predicate = (icmp_ln20_6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 578 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_12 = add i10 %add_ln36_11, %zext_ln14_2" [maxpool/max_pool.cpp:36]   --->   Operation 578 'add' 'add_ln36_12' <Predicate = (icmp_ln20_6)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln36_19 = zext i10 %add_ln36_12 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 579 'zext' 'zext_ln36_19' <Predicate = (icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 580 [1/1] (0.00ns)   --->   "%max_pool_out_addr_6 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_19" [maxpool/max_pool.cpp:36]   --->   Operation 580 'getelementptr' 'max_pool_out_addr_6' <Predicate = (icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 581 [1/1] (3.25ns)   --->   "store float %max_0_6, float* %max_pool_out_addr_6, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 581 'store' <Predicate = (icmp_ln20_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_34 : Operation 582 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_30) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 582 'specregionend' 'empty_42' <Predicate = (icmp_ln20_6)> <Delay = 0.00>
ST_34 : Operation 583 [1/1] (0.00ns)   --->   "br label %20" [maxpool/max_pool.cpp:16]   --->   Operation 583 'br' <Predicate = (icmp_ln20_6)> <Delay = 0.00>

State 35 <SV = 10> <Delay = 10.6>
ST_35 : Operation 584 [1/1] (0.00ns)   --->   "%max_1_6 = phi float [ %max_0_6, %Pool_Row_Loop_begin6 ], [ %select_ln29_6, %._crit_edge.6 ]" [maxpool/max_pool.cpp:29]   --->   Operation 584 'phi' 'max_1_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 585 [1/1] (0.00ns)   --->   "%mpc_0_6 = phi i2 [ 0, %Pool_Row_Loop_begin6 ], [ %add_ln23_6, %._crit_edge.6 ]" [maxpool/max_pool.cpp:23]   --->   Operation 585 'phi' 'mpc_0_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i2 %mpc_0_6 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 586 'zext' 'zext_ln23_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 587 [1/1] (0.95ns)   --->   "%icmp_ln23_6 = icmp eq i2 %mpc_0_6, -2" [maxpool/max_pool.cpp:23]   --->   Operation 587 'icmp' 'icmp_ln23_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 588 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 588 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 589 [1/1] (1.56ns)   --->   "%add_ln23_6 = add i2 %mpc_0_6, 1" [maxpool/max_pool.cpp:23]   --->   Operation 589 'add' 'add_ln23_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 590 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_6, label %Pool_Row_Loop_end6, label %._crit_edge.6" [maxpool/max_pool.cpp:23]   --->   Operation 590 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 591 [1/1] (1.78ns)   --->   "%add_ln27_6 = add i5 %zext_ln23_6, %shl_ln27_6" [maxpool/max_pool.cpp:27]   --->   Operation 591 'add' 'add_ln27_6' <Predicate = (!icmp_ln23_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln29_31 = zext i5 %add_ln27_6 to i9" [maxpool/max_pool.cpp:29]   --->   Operation 592 'zext' 'zext_ln29_31' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_35 : Operation 593 [1/1] (1.82ns)   --->   "%add_ln29_12 = add i9 %mul_ln29_5, %zext_ln29_31" [maxpool/max_pool.cpp:29]   --->   Operation 593 'add' 'add_ln29_12' <Predicate = (!icmp_ln23_6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_97 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln29_12, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 594 'bitconcatenate' 'tmp_97' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_35 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln29_32 = zext i12 %tmp_97 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 595 'zext' 'zext_ln29_32' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_35 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_98 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln29_12, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 596 'bitconcatenate' 'tmp_98' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_35 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln29_33 = zext i10 %tmp_98 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 597 'zext' 'zext_ln29_33' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_35 : Operation 598 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_6 = sub i13 %zext_ln29_32, %zext_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 598 'sub' 'sub_ln29_6' <Predicate = (!icmp_ln23_6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 599 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_13 = add i13 %sub_ln29_6, %zext_ln14_3" [maxpool/max_pool.cpp:29]   --->   Operation 599 'add' 'add_ln29_13' <Predicate = (!icmp_ln23_6)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln29_34 = zext i13 %add_ln29_13 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 600 'zext' 'zext_ln29_34' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_35 : Operation 601 [1/1] (0.00ns)   --->   "%conv_out_addr_6 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 601 'getelementptr' 'conv_out_addr_6' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_35 : Operation 602 [2/2] (3.25ns)   --->   "%conv_out_load_6 = load float* %conv_out_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 602 'load' 'conv_out_load_6' <Predicate = (!icmp_ln23_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_35 : Operation 603 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_34) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 603 'specregionend' 'empty_44' <Predicate = (icmp_ln23_6)> <Delay = 0.00>
ST_35 : Operation 604 [1/1] (0.00ns)   --->   "br label %21" [maxpool/max_pool.cpp:20]   --->   Operation 604 'br' <Predicate = (icmp_ln23_6)> <Delay = 0.00>

State 36 <SV = 11> <Delay = 8.68>
ST_36 : Operation 605 [1/2] (3.25ns)   --->   "%conv_out_load_6 = load float* %conv_out_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 605 'load' 'conv_out_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_36 : Operation 606 [2/2] (5.43ns)   --->   "%tmp_58 = fcmp ogt float %conv_out_load_6, %max_1_6" [maxpool/max_pool.cpp:29]   --->   Operation 606 'fcmp' 'tmp_58' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 12> <Delay = 7.10>
ST_37 : Operation 607 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 607 'specloopname' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 608 [1/1] (0.00ns)   --->   "%bitcast_ln29_12 = bitcast float %conv_out_load_6 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 608 'bitcast' 'bitcast_ln29_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_12, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 609 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln29_12 = trunc i32 %bitcast_ln29_12 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 610 'trunc' 'trunc_ln29_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 611 [1/1] (0.00ns)   --->   "%bitcast_ln29_13 = bitcast float %max_1_6 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 611 'bitcast' 'bitcast_ln29_13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_13, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 612 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln29_13 = trunc i32 %bitcast_ln29_13 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 613 'trunc' 'trunc_ln29_13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 614 [1/1] (1.55ns)   --->   "%icmp_ln29_24 = icmp ne i8 %tmp_56, -1" [maxpool/max_pool.cpp:29]   --->   Operation 614 'icmp' 'icmp_ln29_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 615 [1/1] (2.44ns)   --->   "%icmp_ln29_25 = icmp eq i23 %trunc_ln29_12, 0" [maxpool/max_pool.cpp:29]   --->   Operation 615 'icmp' 'icmp_ln29_25' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%or_ln29_12 = or i1 %icmp_ln29_25, %icmp_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 616 'or' 'or_ln29_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 617 [1/1] (1.55ns)   --->   "%icmp_ln29_26 = icmp ne i8 %tmp_57, -1" [maxpool/max_pool.cpp:29]   --->   Operation 617 'icmp' 'icmp_ln29_26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 618 [1/1] (2.44ns)   --->   "%icmp_ln29_27 = icmp eq i23 %trunc_ln29_13, 0" [maxpool/max_pool.cpp:29]   --->   Operation 618 'icmp' 'icmp_ln29_27' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%or_ln29_13 = or i1 %icmp_ln29_27, %icmp_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 619 'or' 'or_ln29_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%and_ln29_12 = and i1 %or_ln29_12, %or_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 620 'and' 'and_ln29_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 621 [1/2] (5.43ns)   --->   "%tmp_58 = fcmp ogt float %conv_out_load_6, %max_1_6" [maxpool/max_pool.cpp:29]   --->   Operation 621 'fcmp' 'tmp_58' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 622 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_13 = and i1 %and_ln29_12, %tmp_58" [maxpool/max_pool.cpp:29]   --->   Operation 622 'and' 'and_ln29_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 623 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_6 = select i1 %and_ln29_13, float %conv_out_load_6, float %max_1_6" [maxpool/max_pool.cpp:29]   --->   Operation 623 'select' 'select_ln29_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 624 [1/1] (0.00ns)   --->   "br label %22" [maxpool/max_pool.cpp:23]   --->   Operation 624 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 9> <Delay = 1.76>
ST_38 : Operation 625 [1/1] (0.00ns)   --->   "%c_0_7 = phi i4 [ 0, %Row_Loop6 ], [ %add_ln16_7, %Col_Loop_end7 ]" [maxpool/max_pool.cpp:16]   --->   Operation 625 'phi' 'c_0_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 626 [1/1] (1.30ns)   --->   "%icmp_ln16_7 = icmp eq i4 %c_0_7, -3" [maxpool/max_pool.cpp:16]   --->   Operation 626 'icmp' 'icmp_ln16_7' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 627 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 627 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 628 [1/1] (1.73ns)   --->   "%add_ln16_7 = add i4 %c_0_7, 1" [maxpool/max_pool.cpp:16]   --->   Operation 628 'add' 'add_ln16_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 629 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_7, label %Row_Loop7, label %Col_Loop_begin7" [maxpool/max_pool.cpp:16]   --->   Operation 629 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 630 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 630 'specloopname' <Predicate = (!icmp_ln16_7)> <Delay = 0.00>
ST_38 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 631 'specregionbegin' 'tmp_33' <Predicate = (!icmp_ln16_7)> <Delay = 0.00>
ST_38 : Operation 632 [1/1] (0.00ns)   --->   "%shl_ln27_7 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_7, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 632 'bitconcatenate' 'shl_ln27_7' <Predicate = (!icmp_ln16_7)> <Delay = 0.00>
ST_38 : Operation 633 [1/1] (1.76ns)   --->   "br label %24" [maxpool/max_pool.cpp:20]   --->   Operation 633 'br' <Predicate = (!icmp_ln16_7)> <Delay = 1.76>
ST_38 : Operation 634 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_29) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 634 'specregionend' 'empty_46' <Predicate = (icmp_ln16_7)> <Delay = 0.00>
ST_38 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 635 'specregionbegin' 'tmp_32' <Predicate = (icmp_ln16_7)> <Delay = 0.00>
ST_38 : Operation 636 [1/1] (1.76ns)   --->   "br label %26" [maxpool/max_pool.cpp:16]   --->   Operation 636 'br' <Predicate = (icmp_ln16_7)> <Delay = 1.76>

State 39 <SV = 10> <Delay = 8.85>
ST_39 : Operation 637 [1/1] (0.00ns)   --->   "%max_0_7 = phi float [ 0x3810000000000000, %Col_Loop_begin7 ], [ %max_1_7, %Pool_Row_Loop_end7 ]" [maxpool/max_pool.cpp:29]   --->   Operation 637 'phi' 'max_0_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 638 [1/1] (0.00ns)   --->   "%mpr_0_7 = phi i2 [ 0, %Col_Loop_begin7 ], [ %add_ln20_7, %Pool_Row_Loop_end7 ]" [maxpool/max_pool.cpp:20]   --->   Operation 638 'phi' 'mpr_0_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 639 [1/1] (0.95ns)   --->   "%icmp_ln20_7 = icmp eq i2 %mpr_0_7, -2" [maxpool/max_pool.cpp:20]   --->   Operation 639 'icmp' 'icmp_ln20_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 640 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 640 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 641 [1/1] (1.56ns)   --->   "%add_ln20_7 = add i2 %mpr_0_7, 1" [maxpool/max_pool.cpp:20]   --->   Operation 641 'add' 'add_ln20_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 642 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_7, label %Col_Loop_end7, label %Pool_Row_Loop_begin7" [maxpool/max_pool.cpp:20]   --->   Operation 642 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 643 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 643 'specloopname' <Predicate = (!icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 644 'specregionbegin' 'tmp_37' <Predicate = (!icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 645 [1/1] (0.97ns)   --->   "%xor_ln26_2 = xor i2 %mpr_0_7, -2" [maxpool/max_pool.cpp:26]   --->   Operation 645 'xor' 'xor_ln26_2' <Predicate = (!icmp_ln20_7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i2 %xor_ln26_2 to i4" [maxpool/max_pool.cpp:26]   --->   Operation 646 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln29_30 = zext i4 %sext_ln26_2 to i9" [maxpool/max_pool.cpp:29]   --->   Operation 647 'zext' 'zext_ln29_30' <Predicate = (!icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 648 [1/1] (3.78ns)   --->   "%mul_ln29_6 = mul i9 %zext_ln29_30, 26" [maxpool/max_pool.cpp:29]   --->   Operation 648 'mul' 'mul_ln29_6' <Predicate = (!icmp_ln20_7)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 649 [1/1] (1.76ns)   --->   "br label %25" [maxpool/max_pool.cpp:23]   --->   Operation 649 'br' <Predicate = (!icmp_ln20_7)> <Delay = 1.76>
ST_39 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_96 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %c_0_7, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 650 'bitconcatenate' 'tmp_96' <Predicate = (icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln36_20 = zext i7 %tmp_96 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 651 'zext' 'zext_ln36_20' <Predicate = (icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln36_21 = zext i5 %shl_ln27_7 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 652 'zext' 'zext_ln36_21' <Predicate = (icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 653 [1/1] (1.87ns)   --->   "%sub_ln36_7 = sub i8 %zext_ln36_20, %zext_ln36_21" [maxpool/max_pool.cpp:36]   --->   Operation 653 'sub' 'sub_ln36_7' <Predicate = (icmp_ln20_7)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln36_7 = sext i8 %sub_ln36_7 to i10" [maxpool/max_pool.cpp:36]   --->   Operation 654 'sext' 'sext_ln36_7' <Predicate = (icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_13 = add i10 %sext_ln36_7, -478" [maxpool/max_pool.cpp:36]   --->   Operation 655 'add' 'add_ln36_13' <Predicate = (icmp_ln20_7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 656 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_14 = add i10 %add_ln36_13, %zext_ln14_2" [maxpool/max_pool.cpp:36]   --->   Operation 656 'add' 'add_ln36_14' <Predicate = (icmp_ln20_7)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln36_22 = zext i10 %add_ln36_14 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 657 'zext' 'zext_ln36_22' <Predicate = (icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 658 [1/1] (0.00ns)   --->   "%max_pool_out_addr_7 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_22" [maxpool/max_pool.cpp:36]   --->   Operation 658 'getelementptr' 'max_pool_out_addr_7' <Predicate = (icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 659 [1/1] (3.25ns)   --->   "store float %max_0_7, float* %max_pool_out_addr_7, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 659 'store' <Predicate = (icmp_ln20_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_39 : Operation 660 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_33) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 660 'specregionend' 'empty_48' <Predicate = (icmp_ln20_7)> <Delay = 0.00>
ST_39 : Operation 661 [1/1] (0.00ns)   --->   "br label %23" [maxpool/max_pool.cpp:16]   --->   Operation 661 'br' <Predicate = (icmp_ln20_7)> <Delay = 0.00>

State 40 <SV = 11> <Delay = 10.6>
ST_40 : Operation 662 [1/1] (0.00ns)   --->   "%max_1_7 = phi float [ %max_0_7, %Pool_Row_Loop_begin7 ], [ %select_ln29_7, %._crit_edge.7 ]" [maxpool/max_pool.cpp:29]   --->   Operation 662 'phi' 'max_1_7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 663 [1/1] (0.00ns)   --->   "%mpc_0_7 = phi i2 [ 0, %Pool_Row_Loop_begin7 ], [ %add_ln23_7, %._crit_edge.7 ]" [maxpool/max_pool.cpp:23]   --->   Operation 663 'phi' 'mpc_0_7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i2 %mpc_0_7 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 664 'zext' 'zext_ln23_7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 665 [1/1] (0.95ns)   --->   "%icmp_ln23_7 = icmp eq i2 %mpc_0_7, -2" [maxpool/max_pool.cpp:23]   --->   Operation 665 'icmp' 'icmp_ln23_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 666 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 666 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 667 [1/1] (1.56ns)   --->   "%add_ln23_7 = add i2 %mpc_0_7, 1" [maxpool/max_pool.cpp:23]   --->   Operation 667 'add' 'add_ln23_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 668 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_7, label %Pool_Row_Loop_end7, label %._crit_edge.7" [maxpool/max_pool.cpp:23]   --->   Operation 668 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 669 [1/1] (1.78ns)   --->   "%add_ln27_7 = add i5 %zext_ln23_7, %shl_ln27_7" [maxpool/max_pool.cpp:27]   --->   Operation 669 'add' 'add_ln27_7' <Predicate = (!icmp_ln23_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln29_36 = zext i5 %add_ln27_7 to i9" [maxpool/max_pool.cpp:29]   --->   Operation 670 'zext' 'zext_ln29_36' <Predicate = (!icmp_ln23_7)> <Delay = 0.00>
ST_40 : Operation 671 [1/1] (1.82ns)   --->   "%add_ln29_14 = add i9 %mul_ln29_6, %zext_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 671 'add' 'add_ln29_14' <Predicate = (!icmp_ln23_7)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_100 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln29_14, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 672 'bitconcatenate' 'tmp_100' <Predicate = (!icmp_ln23_7)> <Delay = 0.00>
ST_40 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln29_37 = zext i12 %tmp_100 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 673 'zext' 'zext_ln29_37' <Predicate = (!icmp_ln23_7)> <Delay = 0.00>
ST_40 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_101 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln29_14, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 674 'bitconcatenate' 'tmp_101' <Predicate = (!icmp_ln23_7)> <Delay = 0.00>
ST_40 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln29_38 = zext i10 %tmp_101 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 675 'zext' 'zext_ln29_38' <Predicate = (!icmp_ln23_7)> <Delay = 0.00>
ST_40 : Operation 676 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_7 = sub i13 %zext_ln29_37, %zext_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 676 'sub' 'sub_ln29_7' <Predicate = (!icmp_ln23_7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 677 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_15 = add i13 %sub_ln29_7, %zext_ln14_3" [maxpool/max_pool.cpp:29]   --->   Operation 677 'add' 'add_ln29_15' <Predicate = (!icmp_ln23_7)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln29_39 = zext i13 %add_ln29_15 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 678 'zext' 'zext_ln29_39' <Predicate = (!icmp_ln23_7)> <Delay = 0.00>
ST_40 : Operation 679 [1/1] (0.00ns)   --->   "%conv_out_addr_7 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_39" [maxpool/max_pool.cpp:29]   --->   Operation 679 'getelementptr' 'conv_out_addr_7' <Predicate = (!icmp_ln23_7)> <Delay = 0.00>
ST_40 : Operation 680 [2/2] (3.25ns)   --->   "%conv_out_load_7 = load float* %conv_out_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 680 'load' 'conv_out_load_7' <Predicate = (!icmp_ln23_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_40 : Operation 681 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_37) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 681 'specregionend' 'empty_50' <Predicate = (icmp_ln23_7)> <Delay = 0.00>
ST_40 : Operation 682 [1/1] (0.00ns)   --->   "br label %24" [maxpool/max_pool.cpp:20]   --->   Operation 682 'br' <Predicate = (icmp_ln23_7)> <Delay = 0.00>

State 41 <SV = 12> <Delay = 8.68>
ST_41 : Operation 683 [1/2] (3.25ns)   --->   "%conv_out_load_7 = load float* %conv_out_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 683 'load' 'conv_out_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_41 : Operation 684 [2/2] (5.43ns)   --->   "%tmp_61 = fcmp ogt float %conv_out_load_7, %max_1_7" [maxpool/max_pool.cpp:29]   --->   Operation 684 'fcmp' 'tmp_61' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 13> <Delay = 7.10>
ST_42 : Operation 685 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 685 'specloopname' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 686 [1/1] (0.00ns)   --->   "%bitcast_ln29_14 = bitcast float %conv_out_load_7 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 686 'bitcast' 'bitcast_ln29_14' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_14, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 687 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln29_14 = trunc i32 %bitcast_ln29_14 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 688 'trunc' 'trunc_ln29_14' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 689 [1/1] (0.00ns)   --->   "%bitcast_ln29_15 = bitcast float %max_1_7 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 689 'bitcast' 'bitcast_ln29_15' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_15, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 690 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln29_15 = trunc i32 %bitcast_ln29_15 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 691 'trunc' 'trunc_ln29_15' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 692 [1/1] (1.55ns)   --->   "%icmp_ln29_28 = icmp ne i8 %tmp_59, -1" [maxpool/max_pool.cpp:29]   --->   Operation 692 'icmp' 'icmp_ln29_28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 693 [1/1] (2.44ns)   --->   "%icmp_ln29_29 = icmp eq i23 %trunc_ln29_14, 0" [maxpool/max_pool.cpp:29]   --->   Operation 693 'icmp' 'icmp_ln29_29' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_15)   --->   "%or_ln29_14 = or i1 %icmp_ln29_29, %icmp_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 694 'or' 'or_ln29_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 695 [1/1] (1.55ns)   --->   "%icmp_ln29_30 = icmp ne i8 %tmp_60, -1" [maxpool/max_pool.cpp:29]   --->   Operation 695 'icmp' 'icmp_ln29_30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 696 [1/1] (2.44ns)   --->   "%icmp_ln29_31 = icmp eq i23 %trunc_ln29_15, 0" [maxpool/max_pool.cpp:29]   --->   Operation 696 'icmp' 'icmp_ln29_31' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_15)   --->   "%or_ln29_15 = or i1 %icmp_ln29_31, %icmp_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 697 'or' 'or_ln29_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_15)   --->   "%and_ln29_14 = and i1 %or_ln29_14, %or_ln29_15" [maxpool/max_pool.cpp:29]   --->   Operation 698 'and' 'and_ln29_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 699 [1/2] (5.43ns)   --->   "%tmp_61 = fcmp ogt float %conv_out_load_7, %max_1_7" [maxpool/max_pool.cpp:29]   --->   Operation 699 'fcmp' 'tmp_61' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 700 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_15 = and i1 %and_ln29_14, %tmp_61" [maxpool/max_pool.cpp:29]   --->   Operation 700 'and' 'and_ln29_15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 701 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_7 = select i1 %and_ln29_15, float %conv_out_load_7, float %max_1_7" [maxpool/max_pool.cpp:29]   --->   Operation 701 'select' 'select_ln29_7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 702 [1/1] (0.00ns)   --->   "br label %25" [maxpool/max_pool.cpp:23]   --->   Operation 702 'br' <Predicate = true> <Delay = 0.00>

State 43 <SV = 10> <Delay = 1.76>
ST_43 : Operation 703 [1/1] (0.00ns)   --->   "%c_0_8 = phi i4 [ 0, %Row_Loop7 ], [ %add_ln16_8, %Col_Loop_end8 ]" [maxpool/max_pool.cpp:16]   --->   Operation 703 'phi' 'c_0_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 704 [1/1] (1.30ns)   --->   "%icmp_ln16_8 = icmp eq i4 %c_0_8, -3" [maxpool/max_pool.cpp:16]   --->   Operation 704 'icmp' 'icmp_ln16_8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 705 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 705 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 706 [1/1] (1.73ns)   --->   "%add_ln16_8 = add i4 %c_0_8, 1" [maxpool/max_pool.cpp:16]   --->   Operation 706 'add' 'add_ln16_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 707 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_8, label %Row_Loop8, label %Col_Loop_begin8" [maxpool/max_pool.cpp:16]   --->   Operation 707 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 708 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 708 'specloopname' <Predicate = (!icmp_ln16_8)> <Delay = 0.00>
ST_43 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 709 'specregionbegin' 'tmp_36' <Predicate = (!icmp_ln16_8)> <Delay = 0.00>
ST_43 : Operation 710 [1/1] (0.00ns)   --->   "%shl_ln27_8 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_8, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 710 'bitconcatenate' 'shl_ln27_8' <Predicate = (!icmp_ln16_8)> <Delay = 0.00>
ST_43 : Operation 711 [1/1] (1.76ns)   --->   "br label %27" [maxpool/max_pool.cpp:20]   --->   Operation 711 'br' <Predicate = (!icmp_ln16_8)> <Delay = 1.76>
ST_43 : Operation 712 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_32) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 712 'specregionend' 'empty_52' <Predicate = (icmp_ln16_8)> <Delay = 0.00>
ST_43 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 713 'specregionbegin' 'tmp_35' <Predicate = (icmp_ln16_8)> <Delay = 0.00>
ST_43 : Operation 714 [1/1] (1.76ns)   --->   "br label %29" [maxpool/max_pool.cpp:16]   --->   Operation 714 'br' <Predicate = (icmp_ln16_8)> <Delay = 1.76>

State 44 <SV = 11> <Delay = 8.85>
ST_44 : Operation 715 [1/1] (0.00ns)   --->   "%max_0_8 = phi float [ 0x3810000000000000, %Col_Loop_begin8 ], [ %max_1_8, %Pool_Row_Loop_end8 ]" [maxpool/max_pool.cpp:29]   --->   Operation 715 'phi' 'max_0_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 716 [1/1] (0.00ns)   --->   "%mpr_0_8 = phi i2 [ 0, %Col_Loop_begin8 ], [ %add_ln20_8, %Pool_Row_Loop_end8 ]" [maxpool/max_pool.cpp:20]   --->   Operation 716 'phi' 'mpr_0_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 717 [1/1] (0.95ns)   --->   "%icmp_ln20_8 = icmp eq i2 %mpr_0_8, -2" [maxpool/max_pool.cpp:20]   --->   Operation 717 'icmp' 'icmp_ln20_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 718 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 718 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 719 [1/1] (1.56ns)   --->   "%add_ln20_8 = add i2 %mpr_0_8, 1" [maxpool/max_pool.cpp:20]   --->   Operation 719 'add' 'add_ln20_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 720 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_8, label %Col_Loop_end8, label %Pool_Row_Loop_begin8" [maxpool/max_pool.cpp:20]   --->   Operation 720 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 721 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 721 'specloopname' <Predicate = (!icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 722 'specregionbegin' 'tmp_40' <Predicate = (!icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 723 [1/1] (0.00ns)   --->   "%or_ln26_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 -4, i2 %mpr_0_8)" [maxpool/max_pool.cpp:26]   --->   Operation 723 'bitconcatenate' 'or_ln26_3' <Predicate = (!icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln29_35 = zext i5 %or_ln26_3 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 724 'zext' 'zext_ln29_35' <Predicate = (!icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 725 [1/1] (3.78ns)   --->   "%mul_ln29_7 = mul i10 %zext_ln29_35, 26" [maxpool/max_pool.cpp:29]   --->   Operation 725 'mul' 'mul_ln29_7' <Predicate = (!icmp_ln20_8)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 726 [1/1] (1.76ns)   --->   "br label %28" [maxpool/max_pool.cpp:23]   --->   Operation 726 'br' <Predicate = (!icmp_ln20_8)> <Delay = 1.76>
ST_44 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_99 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %c_0_8, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 727 'bitconcatenate' 'tmp_99' <Predicate = (icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln36_23 = zext i7 %tmp_99 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 728 'zext' 'zext_ln36_23' <Predicate = (icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln36_24 = zext i5 %shl_ln27_8 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 729 'zext' 'zext_ln36_24' <Predicate = (icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 730 [1/1] (1.87ns)   --->   "%sub_ln36_8 = sub i8 %zext_ln36_23, %zext_ln36_24" [maxpool/max_pool.cpp:36]   --->   Operation 730 'sub' 'sub_ln36_8' <Predicate = (icmp_ln20_8)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln36_8 = sext i8 %sub_ln36_8 to i10" [maxpool/max_pool.cpp:36]   --->   Operation 731 'sext' 'sext_ln36_8' <Predicate = (icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_15 = add i10 %sext_ln36_8, -400" [maxpool/max_pool.cpp:36]   --->   Operation 732 'add' 'add_ln36_15' <Predicate = (icmp_ln20_8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 733 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_16 = add i10 %add_ln36_15, %zext_ln14_2" [maxpool/max_pool.cpp:36]   --->   Operation 733 'add' 'add_ln36_16' <Predicate = (icmp_ln20_8)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln36_25 = zext i10 %add_ln36_16 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 734 'zext' 'zext_ln36_25' <Predicate = (icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 735 [1/1] (0.00ns)   --->   "%max_pool_out_addr_8 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_25" [maxpool/max_pool.cpp:36]   --->   Operation 735 'getelementptr' 'max_pool_out_addr_8' <Predicate = (icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 736 [1/1] (3.25ns)   --->   "store float %max_0_8, float* %max_pool_out_addr_8, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 736 'store' <Predicate = (icmp_ln20_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_44 : Operation 737 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_36) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 737 'specregionend' 'empty_54' <Predicate = (icmp_ln20_8)> <Delay = 0.00>
ST_44 : Operation 738 [1/1] (0.00ns)   --->   "br label %26" [maxpool/max_pool.cpp:16]   --->   Operation 738 'br' <Predicate = (icmp_ln20_8)> <Delay = 0.00>

State 45 <SV = 12> <Delay = 10.5>
ST_45 : Operation 739 [1/1] (0.00ns)   --->   "%max_1_8 = phi float [ %max_0_8, %Pool_Row_Loop_begin8 ], [ %select_ln29_8, %._crit_edge.8 ]" [maxpool/max_pool.cpp:29]   --->   Operation 739 'phi' 'max_1_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 740 [1/1] (0.00ns)   --->   "%mpc_0_8 = phi i2 [ 0, %Pool_Row_Loop_begin8 ], [ %add_ln23_8, %._crit_edge.8 ]" [maxpool/max_pool.cpp:23]   --->   Operation 740 'phi' 'mpc_0_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i2 %mpc_0_8 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 741 'zext' 'zext_ln23_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 742 [1/1] (0.95ns)   --->   "%icmp_ln23_8 = icmp eq i2 %mpc_0_8, -2" [maxpool/max_pool.cpp:23]   --->   Operation 742 'icmp' 'icmp_ln23_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 743 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 743 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 744 [1/1] (1.56ns)   --->   "%add_ln23_8 = add i2 %mpc_0_8, 1" [maxpool/max_pool.cpp:23]   --->   Operation 744 'add' 'add_ln23_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 745 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_8, label %Pool_Row_Loop_end8, label %._crit_edge.8" [maxpool/max_pool.cpp:23]   --->   Operation 745 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 746 [1/1] (1.78ns)   --->   "%add_ln27_8 = add i5 %zext_ln23_8, %shl_ln27_8" [maxpool/max_pool.cpp:27]   --->   Operation 746 'add' 'add_ln27_8' <Predicate = (!icmp_ln23_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln29_41 = zext i5 %add_ln27_8 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 747 'zext' 'zext_ln29_41' <Predicate = (!icmp_ln23_8)> <Delay = 0.00>
ST_45 : Operation 748 [1/1] (1.73ns)   --->   "%add_ln29_16 = add i10 %mul_ln29_7, %zext_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 748 'add' 'add_ln29_16' <Predicate = (!icmp_ln23_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 749 [1/1] (0.00ns)   --->   "%p_shl16_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_16, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 749 'bitconcatenate' 'p_shl16_cast' <Predicate = (!icmp_ln23_8)> <Delay = 0.00>
ST_45 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_103 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_16, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 750 'bitconcatenate' 'tmp_103' <Predicate = (!icmp_ln23_8)> <Delay = 0.00>
ST_45 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln29_42 = zext i11 %tmp_103 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 751 'zext' 'zext_ln29_42' <Predicate = (!icmp_ln23_8)> <Delay = 0.00>
ST_45 : Operation 752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_8 = sub i13 %p_shl16_cast, %zext_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 752 'sub' 'sub_ln29_8' <Predicate = (!icmp_ln23_8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 753 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_17 = add i13 %sub_ln29_8, %zext_ln14_3" [maxpool/max_pool.cpp:29]   --->   Operation 753 'add' 'add_ln29_17' <Predicate = (!icmp_ln23_8)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln29_43 = zext i13 %add_ln29_17 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 754 'zext' 'zext_ln29_43' <Predicate = (!icmp_ln23_8)> <Delay = 0.00>
ST_45 : Operation 755 [1/1] (0.00ns)   --->   "%conv_out_addr_8 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_43" [maxpool/max_pool.cpp:29]   --->   Operation 755 'getelementptr' 'conv_out_addr_8' <Predicate = (!icmp_ln23_8)> <Delay = 0.00>
ST_45 : Operation 756 [2/2] (3.25ns)   --->   "%conv_out_load_8 = load float* %conv_out_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 756 'load' 'conv_out_load_8' <Predicate = (!icmp_ln23_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_45 : Operation 757 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_40) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 757 'specregionend' 'empty_56' <Predicate = (icmp_ln23_8)> <Delay = 0.00>
ST_45 : Operation 758 [1/1] (0.00ns)   --->   "br label %27" [maxpool/max_pool.cpp:20]   --->   Operation 758 'br' <Predicate = (icmp_ln23_8)> <Delay = 0.00>

State 46 <SV = 13> <Delay = 8.68>
ST_46 : Operation 759 [1/2] (3.25ns)   --->   "%conv_out_load_8 = load float* %conv_out_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 759 'load' 'conv_out_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_46 : Operation 760 [2/2] (5.43ns)   --->   "%tmp_64 = fcmp ogt float %conv_out_load_8, %max_1_8" [maxpool/max_pool.cpp:29]   --->   Operation 760 'fcmp' 'tmp_64' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 14> <Delay = 7.10>
ST_47 : Operation 761 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 761 'specloopname' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 762 [1/1] (0.00ns)   --->   "%bitcast_ln29_16 = bitcast float %conv_out_load_8 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 762 'bitcast' 'bitcast_ln29_16' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_16, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 763 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln29_16 = trunc i32 %bitcast_ln29_16 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 764 'trunc' 'trunc_ln29_16' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 765 [1/1] (0.00ns)   --->   "%bitcast_ln29_17 = bitcast float %max_1_8 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 765 'bitcast' 'bitcast_ln29_17' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_17, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 766 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 767 [1/1] (0.00ns)   --->   "%trunc_ln29_17 = trunc i32 %bitcast_ln29_17 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 767 'trunc' 'trunc_ln29_17' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 768 [1/1] (1.55ns)   --->   "%icmp_ln29_32 = icmp ne i8 %tmp_62, -1" [maxpool/max_pool.cpp:29]   --->   Operation 768 'icmp' 'icmp_ln29_32' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 769 [1/1] (2.44ns)   --->   "%icmp_ln29_33 = icmp eq i23 %trunc_ln29_16, 0" [maxpool/max_pool.cpp:29]   --->   Operation 769 'icmp' 'icmp_ln29_33' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_17)   --->   "%or_ln29_16 = or i1 %icmp_ln29_33, %icmp_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 770 'or' 'or_ln29_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 771 [1/1] (1.55ns)   --->   "%icmp_ln29_34 = icmp ne i8 %tmp_63, -1" [maxpool/max_pool.cpp:29]   --->   Operation 771 'icmp' 'icmp_ln29_34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 772 [1/1] (2.44ns)   --->   "%icmp_ln29_35 = icmp eq i23 %trunc_ln29_17, 0" [maxpool/max_pool.cpp:29]   --->   Operation 772 'icmp' 'icmp_ln29_35' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_17)   --->   "%or_ln29_17 = or i1 %icmp_ln29_35, %icmp_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 773 'or' 'or_ln29_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_17)   --->   "%and_ln29_16 = and i1 %or_ln29_16, %or_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 774 'and' 'and_ln29_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 775 [1/2] (5.43ns)   --->   "%tmp_64 = fcmp ogt float %conv_out_load_8, %max_1_8" [maxpool/max_pool.cpp:29]   --->   Operation 775 'fcmp' 'tmp_64' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 776 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_17 = and i1 %and_ln29_16, %tmp_64" [maxpool/max_pool.cpp:29]   --->   Operation 776 'and' 'and_ln29_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 777 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_8 = select i1 %and_ln29_17, float %conv_out_load_8, float %max_1_8" [maxpool/max_pool.cpp:29]   --->   Operation 777 'select' 'select_ln29_8' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 778 [1/1] (0.00ns)   --->   "br label %28" [maxpool/max_pool.cpp:23]   --->   Operation 778 'br' <Predicate = true> <Delay = 0.00>

State 48 <SV = 11> <Delay = 1.76>
ST_48 : Operation 779 [1/1] (0.00ns)   --->   "%c_0_9 = phi i4 [ 0, %Row_Loop8 ], [ %add_ln16_9, %Col_Loop_end9 ]" [maxpool/max_pool.cpp:16]   --->   Operation 779 'phi' 'c_0_9' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 780 [1/1] (1.30ns)   --->   "%icmp_ln16_9 = icmp eq i4 %c_0_9, -3" [maxpool/max_pool.cpp:16]   --->   Operation 780 'icmp' 'icmp_ln16_9' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 781 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 781 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 782 [1/1] (1.73ns)   --->   "%add_ln16_9 = add i4 %c_0_9, 1" [maxpool/max_pool.cpp:16]   --->   Operation 782 'add' 'add_ln16_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 783 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_9, label %Row_Loop9, label %Col_Loop_begin9" [maxpool/max_pool.cpp:16]   --->   Operation 783 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 784 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 784 'specloopname' <Predicate = (!icmp_ln16_9)> <Delay = 0.00>
ST_48 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 785 'specregionbegin' 'tmp_39' <Predicate = (!icmp_ln16_9)> <Delay = 0.00>
ST_48 : Operation 786 [1/1] (0.00ns)   --->   "%shl_ln27_9 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_9, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 786 'bitconcatenate' 'shl_ln27_9' <Predicate = (!icmp_ln16_9)> <Delay = 0.00>
ST_48 : Operation 787 [1/1] (1.76ns)   --->   "br label %30" [maxpool/max_pool.cpp:20]   --->   Operation 787 'br' <Predicate = (!icmp_ln16_9)> <Delay = 1.76>
ST_48 : Operation 788 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_35) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 788 'specregionend' 'empty_58' <Predicate = (icmp_ln16_9)> <Delay = 0.00>
ST_48 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 789 'specregionbegin' 'tmp_38' <Predicate = (icmp_ln16_9)> <Delay = 0.00>
ST_48 : Operation 790 [1/1] (1.76ns)   --->   "br label %32" [maxpool/max_pool.cpp:16]   --->   Operation 790 'br' <Predicate = (icmp_ln16_9)> <Delay = 1.76>

State 49 <SV = 12> <Delay = 8.85>
ST_49 : Operation 791 [1/1] (0.00ns)   --->   "%max_0_9 = phi float [ 0x3810000000000000, %Col_Loop_begin9 ], [ %max_1_9, %Pool_Row_Loop_end9 ]" [maxpool/max_pool.cpp:29]   --->   Operation 791 'phi' 'max_0_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 792 [1/1] (0.00ns)   --->   "%mpr_0_9 = phi i2 [ 0, %Col_Loop_begin9 ], [ %add_ln20_9, %Pool_Row_Loop_end9 ]" [maxpool/max_pool.cpp:20]   --->   Operation 792 'phi' 'mpr_0_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i2 %mpr_0_9 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 793 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 794 [1/1] (0.95ns)   --->   "%icmp_ln20_9 = icmp eq i2 %mpr_0_9, -2" [maxpool/max_pool.cpp:20]   --->   Operation 794 'icmp' 'icmp_ln20_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 795 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 795 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 796 [1/1] (1.56ns)   --->   "%add_ln20_9 = add i2 %mpr_0_9, 1" [maxpool/max_pool.cpp:20]   --->   Operation 796 'add' 'add_ln20_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 797 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_9, label %Col_Loop_end9, label %Pool_Row_Loop_begin9" [maxpool/max_pool.cpp:20]   --->   Operation 797 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 798 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 798 'specloopname' <Predicate = (!icmp_ln20_9)> <Delay = 0.00>
ST_49 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 799 'specregionbegin' 'tmp_43' <Predicate = (!icmp_ln20_9)> <Delay = 0.00>
ST_49 : Operation 800 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %zext_ln20_1, -14" [maxpool/max_pool.cpp:26]   --->   Operation 800 'add' 'add_ln26_1' <Predicate = (!icmp_ln20_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln29_40 = zext i5 %add_ln26_1 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 801 'zext' 'zext_ln29_40' <Predicate = (!icmp_ln20_9)> <Delay = 0.00>
ST_49 : Operation 802 [1/1] (3.78ns)   --->   "%mul_ln29_8 = mul i10 %zext_ln29_40, 26" [maxpool/max_pool.cpp:29]   --->   Operation 802 'mul' 'mul_ln29_8' <Predicate = (!icmp_ln20_9)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 803 [1/1] (1.76ns)   --->   "br label %31" [maxpool/max_pool.cpp:23]   --->   Operation 803 'br' <Predicate = (!icmp_ln20_9)> <Delay = 1.76>
ST_49 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_102 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %c_0_9, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 804 'bitconcatenate' 'tmp_102' <Predicate = (icmp_ln20_9)> <Delay = 0.00>
ST_49 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln36_26 = zext i7 %tmp_102 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 805 'zext' 'zext_ln36_26' <Predicate = (icmp_ln20_9)> <Delay = 0.00>
ST_49 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln36_27 = zext i5 %shl_ln27_9 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 806 'zext' 'zext_ln36_27' <Predicate = (icmp_ln20_9)> <Delay = 0.00>
ST_49 : Operation 807 [1/1] (1.87ns)   --->   "%sub_ln36_9 = sub i8 %zext_ln36_26, %zext_ln36_27" [maxpool/max_pool.cpp:36]   --->   Operation 807 'sub' 'sub_ln36_9' <Predicate = (icmp_ln20_9)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln36_9 = sext i8 %sub_ln36_9 to i10" [maxpool/max_pool.cpp:36]   --->   Operation 808 'sext' 'sext_ln36_9' <Predicate = (icmp_ln20_9)> <Delay = 0.00>
ST_49 : Operation 809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_17 = add i10 %sext_ln36_9, -322" [maxpool/max_pool.cpp:36]   --->   Operation 809 'add' 'add_ln36_17' <Predicate = (icmp_ln20_9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 810 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_18 = add i10 %add_ln36_17, %zext_ln14_2" [maxpool/max_pool.cpp:36]   --->   Operation 810 'add' 'add_ln36_18' <Predicate = (icmp_ln20_9)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln36_28 = zext i10 %add_ln36_18 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 811 'zext' 'zext_ln36_28' <Predicate = (icmp_ln20_9)> <Delay = 0.00>
ST_49 : Operation 812 [1/1] (0.00ns)   --->   "%max_pool_out_addr_9 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_28" [maxpool/max_pool.cpp:36]   --->   Operation 812 'getelementptr' 'max_pool_out_addr_9' <Predicate = (icmp_ln20_9)> <Delay = 0.00>
ST_49 : Operation 813 [1/1] (3.25ns)   --->   "store float %max_0_9, float* %max_pool_out_addr_9, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 813 'store' <Predicate = (icmp_ln20_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_49 : Operation 814 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_39) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 814 'specregionend' 'empty_60' <Predicate = (icmp_ln20_9)> <Delay = 0.00>
ST_49 : Operation 815 [1/1] (0.00ns)   --->   "br label %29" [maxpool/max_pool.cpp:16]   --->   Operation 815 'br' <Predicate = (icmp_ln20_9)> <Delay = 0.00>

State 50 <SV = 13> <Delay = 10.5>
ST_50 : Operation 816 [1/1] (0.00ns)   --->   "%max_1_9 = phi float [ %max_0_9, %Pool_Row_Loop_begin9 ], [ %select_ln29_9, %._crit_edge.9 ]" [maxpool/max_pool.cpp:29]   --->   Operation 816 'phi' 'max_1_9' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 817 [1/1] (0.00ns)   --->   "%mpc_0_9 = phi i2 [ 0, %Pool_Row_Loop_begin9 ], [ %add_ln23_9, %._crit_edge.9 ]" [maxpool/max_pool.cpp:23]   --->   Operation 817 'phi' 'mpc_0_9' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i2 %mpc_0_9 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 818 'zext' 'zext_ln23_9' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 819 [1/1] (0.95ns)   --->   "%icmp_ln23_9 = icmp eq i2 %mpc_0_9, -2" [maxpool/max_pool.cpp:23]   --->   Operation 819 'icmp' 'icmp_ln23_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 820 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 820 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 821 [1/1] (1.56ns)   --->   "%add_ln23_9 = add i2 %mpc_0_9, 1" [maxpool/max_pool.cpp:23]   --->   Operation 821 'add' 'add_ln23_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 822 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_9, label %Pool_Row_Loop_end9, label %._crit_edge.9" [maxpool/max_pool.cpp:23]   --->   Operation 822 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 823 [1/1] (1.78ns)   --->   "%add_ln27_9 = add i5 %zext_ln23_9, %shl_ln27_9" [maxpool/max_pool.cpp:27]   --->   Operation 823 'add' 'add_ln27_9' <Predicate = (!icmp_ln23_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln29_45 = zext i5 %add_ln27_9 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 824 'zext' 'zext_ln29_45' <Predicate = (!icmp_ln23_9)> <Delay = 0.00>
ST_50 : Operation 825 [1/1] (1.73ns)   --->   "%add_ln29_18 = add i10 %mul_ln29_8, %zext_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 825 'add' 'add_ln29_18' <Predicate = (!icmp_ln23_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 826 [1/1] (0.00ns)   --->   "%p_shl18_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_18, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 826 'bitconcatenate' 'p_shl18_cast' <Predicate = (!icmp_ln23_9)> <Delay = 0.00>
ST_50 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_105 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_18, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 827 'bitconcatenate' 'tmp_105' <Predicate = (!icmp_ln23_9)> <Delay = 0.00>
ST_50 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln29_46 = zext i11 %tmp_105 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 828 'zext' 'zext_ln29_46' <Predicate = (!icmp_ln23_9)> <Delay = 0.00>
ST_50 : Operation 829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_9 = sub i13 %p_shl18_cast, %zext_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 829 'sub' 'sub_ln29_9' <Predicate = (!icmp_ln23_9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 830 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_19 = add i13 %sub_ln29_9, %zext_ln14_3" [maxpool/max_pool.cpp:29]   --->   Operation 830 'add' 'add_ln29_19' <Predicate = (!icmp_ln23_9)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln29_47 = zext i13 %add_ln29_19 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 831 'zext' 'zext_ln29_47' <Predicate = (!icmp_ln23_9)> <Delay = 0.00>
ST_50 : Operation 832 [1/1] (0.00ns)   --->   "%conv_out_addr_9 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_47" [maxpool/max_pool.cpp:29]   --->   Operation 832 'getelementptr' 'conv_out_addr_9' <Predicate = (!icmp_ln23_9)> <Delay = 0.00>
ST_50 : Operation 833 [2/2] (3.25ns)   --->   "%conv_out_load_9 = load float* %conv_out_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 833 'load' 'conv_out_load_9' <Predicate = (!icmp_ln23_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_50 : Operation 834 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_43) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 834 'specregionend' 'empty_62' <Predicate = (icmp_ln23_9)> <Delay = 0.00>
ST_50 : Operation 835 [1/1] (0.00ns)   --->   "br label %30" [maxpool/max_pool.cpp:20]   --->   Operation 835 'br' <Predicate = (icmp_ln23_9)> <Delay = 0.00>

State 51 <SV = 14> <Delay = 8.68>
ST_51 : Operation 836 [1/2] (3.25ns)   --->   "%conv_out_load_9 = load float* %conv_out_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 836 'load' 'conv_out_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_51 : Operation 837 [2/2] (5.43ns)   --->   "%tmp_67 = fcmp ogt float %conv_out_load_9, %max_1_9" [maxpool/max_pool.cpp:29]   --->   Operation 837 'fcmp' 'tmp_67' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 15> <Delay = 7.10>
ST_52 : Operation 838 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 838 'specloopname' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 839 [1/1] (0.00ns)   --->   "%bitcast_ln29_18 = bitcast float %conv_out_load_9 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 839 'bitcast' 'bitcast_ln29_18' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_18, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 840 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 841 [1/1] (0.00ns)   --->   "%trunc_ln29_18 = trunc i32 %bitcast_ln29_18 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 841 'trunc' 'trunc_ln29_18' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 842 [1/1] (0.00ns)   --->   "%bitcast_ln29_19 = bitcast float %max_1_9 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 842 'bitcast' 'bitcast_ln29_19' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_66 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_19, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 843 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 844 [1/1] (0.00ns)   --->   "%trunc_ln29_19 = trunc i32 %bitcast_ln29_19 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 844 'trunc' 'trunc_ln29_19' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 845 [1/1] (1.55ns)   --->   "%icmp_ln29_36 = icmp ne i8 %tmp_65, -1" [maxpool/max_pool.cpp:29]   --->   Operation 845 'icmp' 'icmp_ln29_36' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 846 [1/1] (2.44ns)   --->   "%icmp_ln29_37 = icmp eq i23 %trunc_ln29_18, 0" [maxpool/max_pool.cpp:29]   --->   Operation 846 'icmp' 'icmp_ln29_37' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_19)   --->   "%or_ln29_18 = or i1 %icmp_ln29_37, %icmp_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 847 'or' 'or_ln29_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 848 [1/1] (1.55ns)   --->   "%icmp_ln29_38 = icmp ne i8 %tmp_66, -1" [maxpool/max_pool.cpp:29]   --->   Operation 848 'icmp' 'icmp_ln29_38' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 849 [1/1] (2.44ns)   --->   "%icmp_ln29_39 = icmp eq i23 %trunc_ln29_19, 0" [maxpool/max_pool.cpp:29]   --->   Operation 849 'icmp' 'icmp_ln29_39' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_19)   --->   "%or_ln29_19 = or i1 %icmp_ln29_39, %icmp_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 850 'or' 'or_ln29_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_19)   --->   "%and_ln29_18 = and i1 %or_ln29_18, %or_ln29_19" [maxpool/max_pool.cpp:29]   --->   Operation 851 'and' 'and_ln29_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 852 [1/2] (5.43ns)   --->   "%tmp_67 = fcmp ogt float %conv_out_load_9, %max_1_9" [maxpool/max_pool.cpp:29]   --->   Operation 852 'fcmp' 'tmp_67' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 853 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_19 = and i1 %and_ln29_18, %tmp_67" [maxpool/max_pool.cpp:29]   --->   Operation 853 'and' 'and_ln29_19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 854 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_9 = select i1 %and_ln29_19, float %conv_out_load_9, float %max_1_9" [maxpool/max_pool.cpp:29]   --->   Operation 854 'select' 'select_ln29_9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 855 [1/1] (0.00ns)   --->   "br label %31" [maxpool/max_pool.cpp:23]   --->   Operation 855 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 12> <Delay = 1.76>
ST_53 : Operation 856 [1/1] (0.00ns)   --->   "%c_0_10 = phi i4 [ 0, %Row_Loop9 ], [ %add_ln16_10, %Col_Loop_end10 ]" [maxpool/max_pool.cpp:16]   --->   Operation 856 'phi' 'c_0_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 857 [1/1] (1.30ns)   --->   "%icmp_ln16_10 = icmp eq i4 %c_0_10, -3" [maxpool/max_pool.cpp:16]   --->   Operation 857 'icmp' 'icmp_ln16_10' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 858 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 858 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 859 [1/1] (1.73ns)   --->   "%add_ln16_10 = add i4 %c_0_10, 1" [maxpool/max_pool.cpp:16]   --->   Operation 859 'add' 'add_ln16_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 860 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_10, label %Row_Loop10, label %Col_Loop_begin10" [maxpool/max_pool.cpp:16]   --->   Operation 860 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 861 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 861 'specloopname' <Predicate = (!icmp_ln16_10)> <Delay = 0.00>
ST_53 : Operation 862 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 862 'specregionbegin' 'tmp_42' <Predicate = (!icmp_ln16_10)> <Delay = 0.00>
ST_53 : Operation 863 [1/1] (0.00ns)   --->   "%shl_ln27_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_10, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 863 'bitconcatenate' 'shl_ln27_s' <Predicate = (!icmp_ln16_10)> <Delay = 0.00>
ST_53 : Operation 864 [1/1] (1.76ns)   --->   "br label %33" [maxpool/max_pool.cpp:20]   --->   Operation 864 'br' <Predicate = (!icmp_ln16_10)> <Delay = 1.76>
ST_53 : Operation 865 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_38) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 865 'specregionend' 'empty_64' <Predicate = (icmp_ln16_10)> <Delay = 0.00>
ST_53 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 866 'specregionbegin' 'tmp_41' <Predicate = (icmp_ln16_10)> <Delay = 0.00>
ST_53 : Operation 867 [1/1] (1.76ns)   --->   "br label %35" [maxpool/max_pool.cpp:16]   --->   Operation 867 'br' <Predicate = (icmp_ln16_10)> <Delay = 1.76>

State 54 <SV = 13> <Delay = 8.85>
ST_54 : Operation 868 [1/1] (0.00ns)   --->   "%max_0_10 = phi float [ 0x3810000000000000, %Col_Loop_begin10 ], [ %max_1_10, %Pool_Row_Loop_end10 ]" [maxpool/max_pool.cpp:29]   --->   Operation 868 'phi' 'max_0_10' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 869 [1/1] (0.00ns)   --->   "%mpr_0_10 = phi i2 [ 0, %Col_Loop_begin10 ], [ %add_ln20_10, %Pool_Row_Loop_end10 ]" [maxpool/max_pool.cpp:20]   --->   Operation 869 'phi' 'mpr_0_10' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 870 [1/1] (0.95ns)   --->   "%icmp_ln20_10 = icmp eq i2 %mpr_0_10, -2" [maxpool/max_pool.cpp:20]   --->   Operation 870 'icmp' 'icmp_ln20_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 871 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 871 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 872 [1/1] (1.56ns)   --->   "%add_ln20_10 = add i2 %mpr_0_10, 1" [maxpool/max_pool.cpp:20]   --->   Operation 872 'add' 'add_ln20_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 873 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_10, label %Col_Loop_end10, label %Pool_Row_Loop_begin10" [maxpool/max_pool.cpp:20]   --->   Operation 873 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 874 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 874 'specloopname' <Predicate = (!icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 875 'specregionbegin' 'tmp_46' <Predicate = (!icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 876 [1/1] (0.00ns)   --->   "%or_ln26_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 -3, i2 %mpr_0_10)" [maxpool/max_pool.cpp:26]   --->   Operation 876 'bitconcatenate' 'or_ln26_4' <Predicate = (!icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln29_44 = zext i5 %or_ln26_4 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 877 'zext' 'zext_ln29_44' <Predicate = (!icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 878 [1/1] (3.78ns)   --->   "%mul_ln29_9 = mul i10 %zext_ln29_44, 26" [maxpool/max_pool.cpp:29]   --->   Operation 878 'mul' 'mul_ln29_9' <Predicate = (!icmp_ln20_10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 879 [1/1] (1.76ns)   --->   "br label %34" [maxpool/max_pool.cpp:23]   --->   Operation 879 'br' <Predicate = (!icmp_ln20_10)> <Delay = 1.76>
ST_54 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_104 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %c_0_10, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 880 'bitconcatenate' 'tmp_104' <Predicate = (icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln36_29 = zext i7 %tmp_104 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 881 'zext' 'zext_ln36_29' <Predicate = (icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln36_30 = zext i5 %shl_ln27_s to i8" [maxpool/max_pool.cpp:36]   --->   Operation 882 'zext' 'zext_ln36_30' <Predicate = (icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 883 [1/1] (1.87ns)   --->   "%sub_ln36_10 = sub i8 %zext_ln36_29, %zext_ln36_30" [maxpool/max_pool.cpp:36]   --->   Operation 883 'sub' 'sub_ln36_10' <Predicate = (icmp_ln20_10)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln36_10 = sext i8 %sub_ln36_10 to i10" [maxpool/max_pool.cpp:36]   --->   Operation 884 'sext' 'sext_ln36_10' <Predicate = (icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_19 = add i10 %sext_ln36_10, -244" [maxpool/max_pool.cpp:36]   --->   Operation 885 'add' 'add_ln36_19' <Predicate = (icmp_ln20_10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 886 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_20 = add i10 %add_ln36_19, %zext_ln14_2" [maxpool/max_pool.cpp:36]   --->   Operation 886 'add' 'add_ln36_20' <Predicate = (icmp_ln20_10)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln36_31 = zext i10 %add_ln36_20 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 887 'zext' 'zext_ln36_31' <Predicate = (icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 888 [1/1] (0.00ns)   --->   "%max_pool_out_addr_10 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_31" [maxpool/max_pool.cpp:36]   --->   Operation 888 'getelementptr' 'max_pool_out_addr_10' <Predicate = (icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 889 [1/1] (3.25ns)   --->   "store float %max_0_10, float* %max_pool_out_addr_10, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 889 'store' <Predicate = (icmp_ln20_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_54 : Operation 890 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_42) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 890 'specregionend' 'empty_66' <Predicate = (icmp_ln20_10)> <Delay = 0.00>
ST_54 : Operation 891 [1/1] (0.00ns)   --->   "br label %32" [maxpool/max_pool.cpp:16]   --->   Operation 891 'br' <Predicate = (icmp_ln20_10)> <Delay = 0.00>

State 55 <SV = 14> <Delay = 10.5>
ST_55 : Operation 892 [1/1] (0.00ns)   --->   "%max_1_10 = phi float [ %max_0_10, %Pool_Row_Loop_begin10 ], [ %select_ln29_10, %._crit_edge.10 ]" [maxpool/max_pool.cpp:29]   --->   Operation 892 'phi' 'max_1_10' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 893 [1/1] (0.00ns)   --->   "%mpc_0_10 = phi i2 [ 0, %Pool_Row_Loop_begin10 ], [ %add_ln23_10, %._crit_edge.10 ]" [maxpool/max_pool.cpp:23]   --->   Operation 893 'phi' 'mpc_0_10' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln23_10 = zext i2 %mpc_0_10 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 894 'zext' 'zext_ln23_10' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 895 [1/1] (0.95ns)   --->   "%icmp_ln23_10 = icmp eq i2 %mpc_0_10, -2" [maxpool/max_pool.cpp:23]   --->   Operation 895 'icmp' 'icmp_ln23_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 896 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 896 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 897 [1/1] (1.56ns)   --->   "%add_ln23_10 = add i2 %mpc_0_10, 1" [maxpool/max_pool.cpp:23]   --->   Operation 897 'add' 'add_ln23_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 898 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_10, label %Pool_Row_Loop_end10, label %._crit_edge.10" [maxpool/max_pool.cpp:23]   --->   Operation 898 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 899 [1/1] (1.78ns)   --->   "%add_ln27_10 = add i5 %zext_ln23_10, %shl_ln27_s" [maxpool/max_pool.cpp:27]   --->   Operation 899 'add' 'add_ln27_10' <Predicate = (!icmp_ln23_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln29_49 = zext i5 %add_ln27_10 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 900 'zext' 'zext_ln29_49' <Predicate = (!icmp_ln23_10)> <Delay = 0.00>
ST_55 : Operation 901 [1/1] (1.73ns)   --->   "%add_ln29_20 = add i10 %mul_ln29_9, %zext_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 901 'add' 'add_ln29_20' <Predicate = (!icmp_ln23_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 902 [1/1] (0.00ns)   --->   "%p_shl20_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_20, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 902 'bitconcatenate' 'p_shl20_cast' <Predicate = (!icmp_ln23_10)> <Delay = 0.00>
ST_55 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_107 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_20, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 903 'bitconcatenate' 'tmp_107' <Predicate = (!icmp_ln23_10)> <Delay = 0.00>
ST_55 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln29_50 = zext i11 %tmp_107 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 904 'zext' 'zext_ln29_50' <Predicate = (!icmp_ln23_10)> <Delay = 0.00>
ST_55 : Operation 905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_10 = sub i13 %p_shl20_cast, %zext_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 905 'sub' 'sub_ln29_10' <Predicate = (!icmp_ln23_10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 906 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_21 = add i13 %sub_ln29_10, %zext_ln14_3" [maxpool/max_pool.cpp:29]   --->   Operation 906 'add' 'add_ln29_21' <Predicate = (!icmp_ln23_10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln29_51 = zext i13 %add_ln29_21 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 907 'zext' 'zext_ln29_51' <Predicate = (!icmp_ln23_10)> <Delay = 0.00>
ST_55 : Operation 908 [1/1] (0.00ns)   --->   "%conv_out_addr_10 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_51" [maxpool/max_pool.cpp:29]   --->   Operation 908 'getelementptr' 'conv_out_addr_10' <Predicate = (!icmp_ln23_10)> <Delay = 0.00>
ST_55 : Operation 909 [2/2] (3.25ns)   --->   "%conv_out_load_10 = load float* %conv_out_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 909 'load' 'conv_out_load_10' <Predicate = (!icmp_ln23_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_55 : Operation 910 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_46) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 910 'specregionend' 'empty_68' <Predicate = (icmp_ln23_10)> <Delay = 0.00>
ST_55 : Operation 911 [1/1] (0.00ns)   --->   "br label %33" [maxpool/max_pool.cpp:20]   --->   Operation 911 'br' <Predicate = (icmp_ln23_10)> <Delay = 0.00>

State 56 <SV = 15> <Delay = 8.68>
ST_56 : Operation 912 [1/2] (3.25ns)   --->   "%conv_out_load_10 = load float* %conv_out_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 912 'load' 'conv_out_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_56 : Operation 913 [2/2] (5.43ns)   --->   "%tmp_70 = fcmp ogt float %conv_out_load_10, %max_1_10" [maxpool/max_pool.cpp:29]   --->   Operation 913 'fcmp' 'tmp_70' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 16> <Delay = 7.10>
ST_57 : Operation 914 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 914 'specloopname' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 915 [1/1] (0.00ns)   --->   "%bitcast_ln29_20 = bitcast float %conv_out_load_10 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 915 'bitcast' 'bitcast_ln29_20' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_68 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_20, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 916 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 917 [1/1] (0.00ns)   --->   "%trunc_ln29_20 = trunc i32 %bitcast_ln29_20 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 917 'trunc' 'trunc_ln29_20' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 918 [1/1] (0.00ns)   --->   "%bitcast_ln29_21 = bitcast float %max_1_10 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 918 'bitcast' 'bitcast_ln29_21' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_21, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 919 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 920 [1/1] (0.00ns)   --->   "%trunc_ln29_21 = trunc i32 %bitcast_ln29_21 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 920 'trunc' 'trunc_ln29_21' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 921 [1/1] (1.55ns)   --->   "%icmp_ln29_40 = icmp ne i8 %tmp_68, -1" [maxpool/max_pool.cpp:29]   --->   Operation 921 'icmp' 'icmp_ln29_40' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 922 [1/1] (2.44ns)   --->   "%icmp_ln29_41 = icmp eq i23 %trunc_ln29_20, 0" [maxpool/max_pool.cpp:29]   --->   Operation 922 'icmp' 'icmp_ln29_41' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_21)   --->   "%or_ln29_20 = or i1 %icmp_ln29_41, %icmp_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 923 'or' 'or_ln29_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 924 [1/1] (1.55ns)   --->   "%icmp_ln29_42 = icmp ne i8 %tmp_69, -1" [maxpool/max_pool.cpp:29]   --->   Operation 924 'icmp' 'icmp_ln29_42' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 925 [1/1] (2.44ns)   --->   "%icmp_ln29_43 = icmp eq i23 %trunc_ln29_21, 0" [maxpool/max_pool.cpp:29]   --->   Operation 925 'icmp' 'icmp_ln29_43' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_21)   --->   "%or_ln29_21 = or i1 %icmp_ln29_43, %icmp_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 926 'or' 'or_ln29_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_21)   --->   "%and_ln29_20 = and i1 %or_ln29_20, %or_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 927 'and' 'and_ln29_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 928 [1/2] (5.43ns)   --->   "%tmp_70 = fcmp ogt float %conv_out_load_10, %max_1_10" [maxpool/max_pool.cpp:29]   --->   Operation 928 'fcmp' 'tmp_70' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 929 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_21 = and i1 %and_ln29_20, %tmp_70" [maxpool/max_pool.cpp:29]   --->   Operation 929 'and' 'and_ln29_21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 930 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_10 = select i1 %and_ln29_21, float %conv_out_load_10, float %max_1_10" [maxpool/max_pool.cpp:29]   --->   Operation 930 'select' 'select_ln29_10' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 931 [1/1] (0.00ns)   --->   "br label %34" [maxpool/max_pool.cpp:23]   --->   Operation 931 'br' <Predicate = true> <Delay = 0.00>

State 58 <SV = 13> <Delay = 1.76>
ST_58 : Operation 932 [1/1] (0.00ns)   --->   "%c_0_11 = phi i4 [ 0, %Row_Loop10 ], [ %add_ln16_11, %Col_Loop_end11 ]" [maxpool/max_pool.cpp:16]   --->   Operation 932 'phi' 'c_0_11' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 933 [1/1] (1.30ns)   --->   "%icmp_ln16_11 = icmp eq i4 %c_0_11, -3" [maxpool/max_pool.cpp:16]   --->   Operation 933 'icmp' 'icmp_ln16_11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 934 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 934 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 935 [1/1] (1.73ns)   --->   "%add_ln16_11 = add i4 %c_0_11, 1" [maxpool/max_pool.cpp:16]   --->   Operation 935 'add' 'add_ln16_11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 936 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_11, label %Row_Loop11, label %Col_Loop_begin11" [maxpool/max_pool.cpp:16]   --->   Operation 936 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 937 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 937 'specloopname' <Predicate = (!icmp_ln16_11)> <Delay = 0.00>
ST_58 : Operation 938 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 938 'specregionbegin' 'tmp_45' <Predicate = (!icmp_ln16_11)> <Delay = 0.00>
ST_58 : Operation 939 [1/1] (0.00ns)   --->   "%shl_ln27_10 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_11, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 939 'bitconcatenate' 'shl_ln27_10' <Predicate = (!icmp_ln16_11)> <Delay = 0.00>
ST_58 : Operation 940 [1/1] (1.76ns)   --->   "br label %36" [maxpool/max_pool.cpp:20]   --->   Operation 940 'br' <Predicate = (!icmp_ln16_11)> <Delay = 1.76>
ST_58 : Operation 941 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_41) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 941 'specregionend' 'empty_70' <Predicate = (icmp_ln16_11)> <Delay = 0.00>
ST_58 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 942 'specregionbegin' 'tmp_44' <Predicate = (icmp_ln16_11)> <Delay = 0.00>
ST_58 : Operation 943 [1/1] (1.76ns)   --->   "br label %38" [maxpool/max_pool.cpp:16]   --->   Operation 943 'br' <Predicate = (icmp_ln16_11)> <Delay = 1.76>

State 59 <SV = 14> <Delay = 8.82>
ST_59 : Operation 944 [1/1] (0.00ns)   --->   "%max_0_11 = phi float [ 0x3810000000000000, %Col_Loop_begin11 ], [ %max_1_11, %Pool_Row_Loop_end11 ]" [maxpool/max_pool.cpp:29]   --->   Operation 944 'phi' 'max_0_11' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 945 [1/1] (0.00ns)   --->   "%mpr_0_11 = phi i2 [ 0, %Col_Loop_begin11 ], [ %add_ln20_11, %Pool_Row_Loop_end11 ]" [maxpool/max_pool.cpp:20]   --->   Operation 945 'phi' 'mpr_0_11' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i2 %mpr_0_11 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 946 'zext' 'zext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 947 [1/1] (0.95ns)   --->   "%icmp_ln20_11 = icmp eq i2 %mpr_0_11, -2" [maxpool/max_pool.cpp:20]   --->   Operation 947 'icmp' 'icmp_ln20_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 948 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 948 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 949 [1/1] (1.56ns)   --->   "%add_ln20_11 = add i2 %mpr_0_11, 1" [maxpool/max_pool.cpp:20]   --->   Operation 949 'add' 'add_ln20_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 950 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_11, label %Col_Loop_end11, label %Pool_Row_Loop_begin11" [maxpool/max_pool.cpp:20]   --->   Operation 950 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 951 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 951 'specloopname' <Predicate = (!icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 952 'specregionbegin' 'tmp_48' <Predicate = (!icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 953 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %zext_ln20_2, -10" [maxpool/max_pool.cpp:26]   --->   Operation 953 'add' 'add_ln26_2' <Predicate = (!icmp_ln20_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln29_48 = zext i5 %add_ln26_2 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 954 'zext' 'zext_ln29_48' <Predicate = (!icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 955 [1/1] (3.78ns)   --->   "%mul_ln29_10 = mul i10 %zext_ln29_48, 26" [maxpool/max_pool.cpp:29]   --->   Operation 955 'mul' 'mul_ln29_10' <Predicate = (!icmp_ln20_11)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 956 [1/1] (1.76ns)   --->   "br label %37" [maxpool/max_pool.cpp:23]   --->   Operation 956 'br' <Predicate = (!icmp_ln20_11)> <Delay = 1.76>
ST_59 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_106 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %c_0_11, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 957 'bitconcatenate' 'tmp_106' <Predicate = (icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln36_32 = zext i7 %tmp_106 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 958 'zext' 'zext_ln36_32' <Predicate = (icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln36_33 = zext i5 %shl_ln27_10 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 959 'zext' 'zext_ln36_33' <Predicate = (icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 960 [1/1] (1.87ns)   --->   "%sub_ln36_11 = sub i8 %zext_ln36_32, %zext_ln36_33" [maxpool/max_pool.cpp:36]   --->   Operation 960 'sub' 'sub_ln36_11' <Predicate = (icmp_ln20_11)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 961 [1/1] (0.00ns)   --->   "%sext_ln36_11 = sext i8 %sub_ln36_11 to i9" [maxpool/max_pool.cpp:36]   --->   Operation 961 'sext' 'sext_ln36_11' <Predicate = (icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 962 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_21 = add i9 %sext_ln36_11, -166" [maxpool/max_pool.cpp:36]   --->   Operation 962 'add' 'add_ln36_21' <Predicate = (icmp_ln20_11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 963 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln36_22 = add i9 %add_ln36_21, %zext_ln14_1" [maxpool/max_pool.cpp:36]   --->   Operation 963 'add' 'add_ln36_22' <Predicate = (icmp_ln20_11)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 964 [1/1] (0.00ns)   --->   "%sext_ln36_12 = sext i9 %add_ln36_22 to i10" [maxpool/max_pool.cpp:36]   --->   Operation 964 'sext' 'sext_ln36_12' <Predicate = (icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln36_34 = zext i10 %sext_ln36_12 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 965 'zext' 'zext_ln36_34' <Predicate = (icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 966 [1/1] (0.00ns)   --->   "%max_pool_out_addr_11 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_34" [maxpool/max_pool.cpp:36]   --->   Operation 966 'getelementptr' 'max_pool_out_addr_11' <Predicate = (icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 967 [1/1] (3.25ns)   --->   "store float %max_0_11, float* %max_pool_out_addr_11, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 967 'store' <Predicate = (icmp_ln20_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_59 : Operation 968 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_45) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 968 'specregionend' 'empty_72' <Predicate = (icmp_ln20_11)> <Delay = 0.00>
ST_59 : Operation 969 [1/1] (0.00ns)   --->   "br label %35" [maxpool/max_pool.cpp:16]   --->   Operation 969 'br' <Predicate = (icmp_ln20_11)> <Delay = 0.00>

State 60 <SV = 15> <Delay = 10.5>
ST_60 : Operation 970 [1/1] (0.00ns)   --->   "%max_1_11 = phi float [ %max_0_11, %Pool_Row_Loop_begin11 ], [ %select_ln29_11, %._crit_edge.11 ]" [maxpool/max_pool.cpp:29]   --->   Operation 970 'phi' 'max_1_11' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 971 [1/1] (0.00ns)   --->   "%mpc_0_11 = phi i2 [ 0, %Pool_Row_Loop_begin11 ], [ %add_ln23_11, %._crit_edge.11 ]" [maxpool/max_pool.cpp:23]   --->   Operation 971 'phi' 'mpc_0_11' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln23_11 = zext i2 %mpc_0_11 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 972 'zext' 'zext_ln23_11' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 973 [1/1] (0.95ns)   --->   "%icmp_ln23_11 = icmp eq i2 %mpc_0_11, -2" [maxpool/max_pool.cpp:23]   --->   Operation 973 'icmp' 'icmp_ln23_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 974 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 974 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 975 [1/1] (1.56ns)   --->   "%add_ln23_11 = add i2 %mpc_0_11, 1" [maxpool/max_pool.cpp:23]   --->   Operation 975 'add' 'add_ln23_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 976 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_11, label %Pool_Row_Loop_end11, label %._crit_edge.11" [maxpool/max_pool.cpp:23]   --->   Operation 976 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 977 [1/1] (1.78ns)   --->   "%add_ln27_11 = add i5 %zext_ln23_11, %shl_ln27_10" [maxpool/max_pool.cpp:27]   --->   Operation 977 'add' 'add_ln27_11' <Predicate = (!icmp_ln23_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln29_53 = zext i5 %add_ln27_11 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 978 'zext' 'zext_ln29_53' <Predicate = (!icmp_ln23_11)> <Delay = 0.00>
ST_60 : Operation 979 [1/1] (1.73ns)   --->   "%add_ln29_22 = add i10 %mul_ln29_10, %zext_ln29_53" [maxpool/max_pool.cpp:29]   --->   Operation 979 'add' 'add_ln29_22' <Predicate = (!icmp_ln23_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 980 [1/1] (0.00ns)   --->   "%p_shl22_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_22, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 980 'bitconcatenate' 'p_shl22_cast' <Predicate = (!icmp_ln23_11)> <Delay = 0.00>
ST_60 : Operation 981 [1/1] (0.00ns)   --->   "%tmp_109 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_22, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 981 'bitconcatenate' 'tmp_109' <Predicate = (!icmp_ln23_11)> <Delay = 0.00>
ST_60 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln29_54 = zext i11 %tmp_109 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 982 'zext' 'zext_ln29_54' <Predicate = (!icmp_ln23_11)> <Delay = 0.00>
ST_60 : Operation 983 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_11 = sub i13 %p_shl22_cast, %zext_ln29_54" [maxpool/max_pool.cpp:29]   --->   Operation 983 'sub' 'sub_ln29_11' <Predicate = (!icmp_ln23_11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 984 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_23 = add i13 %sub_ln29_11, %zext_ln14_3" [maxpool/max_pool.cpp:29]   --->   Operation 984 'add' 'add_ln29_23' <Predicate = (!icmp_ln23_11)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln29_55 = zext i13 %add_ln29_23 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 985 'zext' 'zext_ln29_55' <Predicate = (!icmp_ln23_11)> <Delay = 0.00>
ST_60 : Operation 986 [1/1] (0.00ns)   --->   "%conv_out_addr_11 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_55" [maxpool/max_pool.cpp:29]   --->   Operation 986 'getelementptr' 'conv_out_addr_11' <Predicate = (!icmp_ln23_11)> <Delay = 0.00>
ST_60 : Operation 987 [2/2] (3.25ns)   --->   "%conv_out_load_11 = load float* %conv_out_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 987 'load' 'conv_out_load_11' <Predicate = (!icmp_ln23_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_60 : Operation 988 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_48) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 988 'specregionend' 'empty_74' <Predicate = (icmp_ln23_11)> <Delay = 0.00>
ST_60 : Operation 989 [1/1] (0.00ns)   --->   "br label %36" [maxpool/max_pool.cpp:20]   --->   Operation 989 'br' <Predicate = (icmp_ln23_11)> <Delay = 0.00>

State 61 <SV = 16> <Delay = 8.68>
ST_61 : Operation 990 [1/2] (3.25ns)   --->   "%conv_out_load_11 = load float* %conv_out_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 990 'load' 'conv_out_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_61 : Operation 991 [2/2] (5.43ns)   --->   "%tmp_73 = fcmp ogt float %conv_out_load_11, %max_1_11" [maxpool/max_pool.cpp:29]   --->   Operation 991 'fcmp' 'tmp_73' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 17> <Delay = 7.10>
ST_62 : Operation 992 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 992 'specloopname' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 993 [1/1] (0.00ns)   --->   "%bitcast_ln29_22 = bitcast float %conv_out_load_11 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 993 'bitcast' 'bitcast_ln29_22' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_71 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_22, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 994 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 995 [1/1] (0.00ns)   --->   "%trunc_ln29_22 = trunc i32 %bitcast_ln29_22 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 995 'trunc' 'trunc_ln29_22' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 996 [1/1] (0.00ns)   --->   "%bitcast_ln29_23 = bitcast float %max_1_11 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 996 'bitcast' 'bitcast_ln29_23' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 997 [1/1] (0.00ns)   --->   "%tmp_72 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_23, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 997 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 998 [1/1] (0.00ns)   --->   "%trunc_ln29_23 = trunc i32 %bitcast_ln29_23 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 998 'trunc' 'trunc_ln29_23' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 999 [1/1] (1.55ns)   --->   "%icmp_ln29_44 = icmp ne i8 %tmp_71, -1" [maxpool/max_pool.cpp:29]   --->   Operation 999 'icmp' 'icmp_ln29_44' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1000 [1/1] (2.44ns)   --->   "%icmp_ln29_45 = icmp eq i23 %trunc_ln29_22, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1000 'icmp' 'icmp_ln29_45' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%or_ln29_22 = or i1 %icmp_ln29_45, %icmp_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 1001 'or' 'or_ln29_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1002 [1/1] (1.55ns)   --->   "%icmp_ln29_46 = icmp ne i8 %tmp_72, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1002 'icmp' 'icmp_ln29_46' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1003 [1/1] (2.44ns)   --->   "%icmp_ln29_47 = icmp eq i23 %trunc_ln29_23, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1003 'icmp' 'icmp_ln29_47' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%or_ln29_23 = or i1 %icmp_ln29_47, %icmp_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 1004 'or' 'or_ln29_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%and_ln29_22 = and i1 %or_ln29_22, %or_ln29_23" [maxpool/max_pool.cpp:29]   --->   Operation 1005 'and' 'and_ln29_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1006 [1/2] (5.43ns)   --->   "%tmp_73 = fcmp ogt float %conv_out_load_11, %max_1_11" [maxpool/max_pool.cpp:29]   --->   Operation 1006 'fcmp' 'tmp_73' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1007 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_23 = and i1 %and_ln29_22, %tmp_73" [maxpool/max_pool.cpp:29]   --->   Operation 1007 'and' 'and_ln29_23' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1008 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_11 = select i1 %and_ln29_23, float %conv_out_load_11, float %max_1_11" [maxpool/max_pool.cpp:29]   --->   Operation 1008 'select' 'select_ln29_11' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 1009 [1/1] (0.00ns)   --->   "br label %37" [maxpool/max_pool.cpp:23]   --->   Operation 1009 'br' <Predicate = true> <Delay = 0.00>

State 63 <SV = 14> <Delay = 1.76>
ST_63 : Operation 1010 [1/1] (0.00ns)   --->   "%c_0_12 = phi i4 [ 0, %Row_Loop11 ], [ %add_ln16_12, %Col_Loop_end12 ]" [maxpool/max_pool.cpp:16]   --->   Operation 1010 'phi' 'c_0_12' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1011 [1/1] (1.30ns)   --->   "%icmp_ln16_12 = icmp eq i4 %c_0_12, -3" [maxpool/max_pool.cpp:16]   --->   Operation 1011 'icmp' 'icmp_ln16_12' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1012 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 1012 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1013 [1/1] (1.73ns)   --->   "%add_ln16_12 = add i4 %c_0_12, 1" [maxpool/max_pool.cpp:16]   --->   Operation 1013 'add' 'add_ln16_12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1014 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_12, label %Row_Loop_end, label %Col_Loop_begin12" [maxpool/max_pool.cpp:16]   --->   Operation 1014 'br' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1015 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 1015 'specloopname' <Predicate = (!icmp_ln16_12)> <Delay = 0.00>
ST_63 : Operation 1016 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 1016 'specregionbegin' 'tmp_47' <Predicate = (!icmp_ln16_12)> <Delay = 0.00>
ST_63 : Operation 1017 [1/1] (0.00ns)   --->   "%shl_ln27_11 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_12, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 1017 'bitconcatenate' 'shl_ln27_11' <Predicate = (!icmp_ln16_12)> <Delay = 0.00>
ST_63 : Operation 1018 [1/1] (1.76ns)   --->   "br label %39" [maxpool/max_pool.cpp:20]   --->   Operation 1018 'br' <Predicate = (!icmp_ln16_12)> <Delay = 1.76>
ST_63 : Operation 1019 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_44) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 1019 'specregionend' 'empty_76' <Predicate = (icmp_ln16_12)> <Delay = 0.00>
ST_63 : Operation 1020 [1/1] (0.00ns)   --->   "br label %1" [maxpool/max_pool.cpp:10]   --->   Operation 1020 'br' <Predicate = (icmp_ln16_12)> <Delay = 0.00>

State 64 <SV = 15> <Delay = 8.88>
ST_64 : Operation 1021 [1/1] (0.00ns)   --->   "%max_0_12 = phi float [ 0x3810000000000000, %Col_Loop_begin12 ], [ %max_1_12, %Pool_Row_Loop_end12 ]" [maxpool/max_pool.cpp:29]   --->   Operation 1021 'phi' 'max_0_12' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1022 [1/1] (0.00ns)   --->   "%mpr_0_12 = phi i2 [ 0, %Col_Loop_begin12 ], [ %add_ln20_12, %Pool_Row_Loop_end12 ]" [maxpool/max_pool.cpp:20]   --->   Operation 1022 'phi' 'mpr_0_12' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1023 [1/1] (0.95ns)   --->   "%icmp_ln20_12 = icmp eq i2 %mpr_0_12, -2" [maxpool/max_pool.cpp:20]   --->   Operation 1023 'icmp' 'icmp_ln20_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1024 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1024 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1025 [1/1] (1.56ns)   --->   "%add_ln20_12 = add i2 %mpr_0_12, 1" [maxpool/max_pool.cpp:20]   --->   Operation 1025 'add' 'add_ln20_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1026 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_12, label %Col_Loop_end12, label %Pool_Row_Loop_begin12" [maxpool/max_pool.cpp:20]   --->   Operation 1026 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1027 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 1027 'specloopname' <Predicate = (!icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1028 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 1028 'specregionbegin' 'tmp_49' <Predicate = (!icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1029 [1/1] (0.00ns)   --->   "%or_ln26_5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 -2, i2 %mpr_0_12)" [maxpool/max_pool.cpp:26]   --->   Operation 1029 'bitconcatenate' 'or_ln26_5' <Predicate = (!icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i4 %or_ln26_5 to i5" [maxpool/max_pool.cpp:26]   --->   Operation 1030 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln29_52 = zext i5 %sext_ln26_3 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 1031 'zext' 'zext_ln29_52' <Predicate = (!icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1032 [1/1] (3.78ns)   --->   "%mul_ln29_11 = mul i10 %zext_ln29_52, 26" [maxpool/max_pool.cpp:29]   --->   Operation 1032 'mul' 'mul_ln29_11' <Predicate = (!icmp_ln20_12)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1033 [1/1] (1.76ns)   --->   "br label %40" [maxpool/max_pool.cpp:23]   --->   Operation 1033 'br' <Predicate = (!icmp_ln20_12)> <Delay = 1.76>
ST_64 : Operation 1034 [1/1] (0.00ns)   --->   "%tmp_108 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %c_0_12, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 1034 'bitconcatenate' 'tmp_108' <Predicate = (icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1035 [1/1] (0.00ns)   --->   "%zext_ln36_35 = zext i7 %tmp_108 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 1035 'zext' 'zext_ln36_35' <Predicate = (icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1036 [1/1] (0.00ns)   --->   "%zext_ln36_36 = zext i5 %shl_ln27_11 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 1036 'zext' 'zext_ln36_36' <Predicate = (icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1037 [1/1] (1.87ns)   --->   "%sub_ln36_12 = sub i8 %zext_ln36_35, %zext_ln36_36" [maxpool/max_pool.cpp:36]   --->   Operation 1037 'sub' 'sub_ln36_12' <Predicate = (icmp_ln20_12)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1038 [1/1] (0.00ns)   --->   "%sext_ln36_13 = sext i8 %sub_ln36_12 to i11" [maxpool/max_pool.cpp:36]   --->   Operation 1038 'sext' 'sext_ln36_13' <Predicate = (icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_23 = add i11 %sext_ln36_13, 936" [maxpool/max_pool.cpp:36]   --->   Operation 1039 'add' 'add_ln36_23' <Predicate = (icmp_ln20_12)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 1040 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_24 = add i11 %add_ln36_23, %zext_ln14_4" [maxpool/max_pool.cpp:36]   --->   Operation 1040 'add' 'add_ln36_24' <Predicate = (icmp_ln20_12)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln36_14 = sext i11 %add_ln36_24 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 1041 'sext' 'sext_ln36_14' <Predicate = (icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1042 [1/1] (0.00ns)   --->   "%max_pool_out_addr_12 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %sext_ln36_14" [maxpool/max_pool.cpp:36]   --->   Operation 1042 'getelementptr' 'max_pool_out_addr_12' <Predicate = (icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1043 [1/1] (3.25ns)   --->   "store float %max_0_12, float* %max_pool_out_addr_12, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1043 'store' <Predicate = (icmp_ln20_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_64 : Operation 1044 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_47) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 1044 'specregionend' 'empty_78' <Predicate = (icmp_ln20_12)> <Delay = 0.00>
ST_64 : Operation 1045 [1/1] (0.00ns)   --->   "br label %38" [maxpool/max_pool.cpp:16]   --->   Operation 1045 'br' <Predicate = (icmp_ln20_12)> <Delay = 0.00>

State 65 <SV = 16> <Delay = 10.5>
ST_65 : Operation 1046 [1/1] (0.00ns)   --->   "%max_1_12 = phi float [ %max_0_12, %Pool_Row_Loop_begin12 ], [ %select_ln29_12, %._crit_edge.12 ]" [maxpool/max_pool.cpp:29]   --->   Operation 1046 'phi' 'max_1_12' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1047 [1/1] (0.00ns)   --->   "%mpc_0_12 = phi i2 [ 0, %Pool_Row_Loop_begin12 ], [ %add_ln23_12, %._crit_edge.12 ]" [maxpool/max_pool.cpp:23]   --->   Operation 1047 'phi' 'mpc_0_12' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1048 [1/1] (0.00ns)   --->   "%zext_ln23_12 = zext i2 %mpc_0_12 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 1048 'zext' 'zext_ln23_12' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1049 [1/1] (0.95ns)   --->   "%icmp_ln23_12 = icmp eq i2 %mpc_0_12, -2" [maxpool/max_pool.cpp:23]   --->   Operation 1049 'icmp' 'icmp_ln23_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1050 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 1050 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1051 [1/1] (1.56ns)   --->   "%add_ln23_12 = add i2 %mpc_0_12, 1" [maxpool/max_pool.cpp:23]   --->   Operation 1051 'add' 'add_ln23_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1052 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_12, label %Pool_Row_Loop_end12, label %._crit_edge.12" [maxpool/max_pool.cpp:23]   --->   Operation 1052 'br' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1053 [1/1] (1.78ns)   --->   "%add_ln27_12 = add i5 %zext_ln23_12, %shl_ln27_11" [maxpool/max_pool.cpp:27]   --->   Operation 1053 'add' 'add_ln27_12' <Predicate = (!icmp_ln23_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln29_56 = zext i5 %add_ln27_12 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 1054 'zext' 'zext_ln29_56' <Predicate = (!icmp_ln23_12)> <Delay = 0.00>
ST_65 : Operation 1055 [1/1] (1.73ns)   --->   "%add_ln29_24 = add i10 %mul_ln29_11, %zext_ln29_56" [maxpool/max_pool.cpp:29]   --->   Operation 1055 'add' 'add_ln29_24' <Predicate = (!icmp_ln23_12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1056 [1/1] (0.00ns)   --->   "%p_shl24_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_24, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 1056 'bitconcatenate' 'p_shl24_cast' <Predicate = (!icmp_ln23_12)> <Delay = 0.00>
ST_65 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_110 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_24, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 1057 'bitconcatenate' 'tmp_110' <Predicate = (!icmp_ln23_12)> <Delay = 0.00>
ST_65 : Operation 1058 [1/1] (0.00ns)   --->   "%zext_ln29_57 = zext i11 %tmp_110 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 1058 'zext' 'zext_ln29_57' <Predicate = (!icmp_ln23_12)> <Delay = 0.00>
ST_65 : Operation 1059 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_12 = sub i13 %p_shl24_cast, %zext_ln29_57" [maxpool/max_pool.cpp:29]   --->   Operation 1059 'sub' 'sub_ln29_12' <Predicate = (!icmp_ln23_12)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 1060 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_25 = add i13 %sub_ln29_12, %zext_ln14_3" [maxpool/max_pool.cpp:29]   --->   Operation 1060 'add' 'add_ln29_25' <Predicate = (!icmp_ln23_12)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln29_58 = zext i13 %add_ln29_25 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1061 'zext' 'zext_ln29_58' <Predicate = (!icmp_ln23_12)> <Delay = 0.00>
ST_65 : Operation 1062 [1/1] (0.00ns)   --->   "%conv_out_addr_12 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_58" [maxpool/max_pool.cpp:29]   --->   Operation 1062 'getelementptr' 'conv_out_addr_12' <Predicate = (!icmp_ln23_12)> <Delay = 0.00>
ST_65 : Operation 1063 [2/2] (3.25ns)   --->   "%conv_out_load_12 = load float* %conv_out_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1063 'load' 'conv_out_load_12' <Predicate = (!icmp_ln23_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_65 : Operation 1064 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_49) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 1064 'specregionend' 'empty_80' <Predicate = (icmp_ln23_12)> <Delay = 0.00>
ST_65 : Operation 1065 [1/1] (0.00ns)   --->   "br label %39" [maxpool/max_pool.cpp:20]   --->   Operation 1065 'br' <Predicate = (icmp_ln23_12)> <Delay = 0.00>

State 66 <SV = 17> <Delay = 8.68>
ST_66 : Operation 1066 [1/2] (3.25ns)   --->   "%conv_out_load_12 = load float* %conv_out_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1066 'load' 'conv_out_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_66 : Operation 1067 [2/2] (5.43ns)   --->   "%tmp_76 = fcmp ogt float %conv_out_load_12, %max_1_12" [maxpool/max_pool.cpp:29]   --->   Operation 1067 'fcmp' 'tmp_76' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 18> <Delay = 7.10>
ST_67 : Operation 1068 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 1068 'specloopname' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1069 [1/1] (0.00ns)   --->   "%bitcast_ln29_24 = bitcast float %conv_out_load_12 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1069 'bitcast' 'bitcast_ln29_24' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1070 [1/1] (0.00ns)   --->   "%tmp_74 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_24, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1070 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1071 [1/1] (0.00ns)   --->   "%trunc_ln29_24 = trunc i32 %bitcast_ln29_24 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1071 'trunc' 'trunc_ln29_24' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1072 [1/1] (0.00ns)   --->   "%bitcast_ln29_25 = bitcast float %max_1_12 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1072 'bitcast' 'bitcast_ln29_25' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_25, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1073 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1074 [1/1] (0.00ns)   --->   "%trunc_ln29_25 = trunc i32 %bitcast_ln29_25 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1074 'trunc' 'trunc_ln29_25' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1075 [1/1] (1.55ns)   --->   "%icmp_ln29_48 = icmp ne i8 %tmp_74, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1075 'icmp' 'icmp_ln29_48' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1076 [1/1] (2.44ns)   --->   "%icmp_ln29_49 = icmp eq i23 %trunc_ln29_24, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1076 'icmp' 'icmp_ln29_49' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%or_ln29_24 = or i1 %icmp_ln29_49, %icmp_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 1077 'or' 'or_ln29_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1078 [1/1] (1.55ns)   --->   "%icmp_ln29_50 = icmp ne i8 %tmp_75, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1078 'icmp' 'icmp_ln29_50' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1079 [1/1] (2.44ns)   --->   "%icmp_ln29_51 = icmp eq i23 %trunc_ln29_25, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1079 'icmp' 'icmp_ln29_51' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%or_ln29_25 = or i1 %icmp_ln29_51, %icmp_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 1080 'or' 'or_ln29_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%and_ln29_24 = and i1 %or_ln29_24, %or_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 1081 'and' 'and_ln29_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1082 [1/2] (5.43ns)   --->   "%tmp_76 = fcmp ogt float %conv_out_load_12, %max_1_12" [maxpool/max_pool.cpp:29]   --->   Operation 1082 'fcmp' 'tmp_76' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1083 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_25 = and i1 %and_ln29_24, %tmp_76" [maxpool/max_pool.cpp:29]   --->   Operation 1083 'and' 'and_ln29_25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1084 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_12 = select i1 %and_ln29_25, float %conv_out_load_12, float %max_1_12" [maxpool/max_pool.cpp:29]   --->   Operation 1084 'select' 'select_ln29_12' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 1085 [1/1] (0.00ns)   --->   "br label %40" [maxpool/max_pool.cpp:23]   --->   Operation 1085 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f') with incoming values : ('f', maxpool/max_pool.cpp:10) [8]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c_0_0', maxpool/max_pool.cpp:16) with incoming values : ('add_ln16', maxpool/max_pool.cpp:16) [23]  (1.77 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_0', maxpool/max_pool.cpp:29) with incoming values : ('select_ln29', maxpool/max_pool.cpp:29) [34]  (1.77 ns)

 <State 4>: 7.04ns
The critical path consists of the following:
	'sub' operation ('sub_ln36', maxpool/max_pool.cpp:36) [92]  (1.87 ns)
	'add' operation ('add_ln36', maxpool/max_pool.cpp:36) [94]  (1.92 ns)
	'getelementptr' operation ('max_pool_out_addr', maxpool/max_pool.cpp:36) [96]  (0 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'max_0_0', maxpool/max_pool.cpp:29 on array 'max_pool_out' [97]  (3.25 ns)

 <State 5>: 10.6ns
The critical path consists of the following:
	'phi' operation ('mpc_0_0', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23', maxpool/max_pool.cpp:23) [48]  (0 ns)
	'add' operation ('add_ln27', maxpool/max_pool.cpp:27) [56]  (1.78 ns)
	'add' operation ('add_ln29', maxpool/max_pool.cpp:29) [58]  (1.83 ns)
	'sub' operation ('sub_ln29', maxpool/max_pool.cpp:29) [63]  (0 ns)
	'add' operation ('add_ln29_1', maxpool/max_pool.cpp:29) [64]  (3.73 ns)
	'getelementptr' operation ('conv_out_addr', maxpool/max_pool.cpp:29) [66]  (0 ns)
	'load' operation ('conv_out_load', maxpool/max_pool.cpp:29) on array 'conv_out' [67]  (3.25 ns)

 <State 6>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load', maxpool/max_pool.cpp:29) on array 'conv_out' [67]  (3.25 ns)
	'fcmp' operation ('tmp_10', maxpool/max_pool.cpp:29) [81]  (5.43 ns)

 <State 7>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_10', maxpool/max_pool.cpp:29) [81]  (5.43 ns)
	'and' operation ('and_ln29_1', maxpool/max_pool.cpp:29) [82]  (0.978 ns)
	'select' operation ('select_ln29', maxpool/max_pool.cpp:29) [83]  (0.698 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_1', maxpool/max_pool.cpp:29) with incoming values : ('select_ln29_1', maxpool/max_pool.cpp:29) [116]  (1.77 ns)

 <State 9>: 8.79ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_1', maxpool/max_pool.cpp:36) [175]  (1.87 ns)
	'add' operation ('add_ln36_1', maxpool/max_pool.cpp:36) [176]  (0 ns)
	'add' operation ('add_ln36_2', maxpool/max_pool.cpp:36) [177]  (3.67 ns)
	'getelementptr' operation ('max_pool_out_addr_1', maxpool/max_pool.cpp:36) [179]  (0 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'max_0_1', maxpool/max_pool.cpp:29 on array 'max_pool_out' [180]  (3.25 ns)

 <State 10>: 10.7ns
The critical path consists of the following:
	'phi' operation ('mpc_0_1', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_1', maxpool/max_pool.cpp:23) [131]  (0 ns)
	'add' operation ('add_ln27_1', maxpool/max_pool.cpp:27) [139]  (1.78 ns)
	'add' operation ('add_ln29_2', maxpool/max_pool.cpp:29) [141]  (1.87 ns)
	'sub' operation ('sub_ln29_1', maxpool/max_pool.cpp:29) [146]  (0 ns)
	'add' operation ('add_ln29_3', maxpool/max_pool.cpp:29) [147]  (3.76 ns)
	'getelementptr' operation ('conv_out_addr_1', maxpool/max_pool.cpp:29) [149]  (0 ns)
	'load' operation ('conv_out_load_1', maxpool/max_pool.cpp:29) on array 'conv_out' [150]  (3.25 ns)

 <State 11>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_1', maxpool/max_pool.cpp:29) on array 'conv_out' [150]  (3.25 ns)
	'fcmp' operation ('tmp_16', maxpool/max_pool.cpp:29) [164]  (5.43 ns)

 <State 12>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_16', maxpool/max_pool.cpp:29) [164]  (5.43 ns)
	'and' operation ('and_ln29_3', maxpool/max_pool.cpp:29) [165]  (0.978 ns)
	'select' operation ('select_ln29_1', maxpool/max_pool.cpp:29) [166]  (0.698 ns)

 <State 13>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_2', maxpool/max_pool.cpp:29) with incoming values : ('select_ln29_2', maxpool/max_pool.cpp:29) [199]  (1.77 ns)

 <State 14>: 8.82ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_2', maxpool/max_pool.cpp:36) [258]  (1.87 ns)
	'add' operation ('add_ln36_3', maxpool/max_pool.cpp:36) [260]  (0 ns)
	'add' operation ('add_ln36_4', maxpool/max_pool.cpp:36) [261]  (3.7 ns)
	'getelementptr' operation ('max_pool_out_addr_2', maxpool/max_pool.cpp:36) [263]  (0 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'max_0_2', maxpool/max_pool.cpp:29 on array 'max_pool_out' [264]  (3.25 ns)

 <State 15>: 10.7ns
The critical path consists of the following:
	'phi' operation ('mpc_0_2', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_2', maxpool/max_pool.cpp:23) [214]  (0 ns)
	'add' operation ('add_ln27_2', maxpool/max_pool.cpp:27) [222]  (1.78 ns)
	'add' operation ('add_ln29_4', maxpool/max_pool.cpp:29) [224]  (1.92 ns)
	'sub' operation ('sub_ln29_2', maxpool/max_pool.cpp:29) [229]  (0 ns)
	'add' operation ('add_ln29_5', maxpool/max_pool.cpp:29) [230]  (3.79 ns)
	'getelementptr' operation ('conv_out_addr_2', maxpool/max_pool.cpp:29) [232]  (0 ns)
	'load' operation ('conv_out_load_2', maxpool/max_pool.cpp:29) on array 'conv_out' [233]  (3.25 ns)

 <State 16>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_2', maxpool/max_pool.cpp:29) on array 'conv_out' [233]  (3.25 ns)
	'fcmp' operation ('tmp_22', maxpool/max_pool.cpp:29) [247]  (5.43 ns)

 <State 17>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_22', maxpool/max_pool.cpp:29) [247]  (5.43 ns)
	'and' operation ('and_ln29_5', maxpool/max_pool.cpp:29) [248]  (0.978 ns)
	'select' operation ('select_ln29_2', maxpool/max_pool.cpp:29) [249]  (0.698 ns)

 <State 18>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_3', maxpool/max_pool.cpp:29) with incoming values : ('select_ln29_3', maxpool/max_pool.cpp:29) [283]  (1.77 ns)

 <State 19>: 8.82ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_3', maxpool/max_pool.cpp:36) [343]  (1.87 ns)
	'add' operation ('add_ln36_5', maxpool/max_pool.cpp:36) [345]  (0 ns)
	'add' operation ('add_ln36_6', maxpool/max_pool.cpp:36) [346]  (3.7 ns)
	'getelementptr' operation ('max_pool_out_addr_3', maxpool/max_pool.cpp:36) [348]  (0 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'max_0_3', maxpool/max_pool.cpp:29 on array 'max_pool_out' [349]  (3.25 ns)

 <State 20>: 10.7ns
The critical path consists of the following:
	'phi' operation ('mpc_0_3', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_3', maxpool/max_pool.cpp:23) [299]  (0 ns)
	'add' operation ('add_ln27_3', maxpool/max_pool.cpp:27) [307]  (1.78 ns)
	'add' operation ('add_ln29_6', maxpool/max_pool.cpp:29) [309]  (1.92 ns)
	'sub' operation ('sub_ln29_3', maxpool/max_pool.cpp:29) [314]  (0 ns)
	'add' operation ('add_ln29_7', maxpool/max_pool.cpp:29) [315]  (3.79 ns)
	'getelementptr' operation ('conv_out_addr_3', maxpool/max_pool.cpp:29) [317]  (0 ns)
	'load' operation ('conv_out_load_3', maxpool/max_pool.cpp:29) on array 'conv_out' [318]  (3.25 ns)

 <State 21>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_3', maxpool/max_pool.cpp:29) on array 'conv_out' [318]  (3.25 ns)
	'fcmp' operation ('tmp_28', maxpool/max_pool.cpp:29) [332]  (5.43 ns)

 <State 22>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_28', maxpool/max_pool.cpp:29) [332]  (5.43 ns)
	'and' operation ('and_ln29_7', maxpool/max_pool.cpp:29) [333]  (0.978 ns)
	'select' operation ('select_ln29_3', maxpool/max_pool.cpp:29) [334]  (0.698 ns)

 <State 23>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_4', maxpool/max_pool.cpp:29) with incoming values : ('select_ln29_4', maxpool/max_pool.cpp:29) [368]  (1.77 ns)

 <State 24>: 8.82ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_4', maxpool/max_pool.cpp:36) [427]  (1.87 ns)
	'add' operation ('add_ln36_7', maxpool/max_pool.cpp:36) [429]  (0 ns)
	'add' operation ('add_ln36_8', maxpool/max_pool.cpp:36) [430]  (3.7 ns)
	'getelementptr' operation ('max_pool_out_addr_4', maxpool/max_pool.cpp:36) [432]  (0 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'max_0_4', maxpool/max_pool.cpp:29 on array 'max_pool_out' [433]  (3.25 ns)

 <State 25>: 10.7ns
The critical path consists of the following:
	'phi' operation ('mpc_0_4', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_4', maxpool/max_pool.cpp:23) [383]  (0 ns)
	'add' operation ('add_ln27_4', maxpool/max_pool.cpp:27) [391]  (1.78 ns)
	'add' operation ('add_ln29_8', maxpool/max_pool.cpp:29) [393]  (1.82 ns)
	'sub' operation ('sub_ln29_4', maxpool/max_pool.cpp:29) [398]  (0 ns)
	'add' operation ('add_ln29_9', maxpool/max_pool.cpp:29) [399]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_4', maxpool/max_pool.cpp:29) [401]  (0 ns)
	'load' operation ('conv_out_load_4', maxpool/max_pool.cpp:29) on array 'conv_out' [402]  (3.25 ns)

 <State 26>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_4', maxpool/max_pool.cpp:29) on array 'conv_out' [402]  (3.25 ns)
	'fcmp' operation ('tmp_52', maxpool/max_pool.cpp:29) [416]  (5.43 ns)

 <State 27>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_52', maxpool/max_pool.cpp:29) [416]  (5.43 ns)
	'and' operation ('and_ln29_9', maxpool/max_pool.cpp:29) [417]  (0.978 ns)
	'select' operation ('select_ln29_4', maxpool/max_pool.cpp:29) [418]  (0.698 ns)

 <State 28>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_5', maxpool/max_pool.cpp:29) with incoming values : ('select_ln29_5', maxpool/max_pool.cpp:29) [452]  (1.77 ns)

 <State 29>: 8.85ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_5', maxpool/max_pool.cpp:36) [512]  (1.87 ns)
	'add' operation ('add_ln36_9', maxpool/max_pool.cpp:36) [514]  (0 ns)
	'add' operation ('add_ln36_10', maxpool/max_pool.cpp:36) [515]  (3.73 ns)
	'getelementptr' operation ('max_pool_out_addr_5', maxpool/max_pool.cpp:36) [517]  (0 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'max_0_5', maxpool/max_pool.cpp:29 on array 'max_pool_out' [518]  (3.25 ns)

 <State 30>: 10.7ns
The critical path consists of the following:
	'phi' operation ('mpc_0_5', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_5', maxpool/max_pool.cpp:23) [468]  (0 ns)
	'add' operation ('add_ln27_5', maxpool/max_pool.cpp:27) [476]  (1.78 ns)
	'add' operation ('add_ln29_10', maxpool/max_pool.cpp:29) [478]  (1.82 ns)
	'sub' operation ('sub_ln29_5', maxpool/max_pool.cpp:29) [483]  (0 ns)
	'add' operation ('add_ln29_11', maxpool/max_pool.cpp:29) [484]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_5', maxpool/max_pool.cpp:29) [486]  (0 ns)
	'load' operation ('conv_out_load_5', maxpool/max_pool.cpp:29) on array 'conv_out' [487]  (3.25 ns)

 <State 31>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_5', maxpool/max_pool.cpp:29) on array 'conv_out' [487]  (3.25 ns)
	'fcmp' operation ('tmp_55', maxpool/max_pool.cpp:29) [501]  (5.43 ns)

 <State 32>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_55', maxpool/max_pool.cpp:29) [501]  (5.43 ns)
	'and' operation ('and_ln29_11', maxpool/max_pool.cpp:29) [502]  (0.978 ns)
	'select' operation ('select_ln29_5', maxpool/max_pool.cpp:29) [503]  (0.698 ns)

 <State 33>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_6', maxpool/max_pool.cpp:29) with incoming values : ('select_ln29_6', maxpool/max_pool.cpp:29) [537]  (1.77 ns)

 <State 34>: 8.85ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_6', maxpool/max_pool.cpp:36) [597]  (1.87 ns)
	'add' operation ('add_ln36_11', maxpool/max_pool.cpp:36) [599]  (0 ns)
	'add' operation ('add_ln36_12', maxpool/max_pool.cpp:36) [600]  (3.73 ns)
	'getelementptr' operation ('max_pool_out_addr_6', maxpool/max_pool.cpp:36) [602]  (0 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'max_0_6', maxpool/max_pool.cpp:29 on array 'max_pool_out' [603]  (3.25 ns)

 <State 35>: 10.7ns
The critical path consists of the following:
	'phi' operation ('mpc_0_6', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_6', maxpool/max_pool.cpp:23) [553]  (0 ns)
	'add' operation ('add_ln27_6', maxpool/max_pool.cpp:27) [561]  (1.78 ns)
	'add' operation ('add_ln29_12', maxpool/max_pool.cpp:29) [563]  (1.82 ns)
	'sub' operation ('sub_ln29_6', maxpool/max_pool.cpp:29) [568]  (0 ns)
	'add' operation ('add_ln29_13', maxpool/max_pool.cpp:29) [569]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_6', maxpool/max_pool.cpp:29) [571]  (0 ns)
	'load' operation ('conv_out_load_6', maxpool/max_pool.cpp:29) on array 'conv_out' [572]  (3.25 ns)

 <State 36>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_6', maxpool/max_pool.cpp:29) on array 'conv_out' [572]  (3.25 ns)
	'fcmp' operation ('tmp_58', maxpool/max_pool.cpp:29) [586]  (5.43 ns)

 <State 37>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_58', maxpool/max_pool.cpp:29) [586]  (5.43 ns)
	'and' operation ('and_ln29_13', maxpool/max_pool.cpp:29) [587]  (0.978 ns)
	'select' operation ('select_ln29_6', maxpool/max_pool.cpp:29) [588]  (0.698 ns)

 <State 38>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_7', maxpool/max_pool.cpp:29) with incoming values : ('select_ln29_7', maxpool/max_pool.cpp:29) [622]  (1.77 ns)

 <State 39>: 8.85ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_7', maxpool/max_pool.cpp:36) [682]  (1.87 ns)
	'add' operation ('add_ln36_13', maxpool/max_pool.cpp:36) [684]  (0 ns)
	'add' operation ('add_ln36_14', maxpool/max_pool.cpp:36) [685]  (3.73 ns)
	'getelementptr' operation ('max_pool_out_addr_7', maxpool/max_pool.cpp:36) [687]  (0 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'max_0_7', maxpool/max_pool.cpp:29 on array 'max_pool_out' [688]  (3.25 ns)

 <State 40>: 10.7ns
The critical path consists of the following:
	'phi' operation ('mpc_0_7', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_7', maxpool/max_pool.cpp:23) [638]  (0 ns)
	'add' operation ('add_ln27_7', maxpool/max_pool.cpp:27) [646]  (1.78 ns)
	'add' operation ('add_ln29_14', maxpool/max_pool.cpp:29) [648]  (1.82 ns)
	'sub' operation ('sub_ln29_7', maxpool/max_pool.cpp:29) [653]  (0 ns)
	'add' operation ('add_ln29_15', maxpool/max_pool.cpp:29) [654]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_7', maxpool/max_pool.cpp:29) [656]  (0 ns)
	'load' operation ('conv_out_load_7', maxpool/max_pool.cpp:29) on array 'conv_out' [657]  (3.25 ns)

 <State 41>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_7', maxpool/max_pool.cpp:29) on array 'conv_out' [657]  (3.25 ns)
	'fcmp' operation ('tmp_61', maxpool/max_pool.cpp:29) [671]  (5.43 ns)

 <State 42>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_61', maxpool/max_pool.cpp:29) [671]  (5.43 ns)
	'and' operation ('and_ln29_15', maxpool/max_pool.cpp:29) [672]  (0.978 ns)
	'select' operation ('select_ln29_7', maxpool/max_pool.cpp:29) [673]  (0.698 ns)

 <State 43>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_8', maxpool/max_pool.cpp:29) with incoming values : ('select_ln29_8', maxpool/max_pool.cpp:29) [707]  (1.77 ns)

 <State 44>: 8.85ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_8', maxpool/max_pool.cpp:36) [765]  (1.87 ns)
	'add' operation ('add_ln36_15', maxpool/max_pool.cpp:36) [767]  (0 ns)
	'add' operation ('add_ln36_16', maxpool/max_pool.cpp:36) [768]  (3.73 ns)
	'getelementptr' operation ('max_pool_out_addr_8', maxpool/max_pool.cpp:36) [770]  (0 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'max_0_8', maxpool/max_pool.cpp:29 on array 'max_pool_out' [771]  (3.25 ns)

 <State 45>: 10.6ns
The critical path consists of the following:
	'phi' operation ('mpc_0_8', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_8', maxpool/max_pool.cpp:23) [722]  (0 ns)
	'add' operation ('add_ln27_8', maxpool/max_pool.cpp:27) [730]  (1.78 ns)
	'add' operation ('add_ln29_16', maxpool/max_pool.cpp:29) [732]  (1.73 ns)
	'sub' operation ('sub_ln29_8', maxpool/max_pool.cpp:29) [736]  (0 ns)
	'add' operation ('add_ln29_17', maxpool/max_pool.cpp:29) [737]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_8', maxpool/max_pool.cpp:29) [739]  (0 ns)
	'load' operation ('conv_out_load_8', maxpool/max_pool.cpp:29) on array 'conv_out' [740]  (3.25 ns)

 <State 46>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_8', maxpool/max_pool.cpp:29) on array 'conv_out' [740]  (3.25 ns)
	'fcmp' operation ('tmp_64', maxpool/max_pool.cpp:29) [754]  (5.43 ns)

 <State 47>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_64', maxpool/max_pool.cpp:29) [754]  (5.43 ns)
	'and' operation ('and_ln29_17', maxpool/max_pool.cpp:29) [755]  (0.978 ns)
	'select' operation ('select_ln29_8', maxpool/max_pool.cpp:29) [756]  (0.698 ns)

 <State 48>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_9', maxpool/max_pool.cpp:29) with incoming values : ('select_ln29_9', maxpool/max_pool.cpp:29) [790]  (1.77 ns)

 <State 49>: 8.85ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_9', maxpool/max_pool.cpp:36) [849]  (1.87 ns)
	'add' operation ('add_ln36_17', maxpool/max_pool.cpp:36) [851]  (0 ns)
	'add' operation ('add_ln36_18', maxpool/max_pool.cpp:36) [852]  (3.73 ns)
	'getelementptr' operation ('max_pool_out_addr_9', maxpool/max_pool.cpp:36) [854]  (0 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'max_0_9', maxpool/max_pool.cpp:29 on array 'max_pool_out' [855]  (3.25 ns)

 <State 50>: 10.6ns
The critical path consists of the following:
	'phi' operation ('mpc_0_9', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_9', maxpool/max_pool.cpp:23) [806]  (0 ns)
	'add' operation ('add_ln27_9', maxpool/max_pool.cpp:27) [814]  (1.78 ns)
	'add' operation ('add_ln29_18', maxpool/max_pool.cpp:29) [816]  (1.73 ns)
	'sub' operation ('sub_ln29_9', maxpool/max_pool.cpp:29) [820]  (0 ns)
	'add' operation ('add_ln29_19', maxpool/max_pool.cpp:29) [821]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_9', maxpool/max_pool.cpp:29) [823]  (0 ns)
	'load' operation ('conv_out_load_9', maxpool/max_pool.cpp:29) on array 'conv_out' [824]  (3.25 ns)

 <State 51>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_9', maxpool/max_pool.cpp:29) on array 'conv_out' [824]  (3.25 ns)
	'fcmp' operation ('tmp_67', maxpool/max_pool.cpp:29) [838]  (5.43 ns)

 <State 52>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_67', maxpool/max_pool.cpp:29) [838]  (5.43 ns)
	'and' operation ('and_ln29_19', maxpool/max_pool.cpp:29) [839]  (0.978 ns)
	'select' operation ('select_ln29_9', maxpool/max_pool.cpp:29) [840]  (0.698 ns)

 <State 53>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_10', maxpool/max_pool.cpp:29) with incoming values : ('select_ln29_10', maxpool/max_pool.cpp:29) [874]  (1.77 ns)

 <State 54>: 8.85ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_10', maxpool/max_pool.cpp:36) [932]  (1.87 ns)
	'add' operation ('add_ln36_19', maxpool/max_pool.cpp:36) [934]  (0 ns)
	'add' operation ('add_ln36_20', maxpool/max_pool.cpp:36) [935]  (3.73 ns)
	'getelementptr' operation ('max_pool_out_addr_10', maxpool/max_pool.cpp:36) [937]  (0 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'max_0_10', maxpool/max_pool.cpp:29 on array 'max_pool_out' [938]  (3.25 ns)

 <State 55>: 10.6ns
The critical path consists of the following:
	'phi' operation ('mpc_0_10', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_10', maxpool/max_pool.cpp:23) [889]  (0 ns)
	'add' operation ('add_ln27_10', maxpool/max_pool.cpp:27) [897]  (1.78 ns)
	'add' operation ('add_ln29_20', maxpool/max_pool.cpp:29) [899]  (1.73 ns)
	'sub' operation ('sub_ln29_10', maxpool/max_pool.cpp:29) [903]  (0 ns)
	'add' operation ('add_ln29_21', maxpool/max_pool.cpp:29) [904]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_10', maxpool/max_pool.cpp:29) [906]  (0 ns)
	'load' operation ('conv_out_load_10', maxpool/max_pool.cpp:29) on array 'conv_out' [907]  (3.25 ns)

 <State 56>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_10', maxpool/max_pool.cpp:29) on array 'conv_out' [907]  (3.25 ns)
	'fcmp' operation ('tmp_70', maxpool/max_pool.cpp:29) [921]  (5.43 ns)

 <State 57>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_70', maxpool/max_pool.cpp:29) [921]  (5.43 ns)
	'and' operation ('and_ln29_21', maxpool/max_pool.cpp:29) [922]  (0.978 ns)
	'select' operation ('select_ln29_10', maxpool/max_pool.cpp:29) [923]  (0.698 ns)

 <State 58>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_11', maxpool/max_pool.cpp:29) with incoming values : ('select_ln29_11', maxpool/max_pool.cpp:29) [957]  (1.77 ns)

 <State 59>: 8.82ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_11', maxpool/max_pool.cpp:36) [1016]  (1.87 ns)
	'add' operation ('add_ln36_21', maxpool/max_pool.cpp:36) [1018]  (0 ns)
	'add' operation ('add_ln36_22', maxpool/max_pool.cpp:36) [1019]  (3.7 ns)
	'getelementptr' operation ('max_pool_out_addr_11', maxpool/max_pool.cpp:36) [1022]  (0 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'max_0_11', maxpool/max_pool.cpp:29 on array 'max_pool_out' [1023]  (3.25 ns)

 <State 60>: 10.6ns
The critical path consists of the following:
	'phi' operation ('mpc_0_11', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_11', maxpool/max_pool.cpp:23) [973]  (0 ns)
	'add' operation ('add_ln27_11', maxpool/max_pool.cpp:27) [981]  (1.78 ns)
	'add' operation ('add_ln29_22', maxpool/max_pool.cpp:29) [983]  (1.73 ns)
	'sub' operation ('sub_ln29_11', maxpool/max_pool.cpp:29) [987]  (0 ns)
	'add' operation ('add_ln29_23', maxpool/max_pool.cpp:29) [988]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_11', maxpool/max_pool.cpp:29) [990]  (0 ns)
	'load' operation ('conv_out_load_11', maxpool/max_pool.cpp:29) on array 'conv_out' [991]  (3.25 ns)

 <State 61>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_11', maxpool/max_pool.cpp:29) on array 'conv_out' [991]  (3.25 ns)
	'fcmp' operation ('tmp_73', maxpool/max_pool.cpp:29) [1005]  (5.43 ns)

 <State 62>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_73', maxpool/max_pool.cpp:29) [1005]  (5.43 ns)
	'and' operation ('and_ln29_23', maxpool/max_pool.cpp:29) [1006]  (0.978 ns)
	'select' operation ('select_ln29_11', maxpool/max_pool.cpp:29) [1007]  (0.698 ns)

 <State 63>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0_12', maxpool/max_pool.cpp:29) with incoming values : ('select_ln29_12', maxpool/max_pool.cpp:29) [1042]  (1.77 ns)

 <State 64>: 8.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_12', maxpool/max_pool.cpp:36) [1101]  (1.87 ns)
	'add' operation ('add_ln36_23', maxpool/max_pool.cpp:36) [1103]  (0 ns)
	'add' operation ('add_ln36_24', maxpool/max_pool.cpp:36) [1104]  (3.76 ns)
	'getelementptr' operation ('max_pool_out_addr_12', maxpool/max_pool.cpp:36) [1106]  (0 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'max_0_12', maxpool/max_pool.cpp:29 on array 'max_pool_out' [1107]  (3.25 ns)

 <State 65>: 10.6ns
The critical path consists of the following:
	'phi' operation ('mpc_0_12', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_12', maxpool/max_pool.cpp:23) [1058]  (0 ns)
	'add' operation ('add_ln27_12', maxpool/max_pool.cpp:27) [1066]  (1.78 ns)
	'add' operation ('add_ln29_24', maxpool/max_pool.cpp:29) [1068]  (1.73 ns)
	'sub' operation ('sub_ln29_12', maxpool/max_pool.cpp:29) [1072]  (0 ns)
	'add' operation ('add_ln29_25', maxpool/max_pool.cpp:29) [1073]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_12', maxpool/max_pool.cpp:29) [1075]  (0 ns)
	'load' operation ('conv_out_load_12', maxpool/max_pool.cpp:29) on array 'conv_out' [1076]  (3.25 ns)

 <State 66>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_12', maxpool/max_pool.cpp:29) on array 'conv_out' [1076]  (3.25 ns)
	'fcmp' operation ('tmp_76', maxpool/max_pool.cpp:29) [1090]  (5.43 ns)

 <State 67>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_76', maxpool/max_pool.cpp:29) [1090]  (5.43 ns)
	'and' operation ('and_ln29_25', maxpool/max_pool.cpp:29) [1091]  (0.978 ns)
	'select' operation ('select_ln29_12', maxpool/max_pool.cpp:29) [1092]  (0.698 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
