{"vcs1":{"timestamp_begin":1740644382.840337121, "rt":3.83, "ut":3.59, "st":0.18}}
{"vcselab":{"timestamp_begin":1740644386.747607840, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1740644387.063864006, "rt":0.23, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740644382.539899232}
{"VCS_COMP_START_TIME": 1740644382.539899232}
{"VCS_COMP_END_TIME": 1740644387.365698909}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 287112}}
{"vcselab": {"peak_mem": 133956}}
