# Memory_Read
This project implements a Finite State Machine (FSM) for managing memory access operations in a basic CPU design. The FSM handles tasks such as memory read, memory write, and register write operations, integrating control signals like MemRead, MemWrite, RegWrite, and ALU controls.

![Screenshot 2024-12-04 161023](https://github.com/user-attachments/assets/d6f72526-19fa-4bae-98e3-173b9afec475)
